-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition"

-- DATE "02/22/2012 12:19:27"

-- 
-- Device: Altera EP3C16F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	top IS
    PORT (
	LEDout : OUT std_logic_vector(15 DOWNTO 0);
	clk : IN std_logic;
	rst : IN std_logic
	);
END top;

-- Design Ports Information
-- LEDout[0]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDout[1]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDout[2]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDout[3]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDout[4]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDout[5]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDout[6]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDout[7]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDout[8]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDout[9]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDout[10]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDout[11]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDout[12]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDout[13]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDout[14]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDout[15]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF top IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_LEDout : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL \cb|en_alu~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \alu1|Add0~0_combout\ : std_logic;
SIGNAL \alu1|Add0~52_combout\ : std_logic;
SIGNAL \mux1|Add0~9_combout\ : std_logic;
SIGNAL \mux1|Add0~12_combout\ : std_logic;
SIGNAL \mux1|Add0~15_combout\ : std_logic;
SIGNAL \mux1|Add0~18_combout\ : std_logic;
SIGNAL \mux1|Add0~21_combout\ : std_logic;
SIGNAL \mux1|Add0~27_combout\ : std_logic;
SIGNAL \cb|Equal1~0_combout\ : std_logic;
SIGNAL \cb|Mux6~2_combout\ : std_logic;
SIGNAL \cb|Selector0~0_combout\ : std_logic;
SIGNAL \cb|Selector0~1_combout\ : std_logic;
SIGNAL \cb|Mux0~0_combout\ : std_logic;
SIGNAL \cb|re_ir~0_combout\ : std_logic;
SIGNAL \cb|Mux0~2_combout\ : std_logic;
SIGNAL \cb|Mux0~3_combout\ : std_logic;
SIGNAL \alu1|Add0~2_combout\ : std_logic;
SIGNAL \alu1|Add0~3_combout\ : std_logic;
SIGNAL \cb|Selector4~0_combout\ : std_logic;
SIGNAL \cb|count~0_combout\ : std_logic;
SIGNAL \cb|Mux4~0_combout\ : std_logic;
SIGNAL \cb|Mux2~3_combout\ : std_logic;
SIGNAL \cb|Mux5~3_combout\ : std_logic;
SIGNAL \ouD_b[3]~3_combout\ : std_logic;
SIGNAL \ouD_b[9]~9_combout\ : std_logic;
SIGNAL \alu1|Add0~42_combout\ : std_logic;
SIGNAL \ouD_b[13]~13_combout\ : std_logic;
SIGNAL \alu1|Add0~54_combout\ : std_logic;
SIGNAL \alu1|Add0~55_combout\ : std_logic;
SIGNAL \alu1|Add0~58_combout\ : std_logic;
SIGNAL \stack1|Stack~36_q\ : std_logic;
SIGNAL \stack1|Stack~54_q\ : std_logic;
SIGNAL \stack1|Stack~18_q\ : std_logic;
SIGNAL \stack1|Stack~72_combout\ : std_logic;
SIGNAL \stack1|Stack~0_q\ : std_logic;
SIGNAL \stack1|Stack~73_combout\ : std_logic;
SIGNAL \mux1|out_data[16]~1_combout\ : std_logic;
SIGNAL \cb|Mux11~3_combout\ : std_logic;
SIGNAL \cb|Mux11~4_combout\ : std_logic;
SIGNAL \cb|Mux10~4_combout\ : std_logic;
SIGNAL \cb|Mux10~6_combout\ : std_logic;
SIGNAL \cb|Decoder0~0_combout\ : std_logic;
SIGNAL \stack1|Stack~19_q\ : std_logic;
SIGNAL \stack1|Stack~56_q\ : std_logic;
SIGNAL \stack1|Stack~20_q\ : std_logic;
SIGNAL \stack1|Stack~76_combout\ : std_logic;
SIGNAL \stack1|Stack~21_q\ : std_logic;
SIGNAL \stack1|Stack~57_q\ : std_logic;
SIGNAL \stack1|Stack~39_q\ : std_logic;
SIGNAL \stack1|Stack~78_combout\ : std_logic;
SIGNAL \stack1|Stack~3_q\ : std_logic;
SIGNAL \stack1|Stack~79_combout\ : std_logic;
SIGNAL \mux1|out_data~5_combout\ : std_logic;
SIGNAL \stack1|Stack~4_q\ : std_logic;
SIGNAL \stack1|Stack~59_q\ : std_logic;
SIGNAL \stack1|Stack~41_q\ : std_logic;
SIGNAL \stack1|Stack~82_combout\ : std_logic;
SIGNAL \stack1|Stack~42_q\ : std_logic;
SIGNAL \stack1|Stack~60_q\ : std_logic;
SIGNAL \stack1|Stack~24_q\ : std_logic;
SIGNAL \stack1|Stack~84_combout\ : std_logic;
SIGNAL \stack1|Stack~6_q\ : std_logic;
SIGNAL \stack1|Stack~85_combout\ : std_logic;
SIGNAL \stack1|Stack~61_q\ : std_logic;
SIGNAL \stack1|Stack~7_q\ : std_logic;
SIGNAL \stack1|Stack~44_q\ : std_logic;
SIGNAL \stack1|Stack~62_q\ : std_logic;
SIGNAL \stack1|Stack~26_q\ : std_logic;
SIGNAL \stack1|Stack~88_combout\ : std_logic;
SIGNAL \stack1|Stack~8_q\ : std_logic;
SIGNAL \stack1|Stack~89_combout\ : std_logic;
SIGNAL \stack1|Stack~27_q\ : std_logic;
SIGNAL \stack1|Stack~63_q\ : std_logic;
SIGNAL \stack1|Stack~45_q\ : std_logic;
SIGNAL \stack1|Stack~90_combout\ : std_logic;
SIGNAL \stack1|Stack~9_q\ : std_logic;
SIGNAL \stack1|Stack~91_combout\ : std_logic;
SIGNAL \mux1|out_data~11_combout\ : std_logic;
SIGNAL \stack1|Stack~64_q\ : std_logic;
SIGNAL \stack1|Stack~10_q\ : std_logic;
SIGNAL \mux1|out_data~12_combout\ : std_logic;
SIGNAL \stack1|Stack~29_q\ : std_logic;
SIGNAL \stack1|Stack~65_q\ : std_logic;
SIGNAL \mux1|out_data~13_combout\ : std_logic;
SIGNAL \stack1|Stack~30_q\ : std_logic;
SIGNAL \stack1|Stack~66_q\ : std_logic;
SIGNAL \stack1|Stack~48_q\ : std_logic;
SIGNAL \stack1|Stack~96_combout\ : std_logic;
SIGNAL \stack1|Stack~12_q\ : std_logic;
SIGNAL \stack1|Stack~97_combout\ : std_logic;
SIGNAL \stack1|Stack~31_q\ : std_logic;
SIGNAL \stack1|Stack~67_q\ : std_logic;
SIGNAL \stack1|Stack~49_q\ : std_logic;
SIGNAL \stack1|Stack~98_combout\ : std_logic;
SIGNAL \stack1|Stack~13_q\ : std_logic;
SIGNAL \stack1|Stack~99_combout\ : std_logic;
SIGNAL \mux1|out_data~15_combout\ : std_logic;
SIGNAL \stack1|Stack~68_q\ : std_logic;
SIGNAL \stack1|Stack~50_q\ : std_logic;
SIGNAL \stack1|Stack~100_combout\ : std_logic;
SIGNAL \stack1|Stack~15_q\ : std_logic;
SIGNAL \mux1|out_data~17_combout\ : std_logic;
SIGNAL \cb|Mux7~0_combout\ : std_logic;
SIGNAL \cb|Mux14~1_combout\ : std_logic;
SIGNAL \alu1|Add0~68_combout\ : std_logic;
SIGNAL \mux1|MD~4_combout\ : std_logic;
SIGNAL \mux1|Add0~17_combout\ : std_logic;
SIGNAL \mux1|MD~7_combout\ : std_logic;
SIGNAL \mux1|MD~8_combout\ : std_logic;
SIGNAL \mux1|MD~10_combout\ : std_logic;
SIGNAL \mux1|Add0~29_combout\ : std_logic;
SIGNAL \mux1|MD~11_combout\ : std_logic;
SIGNAL \mux1|MD~12_combout\ : std_logic;
SIGNAL \mux1|MD~14_combout\ : std_logic;
SIGNAL \mux1|MD~16_combout\ : std_logic;
SIGNAL \mem|Mem[83][0]~q\ : std_logic;
SIGNAL \mem|Mem[89][0]~q\ : std_logic;
SIGNAL \mem|Mem[81][0]~q\ : std_logic;
SIGNAL \mem|Mux17~0_combout\ : std_logic;
SIGNAL \mem|Mem[91][0]~q\ : std_logic;
SIGNAL \mem|Mux17~1_combout\ : std_logic;
SIGNAL \mem|Mem[105][0]~q\ : std_logic;
SIGNAL \mem|Mem[99][0]~q\ : std_logic;
SIGNAL \mem|Mem[97][0]~q\ : std_logic;
SIGNAL \mem|Mux17~2_combout\ : std_logic;
SIGNAL \mem|Mem[107][0]~q\ : std_logic;
SIGNAL \mem|Mux17~3_combout\ : std_logic;
SIGNAL \mem|Mem[73][0]~q\ : std_logic;
SIGNAL \mem|Mem[67][0]~q\ : std_logic;
SIGNAL \mem|Mem[65][0]~q\ : std_logic;
SIGNAL \mem|Mux17~4_combout\ : std_logic;
SIGNAL \mem|Mem[75][0]~q\ : std_logic;
SIGNAL \mem|Mux17~5_combout\ : std_logic;
SIGNAL \mem|Mux17~6_combout\ : std_logic;
SIGNAL \mem|Mem[115][0]~q\ : std_logic;
SIGNAL \mem|Mem[121][0]~q\ : std_logic;
SIGNAL \mem|Mem[113][0]~q\ : std_logic;
SIGNAL \mem|Mux17~7_combout\ : std_logic;
SIGNAL \mem|Mem[123][0]~q\ : std_logic;
SIGNAL \mem|Mux17~8_combout\ : std_logic;
SIGNAL \mem|Mux17~9_combout\ : std_logic;
SIGNAL \mem|Mem[86][0]~q\ : std_logic;
SIGNAL \mem|Mem[92][0]~q\ : std_logic;
SIGNAL \mem|Mem[84][0]~q\ : std_logic;
SIGNAL \mem|Mux17~10_combout\ : std_logic;
SIGNAL \mem|Mem[94][0]~q\ : std_logic;
SIGNAL \mem|Mux17~11_combout\ : std_logic;
SIGNAL \mem|Mem[108][0]~q\ : std_logic;
SIGNAL \mem|Mem[102][0]~q\ : std_logic;
SIGNAL \mem|Mem[100][0]~q\ : std_logic;
SIGNAL \mem|Mux17~12_combout\ : std_logic;
SIGNAL \mem|Mem[110][0]~q\ : std_logic;
SIGNAL \mem|Mux17~13_combout\ : std_logic;
SIGNAL \mem|Mem[76][0]~q\ : std_logic;
SIGNAL \mem|Mem[70][0]~q\ : std_logic;
SIGNAL \mem|Mem[68][0]~q\ : std_logic;
SIGNAL \mem|Mux17~14_combout\ : std_logic;
SIGNAL \mem|Mem[78][0]~q\ : std_logic;
SIGNAL \mem|Mux17~15_combout\ : std_logic;
SIGNAL \mem|Mux17~16_combout\ : std_logic;
SIGNAL \mem|Mem[118][0]~q\ : std_logic;
SIGNAL \mem|Mem[124][0]~q\ : std_logic;
SIGNAL \mem|Mem[116][0]~q\ : std_logic;
SIGNAL \mem|Mux17~17_combout\ : std_logic;
SIGNAL \mem|Mem[126][0]~q\ : std_logic;
SIGNAL \mem|Mux17~18_combout\ : std_logic;
SIGNAL \mem|Mux17~19_combout\ : std_logic;
SIGNAL \mem|Mem[88][0]~q\ : std_logic;
SIGNAL \mem|Mem[82][0]~q\ : std_logic;
SIGNAL \mem|Mem[80][0]~q\ : std_logic;
SIGNAL \mem|Mux17~20_combout\ : std_logic;
SIGNAL \mem|Mem[90][0]~q\ : std_logic;
SIGNAL \mem|Mux17~21_combout\ : std_logic;
SIGNAL \mem|Mem[104][0]~q\ : std_logic;
SIGNAL \mem|Mem[98][0]~q\ : std_logic;
SIGNAL \mem|Mem[96][0]~q\ : std_logic;
SIGNAL \mem|Mux17~22_combout\ : std_logic;
SIGNAL \mem|Mem[106][0]~q\ : std_logic;
SIGNAL \mem|Mux17~23_combout\ : std_logic;
SIGNAL \mem|Mem[72][0]~q\ : std_logic;
SIGNAL \mem|Mem[66][0]~q\ : std_logic;
SIGNAL \mem|Mem[64][0]~q\ : std_logic;
SIGNAL \mem|Mux17~24_combout\ : std_logic;
SIGNAL \mem|Mem[74][0]~q\ : std_logic;
SIGNAL \mem|Mux17~25_combout\ : std_logic;
SIGNAL \mem|Mux17~26_combout\ : std_logic;
SIGNAL \mem|Mem[114][0]~q\ : std_logic;
SIGNAL \mem|Mem[120][0]~q\ : std_logic;
SIGNAL \mem|Mem[112][0]~q\ : std_logic;
SIGNAL \mem|Mux17~27_combout\ : std_logic;
SIGNAL \mem|Mem[122][0]~q\ : std_logic;
SIGNAL \mem|Mux17~28_combout\ : std_logic;
SIGNAL \mem|Mux17~29_combout\ : std_logic;
SIGNAL \mem|Mux17~30_combout\ : std_logic;
SIGNAL \mem|Mem[79][0]~q\ : std_logic;
SIGNAL \mem|Mem[87][0]~q\ : std_logic;
SIGNAL \mem|Mem[71][0]~q\ : std_logic;
SIGNAL \mem|Mux17~31_combout\ : std_logic;
SIGNAL \mem|Mem[95][0]~q\ : std_logic;
SIGNAL \mem|Mux17~32_combout\ : std_logic;
SIGNAL \mem|Mem[117][0]~q\ : std_logic;
SIGNAL \mem|Mem[109][0]~q\ : std_logic;
SIGNAL \mem|Mem[101][0]~q\ : std_logic;
SIGNAL \mem|Mux17~33_combout\ : std_logic;
SIGNAL \mem|Mem[125][0]~q\ : std_logic;
SIGNAL \mem|Mux17~34_combout\ : std_logic;
SIGNAL \mem|Mem[85][0]~q\ : std_logic;
SIGNAL \mem|Mem[77][0]~q\ : std_logic;
SIGNAL \mem|Mem[69][0]~q\ : std_logic;
SIGNAL \mem|Mux17~35_combout\ : std_logic;
SIGNAL \mem|Mem[93][0]~q\ : std_logic;
SIGNAL \mem|Mux17~36_combout\ : std_logic;
SIGNAL \mem|Mux17~37_combout\ : std_logic;
SIGNAL \mem|Mem[119][0]~q\ : std_logic;
SIGNAL \mem|Mem[111][0]~q\ : std_logic;
SIGNAL \mem|Mem[103][0]~q\ : std_logic;
SIGNAL \mem|Mux17~38_combout\ : std_logic;
SIGNAL \mem|Mem[127][0]~q\ : std_logic;
SIGNAL \mem|Mux17~39_combout\ : std_logic;
SIGNAL \mem|Mux17~40_combout\ : std_logic;
SIGNAL \mem|Mux17~41_combout\ : std_logic;
SIGNAL \mem|Mem[38][0]~q\ : std_logic;
SIGNAL \mem|Mem[22][0]~q\ : std_logic;
SIGNAL \mem|Mem[6][0]~q\ : std_logic;
SIGNAL \mem|Mux17~42_combout\ : std_logic;
SIGNAL \mem|Mem[54][0]~q\ : std_logic;
SIGNAL \mem|Mux17~43_combout\ : std_logic;
SIGNAL \mem|Mem[19][0]~q\ : std_logic;
SIGNAL \mem|Mem[35][0]~q\ : std_logic;
SIGNAL \mem|Mem[3][0]~q\ : std_logic;
SIGNAL \mem|Mux17~44_combout\ : std_logic;
SIGNAL \mem|Mem[51][0]~q\ : std_logic;
SIGNAL \mem|Mux17~45_combout\ : std_logic;
SIGNAL \mem|Mem[18][0]~q\ : std_logic;
SIGNAL \mem|Mem[34][0]~q\ : std_logic;
SIGNAL \mem|Mem[2][0]~q\ : std_logic;
SIGNAL \mem|Mux17~46_combout\ : std_logic;
SIGNAL \mem|Mem[50][0]~q\ : std_logic;
SIGNAL \mem|Mux17~47_combout\ : std_logic;
SIGNAL \mem|Mux17~48_combout\ : std_logic;
SIGNAL \mem|Mem[39][0]~q\ : std_logic;
SIGNAL \mem|Mem[23][0]~q\ : std_logic;
SIGNAL \mem|Mem[7][0]~q\ : std_logic;
SIGNAL \mem|Mux17~49_combout\ : std_logic;
SIGNAL \mem|Mem[55][0]~q\ : std_logic;
SIGNAL \mem|Mux17~50_combout\ : std_logic;
SIGNAL \mem|Mux17~51_combout\ : std_logic;
SIGNAL \mem|Mem[25][0]~q\ : std_logic;
SIGNAL \mem|Mem[41][0]~q\ : std_logic;
SIGNAL \mem|Mem[9][0]~q\ : std_logic;
SIGNAL \mem|Mux17~52_combout\ : std_logic;
SIGNAL \mem|Mem[57][0]~q\ : std_logic;
SIGNAL \mem|Mux17~53_combout\ : std_logic;
SIGNAL \mem|Mem[44][0]~q\ : std_logic;
SIGNAL \mem|Mem[28][0]~q\ : std_logic;
SIGNAL \mem|Mem[12][0]~q\ : std_logic;
SIGNAL \mem|Mux17~54_combout\ : std_logic;
SIGNAL \mem|Mem[60][0]~q\ : std_logic;
SIGNAL \mem|Mux17~55_combout\ : std_logic;
SIGNAL \mem|Mem[24][0]~q\ : std_logic;
SIGNAL \mem|Mem[40][0]~q\ : std_logic;
SIGNAL \mem|Mem[8][0]~q\ : std_logic;
SIGNAL \mem|Mux17~56_combout\ : std_logic;
SIGNAL \mem|Mem[56][0]~q\ : std_logic;
SIGNAL \mem|Mux17~57_combout\ : std_logic;
SIGNAL \mem|Mux17~58_combout\ : std_logic;
SIGNAL \mem|Mem[45][0]~q\ : std_logic;
SIGNAL \mem|Mem[29][0]~q\ : std_logic;
SIGNAL \mem|Mem[13][0]~q\ : std_logic;
SIGNAL \mem|Mux17~59_combout\ : std_logic;
SIGNAL \mem|Mem[61][0]~q\ : std_logic;
SIGNAL \mem|Mux17~60_combout\ : std_logic;
SIGNAL \mem|Mux17~61_combout\ : std_logic;
SIGNAL \mem|Mem[36][0]~q\ : std_logic;
SIGNAL \mem|Mem[20][0]~q\ : std_logic;
SIGNAL \mem|Mem[4][0]~q\ : std_logic;
SIGNAL \mem|Mux17~62_combout\ : std_logic;
SIGNAL \mem|Mem[52][0]~q\ : std_logic;
SIGNAL \mem|Mux17~63_combout\ : std_logic;
SIGNAL \mem|Mem[33][0]~q\ : std_logic;
SIGNAL \mem|Mem[17][0]~q\ : std_logic;
SIGNAL \mem|Mem[1][0]~q\ : std_logic;
SIGNAL \mem|Mux17~64_combout\ : std_logic;
SIGNAL \mem|Mem[49][0]~q\ : std_logic;
SIGNAL \mem|Mux17~65_combout\ : std_logic;
SIGNAL \mem|Mem[32][0]~q\ : std_logic;
SIGNAL \mem|Mem[16][0]~q\ : std_logic;
SIGNAL \mem|Mem[0][0]~q\ : std_logic;
SIGNAL \mem|Mux17~66_combout\ : std_logic;
SIGNAL \mem|Mem[48][0]~q\ : std_logic;
SIGNAL \mem|Mux17~67_combout\ : std_logic;
SIGNAL \mem|Mux17~68_combout\ : std_logic;
SIGNAL \mem|Mem[37][0]~q\ : std_logic;
SIGNAL \mem|Mem[21][0]~q\ : std_logic;
SIGNAL \mem|Mem[5][0]~q\ : std_logic;
SIGNAL \mem|Mux17~69_combout\ : std_logic;
SIGNAL \mem|Mem[53][0]~q\ : std_logic;
SIGNAL \mem|Mux17~70_combout\ : std_logic;
SIGNAL \mem|Mux17~71_combout\ : std_logic;
SIGNAL \mem|Mux17~72_combout\ : std_logic;
SIGNAL \mem|Mem[43][0]~q\ : std_logic;
SIGNAL \mem|Mem[15][0]~q\ : std_logic;
SIGNAL \mem|Mem[11][0]~q\ : std_logic;
SIGNAL \mem|Mux17~73_combout\ : std_logic;
SIGNAL \mem|Mem[47][0]~q\ : std_logic;
SIGNAL \mem|Mux17~74_combout\ : std_logic;
SIGNAL \mem|Mem[30][0]~q\ : std_logic;
SIGNAL \mem|Mem[58][0]~q\ : std_logic;
SIGNAL \mem|Mem[26][0]~q\ : std_logic;
SIGNAL \mem|Mux17~75_combout\ : std_logic;
SIGNAL \mem|Mem[62][0]~q\ : std_logic;
SIGNAL \mem|Mux17~76_combout\ : std_logic;
SIGNAL \mem|Mem[14][0]~q\ : std_logic;
SIGNAL \mem|Mem[42][0]~q\ : std_logic;
SIGNAL \mem|Mem[10][0]~q\ : std_logic;
SIGNAL \mem|Mux17~77_combout\ : std_logic;
SIGNAL \mem|Mem[46][0]~q\ : std_logic;
SIGNAL \mem|Mux17~78_combout\ : std_logic;
SIGNAL \mem|Mux17~79_combout\ : std_logic;
SIGNAL \mem|Mem[59][0]~q\ : std_logic;
SIGNAL \mem|Mem[31][0]~q\ : std_logic;
SIGNAL \mem|Mem[27][0]~q\ : std_logic;
SIGNAL \mem|Mux17~80_combout\ : std_logic;
SIGNAL \mem|Mem[63][0]~q\ : std_logic;
SIGNAL \mem|Mux17~81_combout\ : std_logic;
SIGNAL \mem|Mux17~82_combout\ : std_logic;
SIGNAL \mem|Mux17~83_combout\ : std_logic;
SIGNAL \mem|Mux17~84_combout\ : std_logic;
SIGNAL \cb|Selector6~0_combout\ : std_logic;
SIGNAL \cb|Mux1~1_combout\ : std_logic;
SIGNAL \stack1|Stack~71_q\ : std_logic;
SIGNAL \stack1|Stack~17_q\ : std_logic;
SIGNAL \stack1|Stack~70_q\ : std_logic;
SIGNAL \stack1|Stack~52_q\ : std_logic;
SIGNAL \stack1|Stack~110_combout\ : std_logic;
SIGNAL \mem|Mem[83][1]~q\ : std_logic;
SIGNAL \mem|Mem[86][1]~q\ : std_logic;
SIGNAL \mem|Mem[82][1]~q\ : std_logic;
SIGNAL \mem|Mux16~0_combout\ : std_logic;
SIGNAL \mem|Mem[87][1]~q\ : std_logic;
SIGNAL \mem|Mux16~1_combout\ : std_logic;
SIGNAL \mem|Mem[81][1]~q\ : std_logic;
SIGNAL \mem|Mem[80][1]~q\ : std_logic;
SIGNAL \mem|Mux16~4_combout\ : std_logic;
SIGNAL \mem|Mem[105][1]~q\ : std_logic;
SIGNAL \mem|Mem[107][1]~q\ : std_logic;
SIGNAL \mem|Mem[97][1]~q\ : std_logic;
SIGNAL \mem|Mem[96][1]~q\ : std_logic;
SIGNAL \mem|Mux16~14_combout\ : std_logic;
SIGNAL \mem|Mem[71][1]~q\ : std_logic;
SIGNAL \mem|Mem[65][1]~q\ : std_logic;
SIGNAL \mem|Mem[75][1]~q\ : std_logic;
SIGNAL \mem|Mem[78][1]~q\ : std_logic;
SIGNAL \mem|Mem[74][1]~q\ : std_logic;
SIGNAL \mem|Mux16~27_combout\ : std_logic;
SIGNAL \mem|Mem[79][1]~q\ : std_logic;
SIGNAL \mem|Mux16~28_combout\ : std_logic;
SIGNAL \mem|Mem[124][1]~q\ : std_logic;
SIGNAL \mem|Mem[121][1]~q\ : std_logic;
SIGNAL \mem|Mem[120][1]~q\ : std_logic;
SIGNAL \mem|Mux16~31_combout\ : std_logic;
SIGNAL \mem|Mem[125][1]~q\ : std_logic;
SIGNAL \mem|Mux16~32_combout\ : std_logic;
SIGNAL \mem|Mem[118][1]~q\ : std_logic;
SIGNAL \mem|Mem[115][1]~q\ : std_logic;
SIGNAL \mem|Mem[114][1]~q\ : std_logic;
SIGNAL \mem|Mux16~33_combout\ : std_logic;
SIGNAL \mem|Mem[119][1]~q\ : std_logic;
SIGNAL \mem|Mux16~34_combout\ : std_logic;
SIGNAL \mem|Mem[116][1]~q\ : std_logic;
SIGNAL \mem|Mem[113][1]~q\ : std_logic;
SIGNAL \mem|Mem[112][1]~q\ : std_logic;
SIGNAL \mem|Mux16~35_combout\ : std_logic;
SIGNAL \mem|Mem[117][1]~q\ : std_logic;
SIGNAL \mem|Mux16~36_combout\ : std_logic;
SIGNAL \mem|Mux16~37_combout\ : std_logic;
SIGNAL \mem|Mem[126][1]~q\ : std_logic;
SIGNAL \mem|Mem[123][1]~q\ : std_logic;
SIGNAL \mem|Mem[122][1]~q\ : std_logic;
SIGNAL \mem|Mux16~38_combout\ : std_logic;
SIGNAL \mem|Mem[127][1]~q\ : std_logic;
SIGNAL \mem|Mux16~39_combout\ : std_logic;
SIGNAL \mem|Mux16~40_combout\ : std_logic;
SIGNAL \mem|Mem[22][1]~q\ : std_logic;
SIGNAL \mem|Mem[28][1]~q\ : std_logic;
SIGNAL \mem|Mem[20][1]~q\ : std_logic;
SIGNAL \mem|Mux16~42_combout\ : std_logic;
SIGNAL \mem|Mem[30][1]~q\ : std_logic;
SIGNAL \mem|Mux16~43_combout\ : std_logic;
SIGNAL \mem|Mem[44][1]~q\ : std_logic;
SIGNAL \mem|Mem[12][1]~q\ : std_logic;
SIGNAL \mem|Mem[25][1]~q\ : std_logic;
SIGNAL \mem|Mem[27][1]~q\ : std_logic;
SIGNAL \mem|Mem[57][1]~q\ : std_logic;
SIGNAL \mem|Mem[18][1]~q\ : std_logic;
SIGNAL \mem|Mem[26][1]~q\ : std_logic;
SIGNAL \mem|Mem[34][1]~q\ : std_logic;
SIGNAL \mem|Mem[8][1]~q\ : std_logic;
SIGNAL \mem|Mem[50][1]~q\ : std_logic;
SIGNAL \mem|Mem[56][1]~q\ : std_logic;
SIGNAL \mem|Mem[48][1]~q\ : std_logic;
SIGNAL \mem|Mux16~69_combout\ : std_logic;
SIGNAL \mem|Mem[58][1]~q\ : std_logic;
SIGNAL \mem|Mux16~70_combout\ : std_logic;
SIGNAL \mem|Mem[31][1]~q\ : std_logic;
SIGNAL \mem|Mem[121][2]~q\ : std_logic;
SIGNAL \mem|Mem[108][2]~q\ : std_logic;
SIGNAL \mem|Mem[88][2]~q\ : std_logic;
SIGNAL \mem|Mem[104][2]~q\ : std_logic;
SIGNAL \mem|Mem[109][2]~q\ : std_logic;
SIGNAL \mem|Mem[93][2]~q\ : std_logic;
SIGNAL \mem|Mem[77][2]~q\ : std_logic;
SIGNAL \mem|Mux15~7_combout\ : std_logic;
SIGNAL \mem|Mem[125][2]~q\ : std_logic;
SIGNAL \mem|Mux15~8_combout\ : std_logic;
SIGNAL \mem|Mem[102][2]~q\ : std_logic;
SIGNAL \mem|Mem[86][2]~q\ : std_logic;
SIGNAL \mem|Mem[70][2]~q\ : std_logic;
SIGNAL \mem|Mux15~10_combout\ : std_logic;
SIGNAL \mem|Mem[118][2]~q\ : std_logic;
SIGNAL \mem|Mux15~11_combout\ : std_logic;
SIGNAL \mem|Mem[83][2]~q\ : std_logic;
SIGNAL \mem|Mem[99][2]~q\ : std_logic;
SIGNAL \mem|Mem[82][2]~q\ : std_logic;
SIGNAL \mem|Mem[98][2]~q\ : std_logic;
SIGNAL \mem|Mem[66][2]~q\ : std_logic;
SIGNAL \mem|Mux15~14_combout\ : std_logic;
SIGNAL \mem|Mem[114][2]~q\ : std_logic;
SIGNAL \mem|Mux15~15_combout\ : std_logic;
SIGNAL \mem|Mem[87][2]~q\ : std_logic;
SIGNAL \mem|Mem[100][2]~q\ : std_logic;
SIGNAL \mem|Mem[84][2]~q\ : std_logic;
SIGNAL \mem|Mem[68][2]~q\ : std_logic;
SIGNAL \mem|Mux15~20_combout\ : std_logic;
SIGNAL \mem|Mem[116][2]~q\ : std_logic;
SIGNAL \mem|Mux15~21_combout\ : std_logic;
SIGNAL \mem|Mem[81][2]~q\ : std_logic;
SIGNAL \mem|Mem[80][2]~q\ : std_logic;
SIGNAL \mem|Mem[64][2]~q\ : std_logic;
SIGNAL \mem|Mux15~24_combout\ : std_logic;
SIGNAL \mem|Mem[85][2]~q\ : std_logic;
SIGNAL \mem|Mem[94][2]~q\ : std_logic;
SIGNAL \mem|Mem[78][2]~q\ : std_logic;
SIGNAL \mem|Mem[106][2]~q\ : std_logic;
SIGNAL \mem|Mem[74][2]~q\ : std_logic;
SIGNAL \mem|Mux15~35_combout\ : std_logic;
SIGNAL \mem|Mem[110][2]~q\ : std_logic;
SIGNAL \mem|Mux15~36_combout\ : std_logic;
SIGNAL \mem|Mem[123][2]~q\ : std_logic;
SIGNAL \mem|Mem[95][2]~q\ : std_logic;
SIGNAL \mem|Mem[91][2]~q\ : std_logic;
SIGNAL \mem|Mux15~38_combout\ : std_logic;
SIGNAL \mem|Mem[127][2]~q\ : std_logic;
SIGNAL \mem|Mux15~39_combout\ : std_logic;
SIGNAL \mem|Mem[42][2]~q\ : std_logic;
SIGNAL \mem|Mem[41][2]~q\ : std_logic;
SIGNAL \mem|Mem[40][2]~q\ : std_logic;
SIGNAL \mem|Mux15~42_combout\ : std_logic;
SIGNAL \mem|Mem[43][2]~q\ : std_logic;
SIGNAL \mem|Mux15~43_combout\ : std_logic;
SIGNAL \mem|Mem[37][2]~q\ : std_logic;
SIGNAL \mem|Mem[38][2]~q\ : std_logic;
SIGNAL \mem|Mem[36][2]~q\ : std_logic;
SIGNAL \mem|Mux15~44_combout\ : std_logic;
SIGNAL \mem|Mem[39][2]~q\ : std_logic;
SIGNAL \mem|Mux15~45_combout\ : std_logic;
SIGNAL \mem|Mem[34][2]~q\ : std_logic;
SIGNAL \mem|Mem[33][2]~q\ : std_logic;
SIGNAL \mem|Mem[32][2]~q\ : std_logic;
SIGNAL \mem|Mux15~46_combout\ : std_logic;
SIGNAL \mem|Mem[35][2]~q\ : std_logic;
SIGNAL \mem|Mux15~47_combout\ : std_logic;
SIGNAL \mem|Mux15~48_combout\ : std_logic;
SIGNAL \mem|Mem[45][2]~q\ : std_logic;
SIGNAL \mem|Mem[46][2]~q\ : std_logic;
SIGNAL \mem|Mem[44][2]~q\ : std_logic;
SIGNAL \mem|Mux15~49_combout\ : std_logic;
SIGNAL \mem|Mem[47][2]~q\ : std_logic;
SIGNAL \mem|Mux15~50_combout\ : std_logic;
SIGNAL \mem|Mux15~51_combout\ : std_logic;
SIGNAL \mem|Mem[20][2]~q\ : std_logic;
SIGNAL \mem|Mem[30][2]~q\ : std_logic;
SIGNAL \mem|Mem[6][2]~q\ : std_logic;
SIGNAL \mem|Mem[7][2]~q\ : std_logic;
SIGNAL \mem|Mem[9][2]~q\ : std_logic;
SIGNAL \mem|Mem[11][2]~q\ : std_logic;
SIGNAL \mem|Mem[60][2]~q\ : std_logic;
SIGNAL \mem|Mem[57][2]~q\ : std_logic;
SIGNAL \mem|Mem[56][2]~q\ : std_logic;
SIGNAL \mem|Mux15~73_combout\ : std_logic;
SIGNAL \mem|Mem[61][2]~q\ : std_logic;
SIGNAL \mem|Mux15~74_combout\ : std_logic;
SIGNAL \mem|Mem[52][2]~q\ : std_logic;
SIGNAL \mem|Mem[83][3]~q\ : std_logic;
SIGNAL \mem|Mem[89][3]~q\ : std_logic;
SIGNAL \mem|Mem[81][3]~q\ : std_logic;
SIGNAL \mem|Mux14~0_combout\ : std_logic;
SIGNAL \mem|Mem[91][3]~q\ : std_logic;
SIGNAL \mem|Mux14~1_combout\ : std_logic;
SIGNAL \mem|Mem[105][3]~q\ : std_logic;
SIGNAL \mem|Mem[99][3]~q\ : std_logic;
SIGNAL \mem|Mem[97][3]~q\ : std_logic;
SIGNAL \mem|Mux14~2_combout\ : std_logic;
SIGNAL \mem|Mem[107][3]~q\ : std_logic;
SIGNAL \mem|Mux14~3_combout\ : std_logic;
SIGNAL \mem|Mem[73][3]~q\ : std_logic;
SIGNAL \mem|Mem[67][3]~q\ : std_logic;
SIGNAL \mem|Mem[65][3]~q\ : std_logic;
SIGNAL \mem|Mux14~4_combout\ : std_logic;
SIGNAL \mem|Mem[75][3]~q\ : std_logic;
SIGNAL \mem|Mux14~5_combout\ : std_logic;
SIGNAL \mem|Mux14~6_combout\ : std_logic;
SIGNAL \mem|Mem[115][3]~q\ : std_logic;
SIGNAL \mem|Mem[121][3]~q\ : std_logic;
SIGNAL \mem|Mem[113][3]~q\ : std_logic;
SIGNAL \mem|Mux14~7_combout\ : std_logic;
SIGNAL \mem|Mem[123][3]~q\ : std_logic;
SIGNAL \mem|Mux14~8_combout\ : std_logic;
SIGNAL \mem|Mux14~9_combout\ : std_logic;
SIGNAL \mem|Mem[86][3]~q\ : std_logic;
SIGNAL \mem|Mem[92][3]~q\ : std_logic;
SIGNAL \mem|Mem[84][3]~q\ : std_logic;
SIGNAL \mem|Mux14~10_combout\ : std_logic;
SIGNAL \mem|Mem[94][3]~q\ : std_logic;
SIGNAL \mem|Mux14~11_combout\ : std_logic;
SIGNAL \mem|Mem[108][3]~q\ : std_logic;
SIGNAL \mem|Mem[102][3]~q\ : std_logic;
SIGNAL \mem|Mem[100][3]~q\ : std_logic;
SIGNAL \mem|Mux14~12_combout\ : std_logic;
SIGNAL \mem|Mem[110][3]~q\ : std_logic;
SIGNAL \mem|Mux14~13_combout\ : std_logic;
SIGNAL \mem|Mem[76][3]~q\ : std_logic;
SIGNAL \mem|Mem[70][3]~q\ : std_logic;
SIGNAL \mem|Mem[68][3]~q\ : std_logic;
SIGNAL \mem|Mux14~14_combout\ : std_logic;
SIGNAL \mem|Mem[78][3]~q\ : std_logic;
SIGNAL \mem|Mux14~15_combout\ : std_logic;
SIGNAL \mem|Mux14~16_combout\ : std_logic;
SIGNAL \mem|Mem[118][3]~q\ : std_logic;
SIGNAL \mem|Mem[124][3]~q\ : std_logic;
SIGNAL \mem|Mem[116][3]~q\ : std_logic;
SIGNAL \mem|Mux14~17_combout\ : std_logic;
SIGNAL \mem|Mem[126][3]~q\ : std_logic;
SIGNAL \mem|Mux14~18_combout\ : std_logic;
SIGNAL \mem|Mux14~19_combout\ : std_logic;
SIGNAL \mem|Mem[88][3]~q\ : std_logic;
SIGNAL \mem|Mem[82][3]~q\ : std_logic;
SIGNAL \mem|Mem[80][3]~q\ : std_logic;
SIGNAL \mem|Mux14~20_combout\ : std_logic;
SIGNAL \mem|Mem[90][3]~q\ : std_logic;
SIGNAL \mem|Mux14~21_combout\ : std_logic;
SIGNAL \mem|Mem[104][3]~q\ : std_logic;
SIGNAL \mem|Mem[98][3]~q\ : std_logic;
SIGNAL \mem|Mem[96][3]~q\ : std_logic;
SIGNAL \mem|Mux14~22_combout\ : std_logic;
SIGNAL \mem|Mem[106][3]~q\ : std_logic;
SIGNAL \mem|Mux14~23_combout\ : std_logic;
SIGNAL \mem|Mem[72][3]~q\ : std_logic;
SIGNAL \mem|Mem[66][3]~q\ : std_logic;
SIGNAL \mem|Mem[64][3]~q\ : std_logic;
SIGNAL \mem|Mux14~24_combout\ : std_logic;
SIGNAL \mem|Mem[74][3]~q\ : std_logic;
SIGNAL \mem|Mux14~25_combout\ : std_logic;
SIGNAL \mem|Mux14~26_combout\ : std_logic;
SIGNAL \mem|Mem[114][3]~q\ : std_logic;
SIGNAL \mem|Mem[120][3]~q\ : std_logic;
SIGNAL \mem|Mem[112][3]~q\ : std_logic;
SIGNAL \mem|Mux14~27_combout\ : std_logic;
SIGNAL \mem|Mem[122][3]~q\ : std_logic;
SIGNAL \mem|Mux14~28_combout\ : std_logic;
SIGNAL \mem|Mux14~29_combout\ : std_logic;
SIGNAL \mem|Mux14~30_combout\ : std_logic;
SIGNAL \mem|Mem[79][3]~q\ : std_logic;
SIGNAL \mem|Mem[87][3]~q\ : std_logic;
SIGNAL \mem|Mem[71][3]~q\ : std_logic;
SIGNAL \mem|Mux14~31_combout\ : std_logic;
SIGNAL \mem|Mem[95][3]~q\ : std_logic;
SIGNAL \mem|Mux14~32_combout\ : std_logic;
SIGNAL \mem|Mem[117][3]~q\ : std_logic;
SIGNAL \mem|Mem[109][3]~q\ : std_logic;
SIGNAL \mem|Mem[101][3]~q\ : std_logic;
SIGNAL \mem|Mux14~33_combout\ : std_logic;
SIGNAL \mem|Mem[125][3]~q\ : std_logic;
SIGNAL \mem|Mux14~34_combout\ : std_logic;
SIGNAL \mem|Mem[85][3]~q\ : std_logic;
SIGNAL \mem|Mem[77][3]~q\ : std_logic;
SIGNAL \mem|Mem[69][3]~q\ : std_logic;
SIGNAL \mem|Mux14~35_combout\ : std_logic;
SIGNAL \mem|Mem[93][3]~q\ : std_logic;
SIGNAL \mem|Mux14~36_combout\ : std_logic;
SIGNAL \mem|Mux14~37_combout\ : std_logic;
SIGNAL \mem|Mem[119][3]~q\ : std_logic;
SIGNAL \mem|Mem[111][3]~q\ : std_logic;
SIGNAL \mem|Mem[103][3]~q\ : std_logic;
SIGNAL \mem|Mux14~38_combout\ : std_logic;
SIGNAL \mem|Mem[127][3]~q\ : std_logic;
SIGNAL \mem|Mux14~39_combout\ : std_logic;
SIGNAL \mem|Mux14~40_combout\ : std_logic;
SIGNAL \mem|Mux14~41_combout\ : std_logic;
SIGNAL \mem|Mem[38][3]~q\ : std_logic;
SIGNAL \mem|Mem[22][3]~q\ : std_logic;
SIGNAL \mem|Mem[6][3]~q\ : std_logic;
SIGNAL \mem|Mux14~42_combout\ : std_logic;
SIGNAL \mem|Mem[54][3]~q\ : std_logic;
SIGNAL \mem|Mux14~43_combout\ : std_logic;
SIGNAL \mem|Mem[19][3]~q\ : std_logic;
SIGNAL \mem|Mem[35][3]~q\ : std_logic;
SIGNAL \mem|Mem[3][3]~q\ : std_logic;
SIGNAL \mem|Mux14~44_combout\ : std_logic;
SIGNAL \mem|Mem[51][3]~q\ : std_logic;
SIGNAL \mem|Mux14~45_combout\ : std_logic;
SIGNAL \mem|Mem[18][3]~q\ : std_logic;
SIGNAL \mem|Mem[34][3]~q\ : std_logic;
SIGNAL \mem|Mem[2][3]~q\ : std_logic;
SIGNAL \mem|Mux14~46_combout\ : std_logic;
SIGNAL \mem|Mem[50][3]~q\ : std_logic;
SIGNAL \mem|Mux14~47_combout\ : std_logic;
SIGNAL \mem|Mux14~48_combout\ : std_logic;
SIGNAL \mem|Mem[39][3]~q\ : std_logic;
SIGNAL \mem|Mem[23][3]~q\ : std_logic;
SIGNAL \mem|Mem[7][3]~q\ : std_logic;
SIGNAL \mem|Mux14~49_combout\ : std_logic;
SIGNAL \mem|Mem[55][3]~q\ : std_logic;
SIGNAL \mem|Mux14~50_combout\ : std_logic;
SIGNAL \mem|Mux14~51_combout\ : std_logic;
SIGNAL \mem|Mem[25][3]~q\ : std_logic;
SIGNAL \mem|Mem[41][3]~q\ : std_logic;
SIGNAL \mem|Mem[9][3]~q\ : std_logic;
SIGNAL \mem|Mux14~52_combout\ : std_logic;
SIGNAL \mem|Mem[57][3]~q\ : std_logic;
SIGNAL \mem|Mux14~53_combout\ : std_logic;
SIGNAL \mem|Mem[44][3]~q\ : std_logic;
SIGNAL \mem|Mem[28][3]~q\ : std_logic;
SIGNAL \mem|Mem[12][3]~q\ : std_logic;
SIGNAL \mem|Mux14~54_combout\ : std_logic;
SIGNAL \mem|Mem[60][3]~q\ : std_logic;
SIGNAL \mem|Mux14~55_combout\ : std_logic;
SIGNAL \mem|Mem[24][3]~q\ : std_logic;
SIGNAL \mem|Mem[40][3]~q\ : std_logic;
SIGNAL \mem|Mem[8][3]~q\ : std_logic;
SIGNAL \mem|Mux14~56_combout\ : std_logic;
SIGNAL \mem|Mem[56][3]~q\ : std_logic;
SIGNAL \mem|Mux14~57_combout\ : std_logic;
SIGNAL \mem|Mux14~58_combout\ : std_logic;
SIGNAL \mem|Mem[45][3]~q\ : std_logic;
SIGNAL \mem|Mem[29][3]~q\ : std_logic;
SIGNAL \mem|Mem[13][3]~q\ : std_logic;
SIGNAL \mem|Mux14~59_combout\ : std_logic;
SIGNAL \mem|Mem[61][3]~q\ : std_logic;
SIGNAL \mem|Mux14~60_combout\ : std_logic;
SIGNAL \mem|Mux14~61_combout\ : std_logic;
SIGNAL \mem|Mem[36][3]~q\ : std_logic;
SIGNAL \mem|Mem[20][3]~q\ : std_logic;
SIGNAL \mem|Mem[4][3]~q\ : std_logic;
SIGNAL \mem|Mux14~62_combout\ : std_logic;
SIGNAL \mem|Mem[52][3]~q\ : std_logic;
SIGNAL \mem|Mux14~63_combout\ : std_logic;
SIGNAL \mem|Mem[33][3]~q\ : std_logic;
SIGNAL \mem|Mem[17][3]~q\ : std_logic;
SIGNAL \mem|Mem[1][3]~q\ : std_logic;
SIGNAL \mem|Mux14~64_combout\ : std_logic;
SIGNAL \mem|Mem[49][3]~q\ : std_logic;
SIGNAL \mem|Mux14~65_combout\ : std_logic;
SIGNAL \mem|Mem[32][3]~q\ : std_logic;
SIGNAL \mem|Mem[16][3]~q\ : std_logic;
SIGNAL \mem|Mem[0][3]~q\ : std_logic;
SIGNAL \mem|Mux14~66_combout\ : std_logic;
SIGNAL \mem|Mem[48][3]~q\ : std_logic;
SIGNAL \mem|Mux14~67_combout\ : std_logic;
SIGNAL \mem|Mux14~68_combout\ : std_logic;
SIGNAL \mem|Mem[37][3]~q\ : std_logic;
SIGNAL \mem|Mem[21][3]~q\ : std_logic;
SIGNAL \mem|Mem[5][3]~q\ : std_logic;
SIGNAL \mem|Mux14~69_combout\ : std_logic;
SIGNAL \mem|Mem[53][3]~q\ : std_logic;
SIGNAL \mem|Mux14~70_combout\ : std_logic;
SIGNAL \mem|Mux14~71_combout\ : std_logic;
SIGNAL \mem|Mux14~72_combout\ : std_logic;
SIGNAL \mem|Mem[43][3]~q\ : std_logic;
SIGNAL \mem|Mem[15][3]~q\ : std_logic;
SIGNAL \mem|Mem[11][3]~q\ : std_logic;
SIGNAL \mem|Mux14~73_combout\ : std_logic;
SIGNAL \mem|Mem[47][3]~q\ : std_logic;
SIGNAL \mem|Mux14~74_combout\ : std_logic;
SIGNAL \mem|Mem[30][3]~q\ : std_logic;
SIGNAL \mem|Mem[58][3]~q\ : std_logic;
SIGNAL \mem|Mem[26][3]~q\ : std_logic;
SIGNAL \mem|Mux14~75_combout\ : std_logic;
SIGNAL \mem|Mem[62][3]~q\ : std_logic;
SIGNAL \mem|Mux14~76_combout\ : std_logic;
SIGNAL \mem|Mem[14][3]~q\ : std_logic;
SIGNAL \mem|Mem[42][3]~q\ : std_logic;
SIGNAL \mem|Mem[10][3]~q\ : std_logic;
SIGNAL \mem|Mux14~77_combout\ : std_logic;
SIGNAL \mem|Mem[46][3]~q\ : std_logic;
SIGNAL \mem|Mux14~78_combout\ : std_logic;
SIGNAL \mem|Mux14~79_combout\ : std_logic;
SIGNAL \mem|Mem[59][3]~q\ : std_logic;
SIGNAL \mem|Mem[31][3]~q\ : std_logic;
SIGNAL \mem|Mem[27][3]~q\ : std_logic;
SIGNAL \mem|Mux14~80_combout\ : std_logic;
SIGNAL \mem|Mem[63][3]~q\ : std_logic;
SIGNAL \mem|Mux14~81_combout\ : std_logic;
SIGNAL \mem|Mux14~82_combout\ : std_logic;
SIGNAL \mem|Mux14~83_combout\ : std_logic;
SIGNAL \mem|Mux14~84_combout\ : std_logic;
SIGNAL \mem|Mem[83][4]~q\ : std_logic;
SIGNAL \mem|Mem[86][4]~q\ : std_logic;
SIGNAL \mem|Mem[82][4]~q\ : std_logic;
SIGNAL \mem|Mux13~0_combout\ : std_logic;
SIGNAL \mem|Mem[87][4]~q\ : std_logic;
SIGNAL \mem|Mux13~1_combout\ : std_logic;
SIGNAL \mem|Mem[92][4]~q\ : std_logic;
SIGNAL \mem|Mem[89][4]~q\ : std_logic;
SIGNAL \mem|Mem[88][4]~q\ : std_logic;
SIGNAL \mem|Mux13~2_combout\ : std_logic;
SIGNAL \mem|Mem[93][4]~q\ : std_logic;
SIGNAL \mem|Mux13~3_combout\ : std_logic;
SIGNAL \mem|Mem[84][4]~q\ : std_logic;
SIGNAL \mem|Mem[81][4]~q\ : std_logic;
SIGNAL \mem|Mem[80][4]~q\ : std_logic;
SIGNAL \mem|Mux13~4_combout\ : std_logic;
SIGNAL \mem|Mem[85][4]~q\ : std_logic;
SIGNAL \mem|Mux13~5_combout\ : std_logic;
SIGNAL \mem|Mux13~6_combout\ : std_logic;
SIGNAL \mem|Mem[91][4]~q\ : std_logic;
SIGNAL \mem|Mem[94][4]~q\ : std_logic;
SIGNAL \mem|Mem[90][4]~q\ : std_logic;
SIGNAL \mem|Mux13~7_combout\ : std_logic;
SIGNAL \mem|Mem[95][4]~q\ : std_logic;
SIGNAL \mem|Mux13~8_combout\ : std_logic;
SIGNAL \mem|Mux13~9_combout\ : std_logic;
SIGNAL \mem|Mem[106][4]~q\ : std_logic;
SIGNAL \mem|Mem[105][4]~q\ : std_logic;
SIGNAL \mem|Mem[104][4]~q\ : std_logic;
SIGNAL \mem|Mux13~10_combout\ : std_logic;
SIGNAL \mem|Mem[107][4]~q\ : std_logic;
SIGNAL \mem|Mux13~11_combout\ : std_logic;
SIGNAL \mem|Mem[101][4]~q\ : std_logic;
SIGNAL \mem|Mem[98][4]~q\ : std_logic;
SIGNAL \mem|Mem[97][4]~q\ : std_logic;
SIGNAL \mem|Mem[96][4]~q\ : std_logic;
SIGNAL \mem|Mux13~14_combout\ : std_logic;
SIGNAL \mem|Mem[99][4]~q\ : std_logic;
SIGNAL \mem|Mux13~15_combout\ : std_logic;
SIGNAL \mem|Mem[109][4]~q\ : std_logic;
SIGNAL \mem|Mem[73][4]~q\ : std_logic;
SIGNAL \mem|Mem[76][4]~q\ : std_logic;
SIGNAL \mem|Mem[72][4]~q\ : std_logic;
SIGNAL \mem|Mux13~22_combout\ : std_logic;
SIGNAL \mem|Mem[77][4]~q\ : std_logic;
SIGNAL \mem|Mux13~23_combout\ : std_logic;
SIGNAL \mem|Mem[65][4]~q\ : std_logic;
SIGNAL \mem|Mem[68][4]~q\ : std_logic;
SIGNAL \mem|Mem[64][4]~q\ : std_logic;
SIGNAL \mem|Mux13~24_combout\ : std_logic;
SIGNAL \mem|Mem[69][4]~q\ : std_logic;
SIGNAL \mem|Mux13~25_combout\ : std_logic;
SIGNAL \mem|Mux13~26_combout\ : std_logic;
SIGNAL \mem|Mem[121][4]~q\ : std_logic;
SIGNAL \mem|Mem[125][4]~q\ : std_logic;
SIGNAL \mem|Mem[116][4]~q\ : std_logic;
SIGNAL \mem|Mem[113][4]~q\ : std_logic;
SIGNAL \mem|Mem[112][4]~q\ : std_logic;
SIGNAL \mem|Mux13~35_combout\ : std_logic;
SIGNAL \mem|Mem[117][4]~q\ : std_logic;
SIGNAL \mem|Mux13~36_combout\ : std_logic;
SIGNAL \mem|Mem[126][4]~q\ : std_logic;
SIGNAL \mem|Mem[123][4]~q\ : std_logic;
SIGNAL \mem|Mem[122][4]~q\ : std_logic;
SIGNAL \mem|Mux13~38_combout\ : std_logic;
SIGNAL \mem|Mem[127][4]~q\ : std_logic;
SIGNAL \mem|Mux13~39_combout\ : std_logic;
SIGNAL \mem|Mem[30][4]~q\ : std_logic;
SIGNAL \mem|Mem[44][4]~q\ : std_logic;
SIGNAL \mem|Mem[38][4]~q\ : std_logic;
SIGNAL \mem|Mem[36][4]~q\ : std_logic;
SIGNAL \mem|Mux13~44_combout\ : std_logic;
SIGNAL \mem|Mem[46][4]~q\ : std_logic;
SIGNAL \mem|Mux13~45_combout\ : std_logic;
SIGNAL \mem|Mem[12][4]~q\ : std_logic;
SIGNAL \mem|Mem[6][4]~q\ : std_logic;
SIGNAL \mem|Mem[4][4]~q\ : std_logic;
SIGNAL \mem|Mux13~46_combout\ : std_logic;
SIGNAL \mem|Mem[14][4]~q\ : std_logic;
SIGNAL \mem|Mux13~47_combout\ : std_logic;
SIGNAL \mem|Mux13~48_combout\ : std_logic;
SIGNAL \mem|Mem[62][4]~q\ : std_logic;
SIGNAL \mem|Mem[27][4]~q\ : std_logic;
SIGNAL \mem|Mem[41][4]~q\ : std_logic;
SIGNAL \mem|Mem[51][4]~q\ : std_logic;
SIGNAL \mem|Mem[57][4]~q\ : std_logic;
SIGNAL \mem|Mem[49][4]~q\ : std_logic;
SIGNAL \mem|Mux13~59_combout\ : std_logic;
SIGNAL \mem|Mem[59][4]~q\ : std_logic;
SIGNAL \mem|Mux13~60_combout\ : std_logic;
SIGNAL \mem|Mem[18][4]~q\ : std_logic;
SIGNAL \mem|Mem[50][4]~q\ : std_logic;
SIGNAL \mem|Mem[56][4]~q\ : std_logic;
SIGNAL \mem|Mem[48][4]~q\ : std_logic;
SIGNAL \mem|Mux13~69_combout\ : std_logic;
SIGNAL \mem|Mem[58][4]~q\ : std_logic;
SIGNAL \mem|Mux13~70_combout\ : std_logic;
SIGNAL \mem|Mem[31][4]~q\ : std_logic;
SIGNAL \mem|Mem[21][4]~q\ : std_logic;
SIGNAL \mem|Mem[13][4]~q\ : std_logic;
SIGNAL \mem|Mem[5][4]~q\ : std_logic;
SIGNAL \mem|Mux13~77_combout\ : std_logic;
SIGNAL \mem|Mem[29][4]~q\ : std_logic;
SIGNAL \mem|Mux13~78_combout\ : std_logic;
SIGNAL \mem|Mem[89][5]~q\ : std_logic;
SIGNAL \mem|Mem[105][5]~q\ : std_logic;
SIGNAL \mem|Mem[73][5]~q\ : std_logic;
SIGNAL \mem|Mux12~0_combout\ : std_logic;
SIGNAL \mem|Mem[121][5]~q\ : std_logic;
SIGNAL \mem|Mux12~1_combout\ : std_logic;
SIGNAL \mem|Mem[108][5]~q\ : std_logic;
SIGNAL \mem|Mem[92][5]~q\ : std_logic;
SIGNAL \mem|Mem[76][5]~q\ : std_logic;
SIGNAL \mem|Mux12~2_combout\ : std_logic;
SIGNAL \mem|Mem[124][5]~q\ : std_logic;
SIGNAL \mem|Mux12~3_combout\ : std_logic;
SIGNAL \mem|Mem[88][5]~q\ : std_logic;
SIGNAL \mem|Mem[104][5]~q\ : std_logic;
SIGNAL \mem|Mem[72][5]~q\ : std_logic;
SIGNAL \mem|Mux12~4_combout\ : std_logic;
SIGNAL \mem|Mem[120][5]~q\ : std_logic;
SIGNAL \mem|Mux12~5_combout\ : std_logic;
SIGNAL \mem|Mux12~6_combout\ : std_logic;
SIGNAL \mem|Mem[109][5]~q\ : std_logic;
SIGNAL \mem|Mem[93][5]~q\ : std_logic;
SIGNAL \mem|Mem[77][5]~q\ : std_logic;
SIGNAL \mem|Mux12~7_combout\ : std_logic;
SIGNAL \mem|Mem[125][5]~q\ : std_logic;
SIGNAL \mem|Mux12~8_combout\ : std_logic;
SIGNAL \mem|Mux12~9_combout\ : std_logic;
SIGNAL \mem|Mem[118][5]~q\ : std_logic;
SIGNAL \mem|Mem[83][5]~q\ : std_logic;
SIGNAL \mem|Mem[99][5]~q\ : std_logic;
SIGNAL \mem|Mem[98][5]~q\ : std_logic;
SIGNAL \mem|Mem[87][5]~q\ : std_logic;
SIGNAL \mem|Mem[71][5]~q\ : std_logic;
SIGNAL \mem|Mux12~17_combout\ : std_logic;
SIGNAL \mem|Mem[116][5]~q\ : std_logic;
SIGNAL \mem|Mem[81][5]~q\ : std_logic;
SIGNAL \mem|Mem[65][5]~q\ : std_logic;
SIGNAL \mem|Mux12~22_combout\ : std_logic;
SIGNAL \mem|Mem[79][5]~q\ : std_logic;
SIGNAL \mem|Mem[122][5]~q\ : std_logic;
SIGNAL \mem|Mem[78][5]~q\ : std_logic;
SIGNAL \mem|Mem[106][5]~q\ : std_logic;
SIGNAL \mem|Mem[74][5]~q\ : std_logic;
SIGNAL \mem|Mux12~35_combout\ : std_logic;
SIGNAL \mem|Mem[110][5]~q\ : std_logic;
SIGNAL \mem|Mux12~36_combout\ : std_logic;
SIGNAL \mem|Mem[95][5]~q\ : std_logic;
SIGNAL \mem|Mem[42][5]~q\ : std_logic;
SIGNAL \mem|Mem[41][5]~q\ : std_logic;
SIGNAL \mem|Mem[40][5]~q\ : std_logic;
SIGNAL \mem|Mux12~42_combout\ : std_logic;
SIGNAL \mem|Mem[43][5]~q\ : std_logic;
SIGNAL \mem|Mux12~43_combout\ : std_logic;
SIGNAL \mem|Mem[37][5]~q\ : std_logic;
SIGNAL \mem|Mem[34][5]~q\ : std_logic;
SIGNAL \mem|Mem[22][5]~q\ : std_logic;
SIGNAL \mem|Mem[28][5]~q\ : std_logic;
SIGNAL \mem|Mem[20][5]~q\ : std_logic;
SIGNAL \mem|Mem[17][5]~q\ : std_logic;
SIGNAL \mem|Mem[16][5]~q\ : std_logic;
SIGNAL \mem|Mux12~56_combout\ : std_logic;
SIGNAL \mem|Mem[21][5]~q\ : std_logic;
SIGNAL \mem|Mux12~57_combout\ : std_logic;
SIGNAL \mem|Mem[30][5]~q\ : std_logic;
SIGNAL \mem|Mem[3][5]~q\ : std_logic;
SIGNAL \mem|Mem[6][5]~q\ : std_logic;
SIGNAL \mem|Mem[2][5]~q\ : std_logic;
SIGNAL \mem|Mux12~62_combout\ : std_logic;
SIGNAL \mem|Mem[7][5]~q\ : std_logic;
SIGNAL \mem|Mux12~63_combout\ : std_logic;
SIGNAL \mem|Mem[9][5]~q\ : std_logic;
SIGNAL \mem|Mem[12][5]~q\ : std_logic;
SIGNAL \mem|Mem[8][5]~q\ : std_logic;
SIGNAL \mem|Mux12~64_combout\ : std_logic;
SIGNAL \mem|Mem[13][5]~q\ : std_logic;
SIGNAL \mem|Mux12~65_combout\ : std_logic;
SIGNAL \mem|Mem[1][5]~q\ : std_logic;
SIGNAL \mem|Mem[4][5]~q\ : std_logic;
SIGNAL \mem|Mem[0][5]~q\ : std_logic;
SIGNAL \mem|Mux12~66_combout\ : std_logic;
SIGNAL \mem|Mem[5][5]~q\ : std_logic;
SIGNAL \mem|Mux12~67_combout\ : std_logic;
SIGNAL \mem|Mux12~68_combout\ : std_logic;
SIGNAL \mem|Mem[11][5]~q\ : std_logic;
SIGNAL \mem|Mem[14][5]~q\ : std_logic;
SIGNAL \mem|Mem[10][5]~q\ : std_logic;
SIGNAL \mem|Mux12~69_combout\ : std_logic;
SIGNAL \mem|Mem[15][5]~q\ : std_logic;
SIGNAL \mem|Mux12~70_combout\ : std_logic;
SIGNAL \mem|Mux12~71_combout\ : std_logic;
SIGNAL \mem|Mem[57][5]~q\ : std_logic;
SIGNAL \mem|Mem[52][5]~q\ : std_logic;
SIGNAL \mem|Mem[62][5]~q\ : std_logic;
SIGNAL \mem|Mem[59][5]~q\ : std_logic;
SIGNAL \mem|Mem[58][5]~q\ : std_logic;
SIGNAL \mem|Mux12~80_combout\ : std_logic;
SIGNAL \mem|Mem[63][5]~q\ : std_logic;
SIGNAL \mem|Mux12~81_combout\ : std_logic;
SIGNAL \mem|Mem[83][6]~q\ : std_logic;
SIGNAL \mem|Mem[89][6]~q\ : std_logic;
SIGNAL \mem|Mem[81][6]~q\ : std_logic;
SIGNAL \mem|Mux11~0_combout\ : std_logic;
SIGNAL \mem|Mem[91][6]~q\ : std_logic;
SIGNAL \mem|Mux11~1_combout\ : std_logic;
SIGNAL \mem|Mem[105][6]~q\ : std_logic;
SIGNAL \mem|Mem[99][6]~q\ : std_logic;
SIGNAL \mem|Mem[97][6]~q\ : std_logic;
SIGNAL \mem|Mux11~2_combout\ : std_logic;
SIGNAL \mem|Mem[107][6]~q\ : std_logic;
SIGNAL \mem|Mux11~3_combout\ : std_logic;
SIGNAL \mem|Mem[73][6]~q\ : std_logic;
SIGNAL \mem|Mem[67][6]~q\ : std_logic;
SIGNAL \mem|Mem[65][6]~q\ : std_logic;
SIGNAL \mem|Mux11~4_combout\ : std_logic;
SIGNAL \mem|Mem[75][6]~q\ : std_logic;
SIGNAL \mem|Mux11~5_combout\ : std_logic;
SIGNAL \mem|Mux11~6_combout\ : std_logic;
SIGNAL \mem|Mem[115][6]~q\ : std_logic;
SIGNAL \mem|Mem[121][6]~q\ : std_logic;
SIGNAL \mem|Mem[113][6]~q\ : std_logic;
SIGNAL \mem|Mux11~7_combout\ : std_logic;
SIGNAL \mem|Mem[123][6]~q\ : std_logic;
SIGNAL \mem|Mux11~8_combout\ : std_logic;
SIGNAL \mem|Mux11~9_combout\ : std_logic;
SIGNAL \mem|Mem[86][6]~q\ : std_logic;
SIGNAL \mem|Mem[92][6]~q\ : std_logic;
SIGNAL \mem|Mem[84][6]~q\ : std_logic;
SIGNAL \mem|Mux11~10_combout\ : std_logic;
SIGNAL \mem|Mem[94][6]~q\ : std_logic;
SIGNAL \mem|Mux11~11_combout\ : std_logic;
SIGNAL \mem|Mem[108][6]~q\ : std_logic;
SIGNAL \mem|Mem[102][6]~q\ : std_logic;
SIGNAL \mem|Mem[100][6]~q\ : std_logic;
SIGNAL \mem|Mux11~12_combout\ : std_logic;
SIGNAL \mem|Mem[110][6]~q\ : std_logic;
SIGNAL \mem|Mux11~13_combout\ : std_logic;
SIGNAL \mem|Mem[76][6]~q\ : std_logic;
SIGNAL \mem|Mem[70][6]~q\ : std_logic;
SIGNAL \mem|Mem[68][6]~q\ : std_logic;
SIGNAL \mem|Mux11~14_combout\ : std_logic;
SIGNAL \mem|Mem[78][6]~q\ : std_logic;
SIGNAL \mem|Mux11~15_combout\ : std_logic;
SIGNAL \mem|Mux11~16_combout\ : std_logic;
SIGNAL \mem|Mem[118][6]~q\ : std_logic;
SIGNAL \mem|Mem[124][6]~q\ : std_logic;
SIGNAL \mem|Mem[116][6]~q\ : std_logic;
SIGNAL \mem|Mux11~17_combout\ : std_logic;
SIGNAL \mem|Mem[126][6]~q\ : std_logic;
SIGNAL \mem|Mux11~18_combout\ : std_logic;
SIGNAL \mem|Mux11~19_combout\ : std_logic;
SIGNAL \mem|Mem[88][6]~q\ : std_logic;
SIGNAL \mem|Mem[82][6]~q\ : std_logic;
SIGNAL \mem|Mem[80][6]~q\ : std_logic;
SIGNAL \mem|Mux11~20_combout\ : std_logic;
SIGNAL \mem|Mem[90][6]~q\ : std_logic;
SIGNAL \mem|Mux11~21_combout\ : std_logic;
SIGNAL \mem|Mem[104][6]~q\ : std_logic;
SIGNAL \mem|Mem[98][6]~q\ : std_logic;
SIGNAL \mem|Mem[96][6]~q\ : std_logic;
SIGNAL \mem|Mux11~22_combout\ : std_logic;
SIGNAL \mem|Mem[106][6]~q\ : std_logic;
SIGNAL \mem|Mux11~23_combout\ : std_logic;
SIGNAL \mem|Mem[72][6]~q\ : std_logic;
SIGNAL \mem|Mem[66][6]~q\ : std_logic;
SIGNAL \mem|Mem[64][6]~q\ : std_logic;
SIGNAL \mem|Mux11~24_combout\ : std_logic;
SIGNAL \mem|Mem[74][6]~q\ : std_logic;
SIGNAL \mem|Mux11~25_combout\ : std_logic;
SIGNAL \mem|Mux11~26_combout\ : std_logic;
SIGNAL \mem|Mem[114][6]~q\ : std_logic;
SIGNAL \mem|Mem[120][6]~q\ : std_logic;
SIGNAL \mem|Mem[112][6]~q\ : std_logic;
SIGNAL \mem|Mux11~27_combout\ : std_logic;
SIGNAL \mem|Mem[122][6]~q\ : std_logic;
SIGNAL \mem|Mux11~28_combout\ : std_logic;
SIGNAL \mem|Mux11~29_combout\ : std_logic;
SIGNAL \mem|Mux11~30_combout\ : std_logic;
SIGNAL \mem|Mem[79][6]~q\ : std_logic;
SIGNAL \mem|Mem[87][6]~q\ : std_logic;
SIGNAL \mem|Mem[71][6]~q\ : std_logic;
SIGNAL \mem|Mux11~31_combout\ : std_logic;
SIGNAL \mem|Mem[95][6]~q\ : std_logic;
SIGNAL \mem|Mux11~32_combout\ : std_logic;
SIGNAL \mem|Mem[117][6]~q\ : std_logic;
SIGNAL \mem|Mem[109][6]~q\ : std_logic;
SIGNAL \mem|Mem[101][6]~q\ : std_logic;
SIGNAL \mem|Mux11~33_combout\ : std_logic;
SIGNAL \mem|Mem[125][6]~q\ : std_logic;
SIGNAL \mem|Mux11~34_combout\ : std_logic;
SIGNAL \mem|Mem[85][6]~q\ : std_logic;
SIGNAL \mem|Mem[77][6]~q\ : std_logic;
SIGNAL \mem|Mem[69][6]~q\ : std_logic;
SIGNAL \mem|Mux11~35_combout\ : std_logic;
SIGNAL \mem|Mem[93][6]~q\ : std_logic;
SIGNAL \mem|Mux11~36_combout\ : std_logic;
SIGNAL \mem|Mux11~37_combout\ : std_logic;
SIGNAL \mem|Mem[119][6]~q\ : std_logic;
SIGNAL \mem|Mem[111][6]~q\ : std_logic;
SIGNAL \mem|Mem[103][6]~q\ : std_logic;
SIGNAL \mem|Mux11~38_combout\ : std_logic;
SIGNAL \mem|Mem[127][6]~q\ : std_logic;
SIGNAL \mem|Mux11~39_combout\ : std_logic;
SIGNAL \mem|Mux11~40_combout\ : std_logic;
SIGNAL \mem|Mux11~41_combout\ : std_logic;
SIGNAL \mem|Mem[38][6]~q\ : std_logic;
SIGNAL \mem|Mem[22][6]~q\ : std_logic;
SIGNAL \mem|Mem[6][6]~q\ : std_logic;
SIGNAL \mem|Mux11~42_combout\ : std_logic;
SIGNAL \mem|Mem[54][6]~q\ : std_logic;
SIGNAL \mem|Mux11~43_combout\ : std_logic;
SIGNAL \mem|Mem[19][6]~q\ : std_logic;
SIGNAL \mem|Mem[35][6]~q\ : std_logic;
SIGNAL \mem|Mem[3][6]~q\ : std_logic;
SIGNAL \mem|Mux11~44_combout\ : std_logic;
SIGNAL \mem|Mem[51][6]~q\ : std_logic;
SIGNAL \mem|Mux11~45_combout\ : std_logic;
SIGNAL \mem|Mem[18][6]~q\ : std_logic;
SIGNAL \mem|Mem[34][6]~q\ : std_logic;
SIGNAL \mem|Mem[2][6]~q\ : std_logic;
SIGNAL \mem|Mux11~46_combout\ : std_logic;
SIGNAL \mem|Mem[50][6]~q\ : std_logic;
SIGNAL \mem|Mux11~47_combout\ : std_logic;
SIGNAL \mem|Mux11~48_combout\ : std_logic;
SIGNAL \mem|Mem[39][6]~q\ : std_logic;
SIGNAL \mem|Mem[23][6]~q\ : std_logic;
SIGNAL \mem|Mem[7][6]~q\ : std_logic;
SIGNAL \mem|Mux11~49_combout\ : std_logic;
SIGNAL \mem|Mem[55][6]~q\ : std_logic;
SIGNAL \mem|Mux11~50_combout\ : std_logic;
SIGNAL \mem|Mux11~51_combout\ : std_logic;
SIGNAL \mem|Mem[25][6]~q\ : std_logic;
SIGNAL \mem|Mem[41][6]~q\ : std_logic;
SIGNAL \mem|Mem[9][6]~q\ : std_logic;
SIGNAL \mem|Mux11~52_combout\ : std_logic;
SIGNAL \mem|Mem[57][6]~q\ : std_logic;
SIGNAL \mem|Mux11~53_combout\ : std_logic;
SIGNAL \mem|Mem[44][6]~q\ : std_logic;
SIGNAL \mem|Mem[28][6]~q\ : std_logic;
SIGNAL \mem|Mem[12][6]~q\ : std_logic;
SIGNAL \mem|Mux11~54_combout\ : std_logic;
SIGNAL \mem|Mem[60][6]~q\ : std_logic;
SIGNAL \mem|Mux11~55_combout\ : std_logic;
SIGNAL \mem|Mem[24][6]~q\ : std_logic;
SIGNAL \mem|Mem[40][6]~q\ : std_logic;
SIGNAL \mem|Mem[8][6]~q\ : std_logic;
SIGNAL \mem|Mux11~56_combout\ : std_logic;
SIGNAL \mem|Mem[56][6]~q\ : std_logic;
SIGNAL \mem|Mux11~57_combout\ : std_logic;
SIGNAL \mem|Mux11~58_combout\ : std_logic;
SIGNAL \mem|Mem[45][6]~q\ : std_logic;
SIGNAL \mem|Mem[29][6]~q\ : std_logic;
SIGNAL \mem|Mem[13][6]~q\ : std_logic;
SIGNAL \mem|Mux11~59_combout\ : std_logic;
SIGNAL \mem|Mem[61][6]~q\ : std_logic;
SIGNAL \mem|Mux11~60_combout\ : std_logic;
SIGNAL \mem|Mux11~61_combout\ : std_logic;
SIGNAL \mem|Mem[36][6]~q\ : std_logic;
SIGNAL \mem|Mem[20][6]~q\ : std_logic;
SIGNAL \mem|Mem[4][6]~q\ : std_logic;
SIGNAL \mem|Mux11~62_combout\ : std_logic;
SIGNAL \mem|Mem[52][6]~q\ : std_logic;
SIGNAL \mem|Mux11~63_combout\ : std_logic;
SIGNAL \mem|Mem[33][6]~q\ : std_logic;
SIGNAL \mem|Mem[17][6]~q\ : std_logic;
SIGNAL \mem|Mem[1][6]~q\ : std_logic;
SIGNAL \mem|Mux11~64_combout\ : std_logic;
SIGNAL \mem|Mem[49][6]~q\ : std_logic;
SIGNAL \mem|Mux11~65_combout\ : std_logic;
SIGNAL \mem|Mem[32][6]~q\ : std_logic;
SIGNAL \mem|Mem[16][6]~q\ : std_logic;
SIGNAL \mem|Mem[0][6]~q\ : std_logic;
SIGNAL \mem|Mux11~66_combout\ : std_logic;
SIGNAL \mem|Mem[48][6]~q\ : std_logic;
SIGNAL \mem|Mux11~67_combout\ : std_logic;
SIGNAL \mem|Mux11~68_combout\ : std_logic;
SIGNAL \mem|Mem[37][6]~q\ : std_logic;
SIGNAL \mem|Mem[21][6]~q\ : std_logic;
SIGNAL \mem|Mem[5][6]~q\ : std_logic;
SIGNAL \mem|Mux11~69_combout\ : std_logic;
SIGNAL \mem|Mem[53][6]~q\ : std_logic;
SIGNAL \mem|Mux11~70_combout\ : std_logic;
SIGNAL \mem|Mux11~71_combout\ : std_logic;
SIGNAL \mem|Mux11~72_combout\ : std_logic;
SIGNAL \mem|Mem[43][6]~q\ : std_logic;
SIGNAL \mem|Mem[15][6]~q\ : std_logic;
SIGNAL \mem|Mem[11][6]~q\ : std_logic;
SIGNAL \mem|Mux11~73_combout\ : std_logic;
SIGNAL \mem|Mem[47][6]~q\ : std_logic;
SIGNAL \mem|Mux11~74_combout\ : std_logic;
SIGNAL \mem|Mem[30][6]~q\ : std_logic;
SIGNAL \mem|Mem[58][6]~q\ : std_logic;
SIGNAL \mem|Mem[26][6]~q\ : std_logic;
SIGNAL \mem|Mux11~75_combout\ : std_logic;
SIGNAL \mem|Mem[62][6]~q\ : std_logic;
SIGNAL \mem|Mux11~76_combout\ : std_logic;
SIGNAL \mem|Mem[14][6]~q\ : std_logic;
SIGNAL \mem|Mem[42][6]~q\ : std_logic;
SIGNAL \mem|Mem[10][6]~q\ : std_logic;
SIGNAL \mem|Mux11~77_combout\ : std_logic;
SIGNAL \mem|Mem[46][6]~q\ : std_logic;
SIGNAL \mem|Mux11~78_combout\ : std_logic;
SIGNAL \mem|Mux11~79_combout\ : std_logic;
SIGNAL \mem|Mem[59][6]~q\ : std_logic;
SIGNAL \mem|Mem[31][6]~q\ : std_logic;
SIGNAL \mem|Mem[27][6]~q\ : std_logic;
SIGNAL \mem|Mux11~80_combout\ : std_logic;
SIGNAL \mem|Mem[63][6]~q\ : std_logic;
SIGNAL \mem|Mux11~81_combout\ : std_logic;
SIGNAL \mem|Mux11~82_combout\ : std_logic;
SIGNAL \mem|Mux11~83_combout\ : std_logic;
SIGNAL \mem|Mux11~84_combout\ : std_logic;
SIGNAL \mem|Mem[83][7]~q\ : std_logic;
SIGNAL \mem|Mem[86][7]~q\ : std_logic;
SIGNAL \mem|Mem[82][7]~q\ : std_logic;
SIGNAL \mem|Mux10~0_combout\ : std_logic;
SIGNAL \mem|Mem[87][7]~q\ : std_logic;
SIGNAL \mem|Mux10~1_combout\ : std_logic;
SIGNAL \mem|Mem[92][7]~q\ : std_logic;
SIGNAL \mem|Mem[89][7]~q\ : std_logic;
SIGNAL \mem|Mem[88][7]~q\ : std_logic;
SIGNAL \mem|Mux10~2_combout\ : std_logic;
SIGNAL \mem|Mem[93][7]~q\ : std_logic;
SIGNAL \mem|Mux10~3_combout\ : std_logic;
SIGNAL \mem|Mem[84][7]~q\ : std_logic;
SIGNAL \mem|Mem[81][7]~q\ : std_logic;
SIGNAL \mem|Mem[80][7]~q\ : std_logic;
SIGNAL \mem|Mux10~4_combout\ : std_logic;
SIGNAL \mem|Mem[85][7]~q\ : std_logic;
SIGNAL \mem|Mux10~5_combout\ : std_logic;
SIGNAL \mem|Mux10~6_combout\ : std_logic;
SIGNAL \mem|Mem[91][7]~q\ : std_logic;
SIGNAL \mem|Mem[94][7]~q\ : std_logic;
SIGNAL \mem|Mem[90][7]~q\ : std_logic;
SIGNAL \mem|Mux10~7_combout\ : std_logic;
SIGNAL \mem|Mem[95][7]~q\ : std_logic;
SIGNAL \mem|Mux10~8_combout\ : std_logic;
SIGNAL \mem|Mux10~9_combout\ : std_logic;
SIGNAL \mem|Mem[106][7]~q\ : std_logic;
SIGNAL \mem|Mem[105][7]~q\ : std_logic;
SIGNAL \mem|Mem[104][7]~q\ : std_logic;
SIGNAL \mem|Mux10~10_combout\ : std_logic;
SIGNAL \mem|Mem[107][7]~q\ : std_logic;
SIGNAL \mem|Mux10~11_combout\ : std_logic;
SIGNAL \mem|Mem[101][7]~q\ : std_logic;
SIGNAL \mem|Mem[102][7]~q\ : std_logic;
SIGNAL \mem|Mem[100][7]~q\ : std_logic;
SIGNAL \mem|Mux10~12_combout\ : std_logic;
SIGNAL \mem|Mem[103][7]~q\ : std_logic;
SIGNAL \mem|Mux10~13_combout\ : std_logic;
SIGNAL \mem|Mem[98][7]~q\ : std_logic;
SIGNAL \mem|Mem[97][7]~q\ : std_logic;
SIGNAL \mem|Mem[96][7]~q\ : std_logic;
SIGNAL \mem|Mux10~14_combout\ : std_logic;
SIGNAL \mem|Mem[99][7]~q\ : std_logic;
SIGNAL \mem|Mux10~15_combout\ : std_logic;
SIGNAL \mem|Mux10~16_combout\ : std_logic;
SIGNAL \mem|Mem[109][7]~q\ : std_logic;
SIGNAL \mem|Mem[110][7]~q\ : std_logic;
SIGNAL \mem|Mem[108][7]~q\ : std_logic;
SIGNAL \mem|Mux10~17_combout\ : std_logic;
SIGNAL \mem|Mem[111][7]~q\ : std_logic;
SIGNAL \mem|Mux10~18_combout\ : std_logic;
SIGNAL \mem|Mux10~19_combout\ : std_logic;
SIGNAL \mem|Mem[67][7]~q\ : std_logic;
SIGNAL \mem|Mem[70][7]~q\ : std_logic;
SIGNAL \mem|Mem[66][7]~q\ : std_logic;
SIGNAL \mem|Mux10~20_combout\ : std_logic;
SIGNAL \mem|Mem[71][7]~q\ : std_logic;
SIGNAL \mem|Mux10~21_combout\ : std_logic;
SIGNAL \mem|Mem[73][7]~q\ : std_logic;
SIGNAL \mem|Mem[76][7]~q\ : std_logic;
SIGNAL \mem|Mem[72][7]~q\ : std_logic;
SIGNAL \mem|Mux10~22_combout\ : std_logic;
SIGNAL \mem|Mem[77][7]~q\ : std_logic;
SIGNAL \mem|Mux10~23_combout\ : std_logic;
SIGNAL \mem|Mem[65][7]~q\ : std_logic;
SIGNAL \mem|Mem[68][7]~q\ : std_logic;
SIGNAL \mem|Mem[64][7]~q\ : std_logic;
SIGNAL \mem|Mux10~24_combout\ : std_logic;
SIGNAL \mem|Mem[69][7]~q\ : std_logic;
SIGNAL \mem|Mux10~25_combout\ : std_logic;
SIGNAL \mem|Mux10~26_combout\ : std_logic;
SIGNAL \mem|Mem[75][7]~q\ : std_logic;
SIGNAL \mem|Mem[78][7]~q\ : std_logic;
SIGNAL \mem|Mem[74][7]~q\ : std_logic;
SIGNAL \mem|Mux10~27_combout\ : std_logic;
SIGNAL \mem|Mem[79][7]~q\ : std_logic;
SIGNAL \mem|Mux10~28_combout\ : std_logic;
SIGNAL \mem|Mux10~29_combout\ : std_logic;
SIGNAL \mem|Mux10~30_combout\ : std_logic;
SIGNAL \mem|Mem[124][7]~q\ : std_logic;
SIGNAL \mem|Mem[121][7]~q\ : std_logic;
SIGNAL \mem|Mem[120][7]~q\ : std_logic;
SIGNAL \mem|Mux10~31_combout\ : std_logic;
SIGNAL \mem|Mem[125][7]~q\ : std_logic;
SIGNAL \mem|Mux10~32_combout\ : std_logic;
SIGNAL \mem|Mem[118][7]~q\ : std_logic;
SIGNAL \mem|Mem[115][7]~q\ : std_logic;
SIGNAL \mem|Mem[114][7]~q\ : std_logic;
SIGNAL \mem|Mux10~33_combout\ : std_logic;
SIGNAL \mem|Mem[119][7]~q\ : std_logic;
SIGNAL \mem|Mux10~34_combout\ : std_logic;
SIGNAL \mem|Mem[116][7]~q\ : std_logic;
SIGNAL \mem|Mem[113][7]~q\ : std_logic;
SIGNAL \mem|Mem[112][7]~q\ : std_logic;
SIGNAL \mem|Mux10~35_combout\ : std_logic;
SIGNAL \mem|Mem[117][7]~q\ : std_logic;
SIGNAL \mem|Mux10~36_combout\ : std_logic;
SIGNAL \mem|Mux10~37_combout\ : std_logic;
SIGNAL \mem|Mem[126][7]~q\ : std_logic;
SIGNAL \mem|Mem[123][7]~q\ : std_logic;
SIGNAL \mem|Mem[122][7]~q\ : std_logic;
SIGNAL \mem|Mux10~38_combout\ : std_logic;
SIGNAL \mem|Mem[127][7]~q\ : std_logic;
SIGNAL \mem|Mux10~39_combout\ : std_logic;
SIGNAL \mem|Mux10~40_combout\ : std_logic;
SIGNAL \mem|Mux10~41_combout\ : std_logic;
SIGNAL \mem|Mem[22][7]~q\ : std_logic;
SIGNAL \mem|Mem[28][7]~q\ : std_logic;
SIGNAL \mem|Mem[20][7]~q\ : std_logic;
SIGNAL \mem|Mux10~42_combout\ : std_logic;
SIGNAL \mem|Mem[30][7]~q\ : std_logic;
SIGNAL \mem|Mux10~43_combout\ : std_logic;
SIGNAL \mem|Mem[44][7]~q\ : std_logic;
SIGNAL \mem|Mem[38][7]~q\ : std_logic;
SIGNAL \mem|Mem[36][7]~q\ : std_logic;
SIGNAL \mem|Mux10~44_combout\ : std_logic;
SIGNAL \mem|Mem[46][7]~q\ : std_logic;
SIGNAL \mem|Mux10~45_combout\ : std_logic;
SIGNAL \mem|Mem[12][7]~q\ : std_logic;
SIGNAL \mem|Mem[6][7]~q\ : std_logic;
SIGNAL \mem|Mem[4][7]~q\ : std_logic;
SIGNAL \mem|Mux10~46_combout\ : std_logic;
SIGNAL \mem|Mem[14][7]~q\ : std_logic;
SIGNAL \mem|Mux10~47_combout\ : std_logic;
SIGNAL \mem|Mux10~48_combout\ : std_logic;
SIGNAL \mem|Mem[54][7]~q\ : std_logic;
SIGNAL \mem|Mem[60][7]~q\ : std_logic;
SIGNAL \mem|Mem[52][7]~q\ : std_logic;
SIGNAL \mem|Mux10~49_combout\ : std_logic;
SIGNAL \mem|Mem[62][7]~q\ : std_logic;
SIGNAL \mem|Mux10~50_combout\ : std_logic;
SIGNAL \mem|Mux10~51_combout\ : std_logic;
SIGNAL \mem|Mem[19][7]~q\ : std_logic;
SIGNAL \mem|Mem[25][7]~q\ : std_logic;
SIGNAL \mem|Mem[17][7]~q\ : std_logic;
SIGNAL \mem|Mux10~52_combout\ : std_logic;
SIGNAL \mem|Mem[27][7]~q\ : std_logic;
SIGNAL \mem|Mux10~53_combout\ : std_logic;
SIGNAL \mem|Mem[41][7]~q\ : std_logic;
SIGNAL \mem|Mem[35][7]~q\ : std_logic;
SIGNAL \mem|Mem[33][7]~q\ : std_logic;
SIGNAL \mem|Mux10~54_combout\ : std_logic;
SIGNAL \mem|Mem[43][7]~q\ : std_logic;
SIGNAL \mem|Mux10~55_combout\ : std_logic;
SIGNAL \mem|Mem[9][7]~q\ : std_logic;
SIGNAL \mem|Mem[3][7]~q\ : std_logic;
SIGNAL \mem|Mem[1][7]~q\ : std_logic;
SIGNAL \mem|Mux10~56_combout\ : std_logic;
SIGNAL \mem|Mem[11][7]~q\ : std_logic;
SIGNAL \mem|Mux10~57_combout\ : std_logic;
SIGNAL \mem|Mux10~58_combout\ : std_logic;
SIGNAL \mem|Mem[51][7]~q\ : std_logic;
SIGNAL \mem|Mem[57][7]~q\ : std_logic;
SIGNAL \mem|Mem[49][7]~q\ : std_logic;
SIGNAL \mem|Mux10~59_combout\ : std_logic;
SIGNAL \mem|Mem[59][7]~q\ : std_logic;
SIGNAL \mem|Mux10~60_combout\ : std_logic;
SIGNAL \mem|Mux10~61_combout\ : std_logic;
SIGNAL \mem|Mem[24][7]~q\ : std_logic;
SIGNAL \mem|Mem[18][7]~q\ : std_logic;
SIGNAL \mem|Mem[16][7]~q\ : std_logic;
SIGNAL \mem|Mux10~62_combout\ : std_logic;
SIGNAL \mem|Mem[26][7]~q\ : std_logic;
SIGNAL \mem|Mux10~63_combout\ : std_logic;
SIGNAL \mem|Mem[40][7]~q\ : std_logic;
SIGNAL \mem|Mem[34][7]~q\ : std_logic;
SIGNAL \mem|Mem[32][7]~q\ : std_logic;
SIGNAL \mem|Mux10~64_combout\ : std_logic;
SIGNAL \mem|Mem[42][7]~q\ : std_logic;
SIGNAL \mem|Mux10~65_combout\ : std_logic;
SIGNAL \mem|Mem[8][7]~q\ : std_logic;
SIGNAL \mem|Mem[2][7]~q\ : std_logic;
SIGNAL \mem|Mem[0][7]~q\ : std_logic;
SIGNAL \mem|Mux10~66_combout\ : std_logic;
SIGNAL \mem|Mem[10][7]~q\ : std_logic;
SIGNAL \mem|Mux10~67_combout\ : std_logic;
SIGNAL \mem|Mux10~68_combout\ : std_logic;
SIGNAL \mem|Mem[50][7]~q\ : std_logic;
SIGNAL \mem|Mem[56][7]~q\ : std_logic;
SIGNAL \mem|Mem[48][7]~q\ : std_logic;
SIGNAL \mem|Mux10~69_combout\ : std_logic;
SIGNAL \mem|Mem[58][7]~q\ : std_logic;
SIGNAL \mem|Mux10~70_combout\ : std_logic;
SIGNAL \mem|Mux10~71_combout\ : std_logic;
SIGNAL \mem|Mux10~72_combout\ : std_logic;
SIGNAL \mem|Mem[15][7]~q\ : std_logic;
SIGNAL \mem|Mem[23][7]~q\ : std_logic;
SIGNAL \mem|Mem[7][7]~q\ : std_logic;
SIGNAL \mem|Mux10~73_combout\ : std_logic;
SIGNAL \mem|Mem[31][7]~q\ : std_logic;
SIGNAL \mem|Mux10~74_combout\ : std_logic;
SIGNAL \mem|Mem[53][7]~q\ : std_logic;
SIGNAL \mem|Mem[45][7]~q\ : std_logic;
SIGNAL \mem|Mem[37][7]~q\ : std_logic;
SIGNAL \mem|Mux10~75_combout\ : std_logic;
SIGNAL \mem|Mem[61][7]~q\ : std_logic;
SIGNAL \mem|Mux10~76_combout\ : std_logic;
SIGNAL \mem|Mem[21][7]~q\ : std_logic;
SIGNAL \mem|Mem[13][7]~q\ : std_logic;
SIGNAL \mem|Mem[5][7]~q\ : std_logic;
SIGNAL \mem|Mux10~77_combout\ : std_logic;
SIGNAL \mem|Mem[29][7]~q\ : std_logic;
SIGNAL \mem|Mux10~78_combout\ : std_logic;
SIGNAL \mem|Mux10~79_combout\ : std_logic;
SIGNAL \mem|Mem[55][7]~q\ : std_logic;
SIGNAL \mem|Mem[47][7]~q\ : std_logic;
SIGNAL \mem|Mem[39][7]~q\ : std_logic;
SIGNAL \mem|Mux10~80_combout\ : std_logic;
SIGNAL \mem|Mem[63][7]~q\ : std_logic;
SIGNAL \mem|Mux10~81_combout\ : std_logic;
SIGNAL \mem|Mux10~82_combout\ : std_logic;
SIGNAL \mem|Mux10~83_combout\ : std_logic;
SIGNAL \mem|Mux10~84_combout\ : std_logic;
SIGNAL \mem|Mem[89][8]~q\ : std_logic;
SIGNAL \mem|Mem[105][8]~q\ : std_logic;
SIGNAL \mem|Mem[73][8]~q\ : std_logic;
SIGNAL \mem|Mux9~0_combout\ : std_logic;
SIGNAL \mem|Mem[121][8]~q\ : std_logic;
SIGNAL \mem|Mux9~1_combout\ : std_logic;
SIGNAL \mem|Mem[108][8]~q\ : std_logic;
SIGNAL \mem|Mem[92][8]~q\ : std_logic;
SIGNAL \mem|Mem[76][8]~q\ : std_logic;
SIGNAL \mem|Mux9~2_combout\ : std_logic;
SIGNAL \mem|Mem[124][8]~q\ : std_logic;
SIGNAL \mem|Mux9~3_combout\ : std_logic;
SIGNAL \mem|Mem[88][8]~q\ : std_logic;
SIGNAL \mem|Mem[104][8]~q\ : std_logic;
SIGNAL \mem|Mem[72][8]~q\ : std_logic;
SIGNAL \mem|Mux9~4_combout\ : std_logic;
SIGNAL \mem|Mem[120][8]~q\ : std_logic;
SIGNAL \mem|Mux9~5_combout\ : std_logic;
SIGNAL \mem|Mux9~6_combout\ : std_logic;
SIGNAL \mem|Mem[109][8]~q\ : std_logic;
SIGNAL \mem|Mem[93][8]~q\ : std_logic;
SIGNAL \mem|Mem[77][8]~q\ : std_logic;
SIGNAL \mem|Mux9~7_combout\ : std_logic;
SIGNAL \mem|Mem[125][8]~q\ : std_logic;
SIGNAL \mem|Mux9~8_combout\ : std_logic;
SIGNAL \mem|Mux9~9_combout\ : std_logic;
SIGNAL \mem|Mem[102][8]~q\ : std_logic;
SIGNAL \mem|Mem[86][8]~q\ : std_logic;
SIGNAL \mem|Mem[70][8]~q\ : std_logic;
SIGNAL \mem|Mux9~10_combout\ : std_logic;
SIGNAL \mem|Mem[118][8]~q\ : std_logic;
SIGNAL \mem|Mux9~11_combout\ : std_logic;
SIGNAL \mem|Mem[83][8]~q\ : std_logic;
SIGNAL \mem|Mem[99][8]~q\ : std_logic;
SIGNAL \mem|Mem[67][8]~q\ : std_logic;
SIGNAL \mem|Mux9~12_combout\ : std_logic;
SIGNAL \mem|Mem[115][8]~q\ : std_logic;
SIGNAL \mem|Mux9~13_combout\ : std_logic;
SIGNAL \mem|Mem[82][8]~q\ : std_logic;
SIGNAL \mem|Mem[98][8]~q\ : std_logic;
SIGNAL \mem|Mem[66][8]~q\ : std_logic;
SIGNAL \mem|Mux9~14_combout\ : std_logic;
SIGNAL \mem|Mem[114][8]~q\ : std_logic;
SIGNAL \mem|Mux9~15_combout\ : std_logic;
SIGNAL \mem|Mux9~16_combout\ : std_logic;
SIGNAL \mem|Mem[103][8]~q\ : std_logic;
SIGNAL \mem|Mem[87][8]~q\ : std_logic;
SIGNAL \mem|Mem[71][8]~q\ : std_logic;
SIGNAL \mem|Mux9~17_combout\ : std_logic;
SIGNAL \mem|Mem[119][8]~q\ : std_logic;
SIGNAL \mem|Mux9~18_combout\ : std_logic;
SIGNAL \mem|Mux9~19_combout\ : std_logic;
SIGNAL \mem|Mem[100][8]~q\ : std_logic;
SIGNAL \mem|Mem[84][8]~q\ : std_logic;
SIGNAL \mem|Mem[68][8]~q\ : std_logic;
SIGNAL \mem|Mux9~20_combout\ : std_logic;
SIGNAL \mem|Mem[116][8]~q\ : std_logic;
SIGNAL \mem|Mux9~21_combout\ : std_logic;
SIGNAL \mem|Mem[97][8]~q\ : std_logic;
SIGNAL \mem|Mem[81][8]~q\ : std_logic;
SIGNAL \mem|Mem[65][8]~q\ : std_logic;
SIGNAL \mem|Mux9~22_combout\ : std_logic;
SIGNAL \mem|Mem[113][8]~q\ : std_logic;
SIGNAL \mem|Mux9~23_combout\ : std_logic;
SIGNAL \mem|Mem[96][8]~q\ : std_logic;
SIGNAL \mem|Mem[80][8]~q\ : std_logic;
SIGNAL \mem|Mem[64][8]~q\ : std_logic;
SIGNAL \mem|Mux9~24_combout\ : std_logic;
SIGNAL \mem|Mem[112][8]~q\ : std_logic;
SIGNAL \mem|Mux9~25_combout\ : std_logic;
SIGNAL \mem|Mux9~26_combout\ : std_logic;
SIGNAL \mem|Mem[101][8]~q\ : std_logic;
SIGNAL \mem|Mem[85][8]~q\ : std_logic;
SIGNAL \mem|Mem[69][8]~q\ : std_logic;
SIGNAL \mem|Mux9~27_combout\ : std_logic;
SIGNAL \mem|Mem[117][8]~q\ : std_logic;
SIGNAL \mem|Mux9~28_combout\ : std_logic;
SIGNAL \mem|Mux9~29_combout\ : std_logic;
SIGNAL \mem|Mux9~30_combout\ : std_logic;
SIGNAL \mem|Mem[107][8]~q\ : std_logic;
SIGNAL \mem|Mem[79][8]~q\ : std_logic;
SIGNAL \mem|Mem[75][8]~q\ : std_logic;
SIGNAL \mem|Mux9~31_combout\ : std_logic;
SIGNAL \mem|Mem[111][8]~q\ : std_logic;
SIGNAL \mem|Mux9~32_combout\ : std_logic;
SIGNAL \mem|Mem[94][8]~q\ : std_logic;
SIGNAL \mem|Mem[122][8]~q\ : std_logic;
SIGNAL \mem|Mem[90][8]~q\ : std_logic;
SIGNAL \mem|Mux9~33_combout\ : std_logic;
SIGNAL \mem|Mem[126][8]~q\ : std_logic;
SIGNAL \mem|Mux9~34_combout\ : std_logic;
SIGNAL \mem|Mem[78][8]~q\ : std_logic;
SIGNAL \mem|Mem[106][8]~q\ : std_logic;
SIGNAL \mem|Mem[74][8]~q\ : std_logic;
SIGNAL \mem|Mux9~35_combout\ : std_logic;
SIGNAL \mem|Mem[110][8]~q\ : std_logic;
SIGNAL \mem|Mux9~36_combout\ : std_logic;
SIGNAL \mem|Mux9~37_combout\ : std_logic;
SIGNAL \mem|Mem[123][8]~q\ : std_logic;
SIGNAL \mem|Mem[95][8]~q\ : std_logic;
SIGNAL \mem|Mem[91][8]~q\ : std_logic;
SIGNAL \mem|Mux9~38_combout\ : std_logic;
SIGNAL \mem|Mem[127][8]~q\ : std_logic;
SIGNAL \mem|Mux9~39_combout\ : std_logic;
SIGNAL \mem|Mux9~40_combout\ : std_logic;
SIGNAL \mem|Mux9~41_combout\ : std_logic;
SIGNAL \mem|Mem[42][8]~q\ : std_logic;
SIGNAL \mem|Mem[41][8]~q\ : std_logic;
SIGNAL \mem|Mem[40][8]~q\ : std_logic;
SIGNAL \mem|Mux9~42_combout\ : std_logic;
SIGNAL \mem|Mem[43][8]~q\ : std_logic;
SIGNAL \mem|Mux9~43_combout\ : std_logic;
SIGNAL \mem|Mem[37][8]~q\ : std_logic;
SIGNAL \mem|Mem[38][8]~q\ : std_logic;
SIGNAL \mem|Mem[36][8]~q\ : std_logic;
SIGNAL \mem|Mux9~44_combout\ : std_logic;
SIGNAL \mem|Mem[39][8]~q\ : std_logic;
SIGNAL \mem|Mux9~45_combout\ : std_logic;
SIGNAL \mem|Mem[34][8]~q\ : std_logic;
SIGNAL \mem|Mem[33][8]~q\ : std_logic;
SIGNAL \mem|Mem[32][8]~q\ : std_logic;
SIGNAL \mem|Mux9~46_combout\ : std_logic;
SIGNAL \mem|Mem[35][8]~q\ : std_logic;
SIGNAL \mem|Mux9~47_combout\ : std_logic;
SIGNAL \mem|Mux9~48_combout\ : std_logic;
SIGNAL \mem|Mem[45][8]~q\ : std_logic;
SIGNAL \mem|Mem[46][8]~q\ : std_logic;
SIGNAL \mem|Mem[44][8]~q\ : std_logic;
SIGNAL \mem|Mux9~49_combout\ : std_logic;
SIGNAL \mem|Mem[47][8]~q\ : std_logic;
SIGNAL \mem|Mux9~50_combout\ : std_logic;
SIGNAL \mem|Mux9~51_combout\ : std_logic;
SIGNAL \mem|Mem[19][8]~q\ : std_logic;
SIGNAL \mem|Mem[22][8]~q\ : std_logic;
SIGNAL \mem|Mem[18][8]~q\ : std_logic;
SIGNAL \mem|Mux9~52_combout\ : std_logic;
SIGNAL \mem|Mem[23][8]~q\ : std_logic;
SIGNAL \mem|Mux9~53_combout\ : std_logic;
SIGNAL \mem|Mem[28][8]~q\ : std_logic;
SIGNAL \mem|Mem[25][8]~q\ : std_logic;
SIGNAL \mem|Mem[24][8]~q\ : std_logic;
SIGNAL \mem|Mux9~54_combout\ : std_logic;
SIGNAL \mem|Mem[29][8]~q\ : std_logic;
SIGNAL \mem|Mux9~55_combout\ : std_logic;
SIGNAL \mem|Mem[20][8]~q\ : std_logic;
SIGNAL \mem|Mem[17][8]~q\ : std_logic;
SIGNAL \mem|Mem[16][8]~q\ : std_logic;
SIGNAL \mem|Mux9~56_combout\ : std_logic;
SIGNAL \mem|Mem[21][8]~q\ : std_logic;
SIGNAL \mem|Mux9~57_combout\ : std_logic;
SIGNAL \mem|Mux9~58_combout\ : std_logic;
SIGNAL \mem|Mem[27][8]~q\ : std_logic;
SIGNAL \mem|Mem[30][8]~q\ : std_logic;
SIGNAL \mem|Mem[26][8]~q\ : std_logic;
SIGNAL \mem|Mux9~59_combout\ : std_logic;
SIGNAL \mem|Mem[31][8]~q\ : std_logic;
SIGNAL \mem|Mux9~60_combout\ : std_logic;
SIGNAL \mem|Mux9~61_combout\ : std_logic;
SIGNAL \mem|Mem[3][8]~q\ : std_logic;
SIGNAL \mem|Mem[6][8]~q\ : std_logic;
SIGNAL \mem|Mem[2][8]~q\ : std_logic;
SIGNAL \mem|Mux9~62_combout\ : std_logic;
SIGNAL \mem|Mem[7][8]~q\ : std_logic;
SIGNAL \mem|Mux9~63_combout\ : std_logic;
SIGNAL \mem|Mem[9][8]~q\ : std_logic;
SIGNAL \mem|Mem[12][8]~q\ : std_logic;
SIGNAL \mem|Mem[8][8]~q\ : std_logic;
SIGNAL \mem|Mux9~64_combout\ : std_logic;
SIGNAL \mem|Mem[13][8]~q\ : std_logic;
SIGNAL \mem|Mux9~65_combout\ : std_logic;
SIGNAL \mem|Mem[1][8]~q\ : std_logic;
SIGNAL \mem|Mem[4][8]~q\ : std_logic;
SIGNAL \mem|Mem[0][8]~q\ : std_logic;
SIGNAL \mem|Mux9~66_combout\ : std_logic;
SIGNAL \mem|Mem[5][8]~q\ : std_logic;
SIGNAL \mem|Mux9~67_combout\ : std_logic;
SIGNAL \mem|Mux9~68_combout\ : std_logic;
SIGNAL \mem|Mem[11][8]~q\ : std_logic;
SIGNAL \mem|Mem[14][8]~q\ : std_logic;
SIGNAL \mem|Mem[10][8]~q\ : std_logic;
SIGNAL \mem|Mux9~69_combout\ : std_logic;
SIGNAL \mem|Mem[15][8]~q\ : std_logic;
SIGNAL \mem|Mux9~70_combout\ : std_logic;
SIGNAL \mem|Mux9~71_combout\ : std_logic;
SIGNAL \mem|Mux9~72_combout\ : std_logic;
SIGNAL \mem|Mem[60][8]~q\ : std_logic;
SIGNAL \mem|Mem[57][8]~q\ : std_logic;
SIGNAL \mem|Mem[56][8]~q\ : std_logic;
SIGNAL \mem|Mux9~73_combout\ : std_logic;
SIGNAL \mem|Mem[61][8]~q\ : std_logic;
SIGNAL \mem|Mux9~74_combout\ : std_logic;
SIGNAL \mem|Mem[54][8]~q\ : std_logic;
SIGNAL \mem|Mem[51][8]~q\ : std_logic;
SIGNAL \mem|Mem[50][8]~q\ : std_logic;
SIGNAL \mem|Mux9~75_combout\ : std_logic;
SIGNAL \mem|Mem[55][8]~q\ : std_logic;
SIGNAL \mem|Mux9~76_combout\ : std_logic;
SIGNAL \mem|Mem[52][8]~q\ : std_logic;
SIGNAL \mem|Mem[49][8]~q\ : std_logic;
SIGNAL \mem|Mem[48][8]~q\ : std_logic;
SIGNAL \mem|Mux9~77_combout\ : std_logic;
SIGNAL \mem|Mem[53][8]~q\ : std_logic;
SIGNAL \mem|Mux9~78_combout\ : std_logic;
SIGNAL \mem|Mux9~79_combout\ : std_logic;
SIGNAL \mem|Mem[62][8]~q\ : std_logic;
SIGNAL \mem|Mem[59][8]~q\ : std_logic;
SIGNAL \mem|Mem[58][8]~q\ : std_logic;
SIGNAL \mem|Mux9~80_combout\ : std_logic;
SIGNAL \mem|Mem[63][8]~q\ : std_logic;
SIGNAL \mem|Mux9~81_combout\ : std_logic;
SIGNAL \mem|Mux9~82_combout\ : std_logic;
SIGNAL \mem|Mux9~83_combout\ : std_logic;
SIGNAL \mem|Mux9~84_combout\ : std_logic;
SIGNAL \mem|Mem[83][9]~q\ : std_logic;
SIGNAL \mem|Mem[89][9]~q\ : std_logic;
SIGNAL \mem|Mem[81][9]~q\ : std_logic;
SIGNAL \mem|Mux8~0_combout\ : std_logic;
SIGNAL \mem|Mem[91][9]~q\ : std_logic;
SIGNAL \mem|Mux8~1_combout\ : std_logic;
SIGNAL \mem|Mem[105][9]~q\ : std_logic;
SIGNAL \mem|Mem[99][9]~q\ : std_logic;
SIGNAL \mem|Mem[97][9]~q\ : std_logic;
SIGNAL \mem|Mux8~2_combout\ : std_logic;
SIGNAL \mem|Mem[107][9]~q\ : std_logic;
SIGNAL \mem|Mux8~3_combout\ : std_logic;
SIGNAL \mem|Mem[73][9]~q\ : std_logic;
SIGNAL \mem|Mem[67][9]~q\ : std_logic;
SIGNAL \mem|Mem[65][9]~q\ : std_logic;
SIGNAL \mem|Mux8~4_combout\ : std_logic;
SIGNAL \mem|Mem[75][9]~q\ : std_logic;
SIGNAL \mem|Mux8~5_combout\ : std_logic;
SIGNAL \mem|Mux8~6_combout\ : std_logic;
SIGNAL \mem|Mem[115][9]~q\ : std_logic;
SIGNAL \mem|Mem[121][9]~q\ : std_logic;
SIGNAL \mem|Mem[113][9]~q\ : std_logic;
SIGNAL \mem|Mux8~7_combout\ : std_logic;
SIGNAL \mem|Mem[123][9]~q\ : std_logic;
SIGNAL \mem|Mux8~8_combout\ : std_logic;
SIGNAL \mem|Mux8~9_combout\ : std_logic;
SIGNAL \mem|Mem[86][9]~q\ : std_logic;
SIGNAL \mem|Mem[92][9]~q\ : std_logic;
SIGNAL \mem|Mem[84][9]~q\ : std_logic;
SIGNAL \mem|Mux8~10_combout\ : std_logic;
SIGNAL \mem|Mem[94][9]~q\ : std_logic;
SIGNAL \mem|Mux8~11_combout\ : std_logic;
SIGNAL \mem|Mem[108][9]~q\ : std_logic;
SIGNAL \mem|Mem[102][9]~q\ : std_logic;
SIGNAL \mem|Mem[100][9]~q\ : std_logic;
SIGNAL \mem|Mux8~12_combout\ : std_logic;
SIGNAL \mem|Mem[110][9]~q\ : std_logic;
SIGNAL \mem|Mux8~13_combout\ : std_logic;
SIGNAL \mem|Mem[76][9]~q\ : std_logic;
SIGNAL \mem|Mem[70][9]~q\ : std_logic;
SIGNAL \mem|Mem[68][9]~q\ : std_logic;
SIGNAL \mem|Mux8~14_combout\ : std_logic;
SIGNAL \mem|Mem[78][9]~q\ : std_logic;
SIGNAL \mem|Mux8~15_combout\ : std_logic;
SIGNAL \mem|Mux8~16_combout\ : std_logic;
SIGNAL \mem|Mem[118][9]~q\ : std_logic;
SIGNAL \mem|Mem[124][9]~q\ : std_logic;
SIGNAL \mem|Mem[116][9]~q\ : std_logic;
SIGNAL \mem|Mux8~17_combout\ : std_logic;
SIGNAL \mem|Mem[126][9]~q\ : std_logic;
SIGNAL \mem|Mux8~18_combout\ : std_logic;
SIGNAL \mem|Mux8~19_combout\ : std_logic;
SIGNAL \mem|Mem[88][9]~q\ : std_logic;
SIGNAL \mem|Mem[82][9]~q\ : std_logic;
SIGNAL \mem|Mem[80][9]~q\ : std_logic;
SIGNAL \mem|Mux8~20_combout\ : std_logic;
SIGNAL \mem|Mem[90][9]~q\ : std_logic;
SIGNAL \mem|Mux8~21_combout\ : std_logic;
SIGNAL \mem|Mem[104][9]~q\ : std_logic;
SIGNAL \mem|Mem[98][9]~q\ : std_logic;
SIGNAL \mem|Mem[96][9]~q\ : std_logic;
SIGNAL \mem|Mux8~22_combout\ : std_logic;
SIGNAL \mem|Mem[106][9]~q\ : std_logic;
SIGNAL \mem|Mux8~23_combout\ : std_logic;
SIGNAL \mem|Mem[72][9]~q\ : std_logic;
SIGNAL \mem|Mem[66][9]~q\ : std_logic;
SIGNAL \mem|Mem[64][9]~q\ : std_logic;
SIGNAL \mem|Mux8~24_combout\ : std_logic;
SIGNAL \mem|Mem[74][9]~q\ : std_logic;
SIGNAL \mem|Mux8~25_combout\ : std_logic;
SIGNAL \mem|Mux8~26_combout\ : std_logic;
SIGNAL \mem|Mem[114][9]~q\ : std_logic;
SIGNAL \mem|Mem[120][9]~q\ : std_logic;
SIGNAL \mem|Mem[112][9]~q\ : std_logic;
SIGNAL \mem|Mux8~27_combout\ : std_logic;
SIGNAL \mem|Mem[122][9]~q\ : std_logic;
SIGNAL \mem|Mux8~28_combout\ : std_logic;
SIGNAL \mem|Mux8~29_combout\ : std_logic;
SIGNAL \mem|Mux8~30_combout\ : std_logic;
SIGNAL \mem|Mem[79][9]~q\ : std_logic;
SIGNAL \mem|Mem[87][9]~q\ : std_logic;
SIGNAL \mem|Mem[71][9]~q\ : std_logic;
SIGNAL \mem|Mux8~31_combout\ : std_logic;
SIGNAL \mem|Mem[95][9]~q\ : std_logic;
SIGNAL \mem|Mux8~32_combout\ : std_logic;
SIGNAL \mem|Mem[117][9]~q\ : std_logic;
SIGNAL \mem|Mem[109][9]~q\ : std_logic;
SIGNAL \mem|Mem[101][9]~q\ : std_logic;
SIGNAL \mem|Mux8~33_combout\ : std_logic;
SIGNAL \mem|Mem[125][9]~q\ : std_logic;
SIGNAL \mem|Mux8~34_combout\ : std_logic;
SIGNAL \mem|Mem[85][9]~q\ : std_logic;
SIGNAL \mem|Mem[77][9]~q\ : std_logic;
SIGNAL \mem|Mem[69][9]~q\ : std_logic;
SIGNAL \mem|Mux8~35_combout\ : std_logic;
SIGNAL \mem|Mem[93][9]~q\ : std_logic;
SIGNAL \mem|Mux8~36_combout\ : std_logic;
SIGNAL \mem|Mux8~37_combout\ : std_logic;
SIGNAL \mem|Mem[119][9]~q\ : std_logic;
SIGNAL \mem|Mem[111][9]~q\ : std_logic;
SIGNAL \mem|Mem[103][9]~q\ : std_logic;
SIGNAL \mem|Mux8~38_combout\ : std_logic;
SIGNAL \mem|Mem[127][9]~q\ : std_logic;
SIGNAL \mem|Mux8~39_combout\ : std_logic;
SIGNAL \mem|Mux8~40_combout\ : std_logic;
SIGNAL \mem|Mux8~41_combout\ : std_logic;
SIGNAL \mem|Mem[38][9]~q\ : std_logic;
SIGNAL \mem|Mem[22][9]~q\ : std_logic;
SIGNAL \mem|Mem[6][9]~q\ : std_logic;
SIGNAL \mem|Mux8~42_combout\ : std_logic;
SIGNAL \mem|Mem[54][9]~q\ : std_logic;
SIGNAL \mem|Mux8~43_combout\ : std_logic;
SIGNAL \mem|Mem[19][9]~q\ : std_logic;
SIGNAL \mem|Mem[35][9]~q\ : std_logic;
SIGNAL \mem|Mem[3][9]~q\ : std_logic;
SIGNAL \mem|Mux8~44_combout\ : std_logic;
SIGNAL \mem|Mem[51][9]~q\ : std_logic;
SIGNAL \mem|Mux8~45_combout\ : std_logic;
SIGNAL \mem|Mem[18][9]~q\ : std_logic;
SIGNAL \mem|Mem[34][9]~q\ : std_logic;
SIGNAL \mem|Mem[2][9]~q\ : std_logic;
SIGNAL \mem|Mux8~46_combout\ : std_logic;
SIGNAL \mem|Mem[50][9]~q\ : std_logic;
SIGNAL \mem|Mux8~47_combout\ : std_logic;
SIGNAL \mem|Mux8~48_combout\ : std_logic;
SIGNAL \mem|Mem[39][9]~q\ : std_logic;
SIGNAL \mem|Mem[23][9]~q\ : std_logic;
SIGNAL \mem|Mem[7][9]~q\ : std_logic;
SIGNAL \mem|Mux8~49_combout\ : std_logic;
SIGNAL \mem|Mem[55][9]~q\ : std_logic;
SIGNAL \mem|Mux8~50_combout\ : std_logic;
SIGNAL \mem|Mux8~51_combout\ : std_logic;
SIGNAL \mem|Mem[25][9]~q\ : std_logic;
SIGNAL \mem|Mem[41][9]~q\ : std_logic;
SIGNAL \mem|Mem[9][9]~q\ : std_logic;
SIGNAL \mem|Mux8~52_combout\ : std_logic;
SIGNAL \mem|Mem[57][9]~q\ : std_logic;
SIGNAL \mem|Mux8~53_combout\ : std_logic;
SIGNAL \mem|Mem[44][9]~q\ : std_logic;
SIGNAL \mem|Mem[28][9]~q\ : std_logic;
SIGNAL \mem|Mem[12][9]~q\ : std_logic;
SIGNAL \mem|Mux8~54_combout\ : std_logic;
SIGNAL \mem|Mem[60][9]~q\ : std_logic;
SIGNAL \mem|Mux8~55_combout\ : std_logic;
SIGNAL \mem|Mem[24][9]~q\ : std_logic;
SIGNAL \mem|Mem[40][9]~q\ : std_logic;
SIGNAL \mem|Mem[8][9]~q\ : std_logic;
SIGNAL \mem|Mux8~56_combout\ : std_logic;
SIGNAL \mem|Mem[56][9]~q\ : std_logic;
SIGNAL \mem|Mux8~57_combout\ : std_logic;
SIGNAL \mem|Mux8~58_combout\ : std_logic;
SIGNAL \mem|Mem[45][9]~q\ : std_logic;
SIGNAL \mem|Mem[29][9]~q\ : std_logic;
SIGNAL \mem|Mem[13][9]~q\ : std_logic;
SIGNAL \mem|Mux8~59_combout\ : std_logic;
SIGNAL \mem|Mem[61][9]~q\ : std_logic;
SIGNAL \mem|Mux8~60_combout\ : std_logic;
SIGNAL \mem|Mux8~61_combout\ : std_logic;
SIGNAL \mem|Mem[33][9]~q\ : std_logic;
SIGNAL \mem|Mem[17][9]~q\ : std_logic;
SIGNAL \mem|Mem[1][9]~q\ : std_logic;
SIGNAL \mem|Mux8~62_combout\ : std_logic;
SIGNAL \mem|Mem[49][9]~q\ : std_logic;
SIGNAL \mem|Mux8~63_combout\ : std_logic;
SIGNAL \mem|Mem[36][9]~q\ : std_logic;
SIGNAL \mem|Mem[20][9]~q\ : std_logic;
SIGNAL \mem|Mem[4][9]~q\ : std_logic;
SIGNAL \mem|Mux8~64_combout\ : std_logic;
SIGNAL \mem|Mem[52][9]~q\ : std_logic;
SIGNAL \mem|Mux8~65_combout\ : std_logic;
SIGNAL \mem|Mem[32][9]~q\ : std_logic;
SIGNAL \mem|Mem[16][9]~q\ : std_logic;
SIGNAL \mem|Mem[0][9]~q\ : std_logic;
SIGNAL \mem|Mux8~66_combout\ : std_logic;
SIGNAL \mem|Mem[48][9]~q\ : std_logic;
SIGNAL \mem|Mux8~67_combout\ : std_logic;
SIGNAL \mem|Mux8~68_combout\ : std_logic;
SIGNAL \mem|Mem[37][9]~q\ : std_logic;
SIGNAL \mem|Mem[21][9]~q\ : std_logic;
SIGNAL \mem|Mem[5][9]~q\ : std_logic;
SIGNAL \mem|Mux8~69_combout\ : std_logic;
SIGNAL \mem|Mem[53][9]~q\ : std_logic;
SIGNAL \mem|Mux8~70_combout\ : std_logic;
SIGNAL \mem|Mux8~71_combout\ : std_logic;
SIGNAL \mem|Mux8~72_combout\ : std_logic;
SIGNAL \mem|Mem[43][9]~q\ : std_logic;
SIGNAL \mem|Mem[15][9]~q\ : std_logic;
SIGNAL \mem|Mem[11][9]~q\ : std_logic;
SIGNAL \mem|Mux8~73_combout\ : std_logic;
SIGNAL \mem|Mem[47][9]~q\ : std_logic;
SIGNAL \mem|Mux8~74_combout\ : std_logic;
SIGNAL \mem|Mem[30][9]~q\ : std_logic;
SIGNAL \mem|Mem[58][9]~q\ : std_logic;
SIGNAL \mem|Mem[26][9]~q\ : std_logic;
SIGNAL \mem|Mux8~75_combout\ : std_logic;
SIGNAL \mem|Mem[62][9]~q\ : std_logic;
SIGNAL \mem|Mux8~76_combout\ : std_logic;
SIGNAL \mem|Mem[14][9]~q\ : std_logic;
SIGNAL \mem|Mem[42][9]~q\ : std_logic;
SIGNAL \mem|Mem[10][9]~q\ : std_logic;
SIGNAL \mem|Mux8~77_combout\ : std_logic;
SIGNAL \mem|Mem[46][9]~q\ : std_logic;
SIGNAL \mem|Mux8~78_combout\ : std_logic;
SIGNAL \mem|Mux8~79_combout\ : std_logic;
SIGNAL \mem|Mem[59][9]~q\ : std_logic;
SIGNAL \mem|Mem[31][9]~q\ : std_logic;
SIGNAL \mem|Mem[27][9]~q\ : std_logic;
SIGNAL \mem|Mux8~80_combout\ : std_logic;
SIGNAL \mem|Mem[63][9]~q\ : std_logic;
SIGNAL \mem|Mux8~81_combout\ : std_logic;
SIGNAL \mem|Mux8~82_combout\ : std_logic;
SIGNAL \mem|Mux8~83_combout\ : std_logic;
SIGNAL \mem|Mux8~84_combout\ : std_logic;
SIGNAL \mem|Mem[86][10]~q\ : std_logic;
SIGNAL \mem|Mem[83][10]~q\ : std_logic;
SIGNAL \mem|Mem[82][10]~q\ : std_logic;
SIGNAL \mem|Mux7~0_combout\ : std_logic;
SIGNAL \mem|Mem[87][10]~q\ : std_logic;
SIGNAL \mem|Mux7~1_combout\ : std_logic;
SIGNAL \mem|Mem[89][10]~q\ : std_logic;
SIGNAL \mem|Mem[92][10]~q\ : std_logic;
SIGNAL \mem|Mem[88][10]~q\ : std_logic;
SIGNAL \mem|Mux7~2_combout\ : std_logic;
SIGNAL \mem|Mem[93][10]~q\ : std_logic;
SIGNAL \mem|Mux7~3_combout\ : std_logic;
SIGNAL \mem|Mem[81][10]~q\ : std_logic;
SIGNAL \mem|Mem[84][10]~q\ : std_logic;
SIGNAL \mem|Mem[80][10]~q\ : std_logic;
SIGNAL \mem|Mux7~4_combout\ : std_logic;
SIGNAL \mem|Mem[85][10]~q\ : std_logic;
SIGNAL \mem|Mux7~5_combout\ : std_logic;
SIGNAL \mem|Mux7~6_combout\ : std_logic;
SIGNAL \mem|Mem[94][10]~q\ : std_logic;
SIGNAL \mem|Mem[91][10]~q\ : std_logic;
SIGNAL \mem|Mem[90][10]~q\ : std_logic;
SIGNAL \mem|Mux7~7_combout\ : std_logic;
SIGNAL \mem|Mem[95][10]~q\ : std_logic;
SIGNAL \mem|Mux7~8_combout\ : std_logic;
SIGNAL \mem|Mux7~9_combout\ : std_logic;
SIGNAL \mem|Mem[102][10]~q\ : std_logic;
SIGNAL \mem|Mem[101][10]~q\ : std_logic;
SIGNAL \mem|Mem[100][10]~q\ : std_logic;
SIGNAL \mem|Mux7~10_combout\ : std_logic;
SIGNAL \mem|Mem[103][10]~q\ : std_logic;
SIGNAL \mem|Mux7~11_combout\ : std_logic;
SIGNAL \mem|Mem[105][10]~q\ : std_logic;
SIGNAL \mem|Mem[106][10]~q\ : std_logic;
SIGNAL \mem|Mem[104][10]~q\ : std_logic;
SIGNAL \mem|Mux7~12_combout\ : std_logic;
SIGNAL \mem|Mem[107][10]~q\ : std_logic;
SIGNAL \mem|Mux7~13_combout\ : std_logic;
SIGNAL \mem|Mem[97][10]~q\ : std_logic;
SIGNAL \mem|Mem[98][10]~q\ : std_logic;
SIGNAL \mem|Mem[96][10]~q\ : std_logic;
SIGNAL \mem|Mux7~14_combout\ : std_logic;
SIGNAL \mem|Mem[99][10]~q\ : std_logic;
SIGNAL \mem|Mux7~15_combout\ : std_logic;
SIGNAL \mem|Mux7~16_combout\ : std_logic;
SIGNAL \mem|Mem[110][10]~q\ : std_logic;
SIGNAL \mem|Mem[109][10]~q\ : std_logic;
SIGNAL \mem|Mem[108][10]~q\ : std_logic;
SIGNAL \mem|Mux7~17_combout\ : std_logic;
SIGNAL \mem|Mem[111][10]~q\ : std_logic;
SIGNAL \mem|Mux7~18_combout\ : std_logic;
SIGNAL \mem|Mux7~19_combout\ : std_logic;
SIGNAL \mem|Mem[67][10]~q\ : std_logic;
SIGNAL \mem|Mem[70][10]~q\ : std_logic;
SIGNAL \mem|Mem[66][10]~q\ : std_logic;
SIGNAL \mem|Mux7~20_combout\ : std_logic;
SIGNAL \mem|Mem[71][10]~q\ : std_logic;
SIGNAL \mem|Mux7~21_combout\ : std_logic;
SIGNAL \mem|Mem[73][10]~q\ : std_logic;
SIGNAL \mem|Mem[76][10]~q\ : std_logic;
SIGNAL \mem|Mem[72][10]~q\ : std_logic;
SIGNAL \mem|Mux7~22_combout\ : std_logic;
SIGNAL \mem|Mem[77][10]~q\ : std_logic;
SIGNAL \mem|Mux7~23_combout\ : std_logic;
SIGNAL \mem|Mem[65][10]~q\ : std_logic;
SIGNAL \mem|Mem[68][10]~q\ : std_logic;
SIGNAL \mem|Mem[64][10]~q\ : std_logic;
SIGNAL \mem|Mux7~24_combout\ : std_logic;
SIGNAL \mem|Mem[69][10]~q\ : std_logic;
SIGNAL \mem|Mux7~25_combout\ : std_logic;
SIGNAL \mem|Mux7~26_combout\ : std_logic;
SIGNAL \mem|Mem[75][10]~q\ : std_logic;
SIGNAL \mem|Mem[78][10]~q\ : std_logic;
SIGNAL \mem|Mem[74][10]~q\ : std_logic;
SIGNAL \mem|Mux7~27_combout\ : std_logic;
SIGNAL \mem|Mem[79][10]~q\ : std_logic;
SIGNAL \mem|Mux7~28_combout\ : std_logic;
SIGNAL \mem|Mux7~29_combout\ : std_logic;
SIGNAL \mem|Mux7~30_combout\ : std_logic;
SIGNAL \mem|Mem[124][10]~q\ : std_logic;
SIGNAL \mem|Mem[121][10]~q\ : std_logic;
SIGNAL \mem|Mem[120][10]~q\ : std_logic;
SIGNAL \mem|Mux7~31_combout\ : std_logic;
SIGNAL \mem|Mem[125][10]~q\ : std_logic;
SIGNAL \mem|Mux7~32_combout\ : std_logic;
SIGNAL \mem|Mem[118][10]~q\ : std_logic;
SIGNAL \mem|Mem[115][10]~q\ : std_logic;
SIGNAL \mem|Mem[114][10]~q\ : std_logic;
SIGNAL \mem|Mux7~33_combout\ : std_logic;
SIGNAL \mem|Mem[119][10]~q\ : std_logic;
SIGNAL \mem|Mux7~34_combout\ : std_logic;
SIGNAL \mem|Mem[116][10]~q\ : std_logic;
SIGNAL \mem|Mem[113][10]~q\ : std_logic;
SIGNAL \mem|Mem[112][10]~q\ : std_logic;
SIGNAL \mem|Mux7~35_combout\ : std_logic;
SIGNAL \mem|Mem[117][10]~q\ : std_logic;
SIGNAL \mem|Mux7~36_combout\ : std_logic;
SIGNAL \mem|Mux7~37_combout\ : std_logic;
SIGNAL \mem|Mem[126][10]~q\ : std_logic;
SIGNAL \mem|Mem[123][10]~q\ : std_logic;
SIGNAL \mem|Mem[122][10]~q\ : std_logic;
SIGNAL \mem|Mux7~38_combout\ : std_logic;
SIGNAL \mem|Mem[127][10]~q\ : std_logic;
SIGNAL \mem|Mux7~39_combout\ : std_logic;
SIGNAL \mem|Mux7~40_combout\ : std_logic;
SIGNAL \mem|Mux7~41_combout\ : std_logic;
SIGNAL \mem|Mem[22][10]~q\ : std_logic;
SIGNAL \mem|Mem[28][10]~q\ : std_logic;
SIGNAL \mem|Mem[20][10]~q\ : std_logic;
SIGNAL \mem|Mux7~42_combout\ : std_logic;
SIGNAL \mem|Mem[30][10]~q\ : std_logic;
SIGNAL \mem|Mux7~43_combout\ : std_logic;
SIGNAL \mem|Mem[44][10]~q\ : std_logic;
SIGNAL \mem|Mem[38][10]~q\ : std_logic;
SIGNAL \mem|Mem[36][10]~q\ : std_logic;
SIGNAL \mem|Mux7~44_combout\ : std_logic;
SIGNAL \mem|Mem[46][10]~q\ : std_logic;
SIGNAL \mem|Mux7~45_combout\ : std_logic;
SIGNAL \mem|Mem[12][10]~q\ : std_logic;
SIGNAL \mem|Mem[6][10]~q\ : std_logic;
SIGNAL \mem|Mem[4][10]~q\ : std_logic;
SIGNAL \mem|Mux7~46_combout\ : std_logic;
SIGNAL \mem|Mem[14][10]~q\ : std_logic;
SIGNAL \mem|Mux7~47_combout\ : std_logic;
SIGNAL \mem|Mux7~48_combout\ : std_logic;
SIGNAL \mem|Mem[54][10]~q\ : std_logic;
SIGNAL \mem|Mem[60][10]~q\ : std_logic;
SIGNAL \mem|Mem[52][10]~q\ : std_logic;
SIGNAL \mem|Mux7~49_combout\ : std_logic;
SIGNAL \mem|Mem[62][10]~q\ : std_logic;
SIGNAL \mem|Mux7~50_combout\ : std_logic;
SIGNAL \mem|Mux7~51_combout\ : std_logic;
SIGNAL \mem|Mem[19][10]~q\ : std_logic;
SIGNAL \mem|Mem[25][10]~q\ : std_logic;
SIGNAL \mem|Mem[17][10]~q\ : std_logic;
SIGNAL \mem|Mux7~52_combout\ : std_logic;
SIGNAL \mem|Mem[27][10]~q\ : std_logic;
SIGNAL \mem|Mux7~53_combout\ : std_logic;
SIGNAL \mem|Mem[41][10]~q\ : std_logic;
SIGNAL \mem|Mem[35][10]~q\ : std_logic;
SIGNAL \mem|Mem[33][10]~q\ : std_logic;
SIGNAL \mem|Mux7~54_combout\ : std_logic;
SIGNAL \mem|Mem[43][10]~q\ : std_logic;
SIGNAL \mem|Mux7~55_combout\ : std_logic;
SIGNAL \mem|Mem[9][10]~q\ : std_logic;
SIGNAL \mem|Mem[3][10]~q\ : std_logic;
SIGNAL \mem|Mem[1][10]~q\ : std_logic;
SIGNAL \mem|Mux7~56_combout\ : std_logic;
SIGNAL \mem|Mem[11][10]~q\ : std_logic;
SIGNAL \mem|Mux7~57_combout\ : std_logic;
SIGNAL \mem|Mux7~58_combout\ : std_logic;
SIGNAL \mem|Mem[51][10]~q\ : std_logic;
SIGNAL \mem|Mem[57][10]~q\ : std_logic;
SIGNAL \mem|Mem[49][10]~q\ : std_logic;
SIGNAL \mem|Mux7~59_combout\ : std_logic;
SIGNAL \mem|Mem[59][10]~q\ : std_logic;
SIGNAL \mem|Mux7~60_combout\ : std_logic;
SIGNAL \mem|Mux7~61_combout\ : std_logic;
SIGNAL \mem|Mem[18][10]~q\ : std_logic;
SIGNAL \mem|Mem[24][10]~q\ : std_logic;
SIGNAL \mem|Mem[16][10]~q\ : std_logic;
SIGNAL \mem|Mux7~62_combout\ : std_logic;
SIGNAL \mem|Mem[26][10]~q\ : std_logic;
SIGNAL \mem|Mux7~63_combout\ : std_logic;
SIGNAL \mem|Mem[40][10]~q\ : std_logic;
SIGNAL \mem|Mem[34][10]~q\ : std_logic;
SIGNAL \mem|Mem[32][10]~q\ : std_logic;
SIGNAL \mem|Mux7~64_combout\ : std_logic;
SIGNAL \mem|Mem[42][10]~q\ : std_logic;
SIGNAL \mem|Mux7~65_combout\ : std_logic;
SIGNAL \mem|Mem[8][10]~q\ : std_logic;
SIGNAL \mem|Mem[2][10]~q\ : std_logic;
SIGNAL \mem|Mem[0][10]~q\ : std_logic;
SIGNAL \mem|Mux7~66_combout\ : std_logic;
SIGNAL \mem|Mem[10][10]~q\ : std_logic;
SIGNAL \mem|Mux7~67_combout\ : std_logic;
SIGNAL \mem|Mux7~68_combout\ : std_logic;
SIGNAL \mem|Mem[50][10]~q\ : std_logic;
SIGNAL \mem|Mem[56][10]~q\ : std_logic;
SIGNAL \mem|Mem[48][10]~q\ : std_logic;
SIGNAL \mem|Mux7~69_combout\ : std_logic;
SIGNAL \mem|Mem[58][10]~q\ : std_logic;
SIGNAL \mem|Mux7~70_combout\ : std_logic;
SIGNAL \mem|Mux7~71_combout\ : std_logic;
SIGNAL \mem|Mux7~72_combout\ : std_logic;
SIGNAL \mem|Mem[23][10]~q\ : std_logic;
SIGNAL \mem|Mem[15][10]~q\ : std_logic;
SIGNAL \mem|Mem[7][10]~q\ : std_logic;
SIGNAL \mem|Mux7~73_combout\ : std_logic;
SIGNAL \mem|Mem[31][10]~q\ : std_logic;
SIGNAL \mem|Mux7~74_combout\ : std_logic;
SIGNAL \mem|Mem[45][10]~q\ : std_logic;
SIGNAL \mem|Mem[53][10]~q\ : std_logic;
SIGNAL \mem|Mem[37][10]~q\ : std_logic;
SIGNAL \mem|Mux7~75_combout\ : std_logic;
SIGNAL \mem|Mem[61][10]~q\ : std_logic;
SIGNAL \mem|Mux7~76_combout\ : std_logic;
SIGNAL \mem|Mem[21][10]~q\ : std_logic;
SIGNAL \mem|Mem[13][10]~q\ : std_logic;
SIGNAL \mem|Mem[5][10]~q\ : std_logic;
SIGNAL \mem|Mux7~77_combout\ : std_logic;
SIGNAL \mem|Mem[29][10]~q\ : std_logic;
SIGNAL \mem|Mux7~78_combout\ : std_logic;
SIGNAL \mem|Mux7~79_combout\ : std_logic;
SIGNAL \mem|Mem[47][10]~q\ : std_logic;
SIGNAL \mem|Mem[55][10]~q\ : std_logic;
SIGNAL \mem|Mem[39][10]~q\ : std_logic;
SIGNAL \mem|Mux7~80_combout\ : std_logic;
SIGNAL \mem|Mem[63][10]~q\ : std_logic;
SIGNAL \mem|Mux7~81_combout\ : std_logic;
SIGNAL \mem|Mux7~82_combout\ : std_logic;
SIGNAL \mem|Mux7~83_combout\ : std_logic;
SIGNAL \mem|Mux7~84_combout\ : std_logic;
SIGNAL \mem|Mem[89][11]~q\ : std_logic;
SIGNAL \mem|Mem[105][11]~q\ : std_logic;
SIGNAL \mem|Mem[73][11]~q\ : std_logic;
SIGNAL \mem|Mux6~0_combout\ : std_logic;
SIGNAL \mem|Mem[121][11]~q\ : std_logic;
SIGNAL \mem|Mux6~1_combout\ : std_logic;
SIGNAL \mem|Mem[108][11]~q\ : std_logic;
SIGNAL \mem|Mem[92][11]~q\ : std_logic;
SIGNAL \mem|Mem[76][11]~q\ : std_logic;
SIGNAL \mem|Mux6~2_combout\ : std_logic;
SIGNAL \mem|Mem[124][11]~q\ : std_logic;
SIGNAL \mem|Mux6~3_combout\ : std_logic;
SIGNAL \mem|Mem[88][11]~q\ : std_logic;
SIGNAL \mem|Mem[104][11]~q\ : std_logic;
SIGNAL \mem|Mem[72][11]~q\ : std_logic;
SIGNAL \mem|Mux6~4_combout\ : std_logic;
SIGNAL \mem|Mem[120][11]~q\ : std_logic;
SIGNAL \mem|Mux6~5_combout\ : std_logic;
SIGNAL \mem|Mux6~6_combout\ : std_logic;
SIGNAL \mem|Mem[109][11]~q\ : std_logic;
SIGNAL \mem|Mem[93][11]~q\ : std_logic;
SIGNAL \mem|Mem[77][11]~q\ : std_logic;
SIGNAL \mem|Mux6~7_combout\ : std_logic;
SIGNAL \mem|Mem[125][11]~q\ : std_logic;
SIGNAL \mem|Mux6~8_combout\ : std_logic;
SIGNAL \mem|Mux6~9_combout\ : std_logic;
SIGNAL \mem|Mem[102][11]~q\ : std_logic;
SIGNAL \mem|Mem[86][11]~q\ : std_logic;
SIGNAL \mem|Mem[70][11]~q\ : std_logic;
SIGNAL \mem|Mux6~10_combout\ : std_logic;
SIGNAL \mem|Mem[118][11]~q\ : std_logic;
SIGNAL \mem|Mux6~11_combout\ : std_logic;
SIGNAL \mem|Mem[83][11]~q\ : std_logic;
SIGNAL \mem|Mem[99][11]~q\ : std_logic;
SIGNAL \mem|Mem[67][11]~q\ : std_logic;
SIGNAL \mem|Mux6~12_combout\ : std_logic;
SIGNAL \mem|Mem[115][11]~q\ : std_logic;
SIGNAL \mem|Mux6~13_combout\ : std_logic;
SIGNAL \mem|Mem[82][11]~q\ : std_logic;
SIGNAL \mem|Mem[98][11]~q\ : std_logic;
SIGNAL \mem|Mem[66][11]~q\ : std_logic;
SIGNAL \mem|Mux6~14_combout\ : std_logic;
SIGNAL \mem|Mem[114][11]~q\ : std_logic;
SIGNAL \mem|Mux6~15_combout\ : std_logic;
SIGNAL \mem|Mux6~16_combout\ : std_logic;
SIGNAL \mem|Mem[103][11]~q\ : std_logic;
SIGNAL \mem|Mem[87][11]~q\ : std_logic;
SIGNAL \mem|Mem[71][11]~q\ : std_logic;
SIGNAL \mem|Mux6~17_combout\ : std_logic;
SIGNAL \mem|Mem[119][11]~q\ : std_logic;
SIGNAL \mem|Mux6~18_combout\ : std_logic;
SIGNAL \mem|Mux6~19_combout\ : std_logic;
SIGNAL \mem|Mem[97][11]~q\ : std_logic;
SIGNAL \mem|Mem[81][11]~q\ : std_logic;
SIGNAL \mem|Mem[65][11]~q\ : std_logic;
SIGNAL \mem|Mux6~20_combout\ : std_logic;
SIGNAL \mem|Mem[113][11]~q\ : std_logic;
SIGNAL \mem|Mux6~21_combout\ : std_logic;
SIGNAL \mem|Mem[100][11]~q\ : std_logic;
SIGNAL \mem|Mem[84][11]~q\ : std_logic;
SIGNAL \mem|Mem[68][11]~q\ : std_logic;
SIGNAL \mem|Mux6~22_combout\ : std_logic;
SIGNAL \mem|Mem[116][11]~q\ : std_logic;
SIGNAL \mem|Mux6~23_combout\ : std_logic;
SIGNAL \mem|Mem[96][11]~q\ : std_logic;
SIGNAL \mem|Mem[80][11]~q\ : std_logic;
SIGNAL \mem|Mem[64][11]~q\ : std_logic;
SIGNAL \mem|Mux6~24_combout\ : std_logic;
SIGNAL \mem|Mem[112][11]~q\ : std_logic;
SIGNAL \mem|Mux6~25_combout\ : std_logic;
SIGNAL \mem|Mux6~26_combout\ : std_logic;
SIGNAL \mem|Mem[101][11]~q\ : std_logic;
SIGNAL \mem|Mem[85][11]~q\ : std_logic;
SIGNAL \mem|Mem[69][11]~q\ : std_logic;
SIGNAL \mem|Mux6~27_combout\ : std_logic;
SIGNAL \mem|Mem[117][11]~q\ : std_logic;
SIGNAL \mem|Mux6~28_combout\ : std_logic;
SIGNAL \mem|Mux6~29_combout\ : std_logic;
SIGNAL \mem|Mux6~30_combout\ : std_logic;
SIGNAL \mem|Mem[79][11]~q\ : std_logic;
SIGNAL \mem|Mem[107][11]~q\ : std_logic;
SIGNAL \mem|Mem[75][11]~q\ : std_logic;
SIGNAL \mem|Mux6~31_combout\ : std_logic;
SIGNAL \mem|Mem[111][11]~q\ : std_logic;
SIGNAL \mem|Mux6~32_combout\ : std_logic;
SIGNAL \mem|Mem[94][11]~q\ : std_logic;
SIGNAL \mem|Mem[122][11]~q\ : std_logic;
SIGNAL \mem|Mem[90][11]~q\ : std_logic;
SIGNAL \mem|Mux6~33_combout\ : std_logic;
SIGNAL \mem|Mem[126][11]~q\ : std_logic;
SIGNAL \mem|Mux6~34_combout\ : std_logic;
SIGNAL \mem|Mem[78][11]~q\ : std_logic;
SIGNAL \mem|Mem[106][11]~q\ : std_logic;
SIGNAL \mem|Mem[74][11]~q\ : std_logic;
SIGNAL \mem|Mux6~35_combout\ : std_logic;
SIGNAL \mem|Mem[110][11]~q\ : std_logic;
SIGNAL \mem|Mux6~36_combout\ : std_logic;
SIGNAL \mem|Mux6~37_combout\ : std_logic;
SIGNAL \mem|Mem[123][11]~q\ : std_logic;
SIGNAL \mem|Mem[95][11]~q\ : std_logic;
SIGNAL \mem|Mem[91][11]~q\ : std_logic;
SIGNAL \mem|Mux6~38_combout\ : std_logic;
SIGNAL \mem|Mem[127][11]~q\ : std_logic;
SIGNAL \mem|Mux6~39_combout\ : std_logic;
SIGNAL \mem|Mux6~40_combout\ : std_logic;
SIGNAL \mem|Mux6~41_combout\ : std_logic;
SIGNAL \mem|Mem[19][11]~q\ : std_logic;
SIGNAL \mem|Mem[22][11]~q\ : std_logic;
SIGNAL \mem|Mem[18][11]~q\ : std_logic;
SIGNAL \mem|Mux6~42_combout\ : std_logic;
SIGNAL \mem|Mem[23][11]~q\ : std_logic;
SIGNAL \mem|Mux6~43_combout\ : std_logic;
SIGNAL \mem|Mem[25][11]~q\ : std_logic;
SIGNAL \mem|Mem[28][11]~q\ : std_logic;
SIGNAL \mem|Mem[24][11]~q\ : std_logic;
SIGNAL \mem|Mux6~44_combout\ : std_logic;
SIGNAL \mem|Mem[29][11]~q\ : std_logic;
SIGNAL \mem|Mux6~45_combout\ : std_logic;
SIGNAL \mem|Mem[17][11]~q\ : std_logic;
SIGNAL \mem|Mem[20][11]~q\ : std_logic;
SIGNAL \mem|Mem[16][11]~q\ : std_logic;
SIGNAL \mem|Mux6~46_combout\ : std_logic;
SIGNAL \mem|Mem[21][11]~q\ : std_logic;
SIGNAL \mem|Mux6~47_combout\ : std_logic;
SIGNAL \mem|Mux6~48_combout\ : std_logic;
SIGNAL \mem|Mem[27][11]~q\ : std_logic;
SIGNAL \mem|Mem[30][11]~q\ : std_logic;
SIGNAL \mem|Mem[26][11]~q\ : std_logic;
SIGNAL \mem|Mux6~49_combout\ : std_logic;
SIGNAL \mem|Mem[31][11]~q\ : std_logic;
SIGNAL \mem|Mux6~50_combout\ : std_logic;
SIGNAL \mem|Mux6~51_combout\ : std_logic;
SIGNAL \mem|Mem[38][11]~q\ : std_logic;
SIGNAL \mem|Mem[37][11]~q\ : std_logic;
SIGNAL \mem|Mem[36][11]~q\ : std_logic;
SIGNAL \mem|Mux6~52_combout\ : std_logic;
SIGNAL \mem|Mem[39][11]~q\ : std_logic;
SIGNAL \mem|Mux6~53_combout\ : std_logic;
SIGNAL \mem|Mem[41][11]~q\ : std_logic;
SIGNAL \mem|Mem[42][11]~q\ : std_logic;
SIGNAL \mem|Mem[40][11]~q\ : std_logic;
SIGNAL \mem|Mux6~54_combout\ : std_logic;
SIGNAL \mem|Mem[43][11]~q\ : std_logic;
SIGNAL \mem|Mux6~55_combout\ : std_logic;
SIGNAL \mem|Mem[33][11]~q\ : std_logic;
SIGNAL \mem|Mem[34][11]~q\ : std_logic;
SIGNAL \mem|Mem[32][11]~q\ : std_logic;
SIGNAL \mem|Mux6~56_combout\ : std_logic;
SIGNAL \mem|Mem[35][11]~q\ : std_logic;
SIGNAL \mem|Mux6~57_combout\ : std_logic;
SIGNAL \mem|Mux6~58_combout\ : std_logic;
SIGNAL \mem|Mem[46][11]~q\ : std_logic;
SIGNAL \mem|Mem[45][11]~q\ : std_logic;
SIGNAL \mem|Mem[44][11]~q\ : std_logic;
SIGNAL \mem|Mux6~59_combout\ : std_logic;
SIGNAL \mem|Mem[47][11]~q\ : std_logic;
SIGNAL \mem|Mux6~60_combout\ : std_logic;
SIGNAL \mem|Mux6~61_combout\ : std_logic;
SIGNAL \mem|Mem[3][11]~q\ : std_logic;
SIGNAL \mem|Mem[6][11]~q\ : std_logic;
SIGNAL \mem|Mem[2][11]~q\ : std_logic;
SIGNAL \mem|Mux6~62_combout\ : std_logic;
SIGNAL \mem|Mem[7][11]~q\ : std_logic;
SIGNAL \mem|Mux6~63_combout\ : std_logic;
SIGNAL \mem|Mem[9][11]~q\ : std_logic;
SIGNAL \mem|Mem[12][11]~q\ : std_logic;
SIGNAL \mem|Mem[8][11]~q\ : std_logic;
SIGNAL \mem|Mux6~64_combout\ : std_logic;
SIGNAL \mem|Mem[13][11]~q\ : std_logic;
SIGNAL \mem|Mux6~65_combout\ : std_logic;
SIGNAL \mem|Mem[1][11]~q\ : std_logic;
SIGNAL \mem|Mem[4][11]~q\ : std_logic;
SIGNAL \mem|Mem[0][11]~q\ : std_logic;
SIGNAL \mem|Mux6~66_combout\ : std_logic;
SIGNAL \mem|Mem[5][11]~q\ : std_logic;
SIGNAL \mem|Mux6~67_combout\ : std_logic;
SIGNAL \mem|Mux6~68_combout\ : std_logic;
SIGNAL \mem|Mem[11][11]~q\ : std_logic;
SIGNAL \mem|Mem[14][11]~q\ : std_logic;
SIGNAL \mem|Mem[10][11]~q\ : std_logic;
SIGNAL \mem|Mux6~69_combout\ : std_logic;
SIGNAL \mem|Mem[15][11]~q\ : std_logic;
SIGNAL \mem|Mux6~70_combout\ : std_logic;
SIGNAL \mem|Mux6~71_combout\ : std_logic;
SIGNAL \mem|Mux6~72_combout\ : std_logic;
SIGNAL \mem|Mem[60][11]~q\ : std_logic;
SIGNAL \mem|Mem[57][11]~q\ : std_logic;
SIGNAL \mem|Mem[56][11]~q\ : std_logic;
SIGNAL \mem|Mux6~73_combout\ : std_logic;
SIGNAL \mem|Mem[61][11]~q\ : std_logic;
SIGNAL \mem|Mux6~74_combout\ : std_logic;
SIGNAL \mem|Mem[54][11]~q\ : std_logic;
SIGNAL \mem|Mem[51][11]~q\ : std_logic;
SIGNAL \mem|Mem[50][11]~q\ : std_logic;
SIGNAL \mem|Mux6~75_combout\ : std_logic;
SIGNAL \mem|Mem[55][11]~q\ : std_logic;
SIGNAL \mem|Mux6~76_combout\ : std_logic;
SIGNAL \mem|Mem[52][11]~q\ : std_logic;
SIGNAL \mem|Mem[49][11]~q\ : std_logic;
SIGNAL \mem|Mem[48][11]~q\ : std_logic;
SIGNAL \mem|Mux6~77_combout\ : std_logic;
SIGNAL \mem|Mem[53][11]~q\ : std_logic;
SIGNAL \mem|Mux6~78_combout\ : std_logic;
SIGNAL \mem|Mux6~79_combout\ : std_logic;
SIGNAL \mem|Mem[62][11]~q\ : std_logic;
SIGNAL \mem|Mem[59][11]~q\ : std_logic;
SIGNAL \mem|Mem[58][11]~q\ : std_logic;
SIGNAL \mem|Mux6~80_combout\ : std_logic;
SIGNAL \mem|Mem[63][11]~q\ : std_logic;
SIGNAL \mem|Mux6~81_combout\ : std_logic;
SIGNAL \mem|Mux6~82_combout\ : std_logic;
SIGNAL \mem|Mux6~83_combout\ : std_logic;
SIGNAL \mem|Mux6~84_combout\ : std_logic;
SIGNAL \mem|Mem[99][12]~q\ : std_logic;
SIGNAL \mem|Mem[105][12]~q\ : std_logic;
SIGNAL \mem|Mem[97][12]~q\ : std_logic;
SIGNAL \mem|Mux5~0_combout\ : std_logic;
SIGNAL \mem|Mem[107][12]~q\ : std_logic;
SIGNAL \mem|Mux5~1_combout\ : std_logic;
SIGNAL \mem|Mem[89][12]~q\ : std_logic;
SIGNAL \mem|Mem[83][12]~q\ : std_logic;
SIGNAL \mem|Mem[81][12]~q\ : std_logic;
SIGNAL \mem|Mux5~2_combout\ : std_logic;
SIGNAL \mem|Mem[91][12]~q\ : std_logic;
SIGNAL \mem|Mux5~3_combout\ : std_logic;
SIGNAL \mem|Mem[67][12]~q\ : std_logic;
SIGNAL \mem|Mem[73][12]~q\ : std_logic;
SIGNAL \mem|Mem[65][12]~q\ : std_logic;
SIGNAL \mem|Mux5~4_combout\ : std_logic;
SIGNAL \mem|Mem[75][12]~q\ : std_logic;
SIGNAL \mem|Mux5~5_combout\ : std_logic;
SIGNAL \mem|Mux5~6_combout\ : std_logic;
SIGNAL \mem|Mem[121][12]~q\ : std_logic;
SIGNAL \mem|Mem[115][12]~q\ : std_logic;
SIGNAL \mem|Mem[113][12]~q\ : std_logic;
SIGNAL \mem|Mux5~7_combout\ : std_logic;
SIGNAL \mem|Mem[123][12]~q\ : std_logic;
SIGNAL \mem|Mux5~8_combout\ : std_logic;
SIGNAL \mem|Mux5~9_combout\ : std_logic;
SIGNAL \mem|Mem[92][12]~q\ : std_logic;
SIGNAL \mem|Mem[86][12]~q\ : std_logic;
SIGNAL \mem|Mem[84][12]~q\ : std_logic;
SIGNAL \mem|Mux5~10_combout\ : std_logic;
SIGNAL \mem|Mem[94][12]~q\ : std_logic;
SIGNAL \mem|Mux5~11_combout\ : std_logic;
SIGNAL \mem|Mem[102][12]~q\ : std_logic;
SIGNAL \mem|Mem[108][12]~q\ : std_logic;
SIGNAL \mem|Mem[100][12]~q\ : std_logic;
SIGNAL \mem|Mux5~12_combout\ : std_logic;
SIGNAL \mem|Mem[110][12]~q\ : std_logic;
SIGNAL \mem|Mux5~13_combout\ : std_logic;
SIGNAL \mem|Mem[70][12]~q\ : std_logic;
SIGNAL \mem|Mem[76][12]~q\ : std_logic;
SIGNAL \mem|Mem[68][12]~q\ : std_logic;
SIGNAL \mem|Mux5~14_combout\ : std_logic;
SIGNAL \mem|Mem[78][12]~q\ : std_logic;
SIGNAL \mem|Mux5~15_combout\ : std_logic;
SIGNAL \mem|Mux5~16_combout\ : std_logic;
SIGNAL \mem|Mem[124][12]~q\ : std_logic;
SIGNAL \mem|Mem[118][12]~q\ : std_logic;
SIGNAL \mem|Mem[116][12]~q\ : std_logic;
SIGNAL \mem|Mux5~17_combout\ : std_logic;
SIGNAL \mem|Mem[126][12]~q\ : std_logic;
SIGNAL \mem|Mux5~18_combout\ : std_logic;
SIGNAL \mem|Mux5~19_combout\ : std_logic;
SIGNAL \mem|Mem[104][12]~q\ : std_logic;
SIGNAL \mem|Mem[98][12]~q\ : std_logic;
SIGNAL \mem|Mem[96][12]~q\ : std_logic;
SIGNAL \mem|Mux5~20_combout\ : std_logic;
SIGNAL \mem|Mem[106][12]~q\ : std_logic;
SIGNAL \mem|Mux5~21_combout\ : std_logic;
SIGNAL \mem|Mem[88][12]~q\ : std_logic;
SIGNAL \mem|Mem[82][12]~q\ : std_logic;
SIGNAL \mem|Mem[80][12]~q\ : std_logic;
SIGNAL \mem|Mux5~22_combout\ : std_logic;
SIGNAL \mem|Mem[90][12]~q\ : std_logic;
SIGNAL \mem|Mux5~23_combout\ : std_logic;
SIGNAL \mem|Mem[72][12]~q\ : std_logic;
SIGNAL \mem|Mem[66][12]~q\ : std_logic;
SIGNAL \mem|Mem[64][12]~q\ : std_logic;
SIGNAL \mem|Mux5~24_combout\ : std_logic;
SIGNAL \mem|Mem[74][12]~q\ : std_logic;
SIGNAL \mem|Mux5~25_combout\ : std_logic;
SIGNAL \mem|Mux5~26_combout\ : std_logic;
SIGNAL \mem|Mem[120][12]~q\ : std_logic;
SIGNAL \mem|Mem[114][12]~q\ : std_logic;
SIGNAL \mem|Mem[112][12]~q\ : std_logic;
SIGNAL \mem|Mux5~27_combout\ : std_logic;
SIGNAL \mem|Mem[122][12]~q\ : std_logic;
SIGNAL \mem|Mux5~28_combout\ : std_logic;
SIGNAL \mem|Mux5~29_combout\ : std_logic;
SIGNAL \mem|Mux5~30_combout\ : std_logic;
SIGNAL \mem|Mem[87][12]~q\ : std_logic;
SIGNAL \mem|Mem[79][12]~q\ : std_logic;
SIGNAL \mem|Mem[71][12]~q\ : std_logic;
SIGNAL \mem|Mux5~31_combout\ : std_logic;
SIGNAL \mem|Mem[95][12]~q\ : std_logic;
SIGNAL \mem|Mux5~32_combout\ : std_logic;
SIGNAL \mem|Mem[109][12]~q\ : std_logic;
SIGNAL \mem|Mem[117][12]~q\ : std_logic;
SIGNAL \mem|Mem[101][12]~q\ : std_logic;
SIGNAL \mem|Mux5~33_combout\ : std_logic;
SIGNAL \mem|Mem[125][12]~q\ : std_logic;
SIGNAL \mem|Mux5~34_combout\ : std_logic;
SIGNAL \mem|Mem[77][12]~q\ : std_logic;
SIGNAL \mem|Mem[85][12]~q\ : std_logic;
SIGNAL \mem|Mem[69][12]~q\ : std_logic;
SIGNAL \mem|Mux5~35_combout\ : std_logic;
SIGNAL \mem|Mem[93][12]~q\ : std_logic;
SIGNAL \mem|Mux5~36_combout\ : std_logic;
SIGNAL \mem|Mux5~37_combout\ : std_logic;
SIGNAL \mem|Mem[111][12]~q\ : std_logic;
SIGNAL \mem|Mem[119][12]~q\ : std_logic;
SIGNAL \mem|Mem[103][12]~q\ : std_logic;
SIGNAL \mem|Mux5~38_combout\ : std_logic;
SIGNAL \mem|Mem[127][12]~q\ : std_logic;
SIGNAL \mem|Mux5~39_combout\ : std_logic;
SIGNAL \mem|Mux5~40_combout\ : std_logic;
SIGNAL \mem|Mux5~41_combout\ : std_logic;
SIGNAL \mem|Mem[38][12]~q\ : std_logic;
SIGNAL \mem|Mem[22][12]~q\ : std_logic;
SIGNAL \mem|Mem[6][12]~q\ : std_logic;
SIGNAL \mem|Mux5~42_combout\ : std_logic;
SIGNAL \mem|Mem[54][12]~q\ : std_logic;
SIGNAL \mem|Mux5~43_combout\ : std_logic;
SIGNAL \mem|Mem[19][12]~q\ : std_logic;
SIGNAL \mem|Mem[35][12]~q\ : std_logic;
SIGNAL \mem|Mem[3][12]~q\ : std_logic;
SIGNAL \mem|Mux5~44_combout\ : std_logic;
SIGNAL \mem|Mem[51][12]~q\ : std_logic;
SIGNAL \mem|Mux5~45_combout\ : std_logic;
SIGNAL \mem|Mem[18][12]~q\ : std_logic;
SIGNAL \mem|Mem[34][12]~q\ : std_logic;
SIGNAL \mem|Mem[2][12]~q\ : std_logic;
SIGNAL \mem|Mux5~46_combout\ : std_logic;
SIGNAL \mem|Mem[50][12]~q\ : std_logic;
SIGNAL \mem|Mux5~47_combout\ : std_logic;
SIGNAL \mem|Mux5~48_combout\ : std_logic;
SIGNAL \mem|Mem[39][12]~q\ : std_logic;
SIGNAL \mem|Mem[23][12]~q\ : std_logic;
SIGNAL \mem|Mem[7][12]~q\ : std_logic;
SIGNAL \mem|Mux5~49_combout\ : std_logic;
SIGNAL \mem|Mem[55][12]~q\ : std_logic;
SIGNAL \mem|Mux5~50_combout\ : std_logic;
SIGNAL \mem|Mux5~51_combout\ : std_logic;
SIGNAL \mem|Mem[13][12]~q\ : std_logic;
SIGNAL \mem|Mem[41][12]~q\ : std_logic;
SIGNAL \mem|Mem[9][12]~q\ : std_logic;
SIGNAL \mem|Mux5~52_combout\ : std_logic;
SIGNAL \mem|Mem[45][12]~q\ : std_logic;
SIGNAL \mem|Mux5~53_combout\ : std_logic;
SIGNAL \mem|Mem[28][12]~q\ : std_logic;
SIGNAL \mem|Mem[56][12]~q\ : std_logic;
SIGNAL \mem|Mem[24][12]~q\ : std_logic;
SIGNAL \mem|Mux5~54_combout\ : std_logic;
SIGNAL \mem|Mem[60][12]~q\ : std_logic;
SIGNAL \mem|Mux5~55_combout\ : std_logic;
SIGNAL \mem|Mem[12][12]~q\ : std_logic;
SIGNAL \mem|Mem[40][12]~q\ : std_logic;
SIGNAL \mem|Mem[8][12]~q\ : std_logic;
SIGNAL \mem|Mux5~56_combout\ : std_logic;
SIGNAL \mem|Mem[44][12]~q\ : std_logic;
SIGNAL \mem|Mux5~57_combout\ : std_logic;
SIGNAL \mem|Mux5~58_combout\ : std_logic;
SIGNAL \mem|Mem[29][12]~q\ : std_logic;
SIGNAL \mem|Mem[57][12]~q\ : std_logic;
SIGNAL \mem|Mem[25][12]~q\ : std_logic;
SIGNAL \mem|Mux5~59_combout\ : std_logic;
SIGNAL \mem|Mem[61][12]~q\ : std_logic;
SIGNAL \mem|Mux5~60_combout\ : std_logic;
SIGNAL \mem|Mux5~61_combout\ : std_logic;
SIGNAL \mem|Mem[36][12]~q\ : std_logic;
SIGNAL \mem|Mem[20][12]~q\ : std_logic;
SIGNAL \mem|Mem[4][12]~q\ : std_logic;
SIGNAL \mem|Mux5~62_combout\ : std_logic;
SIGNAL \mem|Mem[52][12]~q\ : std_logic;
SIGNAL \mem|Mux5~63_combout\ : std_logic;
SIGNAL \mem|Mem[17][12]~q\ : std_logic;
SIGNAL \mem|Mem[33][12]~q\ : std_logic;
SIGNAL \mem|Mem[1][12]~q\ : std_logic;
SIGNAL \mem|Mux5~64_combout\ : std_logic;
SIGNAL \mem|Mem[49][12]~q\ : std_logic;
SIGNAL \mem|Mux5~65_combout\ : std_logic;
SIGNAL \mem|Mem[16][12]~q\ : std_logic;
SIGNAL \mem|Mem[32][12]~q\ : std_logic;
SIGNAL \mem|Mem[0][12]~q\ : std_logic;
SIGNAL \mem|Mux5~66_combout\ : std_logic;
SIGNAL \mem|Mem[48][12]~q\ : std_logic;
SIGNAL \mem|Mux5~67_combout\ : std_logic;
SIGNAL \mem|Mux5~68_combout\ : std_logic;
SIGNAL \mem|Mem[37][12]~q\ : std_logic;
SIGNAL \mem|Mem[21][12]~q\ : std_logic;
SIGNAL \mem|Mem[5][12]~q\ : std_logic;
SIGNAL \mem|Mux5~69_combout\ : std_logic;
SIGNAL \mem|Mem[53][12]~q\ : std_logic;
SIGNAL \mem|Mux5~70_combout\ : std_logic;
SIGNAL \mem|Mux5~71_combout\ : std_logic;
SIGNAL \mem|Mux5~72_combout\ : std_logic;
SIGNAL \mem|Mem[15][12]~q\ : std_logic;
SIGNAL \mem|Mem[27][12]~q\ : std_logic;
SIGNAL \mem|Mem[11][12]~q\ : std_logic;
SIGNAL \mem|Mux5~73_combout\ : std_logic;
SIGNAL \mem|Mem[31][12]~q\ : std_logic;
SIGNAL \mem|Mux5~74_combout\ : std_logic;
SIGNAL \mem|Mem[58][12]~q\ : std_logic;
SIGNAL \mem|Mem[46][12]~q\ : std_logic;
SIGNAL \mem|Mem[42][12]~q\ : std_logic;
SIGNAL \mem|Mux5~75_combout\ : std_logic;
SIGNAL \mem|Mem[62][12]~q\ : std_logic;
SIGNAL \mem|Mux5~76_combout\ : std_logic;
SIGNAL \mem|Mem[14][12]~q\ : std_logic;
SIGNAL \mem|Mem[26][12]~q\ : std_logic;
SIGNAL \mem|Mem[10][12]~q\ : std_logic;
SIGNAL \mem|Mux5~77_combout\ : std_logic;
SIGNAL \mem|Mem[30][12]~q\ : std_logic;
SIGNAL \mem|Mux5~78_combout\ : std_logic;
SIGNAL \mem|Mux5~79_combout\ : std_logic;
SIGNAL \mem|Mem[47][12]~q\ : std_logic;
SIGNAL \mem|Mem[59][12]~q\ : std_logic;
SIGNAL \mem|Mem[43][12]~q\ : std_logic;
SIGNAL \mem|Mux5~80_combout\ : std_logic;
SIGNAL \mem|Mem[63][12]~q\ : std_logic;
SIGNAL \mem|Mux5~81_combout\ : std_logic;
SIGNAL \mem|Mux5~82_combout\ : std_logic;
SIGNAL \mem|Mux5~83_combout\ : std_logic;
SIGNAL \mem|Mux5~84_combout\ : std_logic;
SIGNAL \mem|Mem[108][13]~q\ : std_logic;
SIGNAL \mem|Mem[105][13]~q\ : std_logic;
SIGNAL \mem|Mem[104][13]~q\ : std_logic;
SIGNAL \mem|Mux4~0_combout\ : std_logic;
SIGNAL \mem|Mem[109][13]~q\ : std_logic;
SIGNAL \mem|Mux4~1_combout\ : std_logic;
SIGNAL \mem|Mem[99][13]~q\ : std_logic;
SIGNAL \mem|Mem[102][13]~q\ : std_logic;
SIGNAL \mem|Mem[98][13]~q\ : std_logic;
SIGNAL \mem|Mux4~2_combout\ : std_logic;
SIGNAL \mem|Mem[103][13]~q\ : std_logic;
SIGNAL \mem|Mux4~3_combout\ : std_logic;
SIGNAL \mem|Mem[100][13]~q\ : std_logic;
SIGNAL \mem|Mem[97][13]~q\ : std_logic;
SIGNAL \mem|Mem[96][13]~q\ : std_logic;
SIGNAL \mem|Mux4~4_combout\ : std_logic;
SIGNAL \mem|Mem[101][13]~q\ : std_logic;
SIGNAL \mem|Mux4~5_combout\ : std_logic;
SIGNAL \mem|Mux4~6_combout\ : std_logic;
SIGNAL \mem|Mem[107][13]~q\ : std_logic;
SIGNAL \mem|Mem[110][13]~q\ : std_logic;
SIGNAL \mem|Mem[106][13]~q\ : std_logic;
SIGNAL \mem|Mux4~7_combout\ : std_logic;
SIGNAL \mem|Mem[111][13]~q\ : std_logic;
SIGNAL \mem|Mux4~8_combout\ : std_logic;
SIGNAL \mem|Mux4~9_combout\ : std_logic;
SIGNAL \mem|Mem[83][13]~q\ : std_logic;
SIGNAL \mem|Mem[86][13]~q\ : std_logic;
SIGNAL \mem|Mem[82][13]~q\ : std_logic;
SIGNAL \mem|Mux4~10_combout\ : std_logic;
SIGNAL \mem|Mem[87][13]~q\ : std_logic;
SIGNAL \mem|Mux4~11_combout\ : std_logic;
SIGNAL \mem|Mem[92][13]~q\ : std_logic;
SIGNAL \mem|Mem[89][13]~q\ : std_logic;
SIGNAL \mem|Mem[88][13]~q\ : std_logic;
SIGNAL \mem|Mux4~12_combout\ : std_logic;
SIGNAL \mem|Mem[93][13]~q\ : std_logic;
SIGNAL \mem|Mux4~13_combout\ : std_logic;
SIGNAL \mem|Mem[84][13]~q\ : std_logic;
SIGNAL \mem|Mem[81][13]~q\ : std_logic;
SIGNAL \mem|Mem[80][13]~q\ : std_logic;
SIGNAL \mem|Mux4~14_combout\ : std_logic;
SIGNAL \mem|Mem[85][13]~q\ : std_logic;
SIGNAL \mem|Mux4~15_combout\ : std_logic;
SIGNAL \mem|Mux4~16_combout\ : std_logic;
SIGNAL \mem|Mem[91][13]~q\ : std_logic;
SIGNAL \mem|Mem[94][13]~q\ : std_logic;
SIGNAL \mem|Mem[90][13]~q\ : std_logic;
SIGNAL \mem|Mux4~17_combout\ : std_logic;
SIGNAL \mem|Mem[95][13]~q\ : std_logic;
SIGNAL \mem|Mux4~18_combout\ : std_logic;
SIGNAL \mem|Mux4~19_combout\ : std_logic;
SIGNAL \mem|Mem[76][13]~q\ : std_logic;
SIGNAL \mem|Mem[73][13]~q\ : std_logic;
SIGNAL \mem|Mem[72][13]~q\ : std_logic;
SIGNAL \mem|Mux4~20_combout\ : std_logic;
SIGNAL \mem|Mem[77][13]~q\ : std_logic;
SIGNAL \mem|Mux4~21_combout\ : std_logic;
SIGNAL \mem|Mem[67][13]~q\ : std_logic;
SIGNAL \mem|Mem[70][13]~q\ : std_logic;
SIGNAL \mem|Mem[66][13]~q\ : std_logic;
SIGNAL \mem|Mux4~22_combout\ : std_logic;
SIGNAL \mem|Mem[71][13]~q\ : std_logic;
SIGNAL \mem|Mux4~23_combout\ : std_logic;
SIGNAL \mem|Mem[68][13]~q\ : std_logic;
SIGNAL \mem|Mem[65][13]~q\ : std_logic;
SIGNAL \mem|Mem[64][13]~q\ : std_logic;
SIGNAL \mem|Mux4~24_combout\ : std_logic;
SIGNAL \mem|Mem[69][13]~q\ : std_logic;
SIGNAL \mem|Mux4~25_combout\ : std_logic;
SIGNAL \mem|Mux4~26_combout\ : std_logic;
SIGNAL \mem|Mem[75][13]~q\ : std_logic;
SIGNAL \mem|Mem[78][13]~q\ : std_logic;
SIGNAL \mem|Mem[74][13]~q\ : std_logic;
SIGNAL \mem|Mux4~27_combout\ : std_logic;
SIGNAL \mem|Mem[79][13]~q\ : std_logic;
SIGNAL \mem|Mux4~28_combout\ : std_logic;
SIGNAL \mem|Mux4~29_combout\ : std_logic;
SIGNAL \mem|Mux4~30_combout\ : std_logic;
SIGNAL \mem|Mem[118][13]~q\ : std_logic;
SIGNAL \mem|Mem[117][13]~q\ : std_logic;
SIGNAL \mem|Mem[116][13]~q\ : std_logic;
SIGNAL \mem|Mux4~31_combout\ : std_logic;
SIGNAL \mem|Mem[119][13]~q\ : std_logic;
SIGNAL \mem|Mux4~32_combout\ : std_logic;
SIGNAL \mem|Mem[121][13]~q\ : std_logic;
SIGNAL \mem|Mem[122][13]~q\ : std_logic;
SIGNAL \mem|Mem[120][13]~q\ : std_logic;
SIGNAL \mem|Mux4~33_combout\ : std_logic;
SIGNAL \mem|Mem[123][13]~q\ : std_logic;
SIGNAL \mem|Mux4~34_combout\ : std_logic;
SIGNAL \mem|Mem[113][13]~q\ : std_logic;
SIGNAL \mem|Mem[114][13]~q\ : std_logic;
SIGNAL \mem|Mem[112][13]~q\ : std_logic;
SIGNAL \mem|Mux4~35_combout\ : std_logic;
SIGNAL \mem|Mem[115][13]~q\ : std_logic;
SIGNAL \mem|Mux4~36_combout\ : std_logic;
SIGNAL \mem|Mux4~37_combout\ : std_logic;
SIGNAL \mem|Mem[126][13]~q\ : std_logic;
SIGNAL \mem|Mem[125][13]~q\ : std_logic;
SIGNAL \mem|Mem[124][13]~q\ : std_logic;
SIGNAL \mem|Mux4~38_combout\ : std_logic;
SIGNAL \mem|Mem[127][13]~q\ : std_logic;
SIGNAL \mem|Mux4~39_combout\ : std_logic;
SIGNAL \mem|Mux4~40_combout\ : std_logic;
SIGNAL \mem|Mux4~41_combout\ : std_logic;
SIGNAL \mem|Mem[35][13]~q\ : std_logic;
SIGNAL \mem|Mem[41][13]~q\ : std_logic;
SIGNAL \mem|Mem[33][13]~q\ : std_logic;
SIGNAL \mem|Mux4~42_combout\ : std_logic;
SIGNAL \mem|Mem[43][13]~q\ : std_logic;
SIGNAL \mem|Mux4~43_combout\ : std_logic;
SIGNAL \mem|Mem[25][13]~q\ : std_logic;
SIGNAL \mem|Mem[19][13]~q\ : std_logic;
SIGNAL \mem|Mem[17][13]~q\ : std_logic;
SIGNAL \mem|Mux4~44_combout\ : std_logic;
SIGNAL \mem|Mem[27][13]~q\ : std_logic;
SIGNAL \mem|Mux4~45_combout\ : std_logic;
SIGNAL \mem|Mem[3][13]~q\ : std_logic;
SIGNAL \mem|Mem[9][13]~q\ : std_logic;
SIGNAL \mem|Mem[1][13]~q\ : std_logic;
SIGNAL \mem|Mux4~46_combout\ : std_logic;
SIGNAL \mem|Mem[11][13]~q\ : std_logic;
SIGNAL \mem|Mux4~47_combout\ : std_logic;
SIGNAL \mem|Mux4~48_combout\ : std_logic;
SIGNAL \mem|Mem[57][13]~q\ : std_logic;
SIGNAL \mem|Mem[51][13]~q\ : std_logic;
SIGNAL \mem|Mem[49][13]~q\ : std_logic;
SIGNAL \mem|Mux4~49_combout\ : std_logic;
SIGNAL \mem|Mem[59][13]~q\ : std_logic;
SIGNAL \mem|Mux4~50_combout\ : std_logic;
SIGNAL \mem|Mux4~51_combout\ : std_logic;
SIGNAL \mem|Mem[28][13]~q\ : std_logic;
SIGNAL \mem|Mem[22][13]~q\ : std_logic;
SIGNAL \mem|Mem[20][13]~q\ : std_logic;
SIGNAL \mem|Mux4~52_combout\ : std_logic;
SIGNAL \mem|Mem[30][13]~q\ : std_logic;
SIGNAL \mem|Mux4~53_combout\ : std_logic;
SIGNAL \mem|Mem[38][13]~q\ : std_logic;
SIGNAL \mem|Mem[44][13]~q\ : std_logic;
SIGNAL \mem|Mem[36][13]~q\ : std_logic;
SIGNAL \mem|Mux4~54_combout\ : std_logic;
SIGNAL \mem|Mem[46][13]~q\ : std_logic;
SIGNAL \mem|Mux4~55_combout\ : std_logic;
SIGNAL \mem|Mem[6][13]~q\ : std_logic;
SIGNAL \mem|Mem[12][13]~q\ : std_logic;
SIGNAL \mem|Mem[4][13]~q\ : std_logic;
SIGNAL \mem|Mux4~56_combout\ : std_logic;
SIGNAL \mem|Mem[14][13]~q\ : std_logic;
SIGNAL \mem|Mux4~57_combout\ : std_logic;
SIGNAL \mem|Mux4~58_combout\ : std_logic;
SIGNAL \mem|Mem[60][13]~q\ : std_logic;
SIGNAL \mem|Mem[54][13]~q\ : std_logic;
SIGNAL \mem|Mem[52][13]~q\ : std_logic;
SIGNAL \mem|Mux4~59_combout\ : std_logic;
SIGNAL \mem|Mem[62][13]~q\ : std_logic;
SIGNAL \mem|Mux4~60_combout\ : std_logic;
SIGNAL \mem|Mux4~61_combout\ : std_logic;
SIGNAL \mem|Mem[34][13]~q\ : std_logic;
SIGNAL \mem|Mem[40][13]~q\ : std_logic;
SIGNAL \mem|Mem[32][13]~q\ : std_logic;
SIGNAL \mem|Mux4~62_combout\ : std_logic;
SIGNAL \mem|Mem[42][13]~q\ : std_logic;
SIGNAL \mem|Mux4~63_combout\ : std_logic;
SIGNAL \mem|Mem[18][13]~q\ : std_logic;
SIGNAL \mem|Mem[24][13]~q\ : std_logic;
SIGNAL \mem|Mem[16][13]~q\ : std_logic;
SIGNAL \mem|Mux4~64_combout\ : std_logic;
SIGNAL \mem|Mem[26][13]~q\ : std_logic;
SIGNAL \mem|Mux4~65_combout\ : std_logic;
SIGNAL \mem|Mem[2][13]~q\ : std_logic;
SIGNAL \mem|Mem[8][13]~q\ : std_logic;
SIGNAL \mem|Mem[0][13]~q\ : std_logic;
SIGNAL \mem|Mux4~66_combout\ : std_logic;
SIGNAL \mem|Mem[10][13]~q\ : std_logic;
SIGNAL \mem|Mux4~67_combout\ : std_logic;
SIGNAL \mem|Mux4~68_combout\ : std_logic;
SIGNAL \mem|Mem[56][13]~q\ : std_logic;
SIGNAL \mem|Mem[50][13]~q\ : std_logic;
SIGNAL \mem|Mem[48][13]~q\ : std_logic;
SIGNAL \mem|Mux4~69_combout\ : std_logic;
SIGNAL \mem|Mem[58][13]~q\ : std_logic;
SIGNAL \mem|Mux4~70_combout\ : std_logic;
SIGNAL \mem|Mux4~71_combout\ : std_logic;
SIGNAL \mem|Mux4~72_combout\ : std_logic;
SIGNAL \mem|Mem[39][13]~q\ : std_logic;
SIGNAL \mem|Mem[23][13]~q\ : std_logic;
SIGNAL \mem|Mem[7][13]~q\ : std_logic;
SIGNAL \mem|Mux4~73_combout\ : std_logic;
SIGNAL \mem|Mem[55][13]~q\ : std_logic;
SIGNAL \mem|Mux4~74_combout\ : std_logic;
SIGNAL \mem|Mem[29][13]~q\ : std_logic;
SIGNAL \mem|Mem[45][13]~q\ : std_logic;
SIGNAL \mem|Mem[13][13]~q\ : std_logic;
SIGNAL \mem|Mux4~75_combout\ : std_logic;
SIGNAL \mem|Mem[61][13]~q\ : std_logic;
SIGNAL \mem|Mux4~76_combout\ : std_logic;
SIGNAL \mem|Mem[21][13]~q\ : std_logic;
SIGNAL \mem|Mem[37][13]~q\ : std_logic;
SIGNAL \mem|Mem[5][13]~q\ : std_logic;
SIGNAL \mem|Mux4~77_combout\ : std_logic;
SIGNAL \mem|Mem[53][13]~q\ : std_logic;
SIGNAL \mem|Mux4~78_combout\ : std_logic;
SIGNAL \mem|Mux4~79_combout\ : std_logic;
SIGNAL \mem|Mem[47][13]~q\ : std_logic;
SIGNAL \mem|Mem[31][13]~q\ : std_logic;
SIGNAL \mem|Mem[15][13]~q\ : std_logic;
SIGNAL \mem|Mux4~80_combout\ : std_logic;
SIGNAL \mem|Mem[63][13]~q\ : std_logic;
SIGNAL \mem|Mux4~81_combout\ : std_logic;
SIGNAL \mem|Mux4~82_combout\ : std_logic;
SIGNAL \mem|Mux4~83_combout\ : std_logic;
SIGNAL \mem|Mux4~84_combout\ : std_logic;
SIGNAL \mem|Mem[83][14]~q\ : std_logic;
SIGNAL \mem|Mem[115][14]~q\ : std_logic;
SIGNAL \mem|Mem[86][14]~q\ : std_logic;
SIGNAL \mem|Mem[102][14]~q\ : std_logic;
SIGNAL \mem|Mem[70][14]~q\ : std_logic;
SIGNAL \mem|Mux3~2_combout\ : std_logic;
SIGNAL \mem|Mem[118][14]~q\ : std_logic;
SIGNAL \mem|Mux3~3_combout\ : std_logic;
SIGNAL \mem|Mem[98][14]~q\ : std_logic;
SIGNAL \mem|Mem[82][14]~q\ : std_logic;
SIGNAL \mem|Mem[66][14]~q\ : std_logic;
SIGNAL \mem|Mux3~4_combout\ : std_logic;
SIGNAL \mem|Mem[114][14]~q\ : std_logic;
SIGNAL \mem|Mux3~5_combout\ : std_logic;
SIGNAL \mem|Mux3~6_combout\ : std_logic;
SIGNAL \mem|Mem[103][14]~q\ : std_logic;
SIGNAL \mem|Mem[119][14]~q\ : std_logic;
SIGNAL \mem|Mem[92][14]~q\ : std_logic;
SIGNAL \mem|Mem[108][14]~q\ : std_logic;
SIGNAL \mem|Mem[76][14]~q\ : std_logic;
SIGNAL \mem|Mux3~10_combout\ : std_logic;
SIGNAL \mem|Mem[124][14]~q\ : std_logic;
SIGNAL \mem|Mux3~11_combout\ : std_logic;
SIGNAL \mem|Mem[105][14]~q\ : std_logic;
SIGNAL \mem|Mem[89][14]~q\ : std_logic;
SIGNAL \mem|Mem[73][14]~q\ : std_logic;
SIGNAL \mem|Mux3~12_combout\ : std_logic;
SIGNAL \mem|Mem[121][14]~q\ : std_logic;
SIGNAL \mem|Mux3~13_combout\ : std_logic;
SIGNAL \mem|Mem[104][14]~q\ : std_logic;
SIGNAL \mem|Mem[88][14]~q\ : std_logic;
SIGNAL \mem|Mem[72][14]~q\ : std_logic;
SIGNAL \mem|Mux3~14_combout\ : std_logic;
SIGNAL \mem|Mem[120][14]~q\ : std_logic;
SIGNAL \mem|Mux3~15_combout\ : std_logic;
SIGNAL \mem|Mux3~16_combout\ : std_logic;
SIGNAL \mem|Mem[93][14]~q\ : std_logic;
SIGNAL \mem|Mem[109][14]~q\ : std_logic;
SIGNAL \mem|Mem[77][14]~q\ : std_logic;
SIGNAL \mem|Mux3~17_combout\ : std_logic;
SIGNAL \mem|Mem[125][14]~q\ : std_logic;
SIGNAL \mem|Mux3~18_combout\ : std_logic;
SIGNAL \mem|Mux3~19_combout\ : std_logic;
SIGNAL \mem|Mem[84][14]~q\ : std_logic;
SIGNAL \mem|Mem[100][14]~q\ : std_logic;
SIGNAL \mem|Mem[68][14]~q\ : std_logic;
SIGNAL \mem|Mux3~20_combout\ : std_logic;
SIGNAL \mem|Mem[116][14]~q\ : std_logic;
SIGNAL \mem|Mux3~21_combout\ : std_logic;
SIGNAL \mem|Mem[97][14]~q\ : std_logic;
SIGNAL \mem|Mem[81][14]~q\ : std_logic;
SIGNAL \mem|Mem[65][14]~q\ : std_logic;
SIGNAL \mem|Mux3~22_combout\ : std_logic;
SIGNAL \mem|Mem[113][14]~q\ : std_logic;
SIGNAL \mem|Mux3~23_combout\ : std_logic;
SIGNAL \mem|Mem[80][14]~q\ : std_logic;
SIGNAL \mem|Mem[95][14]~q\ : std_logic;
SIGNAL \mem|Mem[111][14]~q\ : std_logic;
SIGNAL \mem|Mem[79][14]~q\ : std_logic;
SIGNAL \mem|Mux3~38_combout\ : std_logic;
SIGNAL \mem|Mem[127][14]~q\ : std_logic;
SIGNAL \mem|Mux3~39_combout\ : std_logic;
SIGNAL \mem|Mem[39][14]~q\ : std_logic;
SIGNAL \mem|Mem[41][14]~q\ : std_logic;
SIGNAL \mem|Mem[42][14]~q\ : std_logic;
SIGNAL \mem|Mem[40][14]~q\ : std_logic;
SIGNAL \mem|Mux3~44_combout\ : std_logic;
SIGNAL \mem|Mem[43][14]~q\ : std_logic;
SIGNAL \mem|Mux3~45_combout\ : std_logic;
SIGNAL \mem|Mem[33][14]~q\ : std_logic;
SIGNAL \mem|Mem[45][14]~q\ : std_logic;
SIGNAL \mem|Mem[46][14]~q\ : std_logic;
SIGNAL \mem|Mem[44][14]~q\ : std_logic;
SIGNAL \mem|Mux3~49_combout\ : std_logic;
SIGNAL \mem|Mem[47][14]~q\ : std_logic;
SIGNAL \mem|Mux3~50_combout\ : std_logic;
SIGNAL \mem|Mem[28][14]~q\ : std_logic;
SIGNAL \mem|Mem[25][14]~q\ : std_logic;
SIGNAL \mem|Mem[24][14]~q\ : std_logic;
SIGNAL \mem|Mux3~54_combout\ : std_logic;
SIGNAL \mem|Mem[29][14]~q\ : std_logic;
SIGNAL \mem|Mux3~55_combout\ : std_logic;
SIGNAL \mem|Mem[17][14]~q\ : std_logic;
SIGNAL \mem|Mem[16][14]~q\ : std_logic;
SIGNAL \mem|Mux3~56_combout\ : std_logic;
SIGNAL \mem|Mem[27][14]~q\ : std_logic;
SIGNAL \mem|Mem[3][14]~q\ : std_logic;
SIGNAL \mem|Mem[6][14]~q\ : std_logic;
SIGNAL \mem|Mem[2][14]~q\ : std_logic;
SIGNAL \mem|Mux3~62_combout\ : std_logic;
SIGNAL \mem|Mem[7][14]~q\ : std_logic;
SIGNAL \mem|Mux3~63_combout\ : std_logic;
SIGNAL \mem|Mem[12][14]~q\ : std_logic;
SIGNAL \mem|Mem[9][14]~q\ : std_logic;
SIGNAL \mem|Mem[8][14]~q\ : std_logic;
SIGNAL \mem|Mux3~64_combout\ : std_logic;
SIGNAL \mem|Mem[13][14]~q\ : std_logic;
SIGNAL \mem|Mux3~65_combout\ : std_logic;
SIGNAL \mem|Mem[4][14]~q\ : std_logic;
SIGNAL \mem|Mem[1][14]~q\ : std_logic;
SIGNAL \mem|Mem[0][14]~q\ : std_logic;
SIGNAL \mem|Mux3~66_combout\ : std_logic;
SIGNAL \mem|Mem[5][14]~q\ : std_logic;
SIGNAL \mem|Mux3~67_combout\ : std_logic;
SIGNAL \mem|Mux3~68_combout\ : std_logic;
SIGNAL \mem|Mem[11][14]~q\ : std_logic;
SIGNAL \mem|Mem[14][14]~q\ : std_logic;
SIGNAL \mem|Mem[10][14]~q\ : std_logic;
SIGNAL \mem|Mux3~69_combout\ : std_logic;
SIGNAL \mem|Mem[15][14]~q\ : std_logic;
SIGNAL \mem|Mux3~70_combout\ : std_logic;
SIGNAL \mem|Mux3~71_combout\ : std_logic;
SIGNAL \mem|Mem[61][14]~q\ : std_logic;
SIGNAL \mem|Mem[58][14]~q\ : std_logic;
SIGNAL \mem|Mem[52][14]~q\ : std_logic;
SIGNAL \mem|Mem[55][14]~q\ : std_logic;
SIGNAL \mem|Mem[75][15]~q\ : std_logic;
SIGNAL \mem|Mem[99][15]~q\ : std_logic;
SIGNAL \mem|Mem[67][15]~q\ : std_logic;
SIGNAL \mem|Mux2~0_combout\ : std_logic;
SIGNAL \mem|Mem[107][15]~q\ : std_logic;
SIGNAL \mem|Mux2~1_combout\ : std_logic;
SIGNAL \mem|Mem[113][15]~q\ : std_logic;
SIGNAL \mem|Mem[89][15]~q\ : std_logic;
SIGNAL \mem|Mem[81][15]~q\ : std_logic;
SIGNAL \mem|Mux2~2_combout\ : std_logic;
SIGNAL \mem|Mem[121][15]~q\ : std_logic;
SIGNAL \mem|Mux2~3_combout\ : std_logic;
SIGNAL \mem|Mem[73][15]~q\ : std_logic;
SIGNAL \mem|Mem[97][15]~q\ : std_logic;
SIGNAL \mem|Mem[65][15]~q\ : std_logic;
SIGNAL \mem|Mux2~4_combout\ : std_logic;
SIGNAL \mem|Mem[105][15]~q\ : std_logic;
SIGNAL \mem|Mux2~5_combout\ : std_logic;
SIGNAL \mem|Mux2~6_combout\ : std_logic;
SIGNAL \mem|Mem[115][15]~q\ : std_logic;
SIGNAL \mem|Mem[91][15]~q\ : std_logic;
SIGNAL \mem|Mem[83][15]~q\ : std_logic;
SIGNAL \mem|Mux2~7_combout\ : std_logic;
SIGNAL \mem|Mem[123][15]~q\ : std_logic;
SIGNAL \mem|Mux2~8_combout\ : std_logic;
SIGNAL \mem|Mux2~9_combout\ : std_logic;
SIGNAL \mem|Mem[78][15]~q\ : std_logic;
SIGNAL \mem|Mem[86][15]~q\ : std_logic;
SIGNAL \mem|Mem[70][15]~q\ : std_logic;
SIGNAL \mem|Mux2~10_combout\ : std_logic;
SIGNAL \mem|Mem[94][15]~q\ : std_logic;
SIGNAL \mem|Mux2~11_combout\ : std_logic;
SIGNAL \mem|Mem[108][15]~q\ : std_logic;
SIGNAL \mem|Mem[116][15]~q\ : std_logic;
SIGNAL \mem|Mem[100][15]~q\ : std_logic;
SIGNAL \mem|Mux2~12_combout\ : std_logic;
SIGNAL \mem|Mem[124][15]~q\ : std_logic;
SIGNAL \mem|Mux2~13_combout\ : std_logic;
SIGNAL \mem|Mem[76][15]~q\ : std_logic;
SIGNAL \mem|Mem[84][15]~q\ : std_logic;
SIGNAL \mem|Mem[68][15]~q\ : std_logic;
SIGNAL \mem|Mux2~14_combout\ : std_logic;
SIGNAL \mem|Mem[92][15]~q\ : std_logic;
SIGNAL \mem|Mux2~15_combout\ : std_logic;
SIGNAL \mem|Mux2~16_combout\ : std_logic;
SIGNAL \mem|Mem[110][15]~q\ : std_logic;
SIGNAL \mem|Mem[118][15]~q\ : std_logic;
SIGNAL \mem|Mem[102][15]~q\ : std_logic;
SIGNAL \mem|Mux2~17_combout\ : std_logic;
SIGNAL \mem|Mem[126][15]~q\ : std_logic;
SIGNAL \mem|Mux2~18_combout\ : std_logic;
SIGNAL \mem|Mux2~19_combout\ : std_logic;
SIGNAL \mem|Mem[104][15]~q\ : std_logic;
SIGNAL \mem|Mem[98][15]~q\ : std_logic;
SIGNAL \mem|Mem[96][15]~q\ : std_logic;
SIGNAL \mem|Mux2~20_combout\ : std_logic;
SIGNAL \mem|Mem[106][15]~q\ : std_logic;
SIGNAL \mem|Mux2~21_combout\ : std_logic;
SIGNAL \mem|Mem[82][15]~q\ : std_logic;
SIGNAL \mem|Mem[88][15]~q\ : std_logic;
SIGNAL \mem|Mem[80][15]~q\ : std_logic;
SIGNAL \mem|Mux2~22_combout\ : std_logic;
SIGNAL \mem|Mem[90][15]~q\ : std_logic;
SIGNAL \mem|Mux2~23_combout\ : std_logic;
SIGNAL \mem|Mem[66][15]~q\ : std_logic;
SIGNAL \mem|Mem[72][15]~q\ : std_logic;
SIGNAL \mem|Mem[64][15]~q\ : std_logic;
SIGNAL \mem|Mux2~24_combout\ : std_logic;
SIGNAL \mem|Mem[74][15]~q\ : std_logic;
SIGNAL \mem|Mux2~25_combout\ : std_logic;
SIGNAL \mem|Mux2~26_combout\ : std_logic;
SIGNAL \mem|Mem[114][15]~q\ : std_logic;
SIGNAL \mem|Mem[120][15]~q\ : std_logic;
SIGNAL \mem|Mem[112][15]~q\ : std_logic;
SIGNAL \mem|Mux2~27_combout\ : std_logic;
SIGNAL \mem|Mem[122][15]~q\ : std_logic;
SIGNAL \mem|Mux2~28_combout\ : std_logic;
SIGNAL \mem|Mux2~29_combout\ : std_logic;
SIGNAL \mem|Mux2~30_combout\ : std_logic;
SIGNAL \mem|Mem[87][15]~q\ : std_logic;
SIGNAL \mem|Mem[93][15]~q\ : std_logic;
SIGNAL \mem|Mem[85][15]~q\ : std_logic;
SIGNAL \mem|Mux2~31_combout\ : std_logic;
SIGNAL \mem|Mem[95][15]~q\ : std_logic;
SIGNAL \mem|Mux2~32_combout\ : std_logic;
SIGNAL \mem|Mem[103][15]~q\ : std_logic;
SIGNAL \mem|Mem[109][15]~q\ : std_logic;
SIGNAL \mem|Mem[101][15]~q\ : std_logic;
SIGNAL \mem|Mux2~33_combout\ : std_logic;
SIGNAL \mem|Mem[111][15]~q\ : std_logic;
SIGNAL \mem|Mux2~34_combout\ : std_logic;
SIGNAL \mem|Mem[71][15]~q\ : std_logic;
SIGNAL \mem|Mem[77][15]~q\ : std_logic;
SIGNAL \mem|Mem[69][15]~q\ : std_logic;
SIGNAL \mem|Mux2~35_combout\ : std_logic;
SIGNAL \mem|Mem[79][15]~q\ : std_logic;
SIGNAL \mem|Mux2~36_combout\ : std_logic;
SIGNAL \mem|Mux2~37_combout\ : std_logic;
SIGNAL \mem|Mem[119][15]~q\ : std_logic;
SIGNAL \mem|Mem[125][15]~q\ : std_logic;
SIGNAL \mem|Mem[117][15]~q\ : std_logic;
SIGNAL \mem|Mux2~38_combout\ : std_logic;
SIGNAL \mem|Mem[127][15]~q\ : std_logic;
SIGNAL \mem|Mux2~39_combout\ : std_logic;
SIGNAL \mem|Mux2~40_combout\ : std_logic;
SIGNAL \mem|Mux2~41_combout\ : std_logic;
SIGNAL \mem|Mem[22][15]~q\ : std_logic;
SIGNAL \mem|Mem[38][15]~q\ : std_logic;
SIGNAL \mem|Mem[6][15]~q\ : std_logic;
SIGNAL \mem|Mux2~42_combout\ : std_logic;
SIGNAL \mem|Mem[54][15]~q\ : std_logic;
SIGNAL \mem|Mux2~43_combout\ : std_logic;
SIGNAL \mem|Mem[19][15]~q\ : std_logic;
SIGNAL \mem|Mem[35][15]~q\ : std_logic;
SIGNAL \mem|Mem[3][15]~q\ : std_logic;
SIGNAL \mem|Mux2~44_combout\ : std_logic;
SIGNAL \mem|Mem[51][15]~q\ : std_logic;
SIGNAL \mem|Mux2~45_combout\ : std_logic;
SIGNAL \mem|Mem[18][15]~q\ : std_logic;
SIGNAL \mem|Mem[34][15]~q\ : std_logic;
SIGNAL \mem|Mem[2][15]~q\ : std_logic;
SIGNAL \mem|Mux2~46_combout\ : std_logic;
SIGNAL \mem|Mem[50][15]~q\ : std_logic;
SIGNAL \mem|Mux2~47_combout\ : std_logic;
SIGNAL \mem|Mux2~48_combout\ : std_logic;
SIGNAL \mem|Mem[23][15]~q\ : std_logic;
SIGNAL \mem|Mem[39][15]~q\ : std_logic;
SIGNAL \mem|Mem[7][15]~q\ : std_logic;
SIGNAL \mem|Mux2~49_combout\ : std_logic;
SIGNAL \mem|Mem[55][15]~q\ : std_logic;
SIGNAL \mem|Mux2~50_combout\ : std_logic;
SIGNAL \mem|Mux2~51_combout\ : std_logic;
SIGNAL \mem|Mem[28][15]~q\ : std_logic;
SIGNAL \mem|Mem[44][15]~q\ : std_logic;
SIGNAL \mem|Mem[12][15]~q\ : std_logic;
SIGNAL \mem|Mux2~52_combout\ : std_logic;
SIGNAL \mem|Mem[60][15]~q\ : std_logic;
SIGNAL \mem|Mux2~53_combout\ : std_logic;
SIGNAL \mem|Mem[41][15]~q\ : std_logic;
SIGNAL \mem|Mem[25][15]~q\ : std_logic;
SIGNAL \mem|Mem[9][15]~q\ : std_logic;
SIGNAL \mem|Mux2~54_combout\ : std_logic;
SIGNAL \mem|Mem[57][15]~q\ : std_logic;
SIGNAL \mem|Mux2~55_combout\ : std_logic;
SIGNAL \mem|Mem[40][15]~q\ : std_logic;
SIGNAL \mem|Mem[24][15]~q\ : std_logic;
SIGNAL \mem|Mem[8][15]~q\ : std_logic;
SIGNAL \mem|Mux2~56_combout\ : std_logic;
SIGNAL \mem|Mem[56][15]~q\ : std_logic;
SIGNAL \mem|Mux2~57_combout\ : std_logic;
SIGNAL \mem|Mux2~58_combout\ : std_logic;
SIGNAL \mem|Mem[29][15]~q\ : std_logic;
SIGNAL \mem|Mem[45][15]~q\ : std_logic;
SIGNAL \mem|Mem[13][15]~q\ : std_logic;
SIGNAL \mem|Mux2~59_combout\ : std_logic;
SIGNAL \mem|Mem[61][15]~q\ : std_logic;
SIGNAL \mem|Mux2~60_combout\ : std_logic;
SIGNAL \mem|Mux2~61_combout\ : std_logic;
SIGNAL \mem|Mem[20][15]~q\ : std_logic;
SIGNAL \mem|Mem[36][15]~q\ : std_logic;
SIGNAL \mem|Mem[4][15]~q\ : std_logic;
SIGNAL \mem|Mux2~62_combout\ : std_logic;
SIGNAL \mem|Mem[52][15]~q\ : std_logic;
SIGNAL \mem|Mux2~63_combout\ : std_logic;
SIGNAL \mem|Mem[17][15]~q\ : std_logic;
SIGNAL \mem|Mem[33][15]~q\ : std_logic;
SIGNAL \mem|Mem[1][15]~q\ : std_logic;
SIGNAL \mem|Mux2~64_combout\ : std_logic;
SIGNAL \mem|Mem[49][15]~q\ : std_logic;
SIGNAL \mem|Mux2~65_combout\ : std_logic;
SIGNAL \mem|Mem[16][15]~q\ : std_logic;
SIGNAL \mem|Mem[32][15]~q\ : std_logic;
SIGNAL \mem|Mem[0][15]~q\ : std_logic;
SIGNAL \mem|Mux2~66_combout\ : std_logic;
SIGNAL \mem|Mem[48][15]~q\ : std_logic;
SIGNAL \mem|Mux2~67_combout\ : std_logic;
SIGNAL \mem|Mux2~68_combout\ : std_logic;
SIGNAL \mem|Mem[21][15]~q\ : std_logic;
SIGNAL \mem|Mem[37][15]~q\ : std_logic;
SIGNAL \mem|Mem[5][15]~q\ : std_logic;
SIGNAL \mem|Mux2~69_combout\ : std_logic;
SIGNAL \mem|Mem[53][15]~q\ : std_logic;
SIGNAL \mem|Mux2~70_combout\ : std_logic;
SIGNAL \mem|Mux2~71_combout\ : std_logic;
SIGNAL \mem|Mux2~72_combout\ : std_logic;
SIGNAL \mem|Mem[43][15]~q\ : std_logic;
SIGNAL \mem|Mem[27][15]~q\ : std_logic;
SIGNAL \mem|Mem[11][15]~q\ : std_logic;
SIGNAL \mem|Mux2~73_combout\ : std_logic;
SIGNAL \mem|Mem[59][15]~q\ : std_logic;
SIGNAL \mem|Mux2~74_combout\ : std_logic;
SIGNAL \mem|Mem[30][15]~q\ : std_logic;
SIGNAL \mem|Mem[46][15]~q\ : std_logic;
SIGNAL \mem|Mem[14][15]~q\ : std_logic;
SIGNAL \mem|Mux2~75_combout\ : std_logic;
SIGNAL \mem|Mem[62][15]~q\ : std_logic;
SIGNAL \mem|Mux2~76_combout\ : std_logic;
SIGNAL \mem|Mem[42][15]~q\ : std_logic;
SIGNAL \mem|Mem[26][15]~q\ : std_logic;
SIGNAL \mem|Mem[10][15]~q\ : std_logic;
SIGNAL \mem|Mux2~77_combout\ : std_logic;
SIGNAL \mem|Mem[58][15]~q\ : std_logic;
SIGNAL \mem|Mux2~78_combout\ : std_logic;
SIGNAL \mem|Mux2~79_combout\ : std_logic;
SIGNAL \mem|Mem[31][15]~q\ : std_logic;
SIGNAL \mem|Mem[47][15]~q\ : std_logic;
SIGNAL \mem|Mem[15][15]~q\ : std_logic;
SIGNAL \mem|Mux2~80_combout\ : std_logic;
SIGNAL \mem|Mem[63][15]~q\ : std_logic;
SIGNAL \mem|Mux2~81_combout\ : std_logic;
SIGNAL \mem|Mux2~82_combout\ : std_logic;
SIGNAL \mem|Mux2~83_combout\ : std_logic;
SIGNAL \mem|Mux2~84_combout\ : std_logic;
SIGNAL \mem|Mem[116][17]~30_combout\ : std_logic;
SIGNAL \mem|Mem~86_combout\ : std_logic;
SIGNAL \cb|Mux8~6_combout\ : std_logic;
SIGNAL \mem|Mem~129_combout\ : std_logic;
SIGNAL \mem|Mem~130_combout\ : std_logic;
SIGNAL \mem|Mem~131_combout\ : std_logic;
SIGNAL \mem|Mem~132_combout\ : std_logic;
SIGNAL \mem|Mem~133_combout\ : std_logic;
SIGNAL \mem|Mem~134_combout\ : std_logic;
SIGNAL \mem|Mem~135_combout\ : std_logic;
SIGNAL \mem|Mem~136_combout\ : std_logic;
SIGNAL \mem|Mem~137_combout\ : std_logic;
SIGNAL \mem|Mem~138_combout\ : std_logic;
SIGNAL \mem|Mem~139_combout\ : std_logic;
SIGNAL \mar1|ou_MAR~10_combout\ : std_logic;
SIGNAL \mem|Mem[101][17]~q\ : std_logic;
SIGNAL \mem|Mem[97][17]~q\ : std_logic;
SIGNAL \mem|Mux0~0_combout\ : std_logic;
SIGNAL \mem|Mem[114][17]~q\ : std_logic;
SIGNAL \mem|Mem[102][17]~q\ : std_logic;
SIGNAL \mem|Mem[98][17]~q\ : std_logic;
SIGNAL \mem|Mux0~2_combout\ : std_logic;
SIGNAL \mem|Mem[118][17]~q\ : std_logic;
SIGNAL \mem|Mux0~3_combout\ : std_logic;
SIGNAL \mem|Mem[112][17]~q\ : std_logic;
SIGNAL \mem|Mem[100][17]~q\ : std_logic;
SIGNAL \mem|Mem[96][17]~q\ : std_logic;
SIGNAL \mem|Mux0~4_combout\ : std_logic;
SIGNAL \mem|Mem[116][17]~q\ : std_logic;
SIGNAL \mem|Mux0~5_combout\ : std_logic;
SIGNAL \mem|Mux0~6_combout\ : std_logic;
SIGNAL \mem|Mem[75][17]~q\ : std_logic;
SIGNAL \mem|Mem[90][17]~q\ : std_logic;
SIGNAL \mem|Mem[74][17]~q\ : std_logic;
SIGNAL \mem|Mux0~10_combout\ : std_logic;
SIGNAL \mem|Mem[91][17]~q\ : std_logic;
SIGNAL \mem|Mux0~11_combout\ : std_logic;
SIGNAL \mem|Mem[77][17]~q\ : std_logic;
SIGNAL \mem|Mem[92][17]~q\ : std_logic;
SIGNAL \mem|Mem[76][17]~q\ : std_logic;
SIGNAL \mem|Mux0~12_combout\ : std_logic;
SIGNAL \mem|Mem[93][17]~q\ : std_logic;
SIGNAL \mem|Mux0~13_combout\ : std_logic;
SIGNAL \mem|Mem[73][17]~q\ : std_logic;
SIGNAL \mem|Mem[88][17]~q\ : std_logic;
SIGNAL \mem|Mem[72][17]~q\ : std_logic;
SIGNAL \mem|Mux0~14_combout\ : std_logic;
SIGNAL \mem|Mem[89][17]~q\ : std_logic;
SIGNAL \mem|Mux0~15_combout\ : std_logic;
SIGNAL \mem|Mux0~16_combout\ : std_logic;
SIGNAL \mem|Mem[79][17]~q\ : std_logic;
SIGNAL \mem|Mem[94][17]~q\ : std_logic;
SIGNAL \mem|Mem[78][17]~q\ : std_logic;
SIGNAL \mem|Mux0~17_combout\ : std_logic;
SIGNAL \mem|Mem[95][17]~q\ : std_logic;
SIGNAL \mem|Mux0~18_combout\ : std_logic;
SIGNAL \mem|Mux0~19_combout\ : std_logic;
SIGNAL \mem|Mem[84][17]~q\ : std_logic;
SIGNAL \mem|Mem[70][17]~q\ : std_logic;
SIGNAL \mem|Mem[68][17]~q\ : std_logic;
SIGNAL \mem|Mux0~20_combout\ : std_logic;
SIGNAL \mem|Mem[86][17]~q\ : std_logic;
SIGNAL \mem|Mux0~21_combout\ : std_logic;
SIGNAL \mem|Mem[81][17]~q\ : std_logic;
SIGNAL \mem|Mem[67][17]~q\ : std_logic;
SIGNAL \mem|Mem[65][17]~q\ : std_logic;
SIGNAL \mem|Mux0~22_combout\ : std_logic;
SIGNAL \mem|Mem[83][17]~q\ : std_logic;
SIGNAL \mem|Mux0~23_combout\ : std_logic;
SIGNAL \mem|Mem[80][17]~q\ : std_logic;
SIGNAL \mem|Mem[66][17]~q\ : std_logic;
SIGNAL \mem|Mem[64][17]~q\ : std_logic;
SIGNAL \mem|Mux0~24_combout\ : std_logic;
SIGNAL \mem|Mem[82][17]~q\ : std_logic;
SIGNAL \mem|Mux0~25_combout\ : std_logic;
SIGNAL \mem|Mux0~26_combout\ : std_logic;
SIGNAL \mem|Mem[85][17]~q\ : std_logic;
SIGNAL \mem|Mem[71][17]~q\ : std_logic;
SIGNAL \mem|Mem[69][17]~q\ : std_logic;
SIGNAL \mem|Mux0~27_combout\ : std_logic;
SIGNAL \mem|Mem[87][17]~q\ : std_logic;
SIGNAL \mem|Mux0~28_combout\ : std_logic;
SIGNAL \mem|Mux0~29_combout\ : std_logic;
SIGNAL \mem|Mux0~30_combout\ : std_logic;
SIGNAL \mem|Mem[110][17]~q\ : std_logic;
SIGNAL \mem|Mem[124][17]~q\ : std_logic;
SIGNAL \mem|Mem[108][17]~q\ : std_logic;
SIGNAL \mem|Mux0~31_combout\ : std_logic;
SIGNAL \mem|Mem[126][17]~q\ : std_logic;
SIGNAL \mem|Mux0~32_combout\ : std_logic;
SIGNAL \mem|Mem[107][17]~q\ : std_logic;
SIGNAL \mem|Mem[106][17]~q\ : std_logic;
SIGNAL \mem|Mem[120][17]~q\ : std_logic;
SIGNAL \mem|Mem[111][17]~q\ : std_logic;
SIGNAL \mem|Mem[125][17]~q\ : std_logic;
SIGNAL \mem|Mem[39][17]~q\ : std_logic;
SIGNAL \mem|Mem[41][17]~q\ : std_logic;
SIGNAL \mem|Mem[42][17]~q\ : std_logic;
SIGNAL \mem|Mem[40][17]~q\ : std_logic;
SIGNAL \mem|Mux0~44_combout\ : std_logic;
SIGNAL \mem|Mem[43][17]~q\ : std_logic;
SIGNAL \mem|Mux0~45_combout\ : std_logic;
SIGNAL \mem|Mem[33][17]~q\ : std_logic;
SIGNAL \mem|Mem[46][17]~q\ : std_logic;
SIGNAL \mem|Mem[22][17]~q\ : std_logic;
SIGNAL \mem|Mem[26][17]~q\ : std_logic;
SIGNAL \mem|Mem[18][17]~q\ : std_logic;
SIGNAL \mem|Mux0~54_combout\ : std_logic;
SIGNAL \mem|Mem[30][17]~q\ : std_logic;
SIGNAL \mem|Mux0~55_combout\ : std_logic;
SIGNAL \mem|Mem[20][17]~q\ : std_logic;
SIGNAL \mem|Mem[24][17]~q\ : std_logic;
SIGNAL \mem|Mem[16][17]~q\ : std_logic;
SIGNAL \mem|Mux0~56_combout\ : std_logic;
SIGNAL \mem|Mem[28][17]~q\ : std_logic;
SIGNAL \mem|Mux0~57_combout\ : std_logic;
SIGNAL \mem|Mux0~58_combout\ : std_logic;
SIGNAL \mem|Mem[27][17]~q\ : std_logic;
SIGNAL \mem|Mem[5][17]~q\ : std_logic;
SIGNAL \mem|Mem[6][17]~q\ : std_logic;
SIGNAL \mem|Mem[4][17]~q\ : std_logic;
SIGNAL \mem|Mux0~62_combout\ : std_logic;
SIGNAL \mem|Mem[7][17]~q\ : std_logic;
SIGNAL \mem|Mux0~63_combout\ : std_logic;
SIGNAL \mem|Mem[9][17]~q\ : std_logic;
SIGNAL \mem|Mem[10][17]~q\ : std_logic;
SIGNAL \mem|Mem[8][17]~q\ : std_logic;
SIGNAL \mem|Mux0~64_combout\ : std_logic;
SIGNAL \mem|Mem[11][17]~q\ : std_logic;
SIGNAL \mem|Mux0~65_combout\ : std_logic;
SIGNAL \mem|Mem[1][17]~q\ : std_logic;
SIGNAL \mem|Mem[2][17]~q\ : std_logic;
SIGNAL \mem|Mem[0][17]~q\ : std_logic;
SIGNAL \mem|Mux0~66_combout\ : std_logic;
SIGNAL \mem|Mem[3][17]~q\ : std_logic;
SIGNAL \mem|Mux0~67_combout\ : std_logic;
SIGNAL \mem|Mux0~68_combout\ : std_logic;
SIGNAL \mem|Mem[13][17]~q\ : std_logic;
SIGNAL \mem|Mem[14][17]~q\ : std_logic;
SIGNAL \mem|Mem[12][17]~q\ : std_logic;
SIGNAL \mem|Mux0~69_combout\ : std_logic;
SIGNAL \mem|Mem[15][17]~q\ : std_logic;
SIGNAL \mem|Mux0~70_combout\ : std_logic;
SIGNAL \mem|Mux0~71_combout\ : std_logic;
SIGNAL \mem|Mem[58][17]~q\ : std_logic;
SIGNAL \mem|Mem[54][17]~q\ : std_logic;
SIGNAL \mem|Mem[50][17]~q\ : std_logic;
SIGNAL \mem|Mux0~73_combout\ : std_logic;
SIGNAL \mem|Mem[62][17]~q\ : std_logic;
SIGNAL \mem|Mux0~74_combout\ : std_logic;
SIGNAL \mem|Mem[53][17]~q\ : std_logic;
SIGNAL \mem|Mem[57][17]~q\ : std_logic;
SIGNAL \mem|Mem[49][17]~q\ : std_logic;
SIGNAL \mem|Mux0~75_combout\ : std_logic;
SIGNAL \mem|Mem[61][17]~q\ : std_logic;
SIGNAL \mem|Mux0~76_combout\ : std_logic;
SIGNAL \mem|Mem[52][17]~q\ : std_logic;
SIGNAL \mem|Mem[56][17]~q\ : std_logic;
SIGNAL \mem|Mem[48][17]~q\ : std_logic;
SIGNAL \mem|Mux0~77_combout\ : std_logic;
SIGNAL \mem|Mem[60][17]~q\ : std_logic;
SIGNAL \mem|Mux0~78_combout\ : std_logic;
SIGNAL \mem|Mux0~79_combout\ : std_logic;
SIGNAL \mem|Mem[55][17]~q\ : std_logic;
SIGNAL \mem|Mem[59][17]~q\ : std_logic;
SIGNAL \mem|Mem[51][17]~q\ : std_logic;
SIGNAL \mem|Mux0~80_combout\ : std_logic;
SIGNAL \mem|Mem[63][17]~q\ : std_logic;
SIGNAL \mem|Mux0~81_combout\ : std_logic;
SIGNAL \mem|Mux0~82_combout\ : std_logic;
SIGNAL \mem|Mem[105][16]~q\ : std_logic;
SIGNAL \mem|Mem[101][16]~q\ : std_logic;
SIGNAL \mem|Mem[97][16]~q\ : std_logic;
SIGNAL \mem|Mux1~0_combout\ : std_logic;
SIGNAL \mem|Mem[109][16]~q\ : std_logic;
SIGNAL \mem|Mux1~1_combout\ : std_logic;
SIGNAL \mem|Mem[106][16]~q\ : std_logic;
SIGNAL \mem|Mem[102][16]~q\ : std_logic;
SIGNAL \mem|Mem[98][16]~q\ : std_logic;
SIGNAL \mem|Mux1~2_combout\ : std_logic;
SIGNAL \mem|Mem[110][16]~q\ : std_logic;
SIGNAL \mem|Mux1~3_combout\ : std_logic;
SIGNAL \mem|Mem[104][16]~q\ : std_logic;
SIGNAL \mem|Mem[100][16]~q\ : std_logic;
SIGNAL \mem|Mem[96][16]~q\ : std_logic;
SIGNAL \mem|Mux1~4_combout\ : std_logic;
SIGNAL \mem|Mem[108][16]~q\ : std_logic;
SIGNAL \mem|Mux1~5_combout\ : std_logic;
SIGNAL \mem|Mux1~6_combout\ : std_logic;
SIGNAL \mem|Mem[107][16]~q\ : std_logic;
SIGNAL \mem|Mem[103][16]~q\ : std_logic;
SIGNAL \mem|Mem[99][16]~q\ : std_logic;
SIGNAL \mem|Mux1~7_combout\ : std_logic;
SIGNAL \mem|Mem[111][16]~q\ : std_logic;
SIGNAL \mem|Mux1~8_combout\ : std_logic;
SIGNAL \mem|Mux1~9_combout\ : std_logic;
SIGNAL \mem|Mem[86][16]~q\ : std_logic;
SIGNAL \mem|Mem[87][16]~q\ : std_logic;
SIGNAL \mem|Mem[85][16]~q\ : std_logic;
SIGNAL \mem|Mux1~17_combout\ : std_logic;
SIGNAL \mem|Mem[77][16]~q\ : std_logic;
SIGNAL \mem|Mem[67][16]~q\ : std_logic;
SIGNAL \mem|Mem[66][16]~q\ : std_logic;
SIGNAL \mem|Mux1~22_combout\ : std_logic;
SIGNAL \mem|Mem[72][16]~q\ : std_logic;
SIGNAL \mem|Mem[65][16]~q\ : std_logic;
SIGNAL \mem|Mem[64][16]~q\ : std_logic;
SIGNAL \mem|Mux1~24_combout\ : std_logic;
SIGNAL \mem|Mem[73][16]~q\ : std_logic;
SIGNAL \mem|Mux1~25_combout\ : std_logic;
SIGNAL \mem|Mem[115][16]~q\ : std_logic;
SIGNAL \mem|Mem[117][16]~q\ : std_logic;
SIGNAL \mem|Mem[116][16]~q\ : std_logic;
SIGNAL \mem|Mux1~33_combout\ : std_logic;
SIGNAL \mem|Mem[113][16]~q\ : std_logic;
SIGNAL \mem|Mem[119][16]~q\ : std_logic;
SIGNAL \mem|Mem[19][16]~q\ : std_logic;
SIGNAL \mem|Mem[17][16]~q\ : std_logic;
SIGNAL \mem|Mem[55][16]~q\ : std_logic;
SIGNAL \mem|Mem[14][16]~q\ : std_logic;
SIGNAL \mem|Mem[46][16]~q\ : std_logic;
SIGNAL \mem|Mem[11][16]~q\ : std_logic;
SIGNAL \mem|Mem[9][16]~q\ : std_logic;
SIGNAL \mem|Mux1~54_combout\ : std_logic;
SIGNAL \mem|Mem[10][16]~q\ : std_logic;
SIGNAL \mem|Mem[45][16]~q\ : std_logic;
SIGNAL \mem|Mem[33][16]~q\ : std_logic;
SIGNAL \mem|Mem[5][16]~q\ : std_logic;
SIGNAL \mem|Mem[1][16]~q\ : std_logic;
SIGNAL \mem|Mux1~62_combout\ : std_logic;
SIGNAL \mem|Mem[37][16]~q\ : std_logic;
SIGNAL \mem|Mux1~63_combout\ : std_logic;
SIGNAL \mem|Mem[34][16]~q\ : std_logic;
SIGNAL \mem|Mem[6][16]~q\ : std_logic;
SIGNAL \mem|Mem[32][16]~q\ : std_logic;
SIGNAL \mem|Mem[4][16]~q\ : std_logic;
SIGNAL \mem|Mem[35][16]~q\ : std_logic;
SIGNAL \mem|Mem[7][16]~q\ : std_logic;
SIGNAL \mem|Mem[57][16]~q\ : std_logic;
SIGNAL \mem|Mem[29][16]~q\ : std_logic;
SIGNAL \mem|Mem[25][16]~q\ : std_logic;
SIGNAL \mem|Mux1~73_combout\ : std_logic;
SIGNAL \mem|Mem[61][16]~q\ : std_logic;
SIGNAL \mem|Mux1~74_combout\ : std_logic;
SIGNAL \mem|Mem[58][16]~q\ : std_logic;
SIGNAL \mem|Mem[30][16]~q\ : std_logic;
SIGNAL \mem|Mem[26][16]~q\ : std_logic;
SIGNAL \mem|Mux1~75_combout\ : std_logic;
SIGNAL \mem|Mem[62][16]~q\ : std_logic;
SIGNAL \mem|Mux1~76_combout\ : std_logic;
SIGNAL \mem|Mem[56][16]~q\ : std_logic;
SIGNAL \mem|Mem[28][16]~q\ : std_logic;
SIGNAL \mem|Mem[24][16]~q\ : std_logic;
SIGNAL \mem|Mux1~77_combout\ : std_logic;
SIGNAL \mem|Mem[60][16]~q\ : std_logic;
SIGNAL \mem|Mux1~78_combout\ : std_logic;
SIGNAL \mem|Mux1~79_combout\ : std_logic;
SIGNAL \mem|Mem[59][16]~q\ : std_logic;
SIGNAL \mem|Mem[31][16]~q\ : std_logic;
SIGNAL \mem|Mem[27][16]~q\ : std_logic;
SIGNAL \mem|Mux1~80_combout\ : std_logic;
SIGNAL \mem|Mem[63][16]~q\ : std_logic;
SIGNAL \mem|Mux1~81_combout\ : std_logic;
SIGNAL \mem|Mux1~82_combout\ : std_logic;
SIGNAL \mem|Mem~140_combout\ : std_logic;
SIGNAL \cb|Mux10~8_combout\ : std_logic;
SIGNAL \cb|Mux13~5_combout\ : std_logic;
SIGNAL \cb|Mux4~4_combout\ : std_logic;
SIGNAL \mem|Mem[20][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[5][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[20][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[12][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[8][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[7][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[6][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[9][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[11][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[21][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[12][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[21][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[6][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[12][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[1][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[0][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[9][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[11][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[7][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[6][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[20][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[21][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[2][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[6][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[8][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[3][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[21][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[6][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[4][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[9][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[11][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[1][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[7][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[20][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[21][9]~feeder_combout\ : std_logic;
SIGNAL \mux|IR[10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[6][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[9][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[8][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[21][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[3][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[1][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[20][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[9][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[11][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[7][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[6][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[21][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[20][12]~feeder_combout\ : std_logic;
SIGNAL \mux|AC[12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[6][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[2][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[6][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[21][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[3][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[8][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[9][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[9][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[11][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[4][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[1][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[6][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[7][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[21][15]~feeder_combout\ : std_logic;
SIGNAL \mux|AC[17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[7][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[1][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[6][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[9][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[8][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[6][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[5][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[11][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[10][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[7][16]~feeder_combout\ : std_logic;
SIGNAL \mux|AC[16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[20][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[12][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[4][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[83][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[17][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[59][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[87][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[67][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[94][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[90][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[57][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[52][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[47][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[123][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[99][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[102][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[119][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[111][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[117][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[73][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[108][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[92][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[76][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[41][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[40][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[42][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[89][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[34][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[66][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[114][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[104][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[120][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[124][0]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~36feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~0feeder_combout\ : std_logic;
SIGNAL \mem|Mem[16][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[105][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[70][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[118][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[98][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[28][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[109][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[72][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[77][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[121][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[54][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[23][0]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~54feeder_combout\ : std_logic;
SIGNAL \mem|Mem[29][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[22][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[30][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[45][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[19][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[44][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[95][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[35][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[85][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[82][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[32][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[24][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[33][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[37][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[18][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[58][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[55][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[15][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[31][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[14][0]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[18][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[26][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[97][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[113][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[27][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[30][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[44][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[57][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[121][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[118][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[34][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[78][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[87][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[81][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[86][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[105][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[107][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[126][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[125][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[75][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[123][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[116][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[115][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[71][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[50][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[25][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[31][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[56][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[41][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[57][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[33][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[52][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[95][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[80][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[34][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[84][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[94][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[116][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[125][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[106][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[99][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[104][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[118][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[98][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[86][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[82][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[85][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[78][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[88][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[93][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[81][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[83][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[87][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[123][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[108][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[46][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[37][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[61][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[47][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[43][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[121][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[38][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[30][2]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~56feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~3feeder_combout\ : std_logic;
SIGNAL \mem|Mem[22][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[34][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[44][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[14][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[29][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[15][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[59][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[17][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[118][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[16][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[120][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[124][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[104][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[54][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[121][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[23][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[19][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[55][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[45][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[18][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[30][3]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~57feeder_combout\ : std_logic;
SIGNAL \mem|Mem[67][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[105][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[66][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[108][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[117][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[73][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[90][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[85][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[33][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[41][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[72][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[92][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[82][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[123][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[98][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[99][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[109][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[111][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[114][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[70][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[52][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[91][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[95][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[32][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[24][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[35][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[31][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[37][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[47][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[42][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[58][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[40][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[94][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[102][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[119][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[76][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[89][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[87][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[57][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[77][3]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[56][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[50][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[57][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[68][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[89][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[65][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[95][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[41][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[87][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[121][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[113][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[125][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[116][4]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~4feeder_combout\ : std_logic;
SIGNAL \mem|Mem[101][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[76][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[84][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[109][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[81][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[107][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[86][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[123][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[73][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[92][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[126][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[97][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[98][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[105][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[44][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[30][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[51][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[18][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[94][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[62][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[31][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[13][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[27][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[38][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[59][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[14][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[62][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[37][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[52][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[57][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[95][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[106][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[116][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[122][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[92][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[125][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[98][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[99][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[78][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[34][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[41][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[43][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[79][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[81][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[83][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[87][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[88][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[93][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[17][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[28][5]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~59feeder_combout\ : std_logic;
SIGNAL \mem|Mem[121][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[105][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[104][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[118][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[30][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[22][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[108][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[117][6]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~6feeder_combout\ : std_logic;
SIGNAL \mem|Mem[17][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[52][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[44][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[119][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[34][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[94][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[87][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[77][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[90][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[91][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[33][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[35][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[31][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[32][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[47][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[40][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[41][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[58][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[42][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[95][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[57][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[24][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[73][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[66][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[108][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[109][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[92][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[102][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[105][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[99][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[72][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[120][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[121][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[111][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[67][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[82][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[89][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[123][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[118][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[124][6]~feeder_combout\ : std_logic;
SIGNAL \mar1|MAR[6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[85][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[76][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[29][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[19][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[114][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[98][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[104][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[70][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[37][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[54][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[45][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[59][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[55][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[14][6]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~60feeder_combout\ : std_logic;
SIGNAL \mem|Mem[23][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[30][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[18][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[22][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[15][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[16][6]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[65][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[125][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[110][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[89][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[87][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[35][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[34][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[41][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[25][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[47][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[95][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[71][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[57][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[56][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[40][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[28][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[27][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[107][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[102][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[68][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[105][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[73][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[76][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[121][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[115][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[84][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[86][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[116][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[109][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[101][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[70][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[118][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[92][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[78][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[97][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[98][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[38][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[50][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[126][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[113][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[75][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[123][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[81][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[94][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[18][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[51][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[55][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[44][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[13][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[62][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[53][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[60][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[45][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[31][7]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~7feeder_combout\ : std_logic;
SIGNAL \mem|Mem[23][7]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~61feeder_combout\ : std_logic;
SIGNAL \mem|Mem[30][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[26][7]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[121][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[97][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[98][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[106][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[108][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[105][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[123][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[28][8]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~62feeder_combout\ : std_logic;
SIGNAL \mem|Mem[59][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[30][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[37][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[14][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[23][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[22][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[25][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[122][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[80][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[96][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[85][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[93][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[81][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[33][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[88][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[104][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[17][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[99][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[101][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[125][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[116][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[111][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[103][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[118][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[86][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[92][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[78][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[34][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[54][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[62][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[82][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[84][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[95][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[79][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[51][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[27][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[46][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[61][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[38][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[49][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[52][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[57][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[41][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[43][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[47][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[87][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[94][8]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[83][8]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~8feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~9feeder_combout\ : std_logic;
SIGNAL \mem|Mem[34][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[23][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[121][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[59][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[18][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[19][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[30][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[55][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[45][9]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~63feeder_combout\ : std_logic;
SIGNAL \mem|Mem[22][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[14][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[15][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[37][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[29][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[44][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[58][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[42][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[31][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[54][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[108][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[49][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[91][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[17][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[120][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[111][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[99][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[72][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[36][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[35][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[47][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[40][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[24][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[32][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[95][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[57][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[41][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[16][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[98][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[104][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[102][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[119][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[123][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[124][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[67][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[66][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[70][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[76][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[77][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[89][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[87][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[109][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[117][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[94][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[85][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[82][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[118][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[114][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[105][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[73][9]~feeder_combout\ : std_logic;
SIGNAL \mar1|MAR[9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[92][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[90][9]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[101][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[113][10]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~64feeder_combout\ : std_logic;
SIGNAL \mem|Mem[27][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[105][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[123][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[68][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[116][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[92][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[75][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[109][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[41][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[76][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[106][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[126][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[121][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[118][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[73][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[50][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[89][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[78][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[110][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[103][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[97][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[115][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[70][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[98][10]~feeder_combout\ : std_logic;
SIGNAL \mar1|MAR[10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[125][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[45][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[51][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[55][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[60][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[25][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[57][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[44][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[47][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[91][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[95][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[40][10]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~10feeder_combout\ : std_logic;
SIGNAL \mem|Mem[30][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[83][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[81][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[87][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[65][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[71][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[84][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[15][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[31][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[35][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[56][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[34][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[62][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[38][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[26][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[28][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[24][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[13][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[53][10]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[99][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[82][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[108][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[17][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[122][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[28][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[123][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[100][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[111][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[78][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[118][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[96][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[104][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[121][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[86][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[106][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[98][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[103][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[107][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[105][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[37][11]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~65feeder_combout\ : std_logic;
SIGNAL \mem|Mem[59][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[30][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[22][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[25][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[54][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[52][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[23][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[101][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[49][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[92][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[80][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[83][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[93][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[113][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[87][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[125][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[61][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[84][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[94][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[33][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[51][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[45][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[81][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[85][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[95][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[88][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[39][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[57][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[46][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[41][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[14][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[31][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[42][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[62][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[34][11]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[41][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[32][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[88][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[17][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[58][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[47][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[55][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[46][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[45][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[40][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[29][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[35][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[57][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[31][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[34][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[86][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[56][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[117][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[95][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[33][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[85][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[83][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[79][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[109][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[77][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[82][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[114][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[76][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[102][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[72][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[66][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[67][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[111][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[106][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[70][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[94][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[120][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[123][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[107][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[26][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[108][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[124][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[118][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[73][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[89][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[105][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[115][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[119][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[98][12]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~12feeder_combout\ : std_logic;
SIGNAL \mem|Mem[23][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[14][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[54][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[52][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[37][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[28][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[16][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[59][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[27][12]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~66feeder_combout\ : std_logic;
SIGNAL \mem|Mem[19][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[18][12]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[86][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[50][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[125][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[87][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[99][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[111][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[97][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[70][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[102][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[77][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[67][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[25][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[42][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[65][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[113][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[81][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[110][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[78][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[92][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[126][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[94][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[84][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[91][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[60][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[68][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[109][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[41][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[117][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[47][13]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~67feeder_combout\ : std_logic;
SIGNAL \mem|Mem[30][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[22][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[59][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[29][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[54][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[73][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[75][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[121][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[100][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[89][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[119][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[105][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[114][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[122][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[24][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[45][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[37][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[19][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[23][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[18][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[51][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[44][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[38][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[40][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[56][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[43][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[31][13]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[55][13]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~13feeder_combout\ : std_logic;
SIGNAL \mem|Mem[82][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[89][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[55][14]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~68feeder_combout\ : std_logic;
SIGNAL \mem|Mem[108][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[100][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[93][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[81][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[61][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[95][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[97][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[83][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[119][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[86][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[98][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[102][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[103][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[88][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[58][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[115][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[124][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[116][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[104][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[105][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[80][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[109][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[111][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[33][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[28][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[25][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[17][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[39][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[52][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[46][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[41][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[27][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[42][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[47][14]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~15feeder_combout\ : std_logic;
SIGNAL \mem|Mem[33][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[41][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[113][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[108][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[73][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[116][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[84][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[88][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[95][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[82][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[76][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[71][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[109][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[77][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[97][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[114][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[123][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[66][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[107][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[118][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[24][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[119][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[26][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[89][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[72][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[86][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[103][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[94][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[98][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[17][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[29][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[25][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[34][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[44][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[40][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[31][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[46][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[55][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[93][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[125][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[91][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[42][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[60][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[35][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[32][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[99][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[110][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[120][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[106][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[16][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[18][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[59][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[27][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[30][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[45][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[47][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[38][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[19][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[54][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[52][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[37][15]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[73][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[41][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[59][17]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~71feeder_combout\ : std_logic;
SIGNAL \mem|Mem[22][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[54][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[52][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[53][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[27][17]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~17feeder_combout\ : std_logic;
SIGNAL \mem|Mem[70][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[24][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[100][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[26][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[107][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[67][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[66][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[120][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[86][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[102][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[106][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[114][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[57][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[62][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[42][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[56][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[88][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[125][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[71][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[14][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[33][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[126][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[94][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[124][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[92][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[90][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[80][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[112][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[79][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[77][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[101][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[111][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[46][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[13][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[39][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[81][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[85][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[91][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[104][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[101][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[119][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[65][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[111][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[103][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[102][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[67][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[86][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[106][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[115][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[100][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[29][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[113][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[35][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[32][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[72][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[117][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[58][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[109][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[77][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[87][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[46][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[31][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[30][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[14][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[55][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[61][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[56][16]~feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~70feeder_combout\ : std_logic;
SIGNAL \mem|Mem[34][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[37][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[45][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[19][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[17][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[28][16]~feeder_combout\ : std_logic;
SIGNAL \LEDout[0]~output_o\ : std_logic;
SIGNAL \LEDout[1]~output_o\ : std_logic;
SIGNAL \LEDout[2]~output_o\ : std_logic;
SIGNAL \LEDout[3]~output_o\ : std_logic;
SIGNAL \LEDout[4]~output_o\ : std_logic;
SIGNAL \LEDout[5]~output_o\ : std_logic;
SIGNAL \LEDout[6]~output_o\ : std_logic;
SIGNAL \LEDout[7]~output_o\ : std_logic;
SIGNAL \LEDout[8]~output_o\ : std_logic;
SIGNAL \LEDout[9]~output_o\ : std_logic;
SIGNAL \LEDout[10]~output_o\ : std_logic;
SIGNAL \LEDout[11]~output_o\ : std_logic;
SIGNAL \LEDout[12]~output_o\ : std_logic;
SIGNAL \LEDout[13]~output_o\ : std_logic;
SIGNAL \LEDout[14]~output_o\ : std_logic;
SIGNAL \LEDout[15]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \rst~input_o\ : std_logic;
SIGNAL \cb|en_alu~0_combout\ : std_logic;
SIGNAL \cb|en_alu~q\ : std_logic;
SIGNAL \cb|en_alu~clkctrl_outclk\ : std_logic;
SIGNAL \mux|IR~0_combout\ : std_logic;
SIGNAL \cb|Mux10~7_combout\ : std_logic;
SIGNAL \cb|Equal1~3_combout\ : std_logic;
SIGNAL \cb|Mux4~2_combout\ : std_logic;
SIGNAL \cb|Mux2~2_combout\ : std_logic;
SIGNAL \cb|Mux2~4_combout\ : std_logic;
SIGNAL \cb|Mux2~5_combout\ : std_logic;
SIGNAL \cb|Mux2~6_combout\ : std_logic;
SIGNAL \cb|Mux6~3_combout\ : std_logic;
SIGNAL \cb|Mux6~5_combout\ : std_logic;
SIGNAL \cb|Mux6~4_combout\ : std_logic;
SIGNAL \cb|re_ac~q\ : std_logic;
SIGNAL \mux|ouD~17_combout\ : std_logic;
SIGNAL \cb|Selector0~2_combout\ : std_logic;
SIGNAL \cb|wr_ac~0_combout\ : std_logic;
SIGNAL \cb|Selector0~3_combout\ : std_logic;
SIGNAL \cb|wr_ac~q\ : std_logic;
SIGNAL \mux|ouD[1]~1_combout\ : std_logic;
SIGNAL \stack1|Stack~5feeder_combout\ : std_logic;
SIGNAL \cb|wr_stck~0_combout\ : std_logic;
SIGNAL \cb|wr_stck~1_combout\ : std_logic;
SIGNAL \cb|wr_stck~q\ : std_logic;
SIGNAL \stack1|Add1~0_combout\ : std_logic;
SIGNAL \stack1|SP[0]~_wirecell_combout\ : std_logic;
SIGNAL \cb|Mux11~2_combout\ : std_logic;
SIGNAL \cb|Mux12~1_combout\ : std_logic;
SIGNAL \cb|Mux12~0_combout\ : std_logic;
SIGNAL \cb|Mux12~2_combout\ : std_logic;
SIGNAL \cb|re_stck~q\ : std_logic;
SIGNAL \stack1|ou_stckD[3]~0_combout\ : std_logic;
SIGNAL \stack1|Stack~107_combout\ : std_logic;
SIGNAL \stack1|Stack~5_q\ : std_logic;
SIGNAL \stack1|Stack~106_combout\ : std_logic;
SIGNAL \stack1|Stack~23_q\ : std_logic;
SIGNAL \stack1|SP~0_combout\ : std_logic;
SIGNAL \stack1|Add0~0_combout\ : std_logic;
SIGNAL \stack1|Stack~83_combout\ : std_logic;
SIGNAL \mux|IR~5_combout\ : std_logic;
SIGNAL \mux|AC[4]~0_combout\ : std_logic;
SIGNAL \mux|IR[3]~feeder_combout\ : std_logic;
SIGNAL \mux|ouD~4_combout\ : std_logic;
SIGNAL \mux1|Add0~0_combout\ : std_logic;
SIGNAL \mux1|Add0~2_combout\ : std_logic;
SIGNAL \cb|Equal1~1_combout\ : std_logic;
SIGNAL \cb|re_pc~1_combout\ : std_logic;
SIGNAL \cb|Mux14~0_combout\ : std_logic;
SIGNAL \cb|re_pc~0_combout\ : std_logic;
SIGNAL \cb|re_pc~q\ : std_logic;
SIGNAL \cb|Equal1~2_combout\ : std_logic;
SIGNAL \cb|Mux1~0_combout\ : std_logic;
SIGNAL \cb|Mux1~2_combout\ : std_logic;
SIGNAL \cb|wr_pc~q\ : std_logic;
SIGNAL \cb|Selector2~0_combout\ : std_logic;
SIGNAL \cb|Selector2~1_combout\ : std_logic;
SIGNAL \cb|Selector2~2_combout\ : std_logic;
SIGNAL \cb|wr_md~q\ : std_logic;
SIGNAL \cb|wr_md_mem~8_combout\ : std_logic;
SIGNAL \cb|wr_md_mem~12_combout\ : std_logic;
SIGNAL \cb|wr_md_mem~10_combout\ : std_logic;
SIGNAL \cb|wr_md_mem~11_combout\ : std_logic;
SIGNAL \cb|wr_md_mem~9_combout\ : std_logic;
SIGNAL \cb|wr_md_mem~q\ : std_logic;
SIGNAL \mux1|PC[5]~0_combout\ : std_logic;
SIGNAL \mux1|PC[5]~1_combout\ : std_logic;
SIGNAL \mux1|MD~0_combout\ : std_logic;
SIGNAL \mux1|MD[0]~1_combout\ : std_logic;
SIGNAL \mux1|out_data~0_combout\ : std_logic;
SIGNAL \cb|Selector5~0_combout\ : std_logic;
SIGNAL \cb|Selector5~1_combout\ : std_logic;
SIGNAL \cb|re_md~q\ : std_logic;
SIGNAL \mux1|out_data[16]~2_combout\ : std_logic;
SIGNAL \ouD_b[0]~0_combout\ : std_logic;
SIGNAL \alu1|Add0~1\ : std_logic;
SIGNAL \alu1|Add0~4_combout\ : std_logic;
SIGNAL \alu1|Add0~6_combout\ : std_logic;
SIGNAL \stack1|Stack~104_combout\ : std_logic;
SIGNAL \stack1|Stack~37_q\ : std_logic;
SIGNAL \stack1|Stack~55feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~105_combout\ : std_logic;
SIGNAL \stack1|Stack~55_q\ : std_logic;
SIGNAL \stack1|Stack~74_combout\ : std_logic;
SIGNAL \stack1|Stack~1feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~1_q\ : std_logic;
SIGNAL \stack1|Stack~75_combout\ : std_logic;
SIGNAL \mar1|ou_MAR~6_combout\ : std_logic;
SIGNAL \cb|Mux13~3_combout\ : std_logic;
SIGNAL \cb|Mux13~2_combout\ : std_logic;
SIGNAL \cb|Mux13~4_combout\ : std_logic;
SIGNAL \cb|re_ma~q\ : std_logic;
SIGNAL \mar1|MAR[6]~0_combout\ : std_logic;
SIGNAL \stack1|Stack~58feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~58_q\ : std_logic;
SIGNAL \stack1|Stack~22_q\ : std_logic;
SIGNAL \stack1|Stack~80_combout\ : std_logic;
SIGNAL \stack1|Stack~40_q\ : std_logic;
SIGNAL \stack1|Stack~81_combout\ : std_logic;
SIGNAL \mar1|MAR[2]~feeder_combout\ : std_logic;
SIGNAL \cb|wr_ma~1_combout\ : std_logic;
SIGNAL \cb|Mux15~1_combout\ : std_logic;
SIGNAL \cb|Mux15~2_combout\ : std_logic;
SIGNAL \cb|Mux15~0_combout\ : std_logic;
SIGNAL \cb|wr_ma~0_combout\ : std_logic;
SIGNAL \cb|wr_ma~q\ : std_logic;
SIGNAL \mar1|MAR[6]~1_combout\ : std_logic;
SIGNAL \mar1|ou_MAR~5_combout\ : std_logic;
SIGNAL \mem|Decoder0~9_combout\ : std_logic;
SIGNAL \mar1|MAR[0]~feeder_combout\ : std_logic;
SIGNAL \mar1|ou_MAR~4_combout\ : std_logic;
SIGNAL \mux|IR~14_combout\ : std_logic;
SIGNAL \mux|IR[12]~feeder_combout\ : std_logic;
SIGNAL \mux|ouD~13_combout\ : std_logic;
SIGNAL \alu1|Add0~46_combout\ : std_logic;
SIGNAL \cb|Selector6~1_combout\ : std_logic;
SIGNAL \cb|pc_inc~q\ : std_logic;
SIGNAL \stack1|Stack~43_q\ : std_logic;
SIGNAL \stack1|Stack~86_combout\ : std_logic;
SIGNAL \stack1|Stack~25_q\ : std_logic;
SIGNAL \stack1|Stack~87_combout\ : std_logic;
SIGNAL \mux1|out_data~9_combout\ : std_logic;
SIGNAL \ouD_b[7]~7_combout\ : std_logic;
SIGNAL \mux|IR~9_combout\ : std_logic;
SIGNAL \mux|AC[7]~feeder_combout\ : std_logic;
SIGNAL \mux|IR[7]~feeder_combout\ : std_logic;
SIGNAL \mux|ouD~8_combout\ : std_logic;
SIGNAL \mux|IR~8_combout\ : std_logic;
SIGNAL \mux|AC[6]~feeder_combout\ : std_logic;
SIGNAL \mux|ouD~7_combout\ : std_logic;
SIGNAL \alu1|Add0~13\ : std_logic;
SIGNAL \alu1|Add0~17\ : std_logic;
SIGNAL \alu1|Add0~21\ : std_logic;
SIGNAL \alu1|Add0~24_combout\ : std_logic;
SIGNAL \alu1|Add0~26_combout\ : std_logic;
SIGNAL \alu1|Add0~27_combout\ : std_logic;
SIGNAL \mux1|Add0~20_combout\ : std_logic;
SIGNAL \mux1|out_data~8_combout\ : std_logic;
SIGNAL \ouD_b[6]~6_combout\ : std_logic;
SIGNAL \alu1|Add0~25\ : std_logic;
SIGNAL \alu1|Add0~28_combout\ : std_logic;
SIGNAL \alu1|Add0~30_combout\ : std_logic;
SIGNAL \alu1|Add0~31_combout\ : std_logic;
SIGNAL \mux1|Add0~23_combout\ : std_logic;
SIGNAL \mux1|Add0~14_combout\ : std_logic;
SIGNAL \mux1|Add0~11_combout\ : std_logic;
SIGNAL \mux1|Add0~1\ : std_logic;
SIGNAL \mux1|Add0~3_combout\ : std_logic;
SIGNAL \mux1|Add0~5_combout\ : std_logic;
SIGNAL \mux1|Add0~4\ : std_logic;
SIGNAL \mux1|Add0~7\ : std_logic;
SIGNAL \mux1|Add0~10\ : std_logic;
SIGNAL \mux1|Add0~13\ : std_logic;
SIGNAL \mux1|Add0~16\ : std_logic;
SIGNAL \mux1|Add0~19\ : std_logic;
SIGNAL \mux1|Add0~22\ : std_logic;
SIGNAL \mux1|Add0~24_combout\ : std_logic;
SIGNAL \alu1|Add0~29\ : std_logic;
SIGNAL \alu1|Add0~32_combout\ : std_logic;
SIGNAL \alu1|Add0~34_combout\ : std_logic;
SIGNAL \alu1|Add0~35_combout\ : std_logic;
SIGNAL \mux1|Add0~26_combout\ : std_logic;
SIGNAL \mux1|MD~9_combout\ : std_logic;
SIGNAL \mux1|out_data~10_combout\ : std_logic;
SIGNAL \ouD_b[8]~8_combout\ : std_logic;
SIGNAL \alu1|Add0~33\ : std_logic;
SIGNAL \alu1|Add0~36_combout\ : std_logic;
SIGNAL \alu1|Add0~38_combout\ : std_logic;
SIGNAL \alu1|Add0~39_combout\ : std_logic;
SIGNAL \mux|IR~11_combout\ : std_logic;
SIGNAL \mux|IR[9]~feeder_combout\ : std_logic;
SIGNAL \mux|ouD~10_combout\ : std_logic;
SIGNAL \alu1|Add0~37\ : std_logic;
SIGNAL \alu1|Add0~40_combout\ : std_logic;
SIGNAL \alu1|Add0~43_combout\ : std_logic;
SIGNAL \stack1|Stack~46_q\ : std_logic;
SIGNAL \stack1|Stack~92_combout\ : std_logic;
SIGNAL \stack1|Stack~28_q\ : std_logic;
SIGNAL \stack1|Stack~93_combout\ : std_logic;
SIGNAL \ouD_b[10]~10_combout\ : std_logic;
SIGNAL \alu1|Add0~41\ : std_logic;
SIGNAL \alu1|Add0~44_combout\ : std_logic;
SIGNAL \alu1|Add0~47_combout\ : std_logic;
SIGNAL \stack1|Stack~11feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~11_q\ : std_logic;
SIGNAL \stack1|Stack~47_q\ : std_logic;
SIGNAL \stack1|Stack~94_combout\ : std_logic;
SIGNAL \stack1|Stack~95_combout\ : std_logic;
SIGNAL \ouD_b[11]~11_combout\ : std_logic;
SIGNAL \alu1|Add0~45\ : std_logic;
SIGNAL \alu1|Add0~48_combout\ : std_logic;
SIGNAL \mux1|Add0~25\ : std_logic;
SIGNAL \mux1|Add0~28\ : std_logic;
SIGNAL \mux1|Add0~30_combout\ : std_logic;
SIGNAL \mux1|Add0~32_combout\ : std_logic;
SIGNAL \mux1|Add0~31\ : std_logic;
SIGNAL \mux1|Add0~33_combout\ : std_logic;
SIGNAL \mux1|Add0~35_combout\ : std_logic;
SIGNAL \mux1|Add0~34\ : std_logic;
SIGNAL \mux1|Add0~36_combout\ : std_logic;
SIGNAL \mux1|Add0~38_combout\ : std_logic;
SIGNAL \mux1|MD~13_combout\ : std_logic;
SIGNAL \mux1|out_data~14_combout\ : std_logic;
SIGNAL \ouD_b[12]~12_combout\ : std_logic;
SIGNAL \alu1|Add0~50_combout\ : std_logic;
SIGNAL \alu1|Add0~51_combout\ : std_logic;
SIGNAL \mar1|MAR[12]~feeder_combout\ : std_logic;
SIGNAL \mar1|ou_MAR~12_combout\ : std_logic;
SIGNAL \mar1|MAR[11]~feeder_combout\ : std_logic;
SIGNAL \mar1|ou_MAR~11_combout\ : std_logic;
SIGNAL \mar1|ou_MAR~9_combout\ : std_logic;
SIGNAL \mar1|MAR[8]~feeder_combout\ : std_logic;
SIGNAL \mar1|ou_MAR~8_combout\ : std_logic;
SIGNAL \mar1|MAR[7]~feeder_combout\ : std_logic;
SIGNAL \mar1|ou_MAR~7_combout\ : std_logic;
SIGNAL \mem|LessThan0~0_combout\ : std_logic;
SIGNAL \mem|LessThan0~1_combout\ : std_logic;
SIGNAL \mar1|MAR[1]~feeder_combout\ : std_logic;
SIGNAL \mar1|ou_MAR~0_combout\ : std_logic;
SIGNAL \mem|Decoder0~11_combout\ : std_logic;
SIGNAL \cb|Mux8~10_combout\ : std_logic;
SIGNAL \cb|Mux8~8_combout\ : std_logic;
SIGNAL \cb|Mux8~7_combout\ : std_logic;
SIGNAL \cb|Mux8~9_combout\ : std_logic;
SIGNAL \cb|re_mem~q\ : std_logic;
SIGNAL \cb|Equal1~4_combout\ : std_logic;
SIGNAL \cb|Selector1~0_combout\ : std_logic;
SIGNAL \cb|wr_mem~q\ : std_logic;
SIGNAL \mem|always0~0_combout\ : std_logic;
SIGNAL \mem|Mem[124][17]~29_combout\ : std_logic;
SIGNAL \mem|Mem[124][4]~q\ : std_logic;
SIGNAL \mem|Decoder0~12_combout\ : std_logic;
SIGNAL \mem|Mem[120][17]~45_combout\ : std_logic;
SIGNAL \mem|Mem[120][4]~q\ : std_logic;
SIGNAL \mem|Mux13~31_combout\ : std_logic;
SIGNAL \mem|Mux13~32_combout\ : std_logic;
SIGNAL \mem|Mem[115][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Decoder0~8_combout\ : std_logic;
SIGNAL \mem|Decoder0~1_combout\ : std_logic;
SIGNAL \mem|Mem[115][17]~12_combout\ : std_logic;
SIGNAL \mem|Mem[115][4]~q\ : std_logic;
SIGNAL \mem|Decoder0~13_combout\ : std_logic;
SIGNAL \mem|Mem[114][17]~44_combout\ : std_logic;
SIGNAL \mem|Mem[114][4]~q\ : std_logic;
SIGNAL \mem|Mux13~33_combout\ : std_logic;
SIGNAL \mem|Decoder0~14_combout\ : std_logic;
SIGNAL \mem|Mem[119][17]~60_combout\ : std_logic;
SIGNAL \mem|Mem[119][4]~q\ : std_logic;
SIGNAL \mem|Mem[118][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Decoder0~10_combout\ : std_logic;
SIGNAL \mem|Mem[118][17]~28_combout\ : std_logic;
SIGNAL \mem|Mem[118][4]~q\ : std_logic;
SIGNAL \mem|Mux13~34_combout\ : std_logic;
SIGNAL \mem|Mux13~37_combout\ : std_logic;
SIGNAL \mem|Mux13~40_combout\ : std_logic;
SIGNAL \mem|Decoder0~4_combout\ : std_logic;
SIGNAL \mem|Mem[111][17]~61_combout\ : std_logic;
SIGNAL \mem|Mem[111][4]~q\ : std_logic;
SIGNAL \mem|Mem[110][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[110][17]~23_combout\ : std_logic;
SIGNAL \mem|Mem[110][4]~q\ : std_logic;
SIGNAL \mem|Mem[108][17]~20_combout\ : std_logic;
SIGNAL \mem|Mem[108][4]~q\ : std_logic;
SIGNAL \mem|Mux13~17_combout\ : std_logic;
SIGNAL \mem|Mux13~18_combout\ : std_logic;
SIGNAL \mem|Mem[102][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[102][17]~21_combout\ : std_logic;
SIGNAL \mem|Mem[102][4]~q\ : std_logic;
SIGNAL \mem|Mem[100][17]~22_combout\ : std_logic;
SIGNAL \mem|Mem[100][4]~q\ : std_logic;
SIGNAL \mem|Mux13~12_combout\ : std_logic;
SIGNAL \mem|Decoder0~5_combout\ : std_logic;
SIGNAL \mem|Mem[103][17]~62_combout\ : std_logic;
SIGNAL \mem|Mem[103][4]~q\ : std_logic;
SIGNAL \mem|Mux13~13_combout\ : std_logic;
SIGNAL \mem|Mux13~16_combout\ : std_logic;
SIGNAL \mem|Mux13~19_combout\ : std_logic;
SIGNAL \mem|Mem[75][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Decoder0~6_combout\ : std_logic;
SIGNAL \mem|Mem[75][17]~11_combout\ : std_logic;
SIGNAL \mem|Mem[75][4]~q\ : std_logic;
SIGNAL \mem|Mem[79][17]~48_combout\ : std_logic;
SIGNAL \mem|Mem[79][4]~q\ : std_logic;
SIGNAL \mem|Mem[74][17]~43_combout\ : std_logic;
SIGNAL \mem|Mem[74][4]~q\ : std_logic;
SIGNAL \mem|Mem[78][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[78][17]~27_combout\ : std_logic;
SIGNAL \mem|Mem[78][4]~q\ : std_logic;
SIGNAL \mem|Mux13~27_combout\ : std_logic;
SIGNAL \mem|Mux13~28_combout\ : std_logic;
SIGNAL \mem|Mem[71][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Decoder0~7_combout\ : std_logic;
SIGNAL \mem|Mem[71][17]~50_combout\ : std_logic;
SIGNAL \mem|Mem[71][4]~q\ : std_logic;
SIGNAL \mem|Mem[67][17]~9_combout\ : std_logic;
SIGNAL \mem|Mem[67][4]~q\ : std_logic;
SIGNAL \mem|Mem[66][17]~41_combout\ : std_logic;
SIGNAL \mem|Mem[66][4]~q\ : std_logic;
SIGNAL \mem|Mem[70][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[70][17]~25_combout\ : std_logic;
SIGNAL \mem|Mem[70][4]~q\ : std_logic;
SIGNAL \mem|Mux13~20_combout\ : std_logic;
SIGNAL \mem|Mux13~21_combout\ : std_logic;
SIGNAL \mem|Mux13~29_combout\ : std_logic;
SIGNAL \mem|Mux13~30_combout\ : std_logic;
SIGNAL \mem|Mux13~41_combout\ : std_logic;
SIGNAL \mem|Mem[54][17]~67_combout\ : std_logic;
SIGNAL \mem|Mem[54][4]~q\ : std_logic;
SIGNAL \mem|Mem[60][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Decoder0~23_combout\ : std_logic;
SIGNAL \mem|Mem[60][17]~88_combout\ : std_logic;
SIGNAL \mem|Mem[60][4]~q\ : std_logic;
SIGNAL \mem|Decoder0~19_combout\ : std_logic;
SIGNAL \mem|Mem[52][17]~100_combout\ : std_logic;
SIGNAL \mem|Mem[52][4]~q\ : std_logic;
SIGNAL \mem|Mux13~49_combout\ : std_logic;
SIGNAL \mem|Mux13~50_combout\ : std_logic;
SIGNAL \mem|Decoder0~17_combout\ : std_logic;
SIGNAL \mem|Mem[22][17]~65_combout\ : std_logic;
SIGNAL \mem|Mem[22][4]~q\ : std_logic;
SIGNAL \mem|Mem[28][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Decoder0~20_combout\ : std_logic;
SIGNAL \mem|Mem[28][17]~85_combout\ : std_logic;
SIGNAL \mem|Mem[28][4]~q\ : std_logic;
SIGNAL \mux|IR~6_combout\ : std_logic;
SIGNAL \mem|Mem[20][5]~98_combout\ : std_logic;
SIGNAL \mem|Mem[20][4]~q\ : std_logic;
SIGNAL \mem|Mux13~42_combout\ : std_logic;
SIGNAL \mem|Mux13~43_combout\ : std_logic;
SIGNAL \mem|Mux13~51_combout\ : std_logic;
SIGNAL \mem|Decoder0~22_combout\ : std_logic;
SIGNAL \mem|Mem[15][17]~114_combout\ : std_logic;
SIGNAL \mem|Mem[15][4]~q\ : std_logic;
SIGNAL \mem|Mem[23][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[23][17]~77_combout\ : std_logic;
SIGNAL \mem|Mem[23][4]~q\ : std_logic;
SIGNAL \mem|Decoder0~18_combout\ : std_logic;
SIGNAL \mem|Mem[7][16]~78_combout\ : std_logic;
SIGNAL \mem|Mem[7][4]~q\ : std_logic;
SIGNAL \mem|Mux13~73_combout\ : std_logic;
SIGNAL \mem|Mux13~74_combout\ : std_logic;
SIGNAL \mem|Mem[55][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[55][17]~79_combout\ : std_logic;
SIGNAL \mem|Mem[55][4]~q\ : std_logic;
SIGNAL \mem|Mem[63][17]~128_combout\ : std_logic;
SIGNAL \mem|Mem[63][4]~q\ : std_logic;
SIGNAL \mem|Mem[47][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[47][17]~116_combout\ : std_logic;
SIGNAL \mem|Mem[47][4]~q\ : std_logic;
SIGNAL \mem|Mem[39][17]~76_combout\ : std_logic;
SIGNAL \mem|Mem[39][4]~q\ : std_logic;
SIGNAL \mem|Mux13~80_combout\ : std_logic;
SIGNAL \mem|Mux13~81_combout\ : std_logic;
SIGNAL \mem|Mem[53][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Decoder0~15_combout\ : std_logic;
SIGNAL \mem|Mem[53][17]~112_combout\ : std_logic;
SIGNAL \mem|Mem[53][4]~q\ : std_logic;
SIGNAL \mem|Mem[61][17]~96_combout\ : std_logic;
SIGNAL \mem|Mem[61][4]~q\ : std_logic;
SIGNAL \mem|Mem[45][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Decoder0~21_combout\ : std_logic;
SIGNAL \mem|Mem[45][17]~93_combout\ : std_logic;
SIGNAL \mem|Mem[45][4]~q\ : std_logic;
SIGNAL \mem|Mem[37][17]~109_combout\ : std_logic;
SIGNAL \mem|Mem[37][4]~q\ : std_logic;
SIGNAL \mem|Mux13~75_combout\ : std_logic;
SIGNAL \mem|Mux13~76_combout\ : std_logic;
SIGNAL \mem|Mux13~79_combout\ : std_logic;
SIGNAL \mem|Mux13~82_combout\ : std_logic;
SIGNAL \mem|Mem[26][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[26][17]~119_combout\ : std_logic;
SIGNAL \mem|Mem[26][4]~q\ : std_logic;
SIGNAL \mem|Mem[24][17]~89_combout\ : std_logic;
SIGNAL \mem|Mem[24][4]~q\ : std_logic;
SIGNAL \mem|Mem[16][17]~106_combout\ : std_logic;
SIGNAL \mem|Mem[16][4]~q\ : std_logic;
SIGNAL \mem|Mux13~62_combout\ : std_logic;
SIGNAL \mem|Mux13~63_combout\ : std_logic;
SIGNAL \mem|Mem[8][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[8][3]~91_combout\ : std_logic;
SIGNAL \mem|Mem[8][4]~q\ : std_logic;
SIGNAL \mem|Mem[10][11]~123_combout\ : std_logic;
SIGNAL \mem|Mem[10][4]~q\ : std_logic;
SIGNAL \mem|Mem[0][14]~107_combout\ : std_logic;
SIGNAL \mem|Mem[0][4]~q\ : std_logic;
SIGNAL \mem|Mem[2][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[2][11]~74_combout\ : std_logic;
SIGNAL \mem|Mem[2][4]~q\ : std_logic;
SIGNAL \mem|Mux13~66_combout\ : std_logic;
SIGNAL \mem|Mux13~67_combout\ : std_logic;
SIGNAL \mem|Mem[40][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[40][17]~90_combout\ : std_logic;
SIGNAL \mem|Mem[40][4]~q\ : std_logic;
SIGNAL \mem|Mem[42][17]~122_combout\ : std_logic;
SIGNAL \mem|Mem[42][4]~q\ : std_logic;
SIGNAL \mem|Mem[34][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Decoder0~16_combout\ : std_logic;
SIGNAL \mem|Mem[34][17]~73_combout\ : std_logic;
SIGNAL \mem|Mem[34][4]~q\ : std_logic;
SIGNAL \mem|Mem[32][17]~105_combout\ : std_logic;
SIGNAL \mem|Mem[32][4]~q\ : std_logic;
SIGNAL \mem|Mux13~64_combout\ : std_logic;
SIGNAL \mem|Mux13~65_combout\ : std_logic;
SIGNAL \mem|Mux13~68_combout\ : std_logic;
SIGNAL \mem|Mux13~71_combout\ : std_logic;
SIGNAL \mem|Mem[43][17]~113_combout\ : std_logic;
SIGNAL \mem|Mem[43][4]~q\ : std_logic;
SIGNAL \mem|Mem[35][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[35][17]~69_combout\ : std_logic;
SIGNAL \mem|Mem[35][4]~q\ : std_logic;
SIGNAL \mem|Mem[33][17]~101_combout\ : std_logic;
SIGNAL \mem|Mem[33][4]~q\ : std_logic;
SIGNAL \mem|Mux13~54_combout\ : std_logic;
SIGNAL \mem|Mux13~55_combout\ : std_logic;
SIGNAL \mem|Mem[11][13]~115_combout\ : std_logic;
SIGNAL \mem|Mem[11][4]~q\ : std_logic;
SIGNAL \mem|Decoder0~3_combout\ : std_logic;
SIGNAL \mem|Mem[9][5]~82_combout\ : std_logic;
SIGNAL \mem|Mem[9][4]~q\ : std_logic;
SIGNAL \mem|Mem[3][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[3][16]~70_combout\ : std_logic;
SIGNAL \mem|Mem[3][4]~q\ : std_logic;
SIGNAL \mem|Mem[1][11]~103_combout\ : std_logic;
SIGNAL \mem|Mem[1][4]~q\ : std_logic;
SIGNAL \mem|Mux13~56_combout\ : std_logic;
SIGNAL \mem|Mux13~57_combout\ : std_logic;
SIGNAL \mem|Mux13~58_combout\ : std_logic;
SIGNAL \mem|Mem[19][17]~68_combout\ : std_logic;
SIGNAL \mem|Mem[19][4]~q\ : std_logic;
SIGNAL \mem|Mem[25][4]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[25][17]~80_combout\ : std_logic;
SIGNAL \mem|Mem[25][4]~q\ : std_logic;
SIGNAL \mem|Mem[17][17]~102_combout\ : std_logic;
SIGNAL \mem|Mem[17][4]~q\ : std_logic;
SIGNAL \mem|Mux13~52_combout\ : std_logic;
SIGNAL \mem|Mux13~53_combout\ : std_logic;
SIGNAL \mem|Mux13~61_combout\ : std_logic;
SIGNAL \mem|Mux13~72_combout\ : std_logic;
SIGNAL \mem|Mux13~83_combout\ : std_logic;
SIGNAL \mem|Mux13~84_combout\ : std_logic;
SIGNAL \mem|outD[17]~0_combout\ : std_logic;
SIGNAL \mux1|MD~5_combout\ : std_logic;
SIGNAL \mux1|out_data~6_combout\ : std_logic;
SIGNAL \ouD_b[4]~4_combout\ : std_logic;
SIGNAL \alu1|Add0~16_combout\ : std_logic;
SIGNAL \alu1|Add0~18_combout\ : std_logic;
SIGNAL \alu1|Add0~19_combout\ : std_logic;
SIGNAL \mar1|MAR[4]~feeder_combout\ : std_logic;
SIGNAL \mar1|ou_MAR~2_combout\ : std_logic;
SIGNAL \mem|Mem[106][17]~39_combout\ : std_logic;
SIGNAL \mem|Mem[106][1]~q\ : std_logic;
SIGNAL \mem|Mem[104][17]~36_combout\ : std_logic;
SIGNAL \mem|Mem[104][1]~q\ : std_logic;
SIGNAL \mem|Mux16~10_combout\ : std_logic;
SIGNAL \mem|Mux16~11_combout\ : std_logic;
SIGNAL \mem|Mem[98][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[98][17]~37_combout\ : std_logic;
SIGNAL \mem|Mem[98][1]~q\ : std_logic;
SIGNAL \mem|Mem[99][17]~5_combout\ : std_logic;
SIGNAL \mem|Mem[99][1]~q\ : std_logic;
SIGNAL \mem|Mux16~15_combout\ : std_logic;
SIGNAL \mem|Mem[101][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[101][17]~54_combout\ : std_logic;
SIGNAL \mem|Mem[101][1]~q\ : std_logic;
SIGNAL \mem|Mem[103][1]~q\ : std_logic;
SIGNAL \mem|Mem[102][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[102][1]~q\ : std_logic;
SIGNAL \mem|Mem[100][1]~q\ : std_logic;
SIGNAL \mem|Mux16~12_combout\ : std_logic;
SIGNAL \mem|Mux16~13_combout\ : std_logic;
SIGNAL \mem|Mux16~16_combout\ : std_logic;
SIGNAL \mem|Mem[109][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[109][17]~53_combout\ : std_logic;
SIGNAL \mem|Mem[109][1]~q\ : std_logic;
SIGNAL \mem|Mem[111][1]~q\ : std_logic;
SIGNAL \mem|Mem[110][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[110][1]~q\ : std_logic;
SIGNAL \mem|Mem[108][1]~q\ : std_logic;
SIGNAL \mem|Mux16~17_combout\ : std_logic;
SIGNAL \mem|Mux16~18_combout\ : std_logic;
SIGNAL \mem|Mux16~19_combout\ : std_logic;
SIGNAL \mem|Mem[72][17]~40_combout\ : std_logic;
SIGNAL \mem|Mem[72][1]~q\ : std_logic;
SIGNAL \mem|Mem[76][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[76][17]~24_combout\ : std_logic;
SIGNAL \mem|Mem[76][1]~q\ : std_logic;
SIGNAL \mem|Mux16~22_combout\ : std_logic;
SIGNAL \mem|Mem[77][17]~57_combout\ : std_logic;
SIGNAL \mem|Mem[77][1]~q\ : std_logic;
SIGNAL \mem|Mem[73][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[73][17]~8_combout\ : std_logic;
SIGNAL \mem|Mem[73][1]~q\ : std_logic;
SIGNAL \mem|Mux16~23_combout\ : std_logic;
SIGNAL \mem|Mem[68][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[68][17]~26_combout\ : std_logic;
SIGNAL \mem|Mem[68][1]~q\ : std_logic;
SIGNAL \mem|Mem[64][17]~42_combout\ : std_logic;
SIGNAL \mem|Mem[64][1]~q\ : std_logic;
SIGNAL \mem|Mux16~24_combout\ : std_logic;
SIGNAL \mem|Mem[69][17]~58_combout\ : std_logic;
SIGNAL \mem|Mem[69][1]~q\ : std_logic;
SIGNAL \mem|Mux16~25_combout\ : std_logic;
SIGNAL \mem|Mux16~26_combout\ : std_logic;
SIGNAL \mem|Mem[67][1]~q\ : std_logic;
SIGNAL \mem|Mem[66][1]~q\ : std_logic;
SIGNAL \mem|Mem[70][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[70][1]~q\ : std_logic;
SIGNAL \mem|Mux16~20_combout\ : std_logic;
SIGNAL \mem|Mux16~21_combout\ : std_logic;
SIGNAL \mem|Mux16~29_combout\ : std_logic;
SIGNAL \mem|Mux16~30_combout\ : std_logic;
SIGNAL \mem|Mem[95][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Decoder0~2_combout\ : std_logic;
SIGNAL \mem|Mem[95][17]~51_combout\ : std_logic;
SIGNAL \mem|Mem[95][1]~q\ : std_logic;
SIGNAL \mem|Mem[91][17]~3_combout\ : std_logic;
SIGNAL \mem|Mem[91][1]~q\ : std_logic;
SIGNAL \mem|Mem[90][17]~35_combout\ : std_logic;
SIGNAL \mem|Mem[90][1]~q\ : std_logic;
SIGNAL \mem|Mem[94][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[94][17]~19_combout\ : std_logic;
SIGNAL \mem|Mem[94][1]~q\ : std_logic;
SIGNAL \mem|Mux16~7_combout\ : std_logic;
SIGNAL \mem|Mux16~8_combout\ : std_logic;
SIGNAL \mem|Mem[84][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[84][17]~18_combout\ : std_logic;
SIGNAL \mem|Mem[84][1]~q\ : std_logic;
SIGNAL \mem|Decoder0~0_combout\ : std_logic;
SIGNAL \mem|Mem[85][17]~56_combout\ : std_logic;
SIGNAL \mem|Mem[85][1]~q\ : std_logic;
SIGNAL \mem|Mux16~5_combout\ : std_logic;
SIGNAL \mem|Mem[92][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[92][17]~17_combout\ : std_logic;
SIGNAL \mem|Mem[92][1]~q\ : std_logic;
SIGNAL \mem|Mem[93][17]~59_combout\ : std_logic;
SIGNAL \mem|Mem[93][1]~q\ : std_logic;
SIGNAL \mem|Mem[89][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[89][17]~1_combout\ : std_logic;
SIGNAL \mem|Mem[89][1]~q\ : std_logic;
SIGNAL \mem|Mem[88][17]~32_combout\ : std_logic;
SIGNAL \mem|Mem[88][1]~q\ : std_logic;
SIGNAL \mem|Mux16~2_combout\ : std_logic;
SIGNAL \mem|Mux16~3_combout\ : std_logic;
SIGNAL \mem|Mux16~6_combout\ : std_logic;
SIGNAL \mem|Mux16~9_combout\ : std_logic;
SIGNAL \mem|Mux16~41_combout\ : std_logic;
SIGNAL \mem|Mem[15][1]~q\ : std_logic;
SIGNAL \mem|Mem[23][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[23][1]~q\ : std_logic;
SIGNAL \mux|IR~3_combout\ : std_logic;
SIGNAL \mem|Mem[7][1]~q\ : std_logic;
SIGNAL \mem|Mux16~73_combout\ : std_logic;
SIGNAL \mem|Mux16~74_combout\ : std_logic;
SIGNAL \mem|Mem[21][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[21][3]~110_combout\ : std_logic;
SIGNAL \mem|Mem[21][1]~q\ : std_logic;
SIGNAL \mem|Mem[29][17]~94_combout\ : std_logic;
SIGNAL \mem|Mem[29][1]~q\ : std_logic;
SIGNAL \mem|Mem[13][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[13][17]~95_combout\ : std_logic;
SIGNAL \mem|Mem[13][1]~q\ : std_logic;
SIGNAL \mem|Mem[5][1]~111_combout\ : std_logic;
SIGNAL \mem|Mem[5][1]~q\ : std_logic;
SIGNAL \mem|Mux16~77_combout\ : std_logic;
SIGNAL \mem|Mux16~78_combout\ : std_logic;
SIGNAL \mem|Mem[53][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[53][1]~q\ : std_logic;
SIGNAL \mem|Mem[61][1]~q\ : std_logic;
SIGNAL \mem|Mem[45][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[45][1]~q\ : std_logic;
SIGNAL \mem|Mem[37][1]~q\ : std_logic;
SIGNAL \mem|Mux16~75_combout\ : std_logic;
SIGNAL \mem|Mux16~76_combout\ : std_logic;
SIGNAL \mem|Mux16~79_combout\ : std_logic;
SIGNAL \mem|Mem[55][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[55][1]~q\ : std_logic;
SIGNAL \mem|Mem[63][1]~q\ : std_logic;
SIGNAL \mem|Mem[47][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[47][1]~q\ : std_logic;
SIGNAL \mem|Mem[39][1]~q\ : std_logic;
SIGNAL \mem|Mux16~80_combout\ : std_logic;
SIGNAL \mem|Mux16~81_combout\ : std_logic;
SIGNAL \mem|Mux16~82_combout\ : std_logic;
SIGNAL \mem|Mem[62][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[62][17]~120_combout\ : std_logic;
SIGNAL \mem|Mem[62][1]~q\ : std_logic;
SIGNAL \mem|Mem[54][1]~q\ : std_logic;
SIGNAL \mem|Mem[60][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[60][1]~q\ : std_logic;
SIGNAL \mem|Mem[52][1]~q\ : std_logic;
SIGNAL \mem|Mux16~49_combout\ : std_logic;
SIGNAL \mem|Mux16~50_combout\ : std_logic;
SIGNAL \mem|Mem[46][17]~124_combout\ : std_logic;
SIGNAL \mem|Mem[46][1]~q\ : std_logic;
SIGNAL \mem|Mem[38][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[38][17]~64_combout\ : std_logic;
SIGNAL \mem|Mem[38][1]~q\ : std_logic;
SIGNAL \mem|Mem[36][17]~97_combout\ : std_logic;
SIGNAL \mem|Mem[36][1]~q\ : std_logic;
SIGNAL \mem|Mux16~44_combout\ : std_logic;
SIGNAL \mem|Mux16~45_combout\ : std_logic;
SIGNAL \mem|Mem[14][17]~121_combout\ : std_logic;
SIGNAL \mem|Mem[14][1]~q\ : std_logic;
SIGNAL \mem|Mem[6][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[6][1]~66_combout\ : std_logic;
SIGNAL \mem|Mem[6][1]~q\ : std_logic;
SIGNAL \mem|Mem[4][11]~99_combout\ : std_logic;
SIGNAL \mem|Mem[4][1]~q\ : std_logic;
SIGNAL \mem|Mux16~46_combout\ : std_logic;
SIGNAL \mem|Mux16~47_combout\ : std_logic;
SIGNAL \mem|Mux16~48_combout\ : std_logic;
SIGNAL \mem|Mux16~51_combout\ : std_logic;
SIGNAL \mem|Mem[41][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[41][17]~81_combout\ : std_logic;
SIGNAL \mem|Mem[41][1]~q\ : std_logic;
SIGNAL \mem|Mem[43][1]~q\ : std_logic;
SIGNAL \mem|Mem[35][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[35][1]~q\ : std_logic;
SIGNAL \mem|Mem[33][1]~q\ : std_logic;
SIGNAL \mem|Mux16~54_combout\ : std_logic;
SIGNAL \mem|Mux16~55_combout\ : std_logic;
SIGNAL \mem|Mem[9][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[9][1]~q\ : std_logic;
SIGNAL \mem|Mem[11][1]~q\ : std_logic;
SIGNAL \mem|Mem[3][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[3][1]~q\ : std_logic;
SIGNAL \mem|Mem[1][1]~q\ : std_logic;
SIGNAL \mem|Mux16~56_combout\ : std_logic;
SIGNAL \mem|Mux16~57_combout\ : std_logic;
SIGNAL \mem|Mux16~58_combout\ : std_logic;
SIGNAL \mem|Mem[51][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[51][17]~71_combout\ : std_logic;
SIGNAL \mem|Mem[51][1]~q\ : std_logic;
SIGNAL \mem|Mem[59][17]~125_combout\ : std_logic;
SIGNAL \mem|Mem[59][1]~q\ : std_logic;
SIGNAL \mem|Mem[49][17]~104_combout\ : std_logic;
SIGNAL \mem|Mem[49][1]~q\ : std_logic;
SIGNAL \mem|Mux16~59_combout\ : std_logic;
SIGNAL \mem|Mux16~60_combout\ : std_logic;
SIGNAL \mem|Mem[19][1]~q\ : std_logic;
SIGNAL \mem|Mem[17][1]~q\ : std_logic;
SIGNAL \mem|Mux16~52_combout\ : std_logic;
SIGNAL \mem|Mux16~53_combout\ : std_logic;
SIGNAL \mem|Mux16~61_combout\ : std_logic;
SIGNAL \mem|Mem[10][1]~q\ : std_logic;
SIGNAL \mem|Mem[2][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[2][1]~q\ : std_logic;
SIGNAL \mem|Mem[0][1]~q\ : std_logic;
SIGNAL \mem|Mux16~66_combout\ : std_logic;
SIGNAL \mem|Mux16~67_combout\ : std_logic;
SIGNAL \mem|Mem[40][1]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[40][1]~q\ : std_logic;
SIGNAL \mem|Mem[42][1]~q\ : std_logic;
SIGNAL \mem|Mem[32][1]~q\ : std_logic;
SIGNAL \mem|Mux16~64_combout\ : std_logic;
SIGNAL \mem|Mux16~65_combout\ : std_logic;
SIGNAL \mem|Mux16~68_combout\ : std_logic;
SIGNAL \mem|Mem[24][1]~q\ : std_logic;
SIGNAL \mem|Mem[16][1]~q\ : std_logic;
SIGNAL \mem|Mux16~62_combout\ : std_logic;
SIGNAL \mem|Mux16~63_combout\ : std_logic;
SIGNAL \mem|Mux16~71_combout\ : std_logic;
SIGNAL \mem|Mux16~72_combout\ : std_logic;
SIGNAL \mem|Mux16~83_combout\ : std_logic;
SIGNAL \mem|Mux16~84_combout\ : std_logic;
SIGNAL \mux1|MD~2_combout\ : std_logic;
SIGNAL \mux1|out_data~3_combout\ : std_logic;
SIGNAL \ouD_b[1]~1_combout\ : std_logic;
SIGNAL \alu1|Add0~7_combout\ : std_logic;
SIGNAL \mux|AC~1_combout\ : std_logic;
SIGNAL \mux|IR[1]~feeder_combout\ : std_logic;
SIGNAL \mux|ouD~2_combout\ : std_logic;
SIGNAL \alu1|Add0~5\ : std_logic;
SIGNAL \alu1|Add0~8_combout\ : std_logic;
SIGNAL \alu1|Add0~10_combout\ : std_logic;
SIGNAL \alu1|Add0~11_combout\ : std_logic;
SIGNAL \stack1|Stack~38_q\ : std_logic;
SIGNAL \stack1|Stack~2feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~2_q\ : std_logic;
SIGNAL \stack1|Stack~77_combout\ : std_logic;
SIGNAL \mem|Mem[62][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[62][2]~q\ : std_logic;
SIGNAL \mem|Mem[63][2]~q\ : std_logic;
SIGNAL \mem|Mem[59][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[59][2]~q\ : std_logic;
SIGNAL \mem|Mem[58][17]~118_combout\ : std_logic;
SIGNAL \mem|Mem[58][2]~q\ : std_logic;
SIGNAL \mem|Mux15~80_combout\ : std_logic;
SIGNAL \mem|Mux15~81_combout\ : std_logic;
SIGNAL \mem|Mem[54][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[54][2]~q\ : std_logic;
SIGNAL \mem|Mem[55][2]~q\ : std_logic;
SIGNAL \mem|Mem[50][17]~75_combout\ : std_logic;
SIGNAL \mem|Mem[50][2]~q\ : std_logic;
SIGNAL \mem|Mem[51][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[51][2]~q\ : std_logic;
SIGNAL \mem|Mux15~75_combout\ : std_logic;
SIGNAL \mem|Mux15~76_combout\ : std_logic;
SIGNAL \mem|Mem[53][2]~q\ : std_logic;
SIGNAL \mem|Mem[49][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[49][2]~q\ : std_logic;
SIGNAL \mem|Mem[48][17]~108_combout\ : std_logic;
SIGNAL \mem|Mem[48][2]~q\ : std_logic;
SIGNAL \mem|Mux15~77_combout\ : std_logic;
SIGNAL \mem|Mux15~78_combout\ : std_logic;
SIGNAL \mem|Mux15~79_combout\ : std_logic;
SIGNAL \mem|Mux15~82_combout\ : std_logic;
SIGNAL \mem|Mem[15][2]~q\ : std_logic;
SIGNAL \mem|Mem[14][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[14][2]~q\ : std_logic;
SIGNAL \mux|IR~4_combout\ : std_logic;
SIGNAL \mem|Mem[10][2]~q\ : std_logic;
SIGNAL \mem|Mux15~69_combout\ : std_logic;
SIGNAL \mem|Mux15~70_combout\ : std_logic;
SIGNAL \mem|Mem[3][2]~q\ : std_logic;
SIGNAL \mem|Mem[2][2]~q\ : std_logic;
SIGNAL \mem|Mux15~62_combout\ : std_logic;
SIGNAL \mem|Mux15~63_combout\ : std_logic;
SIGNAL \mem|Mem[0][2]~q\ : std_logic;
SIGNAL \mem|Mem[4][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[4][2]~q\ : std_logic;
SIGNAL \mem|Mux15~66_combout\ : std_logic;
SIGNAL \mem|Mem[5][2]~q\ : std_logic;
SIGNAL \mux|AC~2_combout\ : std_logic;
SIGNAL \mem|Mem[1][2]~q\ : std_logic;
SIGNAL \mem|Mux15~67_combout\ : std_logic;
SIGNAL \mem|Mem[13][2]~q\ : std_logic;
SIGNAL \mem|Mem[8][2]~q\ : std_logic;
SIGNAL \mem|Mem[12][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[12][3]~87_combout\ : std_logic;
SIGNAL \mem|Mem[12][2]~q\ : std_logic;
SIGNAL \mem|Mux15~64_combout\ : std_logic;
SIGNAL \mem|Mux15~65_combout\ : std_logic;
SIGNAL \mem|Mux15~68_combout\ : std_logic;
SIGNAL \mem|Mux15~71_combout\ : std_logic;
SIGNAL \mem|Mem[27][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[27][17]~127_combout\ : std_logic;
SIGNAL \mem|Mem[27][2]~q\ : std_logic;
SIGNAL \mem|Mem[31][17]~126_combout\ : std_logic;
SIGNAL \mem|Mem[31][2]~q\ : std_logic;
SIGNAL \mem|Mem[26][2]~q\ : std_logic;
SIGNAL \mem|Mux15~59_combout\ : std_logic;
SIGNAL \mem|Mux15~60_combout\ : std_logic;
SIGNAL \mem|Mem[22][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[22][2]~q\ : std_logic;
SIGNAL \mem|Mem[18][17]~72_combout\ : std_logic;
SIGNAL \mem|Mem[18][2]~q\ : std_logic;
SIGNAL \mem|Mux15~52_combout\ : std_logic;
SIGNAL \mem|Mem[19][2]~q\ : std_logic;
SIGNAL \mem|Mem[23][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[23][2]~q\ : std_logic;
SIGNAL \mem|Mux15~53_combout\ : std_logic;
SIGNAL \mem|Mem[28][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[28][2]~q\ : std_logic;
SIGNAL \mem|Mem[29][2]~q\ : std_logic;
SIGNAL \mem|Mem[25][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[25][2]~q\ : std_logic;
SIGNAL \mem|Mem[24][2]~q\ : std_logic;
SIGNAL \mem|Mux15~54_combout\ : std_logic;
SIGNAL \mem|Mux15~55_combout\ : std_logic;
SIGNAL \mem|Mem[21][2]~q\ : std_logic;
SIGNAL \mem|Mem[16][2]~q\ : std_logic;
SIGNAL \mem|Mem[17][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[17][2]~q\ : std_logic;
SIGNAL \mem|Mux15~56_combout\ : std_logic;
SIGNAL \mem|Mux15~57_combout\ : std_logic;
SIGNAL \mem|Mux15~58_combout\ : std_logic;
SIGNAL \mem|Mux15~61_combout\ : std_logic;
SIGNAL \mem|Mux15~72_combout\ : std_logic;
SIGNAL \mem|Mux15~83_combout\ : std_logic;
SIGNAL \mem|Mem[115][2]~q\ : std_logic;
SIGNAL \mem|Mem[67][2]~q\ : std_logic;
SIGNAL \mem|Mux15~12_combout\ : std_logic;
SIGNAL \mem|Mux15~13_combout\ : std_logic;
SIGNAL \mem|Mux15~16_combout\ : std_logic;
SIGNAL \mem|Mem[103][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[103][2]~q\ : std_logic;
SIGNAL \mem|Mem[119][2]~q\ : std_logic;
SIGNAL \mem|Mem[71][2]~q\ : std_logic;
SIGNAL \mem|Mux15~17_combout\ : std_logic;
SIGNAL \mem|Mux15~18_combout\ : std_logic;
SIGNAL \mem|Mux15~19_combout\ : std_logic;
SIGNAL \mem|Mem[97][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[97][17]~6_combout\ : std_logic;
SIGNAL \mem|Mem[97][2]~q\ : std_logic;
SIGNAL \mem|Mem[113][17]~14_combout\ : std_logic;
SIGNAL \mem|Mem[113][2]~q\ : std_logic;
SIGNAL \mem|Mem[65][17]~10_combout\ : std_logic;
SIGNAL \mem|Mem[65][2]~q\ : std_logic;
SIGNAL \mem|Mux15~22_combout\ : std_logic;
SIGNAL \mem|Mux15~23_combout\ : std_logic;
SIGNAL \mem|Mem[112][17]~46_combout\ : std_logic;
SIGNAL \mem|Mem[112][2]~q\ : std_logic;
SIGNAL \mem|Mem[96][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[96][17]~38_combout\ : std_logic;
SIGNAL \mem|Mem[96][2]~q\ : std_logic;
SIGNAL \mem|Mux15~25_combout\ : std_logic;
SIGNAL \mem|Mux15~26_combout\ : std_logic;
SIGNAL \mem|Mem[69][2]~q\ : std_logic;
SIGNAL \mem|Mux15~27_combout\ : std_logic;
SIGNAL \mem|Mem[117][17]~52_combout\ : std_logic;
SIGNAL \mem|Mem[117][2]~q\ : std_logic;
SIGNAL \mem|Mem[101][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[101][2]~q\ : std_logic;
SIGNAL \mem|Mux15~28_combout\ : std_logic;
SIGNAL \mem|Mux15~29_combout\ : std_logic;
SIGNAL \mem|Mux15~30_combout\ : std_logic;
SIGNAL \mem|Mem[124][2]~q\ : std_logic;
SIGNAL \mem|Mem[92][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[92][2]~q\ : std_logic;
SIGNAL \mem|Mem[76][2]~q\ : std_logic;
SIGNAL \mem|Mux15~2_combout\ : std_logic;
SIGNAL \mem|Mux15~3_combout\ : std_logic;
SIGNAL \mem|Mem[120][2]~q\ : std_logic;
SIGNAL \mem|Mem[72][2]~q\ : std_logic;
SIGNAL \mem|Mux15~4_combout\ : std_logic;
SIGNAL \mem|Mux15~5_combout\ : std_logic;
SIGNAL \mem|Mux15~6_combout\ : std_logic;
SIGNAL \mem|Mem[89][2]~q\ : std_logic;
SIGNAL \mem|Mem[73][2]~q\ : std_logic;
SIGNAL \mem|Mem[105][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[105][17]~4_combout\ : std_logic;
SIGNAL \mem|Mem[105][2]~q\ : std_logic;
SIGNAL \mem|Mux15~0_combout\ : std_logic;
SIGNAL \mem|Mux15~1_combout\ : std_logic;
SIGNAL \mem|Mux15~9_combout\ : std_logic;
SIGNAL \mem|Mem[111][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[111][2]~q\ : std_logic;
SIGNAL \mem|Mem[107][17]~7_combout\ : std_logic;
SIGNAL \mem|Mem[107][2]~q\ : std_logic;
SIGNAL \mem|Mem[79][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[79][2]~q\ : std_logic;
SIGNAL \mem|Mem[75][2]~q\ : std_logic;
SIGNAL \mem|Mux15~31_combout\ : std_logic;
SIGNAL \mem|Mux15~32_combout\ : std_logic;
SIGNAL \mem|Mem[126][17]~31_combout\ : std_logic;
SIGNAL \mem|Mem[126][2]~q\ : std_logic;
SIGNAL \mem|Mem[90][2]~q\ : std_logic;
SIGNAL \mem|Mem[122][2]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[122][17]~47_combout\ : std_logic;
SIGNAL \mem|Mem[122][2]~q\ : std_logic;
SIGNAL \mem|Mux15~33_combout\ : std_logic;
SIGNAL \mem|Mux15~34_combout\ : std_logic;
SIGNAL \mem|Mux15~37_combout\ : std_logic;
SIGNAL \mem|Mux15~40_combout\ : std_logic;
SIGNAL \mem|Mux15~41_combout\ : std_logic;
SIGNAL \mem|Mux15~84_combout\ : std_logic;
SIGNAL \mux1|MD~3_combout\ : std_logic;
SIGNAL \mux1|Add0~6_combout\ : std_logic;
SIGNAL \mux1|Add0~8_combout\ : std_logic;
SIGNAL \mux1|out_data~4_combout\ : std_logic;
SIGNAL \ouD_b[2]~2_combout\ : std_logic;
SIGNAL \alu1|Add0~9\ : std_logic;
SIGNAL \alu1|Add0~12_combout\ : std_logic;
SIGNAL \alu1|Add0~14_combout\ : std_logic;
SIGNAL \alu1|Add0~15_combout\ : std_logic;
SIGNAL \mar1|MAR[3]~feeder_combout\ : std_logic;
SIGNAL \mar1|ou_MAR~1_combout\ : std_logic;
SIGNAL \mem|Mem[123][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[123][17]~15_combout\ : std_logic;
SIGNAL \mem|Mem[123][5]~q\ : std_logic;
SIGNAL \mem|Mem[127][17]~63_combout\ : std_logic;
SIGNAL \mem|Mem[127][5]~q\ : std_logic;
SIGNAL \mem|Mem[91][5]~q\ : std_logic;
SIGNAL \mem|Mux12~38_combout\ : std_logic;
SIGNAL \mem|Mux12~39_combout\ : std_logic;
SIGNAL \mem|Mem[75][5]~q\ : std_logic;
SIGNAL \mem|Mux12~31_combout\ : std_logic;
SIGNAL \mem|Mem[107][5]~q\ : std_logic;
SIGNAL \mem|Mem[111][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[111][5]~q\ : std_logic;
SIGNAL \mem|Mux12~32_combout\ : std_logic;
SIGNAL \mem|Mem[94][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[94][5]~q\ : std_logic;
SIGNAL \mem|Mem[126][5]~q\ : std_logic;
SIGNAL \mem|Mem[90][5]~q\ : std_logic;
SIGNAL \mem|Mux12~33_combout\ : std_logic;
SIGNAL \mem|Mux12~34_combout\ : std_logic;
SIGNAL \mem|Mux12~37_combout\ : std_logic;
SIGNAL \mem|Mux12~40_combout\ : std_logic;
SIGNAL \mem|Mem[68][5]~q\ : std_logic;
SIGNAL \mem|Mem[84][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[84][5]~q\ : std_logic;
SIGNAL \mem|Mux12~20_combout\ : std_logic;
SIGNAL \mem|Mem[100][5]~q\ : std_logic;
SIGNAL \mem|Mux12~21_combout\ : std_logic;
SIGNAL \mem|Mem[96][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[96][5]~q\ : std_logic;
SIGNAL \mem|Mem[112][5]~q\ : std_logic;
SIGNAL \mem|Mem[64][5]~q\ : std_logic;
SIGNAL \mem|Mem[80][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[80][17]~34_combout\ : std_logic;
SIGNAL \mem|Mem[80][5]~q\ : std_logic;
SIGNAL \mem|Mux12~24_combout\ : std_logic;
SIGNAL \mem|Mux12~25_combout\ : std_logic;
SIGNAL \mem|Mem[97][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[97][5]~q\ : std_logic;
SIGNAL \mem|Mem[113][5]~q\ : std_logic;
SIGNAL \mem|Mux12~23_combout\ : std_logic;
SIGNAL \mem|Mux12~26_combout\ : std_logic;
SIGNAL \mem|Mem[101][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[101][5]~q\ : std_logic;
SIGNAL \mem|Mem[117][5]~q\ : std_logic;
SIGNAL \mem|Mem[69][5]~q\ : std_logic;
SIGNAL \mem|Mem[85][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[85][5]~q\ : std_logic;
SIGNAL \mem|Mux12~27_combout\ : std_logic;
SIGNAL \mem|Mux12~28_combout\ : std_logic;
SIGNAL \mem|Mux12~29_combout\ : std_logic;
SIGNAL \mem|Mem[66][5]~q\ : std_logic;
SIGNAL \mem|Mux12~14_combout\ : std_logic;
SIGNAL \mem|Mem[114][5]~q\ : std_logic;
SIGNAL \mem|Mem[82][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[82][17]~33_combout\ : std_logic;
SIGNAL \mem|Mem[82][5]~q\ : std_logic;
SIGNAL \mem|Mux12~15_combout\ : std_logic;
SIGNAL \mem|Mem[115][5]~q\ : std_logic;
SIGNAL \mem|Mem[67][5]~q\ : std_logic;
SIGNAL \mem|Mux12~12_combout\ : std_logic;
SIGNAL \mem|Mux12~13_combout\ : std_logic;
SIGNAL \mem|Mux12~16_combout\ : std_logic;
SIGNAL \mem|Mem[70][5]~q\ : std_logic;
SIGNAL \mem|Mem[86][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[86][17]~16_combout\ : std_logic;
SIGNAL \mem|Mem[86][5]~q\ : std_logic;
SIGNAL \mem|Mux12~10_combout\ : std_logic;
SIGNAL \mem|Mem[102][5]~q\ : std_logic;
SIGNAL \mem|Mux12~11_combout\ : std_logic;
SIGNAL \mem|Mem[103][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[103][5]~q\ : std_logic;
SIGNAL \mem|Mem[119][5]~q\ : std_logic;
SIGNAL \mem|Mux12~18_combout\ : std_logic;
SIGNAL \mem|Mux12~19_combout\ : std_logic;
SIGNAL \mem|Mux12~30_combout\ : std_logic;
SIGNAL \mem|Mux12~41_combout\ : std_logic;
SIGNAL \mem|Mem[53][5]~q\ : std_logic;
SIGNAL \mem|Mem[49][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[49][5]~q\ : std_logic;
SIGNAL \mem|Mem[48][5]~q\ : std_logic;
SIGNAL \mem|Mux12~77_combout\ : std_logic;
SIGNAL \mem|Mux12~78_combout\ : std_logic;
SIGNAL \mem|Mem[54][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[54][5]~q\ : std_logic;
SIGNAL \mem|Mem[55][5]~q\ : std_logic;
SIGNAL \mem|Mem[50][5]~q\ : std_logic;
SIGNAL \mem|Mem[51][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[51][5]~q\ : std_logic;
SIGNAL \mem|Mux12~75_combout\ : std_logic;
SIGNAL \mem|Mux12~76_combout\ : std_logic;
SIGNAL \mem|Mux12~79_combout\ : std_logic;
SIGNAL \mem|Mem[61][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[61][5]~q\ : std_logic;
SIGNAL \mem|Mem[60][5]~q\ : std_logic;
SIGNAL \mem|Mem[56][17]~92_combout\ : std_logic;
SIGNAL \mem|Mem[56][5]~q\ : std_logic;
SIGNAL \mem|Mux12~73_combout\ : std_logic;
SIGNAL \mem|Mux12~74_combout\ : std_logic;
SIGNAL \mem|Mux12~82_combout\ : std_logic;
SIGNAL \mem|Mem[47][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[47][5]~q\ : std_logic;
SIGNAL \mem|Mem[45][5]~q\ : std_logic;
SIGNAL \mem|Mem[44][17]~84_combout\ : std_logic;
SIGNAL \mem|Mem[44][5]~q\ : std_logic;
SIGNAL \mem|Mem[46][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[46][5]~q\ : std_logic;
SIGNAL \mem|Mux12~49_combout\ : std_logic;
SIGNAL \mem|Mux12~50_combout\ : std_logic;
SIGNAL \mem|Mem[35][5]~q\ : std_logic;
SIGNAL \mem|Mem[32][5]~q\ : std_logic;
SIGNAL \mem|Mem[33][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[33][5]~q\ : std_logic;
SIGNAL \mem|Mux12~46_combout\ : std_logic;
SIGNAL \mem|Mux12~47_combout\ : std_logic;
SIGNAL \mem|Mem[39][5]~q\ : std_logic;
SIGNAL \mem|Mem[36][5]~q\ : std_logic;
SIGNAL \mem|Mem[38][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[38][5]~q\ : std_logic;
SIGNAL \mem|Mux12~44_combout\ : std_logic;
SIGNAL \mem|Mux12~45_combout\ : std_logic;
SIGNAL \mem|Mux12~48_combout\ : std_logic;
SIGNAL \mem|Mux12~51_combout\ : std_logic;
SIGNAL \mem|Mem[23][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[23][5]~q\ : std_logic;
SIGNAL \mem|Mem[19][5]~q\ : std_logic;
SIGNAL \mem|Mem[18][5]~q\ : std_logic;
SIGNAL \mem|Mux12~52_combout\ : std_logic;
SIGNAL \mem|Mux12~53_combout\ : std_logic;
SIGNAL \mem|Mem[27][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[27][5]~q\ : std_logic;
SIGNAL \mem|Mem[31][5]~q\ : std_logic;
SIGNAL \mem|Mem[26][5]~q\ : std_logic;
SIGNAL \mem|Mux12~59_combout\ : std_logic;
SIGNAL \mem|Mux12~60_combout\ : std_logic;
SIGNAL \mem|Mem[29][5]~q\ : std_logic;
SIGNAL \mem|Mem[25][5]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[25][5]~q\ : std_logic;
SIGNAL \mem|Mem[24][5]~q\ : std_logic;
SIGNAL \mem|Mux12~54_combout\ : std_logic;
SIGNAL \mem|Mux12~55_combout\ : std_logic;
SIGNAL \mem|Mux12~58_combout\ : std_logic;
SIGNAL \mem|Mux12~61_combout\ : std_logic;
SIGNAL \mem|Mux12~72_combout\ : std_logic;
SIGNAL \mem|Mux12~83_combout\ : std_logic;
SIGNAL \mem|Mux12~84_combout\ : std_logic;
SIGNAL \mux1|MD~6_combout\ : std_logic;
SIGNAL \mux1|out_data~7_combout\ : std_logic;
SIGNAL \ouD_b[5]~5_combout\ : std_logic;
SIGNAL \alu1|Add0~20_combout\ : std_logic;
SIGNAL \alu1|Add0~22_combout\ : std_logic;
SIGNAL \alu1|Add0~23_combout\ : std_logic;
SIGNAL \mar1|MAR[5]~feeder_combout\ : std_logic;
SIGNAL \mar1|ou_MAR~3_combout\ : std_logic;
SIGNAL \mem|Mem[29][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[29][17]~q\ : std_logic;
SIGNAL \mem|Mem[21][17]~q\ : std_logic;
SIGNAL \mem|Mem[17][17]~q\ : std_logic;
SIGNAL \mem|Mem[25][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[25][17]~q\ : std_logic;
SIGNAL \mem|Mux0~52_combout\ : std_logic;
SIGNAL \mem|Mux0~53_combout\ : std_logic;
SIGNAL \mem|Mem[23][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[23][17]~q\ : std_logic;
SIGNAL \mem|Mem[31][17]~q\ : std_logic;
SIGNAL \mem|Mem[19][17]~q\ : std_logic;
SIGNAL \mem|Mux0~59_combout\ : std_logic;
SIGNAL \mem|Mux0~60_combout\ : std_logic;
SIGNAL \mem|Mux0~61_combout\ : std_logic;
SIGNAL \mem|Mux0~72_combout\ : std_logic;
SIGNAL \mem|Mem[34][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[34][17]~q\ : std_logic;
SIGNAL \mem|Mem[32][17]~q\ : std_logic;
SIGNAL \mem|Mux0~46_combout\ : std_logic;
SIGNAL \mem|Mem[35][17]~q\ : std_logic;
SIGNAL \mem|Mux0~47_combout\ : std_logic;
SIGNAL \mem|Mux0~48_combout\ : std_logic;
SIGNAL \mem|Mem[38][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[38][17]~q\ : std_logic;
SIGNAL \mem|Mem[36][17]~q\ : std_logic;
SIGNAL \mem|Mux0~42_combout\ : std_logic;
SIGNAL \mem|Mem[37][17]~q\ : std_logic;
SIGNAL \mem|Mux0~43_combout\ : std_logic;
SIGNAL \mem|Mem[47][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[47][17]~q\ : std_logic;
SIGNAL \mem|Mem[45][17]~q\ : std_logic;
SIGNAL \mem|Mem[44][17]~q\ : std_logic;
SIGNAL \mem|Mux0~49_combout\ : std_logic;
SIGNAL \mem|Mux0~50_combout\ : std_logic;
SIGNAL \mem|Mux0~51_combout\ : std_logic;
SIGNAL \mem|Mux0~83_combout\ : std_logic;
SIGNAL \mem|Mem[127][17]~q\ : std_logic;
SIGNAL \mem|Mem[109][17]~q\ : std_logic;
SIGNAL \mem|Mux0~38_combout\ : std_logic;
SIGNAL \mem|Mux0~39_combout\ : std_logic;
SIGNAL \mem|Mem[123][17]~q\ : std_logic;
SIGNAL \mem|Mem[121][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[121][17]~13_combout\ : std_logic;
SIGNAL \mem|Mem[121][17]~q\ : std_logic;
SIGNAL \mem|Mem[105][17]~q\ : std_logic;
SIGNAL \mem|Mux0~33_combout\ : std_logic;
SIGNAL \mem|Mux0~34_combout\ : std_logic;
SIGNAL \mem|Mem[122][17]~q\ : std_logic;
SIGNAL \mem|Mem[104][17]~q\ : std_logic;
SIGNAL \mem|Mux0~35_combout\ : std_logic;
SIGNAL \mem|Mux0~36_combout\ : std_logic;
SIGNAL \mem|Mux0~37_combout\ : std_logic;
SIGNAL \mem|Mux0~40_combout\ : std_logic;
SIGNAL \mem|Mem[117][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[117][17]~q\ : std_logic;
SIGNAL \mem|Mem[113][17]~q\ : std_logic;
SIGNAL \mem|Mux0~1_combout\ : std_logic;
SIGNAL \mem|Mem[119][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[119][17]~q\ : std_logic;
SIGNAL \mem|Mem[115][17]~q\ : std_logic;
SIGNAL \mem|Mem[99][17]~q\ : std_logic;
SIGNAL \mem|Mem[103][17]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[103][17]~q\ : std_logic;
SIGNAL \mem|Mux0~7_combout\ : std_logic;
SIGNAL \mem|Mux0~8_combout\ : std_logic;
SIGNAL \mem|Mux0~9_combout\ : std_logic;
SIGNAL \mem|Mux0~41_combout\ : std_logic;
SIGNAL \mem|Mux0~84_combout\ : std_logic;
SIGNAL \mux1|MD~17_combout\ : std_logic;
SIGNAL \mux1|out_data~18_combout\ : std_logic;
SIGNAL \stack1|Stack~53_q\ : std_logic;
SIGNAL \stack1|Stack~108_combout\ : std_logic;
SIGNAL \stack1|Stack~35feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~35_q\ : std_logic;
SIGNAL \stack1|Stack~109_combout\ : std_logic;
SIGNAL \ouD_b[17]~16_combout\ : std_logic;
SIGNAL \mux|ouD~18_combout\ : std_logic;
SIGNAL \stack1|Stack~69feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~69_q\ : std_logic;
SIGNAL \stack1|Stack~51_q\ : std_logic;
SIGNAL \stack1|Stack~102_combout\ : std_logic;
SIGNAL \stack1|Stack~33_q\ : std_logic;
SIGNAL \stack1|Stack~103_combout\ : std_logic;
SIGNAL \ouD_b[15]~15_combout\ : std_logic;
SIGNAL \mux|IR~15_combout\ : std_logic;
SIGNAL \mux|IR[13]~feeder_combout\ : std_logic;
SIGNAL \mux|ouD~14_combout\ : std_logic;
SIGNAL \alu1|Add0~49\ : std_logic;
SIGNAL \alu1|Add0~53\ : std_logic;
SIGNAL \alu1|Add0~56_combout\ : std_logic;
SIGNAL \alu1|Add0~59_combout\ : std_logic;
SIGNAL \mem|Mem[23][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[23][14]~q\ : std_logic;
SIGNAL \mem|Mem[19][14]~q\ : std_logic;
SIGNAL \mem|Mem[18][14]~q\ : std_logic;
SIGNAL \mem|Mem[22][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[22][14]~q\ : std_logic;
SIGNAL \mem|Mux3~52_combout\ : std_logic;
SIGNAL \mem|Mux3~53_combout\ : std_logic;
SIGNAL \mux|IR~16_combout\ : std_logic;
SIGNAL \mem|Mem[20][14]~q\ : std_logic;
SIGNAL \mem|Mem[21][14]~q\ : std_logic;
SIGNAL \mem|Mux3~57_combout\ : std_logic;
SIGNAL \mem|Mux3~58_combout\ : std_logic;
SIGNAL \mem|Mem[30][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[30][17]~117_combout\ : std_logic;
SIGNAL \mem|Mem[30][14]~q\ : std_logic;
SIGNAL \mem|Mem[26][14]~q\ : std_logic;
SIGNAL \mem|Mux3~59_combout\ : std_logic;
SIGNAL \mem|Mem[31][14]~q\ : std_logic;
SIGNAL \mem|Mux3~60_combout\ : std_logic;
SIGNAL \mem|Mux3~61_combout\ : std_logic;
SIGNAL \mem|Mux3~72_combout\ : std_logic;
SIGNAL \mem|Mem[37][14]~q\ : std_logic;
SIGNAL \mem|Mem[36][14]~q\ : std_logic;
SIGNAL \mem|Mem[38][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[38][14]~q\ : std_logic;
SIGNAL \mem|Mux3~42_combout\ : std_logic;
SIGNAL \mem|Mux3~43_combout\ : std_logic;
SIGNAL \mem|Mem[35][14]~q\ : std_logic;
SIGNAL \mem|Mem[34][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[34][14]~q\ : std_logic;
SIGNAL \mem|Mem[32][14]~q\ : std_logic;
SIGNAL \mem|Mux3~46_combout\ : std_logic;
SIGNAL \mem|Mux3~47_combout\ : std_logic;
SIGNAL \mem|Mux3~48_combout\ : std_logic;
SIGNAL \mem|Mux3~51_combout\ : std_logic;
SIGNAL \mem|Mem[63][14]~q\ : std_logic;
SIGNAL \mem|Mem[59][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[59][14]~q\ : std_logic;
SIGNAL \mem|Mem[51][14]~q\ : std_logic;
SIGNAL \mem|Mux3~80_combout\ : std_logic;
SIGNAL \mem|Mux3~81_combout\ : std_logic;
SIGNAL \mem|Mem[53][14]~q\ : std_logic;
SIGNAL \mem|Mem[57][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[57][17]~83_combout\ : std_logic;
SIGNAL \mem|Mem[57][14]~q\ : std_logic;
SIGNAL \mem|Mem[49][14]~q\ : std_logic;
SIGNAL \mem|Mux3~73_combout\ : std_logic;
SIGNAL \mem|Mux3~74_combout\ : std_logic;
SIGNAL \mem|Mem[60][14]~q\ : std_logic;
SIGNAL \mem|Mem[56][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[56][14]~q\ : std_logic;
SIGNAL \mem|Mem[48][14]~q\ : std_logic;
SIGNAL \mem|Mux3~77_combout\ : std_logic;
SIGNAL \mem|Mux3~78_combout\ : std_logic;
SIGNAL \mem|Mem[54][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[54][14]~q\ : std_logic;
SIGNAL \mem|Mem[62][14]~q\ : std_logic;
SIGNAL \mem|Mem[50][14]~q\ : std_logic;
SIGNAL \mem|Mux3~75_combout\ : std_logic;
SIGNAL \mem|Mux3~76_combout\ : std_logic;
SIGNAL \mem|Mux3~79_combout\ : std_logic;
SIGNAL \mem|Mux3~82_combout\ : std_logic;
SIGNAL \mem|Mux3~83_combout\ : std_logic;
SIGNAL \mem|Mem[112][14]~q\ : std_logic;
SIGNAL \mem|Mem[64][14]~q\ : std_logic;
SIGNAL \mem|Mem[96][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[96][14]~q\ : std_logic;
SIGNAL \mem|Mux3~24_combout\ : std_logic;
SIGNAL \mem|Mux3~25_combout\ : std_logic;
SIGNAL \mem|Mux3~26_combout\ : std_logic;
SIGNAL \mem|Mem[85][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[85][14]~q\ : std_logic;
SIGNAL \mem|Mem[117][14]~q\ : std_logic;
SIGNAL \mem|Mem[101][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[101][14]~q\ : std_logic;
SIGNAL \mem|Mem[69][14]~q\ : std_logic;
SIGNAL \mem|Mux3~27_combout\ : std_logic;
SIGNAL \mem|Mux3~28_combout\ : std_logic;
SIGNAL \mem|Mux3~29_combout\ : std_logic;
SIGNAL \mem|Mux3~30_combout\ : std_logic;
SIGNAL \mem|Mem[99][14]~q\ : std_logic;
SIGNAL \mem|Mem[67][14]~q\ : std_logic;
SIGNAL \mem|Mux3~0_combout\ : std_logic;
SIGNAL \mem|Mux3~1_combout\ : std_logic;
SIGNAL \mem|Mem[87][17]~49_combout\ : std_logic;
SIGNAL \mem|Mem[87][14]~q\ : std_logic;
SIGNAL \mem|Mem[71][14]~q\ : std_logic;
SIGNAL \mem|Mux3~7_combout\ : std_logic;
SIGNAL \mem|Mux3~8_combout\ : std_logic;
SIGNAL \mem|Mux3~9_combout\ : std_logic;
SIGNAL \mem|Mem[123][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[123][14]~q\ : std_logic;
SIGNAL \mem|Mem[107][14]~q\ : std_logic;
SIGNAL \mem|Mem[75][14]~q\ : std_logic;
SIGNAL \mem|Mem[91][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[91][14]~q\ : std_logic;
SIGNAL \mem|Mux3~31_combout\ : std_logic;
SIGNAL \mem|Mux3~32_combout\ : std_logic;
SIGNAL \mem|Mem[94][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[94][14]~q\ : std_logic;
SIGNAL \mem|Mem[126][14]~q\ : std_logic;
SIGNAL \mem|Mem[78][14]~q\ : std_logic;
SIGNAL \mem|Mem[110][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[110][14]~q\ : std_logic;
SIGNAL \mem|Mux3~33_combout\ : std_logic;
SIGNAL \mem|Mux3~34_combout\ : std_logic;
SIGNAL \mem|Mem[106][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[106][14]~q\ : std_logic;
SIGNAL \mem|Mem[122][14]~q\ : std_logic;
SIGNAL \mem|Mem[74][14]~q\ : std_logic;
SIGNAL \mem|Mem[90][14]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[90][14]~q\ : std_logic;
SIGNAL \mem|Mux3~35_combout\ : std_logic;
SIGNAL \mem|Mux3~36_combout\ : std_logic;
SIGNAL \mem|Mux3~37_combout\ : std_logic;
SIGNAL \mem|Mux3~40_combout\ : std_logic;
SIGNAL \mem|Mux3~41_combout\ : std_logic;
SIGNAL \mem|Mux3~84_combout\ : std_logic;
SIGNAL \mux1|MD~15_combout\ : std_logic;
SIGNAL \mux1|out_data~16_combout\ : std_logic;
SIGNAL \stack1|Stack~32feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~32_q\ : std_logic;
SIGNAL \stack1|Stack~14feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~14_q\ : std_logic;
SIGNAL \stack1|Stack~101_combout\ : std_logic;
SIGNAL \ouD_b[14]~14_combout\ : std_logic;
SIGNAL \alu1|Add0~57\ : std_logic;
SIGNAL \alu1|Add0~61\ : std_logic;
SIGNAL \alu1|Add0~65\ : std_logic;
SIGNAL \alu1|Add0~66_combout\ : std_logic;
SIGNAL \alu1|Add0~69_combout\ : std_logic;
SIGNAL \mux|IR~18_combout\ : std_logic;
SIGNAL \mux|IR[17]~feeder_combout\ : std_logic;
SIGNAL \cb|Mux11~8_combout\ : std_logic;
SIGNAL \cb|Mux11~9_combout\ : std_logic;
SIGNAL \cb|Mux11~6_combout\ : std_logic;
SIGNAL \cb|Mux11~7_combout\ : std_logic;
SIGNAL \cb|Mux11~11_combout\ : std_logic;
SIGNAL \cb|Mux11~10_combout\ : std_logic;
SIGNAL \alu1|Add0~64_combout\ : std_logic;
SIGNAL \mem|Mem[76][16]~q\ : std_logic;
SIGNAL \mem|Mem[68][16]~q\ : std_logic;
SIGNAL \mem|Mem[69][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[69][16]~q\ : std_logic;
SIGNAL \mem|Mux1~20_combout\ : std_logic;
SIGNAL \mem|Mux1~21_combout\ : std_logic;
SIGNAL \mem|Mem[78][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[78][16]~q\ : std_logic;
SIGNAL \mem|Mem[79][16]~q\ : std_logic;
SIGNAL \mem|Mem[70][16]~q\ : std_logic;
SIGNAL \mem|Mem[71][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[71][16]~q\ : std_logic;
SIGNAL \mem|Mux1~27_combout\ : std_logic;
SIGNAL \mem|Mux1~28_combout\ : std_logic;
SIGNAL \mem|Mem[74][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[74][16]~q\ : std_logic;
SIGNAL \mem|Mem[75][16]~q\ : std_logic;
SIGNAL \mem|Mux1~23_combout\ : std_logic;
SIGNAL \mem|Mux1~26_combout\ : std_logic;
SIGNAL \mem|Mux1~29_combout\ : std_logic;
SIGNAL \mem|Mem[89][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[89][16]~q\ : std_logic;
SIGNAL \mem|Mem[91][16]~q\ : std_logic;
SIGNAL \mem|Mem[81][17]~2_combout\ : std_logic;
SIGNAL \mem|Mem[81][16]~q\ : std_logic;
SIGNAL \mem|Mem[83][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[83][17]~0_combout\ : std_logic;
SIGNAL \mem|Mem[83][16]~q\ : std_logic;
SIGNAL \mem|Mux1~12_combout\ : std_logic;
SIGNAL \mem|Mux1~13_combout\ : std_logic;
SIGNAL \mem|Mem[80][16]~q\ : std_logic;
SIGNAL \mem|Mem[82][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[82][16]~q\ : std_logic;
SIGNAL \mem|Mux1~14_combout\ : std_logic;
SIGNAL \mem|Mem[90][16]~q\ : std_logic;
SIGNAL \mem|Mem[88][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[88][16]~q\ : std_logic;
SIGNAL \mem|Mux1~15_combout\ : std_logic;
SIGNAL \mem|Mux1~16_combout\ : std_logic;
SIGNAL \mem|Mem[95][16]~q\ : std_logic;
SIGNAL \mem|Mem[93][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[93][16]~q\ : std_logic;
SIGNAL \mem|Mux1~18_combout\ : std_logic;
SIGNAL \mem|Mem[94][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[94][16]~q\ : std_logic;
SIGNAL \mem|Mem[92][16]~q\ : std_logic;
SIGNAL \mem|Mem[84][16]~q\ : std_logic;
SIGNAL \mem|Mux1~10_combout\ : std_logic;
SIGNAL \mem|Mux1~11_combout\ : std_logic;
SIGNAL \mem|Mux1~19_combout\ : std_logic;
SIGNAL \mem|Mux1~30_combout\ : std_logic;
SIGNAL \mem|Mem[126][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[126][16]~q\ : std_logic;
SIGNAL \mem|Mem[127][16]~q\ : std_logic;
SIGNAL \mem|Mem[118][16]~q\ : std_logic;
SIGNAL \mem|Mux1~38_combout\ : std_logic;
SIGNAL \mem|Mux1~39_combout\ : std_logic;
SIGNAL \mem|Mem[123][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[123][16]~q\ : std_logic;
SIGNAL \mem|Mem[122][16]~q\ : std_logic;
SIGNAL \mem|Mem[114][16]~q\ : std_logic;
SIGNAL \mem|Mux1~31_combout\ : std_logic;
SIGNAL \mem|Mux1~32_combout\ : std_logic;
SIGNAL \mem|Mem[125][17]~55_combout\ : std_logic;
SIGNAL \mem|Mem[125][16]~q\ : std_logic;
SIGNAL \mem|Mem[124][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[124][16]~q\ : std_logic;
SIGNAL \mem|Mux1~34_combout\ : std_logic;
SIGNAL \mem|Mem[112][16]~q\ : std_logic;
SIGNAL \mem|Mux1~35_combout\ : std_logic;
SIGNAL \mem|Mem[121][16]~q\ : std_logic;
SIGNAL \mem|Mem[120][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[120][16]~q\ : std_logic;
SIGNAL \mem|Mux1~36_combout\ : std_logic;
SIGNAL \mem|Mux1~37_combout\ : std_logic;
SIGNAL \mem|Mux1~40_combout\ : std_logic;
SIGNAL \mem|Mux1~41_combout\ : std_logic;
SIGNAL \mem|Mem[39][16]~q\ : std_logic;
SIGNAL \mem|Mem~141_combout\ : std_logic;
SIGNAL \mem|Mem[3][16]~q\ : std_logic;
SIGNAL \mem|Mux1~69_combout\ : std_logic;
SIGNAL \mem|Mux1~70_combout\ : std_logic;
SIGNAL \mem|Mem[0][16]~q\ : std_logic;
SIGNAL \mem|Mux1~66_combout\ : std_logic;
SIGNAL \mem|Mem[36][16]~q\ : std_logic;
SIGNAL \mem|Mux1~67_combout\ : std_logic;
SIGNAL \mem|Mem[38][16]~q\ : std_logic;
SIGNAL \mem|Mem[2][16]~q\ : std_logic;
SIGNAL \mem|Mux1~64_combout\ : std_logic;
SIGNAL \mem|Mux1~65_combout\ : std_logic;
SIGNAL \mem|Mux1~68_combout\ : std_logic;
SIGNAL \mem|Mux1~71_combout\ : std_logic;
SIGNAL \mem|Mem[44][16]~q\ : std_logic;
SIGNAL \mem|Mem[12][16]~q\ : std_logic;
SIGNAL \mem|Mux1~52_combout\ : std_logic;
SIGNAL \mem|Mux1~53_combout\ : std_logic;
SIGNAL \mem|Mem[15][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[15][16]~q\ : std_logic;
SIGNAL \mem|Mem[13][16]~q\ : std_logic;
SIGNAL \mem|Mux1~59_combout\ : std_logic;
SIGNAL \mem|Mem[47][16]~q\ : std_logic;
SIGNAL \mem|Mux1~60_combout\ : std_logic;
SIGNAL \mem|Mem[43][16]~q\ : std_logic;
SIGNAL \mem|Mem[41][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[41][16]~q\ : std_logic;
SIGNAL \mem|Mux1~55_combout\ : std_logic;
SIGNAL \mem|Mem[40][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[40][16]~q\ : std_logic;
SIGNAL \mem|Mem[42][16]~q\ : std_logic;
SIGNAL \mem|Mem[8][16]~q\ : std_logic;
SIGNAL \mem|Mux1~56_combout\ : std_logic;
SIGNAL \mem|Mux1~57_combout\ : std_logic;
SIGNAL \mem|Mux1~58_combout\ : std_logic;
SIGNAL \mem|Mux1~61_combout\ : std_logic;
SIGNAL \mem|Mux1~72_combout\ : std_logic;
SIGNAL \mem|Mem[53][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[53][16]~q\ : std_logic;
SIGNAL \mem|Mem[52][16]~q\ : std_logic;
SIGNAL \mem|Mem[21][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[21][16]~q\ : std_logic;
SIGNAL \mem|Mem[20][16]~q\ : std_logic;
SIGNAL \mem|Mux1~42_combout\ : std_logic;
SIGNAL \mem|Mux1~43_combout\ : std_logic;
SIGNAL \mem|Mem[50][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[50][16]~q\ : std_logic;
SIGNAL \mem|Mem[51][16]~q\ : std_logic;
SIGNAL \mem|Mem[18][16]~q\ : std_logic;
SIGNAL \mem|Mux1~44_combout\ : std_logic;
SIGNAL \mem|Mux1~45_combout\ : std_logic;
SIGNAL \mem|Mem[16][16]~q\ : std_logic;
SIGNAL \mem|Mux1~46_combout\ : std_logic;
SIGNAL \mem|Mem[49][16]~q\ : std_logic;
SIGNAL \mem|Mem[48][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[48][16]~q\ : std_logic;
SIGNAL \mem|Mux1~47_combout\ : std_logic;
SIGNAL \mem|Mux1~48_combout\ : std_logic;
SIGNAL \mem|Mem[54][16]~q\ : std_logic;
SIGNAL \mem|Mem[23][16]~feeder_combout\ : std_logic;
SIGNAL \mem|Mem[23][16]~q\ : std_logic;
SIGNAL \mem|Mem[22][16]~q\ : std_logic;
SIGNAL \mem|Mux1~49_combout\ : std_logic;
SIGNAL \mem|Mux1~50_combout\ : std_logic;
SIGNAL \mem|Mux1~51_combout\ : std_logic;
SIGNAL \mem|Mux1~83_combout\ : std_logic;
SIGNAL \mem|Mux1~84_combout\ : std_logic;
SIGNAL \mux1|MD~18_combout\ : std_logic;
SIGNAL \mux1|out_data~19_combout\ : std_logic;
SIGNAL \stack1|Stack~34feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~34_q\ : std_logic;
SIGNAL \stack1|Stack~16feeder_combout\ : std_logic;
SIGNAL \stack1|Stack~16_q\ : std_logic;
SIGNAL \stack1|Stack~111_combout\ : std_logic;
SIGNAL \ouD_b[16]~17_combout\ : std_logic;
SIGNAL \alu1|Add0~70_combout\ : std_logic;
SIGNAL \alu1|Add0~71_combout\ : std_logic;
SIGNAL \mux|IR~19_combout\ : std_logic;
SIGNAL \cb|Mux11~5_combout\ : std_logic;
SIGNAL \cb|Mux10~5_combout\ : std_logic;
SIGNAL \cb|Mux10~9_combout\ : std_logic;
SIGNAL \mux|AC[15]~feeder_combout\ : std_logic;
SIGNAL \mux|ouD~16_combout\ : std_logic;
SIGNAL \alu1|Add0~62_combout\ : std_logic;
SIGNAL \alu1|Add0~60_combout\ : std_logic;
SIGNAL \alu1|Add0~63_combout\ : std_logic;
SIGNAL \mux|IR~17_combout\ : std_logic;
SIGNAL \mux|IR[15]~feeder_combout\ : std_logic;
SIGNAL \cb|wr_ir~0_combout\ : std_logic;
SIGNAL \cb|Mux4~3_combout\ : std_logic;
SIGNAL \cb|Mux4~1_combout\ : std_logic;
SIGNAL \cb|Mux4~5_combout\ : std_logic;
SIGNAL \cb|Mux3~3_combout\ : std_logic;
SIGNAL \cb|Mux3~4_combout\ : std_logic;
SIGNAL \cb|count~1_combout\ : std_logic;
SIGNAL \cb|Mux3~2_combout\ : std_logic;
SIGNAL \cb|Mux3~5_combout\ : std_logic;
SIGNAL \cb|Mux5~0_combout\ : std_logic;
SIGNAL \cb|Mux5~1_combout\ : std_logic;
SIGNAL \cb|Mux5~2_combout\ : std_logic;
SIGNAL \cb|Mux5~4_combout\ : std_logic;
SIGNAL \cb|Mux0~1_combout\ : std_logic;
SIGNAL \cb|Mux0~4_combout\ : std_logic;
SIGNAL \cb|Mux0~5_combout\ : std_logic;
SIGNAL \cb|re_ir~q\ : std_logic;
SIGNAL \cb|Selector4~1_combout\ : std_logic;
SIGNAL \cb|Selector4~2_combout\ : std_logic;
SIGNAL \cb|wr_ir~q\ : std_logic;
SIGNAL \mux|IR[9]~1_combout\ : std_logic;
SIGNAL \mux|IR[9]~2_combout\ : std_logic;
SIGNAL \mux|ouD~0_combout\ : std_logic;
SIGNAL \LEDout[0]~reg0feeder_combout\ : std_logic;
SIGNAL \LEDout[0]~reg0_q\ : std_logic;
SIGNAL \LEDout[1]~reg0feeder_combout\ : std_logic;
SIGNAL \LEDout[1]~reg0_q\ : std_logic;
SIGNAL \mux|ouD~3_combout\ : std_logic;
SIGNAL \LEDout[2]~reg0feeder_combout\ : std_logic;
SIGNAL \LEDout[2]~reg0_q\ : std_logic;
SIGNAL \LEDout[3]~reg0feeder_combout\ : std_logic;
SIGNAL \LEDout[3]~reg0_q\ : std_logic;
SIGNAL \mux|AC~3_combout\ : std_logic;
SIGNAL \mux|IR[4]~feeder_combout\ : std_logic;
SIGNAL \mux|ouD~5_combout\ : std_logic;
SIGNAL \LEDout[4]~reg0feeder_combout\ : std_logic;
SIGNAL \LEDout[4]~reg0_q\ : std_logic;
SIGNAL \mux|AC~4_combout\ : std_logic;
SIGNAL \mux|IR~7_combout\ : std_logic;
SIGNAL \mux|IR[5]~feeder_combout\ : std_logic;
SIGNAL \mux|ouD~6_combout\ : std_logic;
SIGNAL \LEDout[5]~reg0feeder_combout\ : std_logic;
SIGNAL \LEDout[5]~reg0_q\ : std_logic;
SIGNAL \LEDout[6]~reg0feeder_combout\ : std_logic;
SIGNAL \LEDout[6]~reg0_q\ : std_logic;
SIGNAL \LEDout[7]~reg0feeder_combout\ : std_logic;
SIGNAL \LEDout[7]~reg0_q\ : std_logic;
SIGNAL \mux|IR~10_combout\ : std_logic;
SIGNAL \mux|IR[8]~feeder_combout\ : std_logic;
SIGNAL \mux|AC[8]~feeder_combout\ : std_logic;
SIGNAL \mux|ouD~9_combout\ : std_logic;
SIGNAL \LEDout[8]~reg0feeder_combout\ : std_logic;
SIGNAL \LEDout[8]~reg0_q\ : std_logic;
SIGNAL \LEDout[9]~reg0feeder_combout\ : std_logic;
SIGNAL \LEDout[9]~reg0_q\ : std_logic;
SIGNAL \mux|IR~12_combout\ : std_logic;
SIGNAL \mux|AC[10]~feeder_combout\ : std_logic;
SIGNAL \mux|ouD~11_combout\ : std_logic;
SIGNAL \LEDout[10]~reg0feeder_combout\ : std_logic;
SIGNAL \LEDout[10]~reg0_q\ : std_logic;
SIGNAL \mux|IR~13_combout\ : std_logic;
SIGNAL \mux|IR[11]~feeder_combout\ : std_logic;
SIGNAL \mux|AC[11]~feeder_combout\ : std_logic;
SIGNAL \mux|ouD~12_combout\ : std_logic;
SIGNAL \LEDout[11]~reg0feeder_combout\ : std_logic;
SIGNAL \LEDout[11]~reg0_q\ : std_logic;
SIGNAL \LEDout[12]~reg0feeder_combout\ : std_logic;
SIGNAL \LEDout[12]~reg0_q\ : std_logic;
SIGNAL \LEDout[13]~reg0feeder_combout\ : std_logic;
SIGNAL \LEDout[13]~reg0_q\ : std_logic;
SIGNAL \mux|AC[14]~feeder_combout\ : std_logic;
SIGNAL \mux|IR[14]~feeder_combout\ : std_logic;
SIGNAL \mux|ouD~15_combout\ : std_logic;
SIGNAL \LEDout[14]~reg0feeder_combout\ : std_logic;
SIGNAL \LEDout[14]~reg0_q\ : std_logic;
SIGNAL \LEDout[15]~reg0feeder_combout\ : std_logic;
SIGNAL \LEDout[15]~reg0_q\ : std_logic;
SIGNAL \stack1|SP\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \stack1|ou_stckD\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cb|aluop\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cb|count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \alu1|out\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mem|outD\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mux|AC\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mux|IR\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mux|opcode\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \mux|ouD\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mar1|MAR\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mar1|ou_MAR\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mux1|MD\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mux1|PC\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mux1|out_data\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALT_INV_rst~input_o\ : std_logic;

BEGIN

LEDout <= ww_LEDout;
ww_clk <= clk;
ww_rst <= rst;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\cb|en_alu~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \cb|en_alu~q\);
\ALT_INV_rst~input_o\ <= NOT \rst~input_o\;

-- Location: FF_X11_Y15_N9
\stack1|ou_stckD[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~73_combout\,
	sclr => \rst~input_o\,
	ena => \stack1|ou_stckD[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|ou_stckD\(0));

-- Location: LCCOMB_X14_Y17_N14
\alu1|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~0_combout\ = (\mux|ouD\(0) & (\ouD_b[0]~0_combout\ $ (VCC))) # (!\mux|ouD\(0) & (\ouD_b[0]~0_combout\ & VCC))
-- \alu1|Add0~1\ = CARRY((\mux|ouD\(0) & \ouD_b[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|ouD\(0),
	datab => \ouD_b[0]~0_combout\,
	datad => VCC,
	combout => \alu1|Add0~0_combout\,
	cout => \alu1|Add0~1\);

-- Location: FF_X11_Y15_N7
\stack1|ou_stckD[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~79_combout\,
	sclr => \rst~input_o\,
	ena => \stack1|ou_stckD[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|ou_stckD\(3));

-- Location: FF_X14_Y17_N7
\mux1|out_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux1|out_data~5_combout\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \mux1|out_data[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|out_data\(3));

-- Location: FF_X11_Y15_N29
\stack1|ou_stckD[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~85_combout\,
	sclr => \rst~input_o\,
	ena => \stack1|ou_stckD[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|ou_stckD\(6));

-- Location: FF_X11_Y15_N17
\stack1|ou_stckD[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~89_combout\,
	sclr => \rst~input_o\,
	ena => \stack1|ou_stckD[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|ou_stckD\(8));

-- Location: FF_X10_Y18_N1
\stack1|ou_stckD[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~91_combout\,
	sclr => \rst~input_o\,
	ena => \stack1|ou_stckD[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|ou_stckD\(9));

-- Location: FF_X10_Y16_N1
\mux1|out_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|out_data~11_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|out_data[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|out_data\(9));

-- Location: FF_X10_Y16_N3
\mux1|out_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|out_data~12_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|out_data[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|out_data\(10));

-- Location: FF_X10_Y16_N5
\mux1|out_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|out_data~13_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|out_data[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|out_data\(11));

-- Location: FF_X10_Y18_N15
\stack1|ou_stckD[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~97_combout\,
	sclr => \rst~input_o\,
	ena => \stack1|ou_stckD[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|ou_stckD\(12));

-- Location: FF_X10_Y18_N9
\stack1|ou_stckD[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~99_combout\,
	sclr => \rst~input_o\,
	ena => \stack1|ou_stckD[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|ou_stckD\(13));

-- Location: LCCOMB_X14_Y16_N8
\alu1|Add0~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~52_combout\ = (\ouD_b[13]~13_combout\ & ((\mux|ouD\(13) & (\alu1|Add0~49\ & VCC)) # (!\mux|ouD\(13) & (!\alu1|Add0~49\)))) # (!\ouD_b[13]~13_combout\ & ((\mux|ouD\(13) & (!\alu1|Add0~49\)) # (!\mux|ouD\(13) & ((\alu1|Add0~49\) # (GND)))))
-- \alu1|Add0~53\ = CARRY((\ouD_b[13]~13_combout\ & (!\mux|ouD\(13) & !\alu1|Add0~49\)) # (!\ouD_b[13]~13_combout\ & ((!\alu1|Add0~49\) # (!\mux|ouD\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ouD_b[13]~13_combout\,
	datab => \mux|ouD\(13),
	datad => VCC,
	cin => \alu1|Add0~49\,
	combout => \alu1|Add0~52_combout\,
	cout => \alu1|Add0~53\);

-- Location: FF_X6_Y21_N7
\mux1|MD[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|MD~4_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|MD[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|MD\(3));

-- Location: FF_X7_Y20_N31
\mux1|PC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|Add0~17_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|PC[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|PC\(5));

-- Location: FF_X10_Y22_N27
\mux1|MD[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|MD~7_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|MD[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|MD\(6));

-- Location: FF_X10_Y22_N29
\mux1|MD[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|MD~8_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|MD[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|MD\(7));

-- Location: FF_X10_Y22_N9
\mux1|MD[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|MD~10_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|MD[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|MD\(9));

-- Location: FF_X6_Y20_N31
\mux1|PC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|Add0~29_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|PC[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|PC\(9));

-- Location: FF_X6_Y21_N19
\mux1|MD[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|MD~11_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|MD[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|MD\(10));

-- Location: FF_X10_Y22_N19
\mux1|MD[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|MD~12_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|MD[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|MD\(11));

-- Location: FF_X10_Y22_N31
\mux1|MD[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|MD~14_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|MD[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|MD\(13));

-- Location: FF_X10_Y22_N11
\mux1|MD[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|MD~16_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|MD[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|MD\(15));

-- Location: LCCOMB_X6_Y20_N8
\mux1|Add0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~9_combout\ = (\mux1|PC\(3) & (!\mux1|Add0~7\)) # (!\mux1|PC\(3) & ((\mux1|Add0~7\) # (GND)))
-- \mux1|Add0~10\ = CARRY((!\mux1|Add0~7\) # (!\mux1|PC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mux1|PC\(3),
	datad => VCC,
	cin => \mux1|Add0~7\,
	combout => \mux1|Add0~9_combout\,
	cout => \mux1|Add0~10\);

-- Location: LCCOMB_X6_Y20_N10
\mux1|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~12_combout\ = (\mux1|PC\(4) & (\mux1|Add0~10\ $ (GND))) # (!\mux1|PC\(4) & (!\mux1|Add0~10\ & VCC))
-- \mux1|Add0~13\ = CARRY((\mux1|PC\(4) & !\mux1|Add0~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mux1|PC\(4),
	datad => VCC,
	cin => \mux1|Add0~10\,
	combout => \mux1|Add0~12_combout\,
	cout => \mux1|Add0~13\);

-- Location: LCCOMB_X6_Y20_N12
\mux1|Add0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~15_combout\ = (\mux1|PC\(5) & (!\mux1|Add0~13\)) # (!\mux1|PC\(5) & ((\mux1|Add0~13\) # (GND)))
-- \mux1|Add0~16\ = CARRY((!\mux1|Add0~13\) # (!\mux1|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux1|PC\(5),
	datad => VCC,
	cin => \mux1|Add0~13\,
	combout => \mux1|Add0~15_combout\,
	cout => \mux1|Add0~16\);

-- Location: LCCOMB_X6_Y20_N14
\mux1|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~18_combout\ = (\mux1|PC\(6) & (\mux1|Add0~16\ $ (GND))) # (!\mux1|PC\(6) & (!\mux1|Add0~16\ & VCC))
-- \mux1|Add0~19\ = CARRY((\mux1|PC\(6) & !\mux1|Add0~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mux1|PC\(6),
	datad => VCC,
	cin => \mux1|Add0~16\,
	combout => \mux1|Add0~18_combout\,
	cout => \mux1|Add0~19\);

-- Location: LCCOMB_X6_Y20_N16
\mux1|Add0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~21_combout\ = (\mux1|PC\(7) & (!\mux1|Add0~19\)) # (!\mux1|PC\(7) & ((\mux1|Add0~19\) # (GND)))
-- \mux1|Add0~22\ = CARRY((!\mux1|Add0~19\) # (!\mux1|PC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mux1|PC\(7),
	datad => VCC,
	cin => \mux1|Add0~19\,
	combout => \mux1|Add0~21_combout\,
	cout => \mux1|Add0~22\);

-- Location: LCCOMB_X6_Y20_N20
\mux1|Add0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~27_combout\ = (\mux1|PC\(9) & (!\mux1|Add0~25\)) # (!\mux1|PC\(9) & ((\mux1|Add0~25\) # (GND)))
-- \mux1|Add0~28\ = CARRY((!\mux1|Add0~25\) # (!\mux1|PC\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux1|PC\(9),
	datad => VCC,
	cin => \mux1|Add0~25\,
	combout => \mux1|Add0~27_combout\,
	cout => \mux1|Add0~28\);

-- Location: FF_X14_Y18_N23
\mux|IR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR~8_combout\,
	ena => \mux|IR[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|IR\(6));

-- Location: FF_X14_Y19_N11
\mux|IR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR[10]~feeder_combout\,
	ena => \mux|IR[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|IR\(10));

-- Location: FF_X15_Y19_N3
\mux|AC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|AC[12]~feeder_combout\,
	ena => \mux|AC[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|AC\(12));

-- Location: LCCOMB_X26_Y15_N14
\cb|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Equal1~0_combout\ = (!\mux|opcode\(0) & !\mux|opcode\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux|opcode\(0),
	datad => \mux|opcode\(2),
	combout => \cb|Equal1~0_combout\);

-- Location: LCCOMB_X26_Y15_N26
\cb|Mux6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux6~2_combout\ = (\cb|wr_stck~0_combout\ & (\cb|Equal1~0_combout\ & (\cb|count\(0) $ (\mux|opcode\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|wr_stck~0_combout\,
	datab => \cb|count\(0),
	datac => \cb|Equal1~0_combout\,
	datad => \mux|opcode\(1),
	combout => \cb|Mux6~2_combout\);

-- Location: LCCOMB_X26_Y17_N26
\cb|Selector0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Selector0~0_combout\ = ((\cb|count\(1)) # ((!\cb|count\(0)) # (!\cb|count\(2)))) # (!\cb|count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(3),
	datab => \cb|count\(1),
	datac => \cb|count\(2),
	datad => \cb|count\(0),
	combout => \cb|Selector0~0_combout\);

-- Location: LCCOMB_X26_Y17_N6
\cb|Selector0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Selector0~1_combout\ = (\cb|Selector0~0_combout\ & !\rst~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Selector0~0_combout\,
	datac => \rst~input_o\,
	combout => \cb|Selector0~1_combout\);

-- Location: LCCOMB_X26_Y15_N6
\cb|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux0~0_combout\ = (\mux|opcode\(1) & ((\mux|opcode\(0)) # (\mux|opcode\(2)))) # (!\mux|opcode\(1) & (\mux|opcode\(0) & \mux|opcode\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|opcode\(1),
	datab => \mux|opcode\(0),
	datad => \mux|opcode\(2),
	combout => \cb|Mux0~0_combout\);

-- Location: LCCOMB_X26_Y15_N2
\cb|re_ir~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|re_ir~0_combout\ = (\mux|opcode\(2)) # ((\mux|opcode\(1) & \mux|opcode\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|opcode\(1),
	datac => \mux|opcode\(0),
	datad => \mux|opcode\(2),
	combout => \cb|re_ir~0_combout\);

-- Location: LCCOMB_X24_Y18_N12
\cb|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux0~2_combout\ = (\cb|count\(2) & (((!\cb|re_ir~0_combout\ & !\cb|count\(3))))) # (!\cb|count\(2) & (\cb|Equal1~1_combout\ & ((\cb|count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Equal1~1_combout\,
	datab => \cb|count\(2),
	datac => \cb|re_ir~0_combout\,
	datad => \cb|count\(3),
	combout => \cb|Mux0~2_combout\);

-- Location: LCCOMB_X24_Y18_N30
\cb|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux0~3_combout\ = (\cb|count\(1) & (\cb|Mux0~2_combout\ & ((\cb|count\(0))))) # (!\cb|count\(1) & (((\cb|count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux0~2_combout\,
	datab => \cb|count\(1),
	datac => \cb|count\(3),
	datad => \cb|count\(0),
	combout => \cb|Mux0~3_combout\);

-- Location: LCCOMB_X14_Y20_N26
\alu1|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~2_combout\ = (\cb|aluop\(0) & (\mux|ouD\(0) & (!\cb|aluop\(1)))) # (!\cb|aluop\(0) & ((\cb|aluop\(1) & (\mux|ouD\(0))) # (!\cb|aluop\(1) & ((\alu1|Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|aluop\(0),
	datab => \mux|ouD\(0),
	datac => \cb|aluop\(1),
	datad => \alu1|Add0~0_combout\,
	combout => \alu1|Add0~2_combout\);

-- Location: LCCOMB_X14_Y20_N4
\alu1|Add0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~3_combout\ = (\alu1|Add0~2_combout\) # ((\cb|aluop\(0) & (\cb|aluop\(1) & \ouD_b[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|aluop\(0),
	datab => \cb|aluop\(1),
	datac => \alu1|Add0~2_combout\,
	datad => \ouD_b[0]~0_combout\,
	combout => \alu1|Add0~3_combout\);

-- Location: LCCOMB_X24_Y15_N22
\cb|Selector4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Selector4~0_combout\ = (!\rst~input_o\ & \cb|wr_ir~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \cb|wr_ir~q\,
	combout => \cb|Selector4~0_combout\);

-- Location: LCCOMB_X26_Y16_N4
\cb|count~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|count~0_combout\ = ((\cb|Equal1~2_combout\) # ((!\rst~input_o\ & \cb|count\(1)))) # (!\mux|opcode\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \cb|count\(1),
	datac => \mux|opcode\(2),
	datad => \cb|Equal1~2_combout\,
	combout => \cb|count~0_combout\);

-- Location: LCCOMB_X26_Y16_N6
\cb|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux4~0_combout\ = (\cb|count\(2) & (\cb|count\(1) & (!\cb|wr_ir~0_combout\ & !\rst~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(2),
	datab => \cb|count\(1),
	datac => \cb|wr_ir~0_combout\,
	datad => \rst~input_o\,
	combout => \cb|Mux4~0_combout\);

-- Location: LCCOMB_X26_Y15_N22
\cb|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux2~3_combout\ = (!\cb|count\(3) & (((!\mux|opcode\(1) & !\mux|opcode\(0))) # (!\mux|opcode\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|opcode\(1),
	datab => \cb|count\(3),
	datac => \mux|opcode\(0),
	datad => \mux|opcode\(2),
	combout => \cb|Mux2~3_combout\);

-- Location: LCCOMB_X24_Y16_N24
\cb|Mux5~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux5~3_combout\ = (\cb|count\(3) & (\cb|Mux5~0_combout\ $ (((\cb|Mux5~1_combout\ & !\cb|count\(0)))))) # (!\cb|count\(3) & (\cb|count\(0) & ((\cb|Mux5~1_combout\) # (\cb|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(3),
	datab => \cb|Mux5~1_combout\,
	datac => \cb|Mux5~0_combout\,
	datad => \cb|count\(0),
	combout => \cb|Mux5~3_combout\);

-- Location: LCCOMB_X14_Y17_N6
\ouD_b[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ouD_b[3]~3_combout\ = (\cb|re_stck~q\ & (\stack1|ou_stckD\(3))) # (!\cb|re_stck~q\ & ((\mux1|out_data\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|ou_stckD\(3),
	datac => \mux1|out_data\(3),
	datad => \cb|re_stck~q\,
	combout => \ouD_b[3]~3_combout\);

-- Location: LCCOMB_X14_Y15_N2
\ouD_b[9]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ouD_b[9]~9_combout\ = (\cb|re_stck~q\ & ((\stack1|ou_stckD\(9)))) # (!\cb|re_stck~q\ & (\mux1|out_data\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux1|out_data\(9),
	datac => \stack1|ou_stckD\(9),
	datad => \cb|re_stck~q\,
	combout => \ouD_b[9]~9_combout\);

-- Location: LCCOMB_X14_Y18_N10
\alu1|Add0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~42_combout\ = (\cb|aluop\(1) & ((\cb|aluop\(0) & ((\ouD_b[10]~10_combout\))) # (!\cb|aluop\(0) & (\mux|ouD\(10))))) # (!\cb|aluop\(1) & ((\mux|ouD\(10)) # ((!\cb|aluop\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|ouD\(10),
	datab => \cb|aluop\(1),
	datac => \cb|aluop\(0),
	datad => \ouD_b[10]~10_combout\,
	combout => \alu1|Add0~42_combout\);

-- Location: FF_X14_Y15_N23
\mux1|out_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|out_data~15_combout\,
	ena => \mux1|out_data[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|out_data\(13));

-- Location: LCCOMB_X15_Y16_N2
\ouD_b[13]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ouD_b[13]~13_combout\ = (\cb|re_stck~q\ & ((\stack1|ou_stckD\(13)))) # (!\cb|re_stck~q\ & (\mux1|out_data\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cb|re_stck~q\,
	datac => \mux1|out_data\(13),
	datad => \stack1|ou_stckD\(13),
	combout => \ouD_b[13]~13_combout\);

-- Location: LCCOMB_X15_Y16_N28
\alu1|Add0~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~54_combout\ = (\cb|aluop\(1) & ((\cb|aluop\(0) & ((\ouD_b[13]~13_combout\))) # (!\cb|aluop\(0) & (\mux|ouD\(13))))) # (!\cb|aluop\(1) & ((\mux|ouD\(13)) # ((!\cb|aluop\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|ouD\(13),
	datab => \cb|aluop\(1),
	datac => \cb|aluop\(0),
	datad => \ouD_b[13]~13_combout\,
	combout => \alu1|Add0~54_combout\);

-- Location: LCCOMB_X15_Y16_N30
\alu1|Add0~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~55_combout\ = (\cb|aluop\(1) & (((\alu1|Add0~54_combout\)))) # (!\cb|aluop\(1) & ((\cb|aluop\(0) & ((\alu1|Add0~54_combout\))) # (!\cb|aluop\(0) & (\alu1|Add0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu1|Add0~52_combout\,
	datab => \cb|aluop\(1),
	datac => \cb|aluop\(0),
	datad => \alu1|Add0~54_combout\,
	combout => \alu1|Add0~55_combout\);

-- Location: LCCOMB_X15_Y16_N10
\alu1|Add0~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~58_combout\ = (\cb|aluop\(0) & ((\cb|aluop\(1) & ((\ouD_b[14]~14_combout\))) # (!\cb|aluop\(1) & (\mux|ouD\(14))))) # (!\cb|aluop\(0) & (((\mux|ouD\(14))) # (!\cb|aluop\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|aluop\(0),
	datab => \cb|aluop\(1),
	datac => \mux|ouD\(14),
	datad => \ouD_b[14]~14_combout\,
	combout => \alu1|Add0~58_combout\);

-- Location: FF_X14_Y15_N19
\mux1|out_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|out_data~17_combout\,
	ena => \mux1|out_data[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|out_data\(15));

-- Location: FF_X11_Y18_N25
\stack1|Stack~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~36feeder_combout\,
	ena => \stack1|Stack~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~36_q\);

-- Location: FF_X7_Y21_N1
\stack1|Stack~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~54feeder_combout\,
	ena => \stack1|Stack~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~54_q\);

-- Location: FF_X15_Y15_N17
\stack1|Stack~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \stack1|Stack~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~18_q\);

-- Location: LCCOMB_X15_Y15_N16
\stack1|Stack~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~72_combout\ = (\stack1|SP\(0) & (!\stack1|SP\(1))) # (!\stack1|SP\(0) & ((\stack1|SP\(1) & (\stack1|Stack~18_q\)) # (!\stack1|SP\(1) & ((\stack1|Stack~54_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|SP\(0),
	datab => \stack1|SP\(1),
	datac => \stack1|Stack~18_q\,
	datad => \stack1|Stack~54_q\,
	combout => \stack1|Stack~72_combout\);

-- Location: FF_X11_Y18_N27
\stack1|Stack~0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~0feeder_combout\,
	ena => \stack1|Stack~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~0_q\);

-- Location: LCCOMB_X11_Y15_N8
\stack1|Stack~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~73_combout\ = (\stack1|Stack~72_combout\ & (((\stack1|Stack~0_q\) # (!\stack1|SP\(0))))) # (!\stack1|Stack~72_combout\ & (\stack1|Stack~36_q\ & (\stack1|SP\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~72_combout\,
	datab => \stack1|Stack~36_q\,
	datac => \stack1|SP\(0),
	datad => \stack1|Stack~0_q\,
	combout => \stack1|Stack~73_combout\);

-- Location: LCCOMB_X6_Y21_N22
\mux1|out_data[16]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|out_data[16]~1_combout\ = (!\rst~input_o\ & ((\cb|wr_md~q\) # ((\cb|wr_md_mem~q\) # (!\cb|re_pc~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|wr_md~q\,
	datab => \rst~input_o\,
	datac => \cb|re_pc~q\,
	datad => \cb|wr_md_mem~q\,
	combout => \mux1|out_data[16]~1_combout\);

-- Location: LCCOMB_X24_Y16_N2
\cb|Mux11~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux11~3_combout\ = (!\mux|opcode\(2) & \mux|opcode\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux|opcode\(2),
	datac => \mux|opcode\(0),
	combout => \cb|Mux11~3_combout\);

-- Location: LCCOMB_X24_Y18_N26
\cb|Mux11~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux11~4_combout\ = (\cb|Mux11~3_combout\ & ((\mux|opcode\(1) & ((\cb|count\(1)) # (\cb|count\(0)))) # (!\mux|opcode\(1) & (!\cb|count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|opcode\(1),
	datab => \cb|Mux11~3_combout\,
	datac => \cb|count\(1),
	datad => \cb|count\(0),
	combout => \cb|Mux11~4_combout\);

-- Location: LCCOMB_X17_Y16_N16
\cb|Mux10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux10~4_combout\ = (\cb|Mux12~1_combout\ & ((\mux|opcode\(1) & (\mux|opcode\(0) & !\mux|opcode\(2))) # (!\mux|opcode\(1) & (!\mux|opcode\(0) & \mux|opcode\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux12~1_combout\,
	datab => \mux|opcode\(1),
	datac => \mux|opcode\(0),
	datad => \mux|opcode\(2),
	combout => \cb|Mux10~4_combout\);

-- Location: LCCOMB_X24_Y16_N30
\cb|Mux10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux10~6_combout\ = (\cb|aluop\(1) & ((\mux|opcode\(2)) # ((\mux|opcode\(1) & \mux|opcode\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|opcode\(1),
	datab => \mux|opcode\(2),
	datac => \mux|opcode\(0),
	datad => \cb|aluop\(1),
	combout => \cb|Mux10~6_combout\);

-- Location: LCCOMB_X26_Y17_N22
\cb|Decoder0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Decoder0~0_combout\ = (!\cb|count\(3) & (!\cb|count\(1) & (!\cb|count\(2) & !\cb|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(3),
	datab => \cb|count\(1),
	datac => \cb|count\(2),
	datad => \cb|count\(0),
	combout => \cb|Decoder0~0_combout\);

-- Location: FF_X15_Y20_N13
\stack1|Stack~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \alu1|out\(1),
	ena => \stack1|Stack~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~19_q\);

-- Location: FF_X7_Y21_N21
\stack1|Stack~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~56feeder_combout\,
	ena => \stack1|Stack~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~56_q\);

-- Location: FF_X15_Y15_N11
\stack1|Stack~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \stack1|Stack~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~20_q\);

-- Location: LCCOMB_X15_Y15_N10
\stack1|Stack~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~76_combout\ = (\stack1|SP\(0) & (!\stack1|SP\(1))) # (!\stack1|SP\(0) & ((\stack1|SP\(1) & (\stack1|Stack~20_q\)) # (!\stack1|SP\(1) & ((\stack1|Stack~56_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|SP\(0),
	datab => \stack1|SP\(1),
	datac => \stack1|Stack~20_q\,
	datad => \stack1|Stack~56_q\,
	combout => \stack1|Stack~76_combout\);

-- Location: FF_X15_Y20_N19
\stack1|Stack~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \alu1|out\(3),
	ena => \stack1|Stack~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~21_q\);

-- Location: FF_X7_Y21_N31
\stack1|Stack~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~57feeder_combout\,
	ena => \stack1|Stack~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~57_q\);

-- Location: FF_X11_Y18_N31
\stack1|Stack~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \stack1|Stack~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~39_q\);

-- Location: LCCOMB_X11_Y18_N30
\stack1|Stack~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~78_combout\ = (\stack1|SP\(1) & (\stack1|SP\(0) & (\stack1|Stack~39_q\))) # (!\stack1|SP\(1) & ((\stack1|SP\(0)) # ((\stack1|Stack~57_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|SP\(1),
	datab => \stack1|SP\(0),
	datac => \stack1|Stack~39_q\,
	datad => \stack1|Stack~57_q\,
	combout => \stack1|Stack~78_combout\);

-- Location: FF_X15_Y20_N5
\stack1|Stack~3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~3feeder_combout\,
	ena => \stack1|Stack~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~3_q\);

-- Location: LCCOMB_X11_Y15_N6
\stack1|Stack~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~79_combout\ = (\stack1|Stack~78_combout\ & (((\stack1|Stack~3_q\)) # (!\stack1|Add0~0_combout\))) # (!\stack1|Stack~78_combout\ & (\stack1|Add0~0_combout\ & (\stack1|Stack~21_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~78_combout\,
	datab => \stack1|Add0~0_combout\,
	datac => \stack1|Stack~21_q\,
	datad => \stack1|Stack~3_q\,
	combout => \stack1|Stack~79_combout\);

-- Location: LCCOMB_X6_Y21_N14
\mux1|out_data~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|out_data~5_combout\ = (\cb|re_md~q\ & (\mux1|MD\(3))) # (!\cb|re_md~q\ & ((\mux1|PC\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux1|MD\(3),
	datab => \mux1|PC\(3),
	datac => \cb|re_md~q\,
	combout => \mux1|out_data~5_combout\);

-- Location: FF_X15_Y15_N1
\stack1|Stack~4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~4feeder_combout\,
	ena => \stack1|Stack~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~4_q\);

-- Location: FF_X7_Y21_N27
\stack1|Stack~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~59feeder_combout\,
	ena => \stack1|Stack~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~59_q\);

-- Location: FF_X11_Y18_N9
\stack1|Stack~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \stack1|Stack~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~41_q\);

-- Location: LCCOMB_X11_Y18_N8
\stack1|Stack~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~82_combout\ = (\stack1|SP\(1) & (((\stack1|Stack~41_q\ & \stack1|SP\(0))))) # (!\stack1|SP\(1) & ((\stack1|Stack~59_q\) # ((\stack1|SP\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|SP\(1),
	datab => \stack1|Stack~59_q\,
	datac => \stack1|Stack~41_q\,
	datad => \stack1|SP\(0),
	combout => \stack1|Stack~82_combout\);

-- Location: FF_X14_Y18_N31
\stack1|Stack~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \alu1|out\(6),
	ena => \stack1|Stack~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~42_q\);

-- Location: FF_X7_Y21_N29
\stack1|Stack~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~60feeder_combout\,
	ena => \stack1|Stack~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~60_q\);

-- Location: FF_X15_Y15_N3
\stack1|Stack~24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \stack1|Stack~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~24_q\);

-- Location: LCCOMB_X15_Y15_N2
\stack1|Stack~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~84_combout\ = (\stack1|SP\(0) & (!\stack1|SP\(1))) # (!\stack1|SP\(0) & ((\stack1|SP\(1) & (\stack1|Stack~24_q\)) # (!\stack1|SP\(1) & ((\stack1|Stack~60_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|SP\(0),
	datab => \stack1|SP\(1),
	datac => \stack1|Stack~24_q\,
	datad => \stack1|Stack~60_q\,
	combout => \stack1|Stack~84_combout\);

-- Location: FF_X15_Y15_N29
\stack1|Stack~6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~6feeder_combout\,
	ena => \stack1|Stack~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~6_q\);

-- Location: LCCOMB_X11_Y15_N28
\stack1|Stack~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~85_combout\ = (\stack1|Stack~84_combout\ & ((\stack1|Stack~6_q\) # ((!\stack1|SP\(0))))) # (!\stack1|Stack~84_combout\ & (((\stack1|SP\(0) & \stack1|Stack~42_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~84_combout\,
	datab => \stack1|Stack~6_q\,
	datac => \stack1|SP\(0),
	datad => \stack1|Stack~42_q\,
	combout => \stack1|Stack~85_combout\);

-- Location: FF_X7_Y21_N23
\stack1|Stack~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~61feeder_combout\,
	ena => \stack1|Stack~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~61_q\);

-- Location: FF_X11_Y18_N13
\stack1|Stack~7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~7feeder_combout\,
	ena => \stack1|Stack~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~7_q\);

-- Location: FF_X11_Y18_N15
\stack1|Stack~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \alu1|out\(8),
	ena => \stack1|Stack~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~44_q\);

-- Location: FF_X7_Y21_N17
\stack1|Stack~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~62feeder_combout\,
	ena => \stack1|Stack~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~62_q\);

-- Location: FF_X15_Y15_N23
\stack1|Stack~26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \stack1|Stack~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~26_q\);

-- Location: LCCOMB_X15_Y15_N22
\stack1|Stack~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~88_combout\ = (\stack1|SP\(0) & (((!\stack1|SP\(1))))) # (!\stack1|SP\(0) & ((\stack1|SP\(1) & ((\stack1|Stack~26_q\))) # (!\stack1|SP\(1) & (\stack1|Stack~62_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|SP\(0),
	datab => \stack1|Stack~62_q\,
	datac => \stack1|Stack~26_q\,
	datad => \stack1|SP\(1),
	combout => \stack1|Stack~88_combout\);

-- Location: FF_X11_Y18_N17
\stack1|Stack~8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~8feeder_combout\,
	ena => \stack1|Stack~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~8_q\);

-- Location: LCCOMB_X11_Y15_N16
\stack1|Stack~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~89_combout\ = (\stack1|SP\(0) & ((\stack1|Stack~88_combout\ & (\stack1|Stack~8_q\)) # (!\stack1|Stack~88_combout\ & ((\stack1|Stack~44_q\))))) # (!\stack1|SP\(0) & (((\stack1|Stack~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~8_q\,
	datab => \stack1|Stack~44_q\,
	datac => \stack1|SP\(0),
	datad => \stack1|Stack~88_combout\,
	combout => \stack1|Stack~89_combout\);

-- Location: FF_X15_Y20_N29
\stack1|Stack~27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \alu1|out\(9),
	ena => \stack1|Stack~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~27_q\);

-- Location: FF_X7_Y21_N11
\stack1|Stack~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~63feeder_combout\,
	ena => \stack1|Stack~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~63_q\);

-- Location: FF_X11_Y18_N11
\stack1|Stack~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \stack1|Stack~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~45_q\);

-- Location: LCCOMB_X11_Y18_N10
\stack1|Stack~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~90_combout\ = (\stack1|SP\(1) & (((\stack1|Stack~45_q\ & \stack1|SP\(0))))) # (!\stack1|SP\(1) & ((\stack1|Stack~63_q\) # ((\stack1|SP\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~63_q\,
	datab => \stack1|SP\(1),
	datac => \stack1|Stack~45_q\,
	datad => \stack1|SP\(0),
	combout => \stack1|Stack~90_combout\);

-- Location: FF_X15_Y20_N15
\stack1|Stack~9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~9feeder_combout\,
	ena => \stack1|Stack~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~9_q\);

-- Location: LCCOMB_X10_Y18_N0
\stack1|Stack~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~91_combout\ = (\stack1|Stack~90_combout\ & ((\stack1|Stack~9_q\) # ((!\stack1|Add0~0_combout\)))) # (!\stack1|Stack~90_combout\ & (((\stack1|Stack~27_q\ & \stack1|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~9_q\,
	datab => \stack1|Stack~27_q\,
	datac => \stack1|Stack~90_combout\,
	datad => \stack1|Add0~0_combout\,
	combout => \stack1|Stack~91_combout\);

-- Location: LCCOMB_X10_Y16_N0
\mux1|out_data~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|out_data~11_combout\ = (\cb|re_md~q\ & ((\mux1|MD\(9)))) # (!\cb|re_md~q\ & (\mux1|PC\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux1|PC\(9),
	datac => \cb|re_md~q\,
	datad => \mux1|MD\(9),
	combout => \mux1|out_data~11_combout\);

-- Location: FF_X7_Y21_N13
\stack1|Stack~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~64feeder_combout\,
	ena => \stack1|Stack~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~64_q\);

-- Location: FF_X11_Y18_N7
\stack1|Stack~10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~10feeder_combout\,
	ena => \stack1|Stack~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~10_q\);

-- Location: LCCOMB_X10_Y16_N2
\mux1|out_data~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|out_data~12_combout\ = (\cb|re_md~q\ & (\mux1|MD\(10))) # (!\cb|re_md~q\ & ((\mux1|PC\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux1|MD\(10),
	datac => \cb|re_md~q\,
	datad => \mux1|PC\(10),
	combout => \mux1|out_data~12_combout\);

-- Location: FF_X15_Y15_N19
\stack1|Stack~29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \alu1|out\(11),
	ena => \stack1|Stack~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~29_q\);

-- Location: FF_X7_Y21_N15
\stack1|Stack~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~65feeder_combout\,
	ena => \stack1|Stack~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~65_q\);

-- Location: LCCOMB_X10_Y16_N4
\mux1|out_data~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|out_data~13_combout\ = (\cb|re_md~q\ & ((\mux1|MD\(11)))) # (!\cb|re_md~q\ & (\mux1|PC\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux1|PC\(11),
	datac => \cb|re_md~q\,
	datad => \mux1|MD\(11),
	combout => \mux1|out_data~13_combout\);

-- Location: FF_X15_Y15_N21
\stack1|Stack~30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \alu1|out\(12),
	ena => \stack1|Stack~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~30_q\);

-- Location: FF_X7_Y21_N25
\stack1|Stack~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~66feeder_combout\,
	ena => \stack1|Stack~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~66_q\);

-- Location: FF_X11_Y18_N5
\stack1|Stack~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \stack1|Stack~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~48_q\);

-- Location: LCCOMB_X11_Y18_N4
\stack1|Stack~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~96_combout\ = (\stack1|SP\(1) & (((\stack1|Stack~48_q\ & \stack1|SP\(0))))) # (!\stack1|SP\(1) & ((\stack1|Stack~66_q\) # ((\stack1|SP\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|SP\(1),
	datab => \stack1|Stack~66_q\,
	datac => \stack1|Stack~48_q\,
	datad => \stack1|SP\(0),
	combout => \stack1|Stack~96_combout\);

-- Location: FF_X11_Y18_N23
\stack1|Stack~12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~12feeder_combout\,
	ena => \stack1|Stack~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~12_q\);

-- Location: LCCOMB_X10_Y18_N14
\stack1|Stack~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~97_combout\ = (\stack1|Add0~0_combout\ & ((\stack1|Stack~96_combout\ & (\stack1|Stack~12_q\)) # (!\stack1|Stack~96_combout\ & ((\stack1|Stack~30_q\))))) # (!\stack1|Add0~0_combout\ & (((\stack1|Stack~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~12_q\,
	datab => \stack1|Add0~0_combout\,
	datac => \stack1|Stack~30_q\,
	datad => \stack1|Stack~96_combout\,
	combout => \stack1|Stack~97_combout\);

-- Location: FF_X15_Y15_N7
\stack1|Stack~31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \alu1|out\(13),
	ena => \stack1|Stack~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~31_q\);

-- Location: FF_X7_Y21_N3
\stack1|Stack~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~67feeder_combout\,
	ena => \stack1|Stack~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~67_q\);

-- Location: FF_X7_Y23_N9
\stack1|Stack~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \stack1|Stack~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~49_q\);

-- Location: LCCOMB_X7_Y23_N8
\stack1|Stack~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~98_combout\ = (\stack1|SP\(1) & (((\stack1|Stack~49_q\ & \stack1|SP\(0))))) # (!\stack1|SP\(1) & ((\stack1|Stack~67_q\) # ((\stack1|SP\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|SP\(1),
	datab => \stack1|Stack~67_q\,
	datac => \stack1|Stack~49_q\,
	datad => \stack1|SP\(0),
	combout => \stack1|Stack~98_combout\);

-- Location: FF_X15_Y15_N25
\stack1|Stack~13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~13feeder_combout\,
	ena => \stack1|Stack~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~13_q\);

-- Location: LCCOMB_X10_Y18_N8
\stack1|Stack~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~99_combout\ = (\stack1|Stack~98_combout\ & (((\stack1|Stack~13_q\) # (!\stack1|Add0~0_combout\)))) # (!\stack1|Stack~98_combout\ & (\stack1|Stack~31_q\ & ((\stack1|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~31_q\,
	datab => \stack1|Stack~98_combout\,
	datac => \stack1|Stack~13_q\,
	datad => \stack1|Add0~0_combout\,
	combout => \stack1|Stack~99_combout\);

-- Location: LCCOMB_X14_Y15_N22
\mux1|out_data~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|out_data~15_combout\ = (!\rst~input_o\ & (\cb|re_md~q\ & \mux1|MD\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datac => \cb|re_md~q\,
	datad => \mux1|MD\(13),
	combout => \mux1|out_data~15_combout\);

-- Location: FF_X7_Y21_N5
\stack1|Stack~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~68feeder_combout\,
	ena => \stack1|Stack~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~68_q\);

-- Location: FF_X7_Y23_N11
\stack1|Stack~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \stack1|Stack~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~50_q\);

-- Location: LCCOMB_X7_Y23_N10
\stack1|Stack~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~100_combout\ = (\stack1|SP\(0) & (((\stack1|Stack~50_q\) # (!\stack1|SP\(1))))) # (!\stack1|SP\(0) & (\stack1|Stack~68_q\ & ((!\stack1|SP\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~68_q\,
	datab => \stack1|SP\(0),
	datac => \stack1|Stack~50_q\,
	datad => \stack1|SP\(1),
	combout => \stack1|Stack~100_combout\);

-- Location: FF_X15_Y15_N31
\stack1|Stack~15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~15feeder_combout\,
	ena => \stack1|Stack~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~15_q\);

-- Location: LCCOMB_X14_Y15_N18
\mux1|out_data~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|out_data~17_combout\ = (!\rst~input_o\ & (\cb|re_md~q\ & \mux1|MD\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datac => \cb|re_md~q\,
	datad => \mux1|MD\(15),
	combout => \mux1|out_data~17_combout\);

-- Location: FF_X20_Y22_N1
\mem|outD[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mux17~84_combout\,
	ena => \mem|outD[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|outD\(0));

-- Location: LCCOMB_X26_Y17_N12
\cb|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux7~0_combout\ = (\cb|count\(1) & (((\cb|count\(2)) # (!\cb|count\(0))) # (!\cb|count\(3)))) # (!\cb|count\(1) & (((\cb|count\(3) & \cb|count\(0))) # (!\cb|count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(3),
	datab => \cb|count\(1),
	datac => \cb|count\(2),
	datad => \cb|count\(0),
	combout => \cb|Mux7~0_combout\);

-- Location: LCCOMB_X26_Y16_N30
\cb|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux14~1_combout\ = (\cb|re_pc~1_combout\ & (((\cb|count\(0)) # (!\cb|Equal1~1_combout\)) # (!\cb|count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(3),
	datab => \cb|Equal1~1_combout\,
	datac => \cb|re_pc~1_combout\,
	datad => \cb|count\(0),
	combout => \cb|Mux14~1_combout\);

-- Location: LCCOMB_X15_Y16_N20
\alu1|Add0~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~68_combout\ = (\cb|aluop\(0) & ((\cb|aluop\(1) & ((\ouD_b[17]~16_combout\))) # (!\cb|aluop\(1) & (\mux|ouD\(17))))) # (!\cb|aluop\(0) & ((\mux|ouD\(17)) # ((!\cb|aluop\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|ouD\(17),
	datab => \cb|aluop\(0),
	datac => \ouD_b[17]~16_combout\,
	datad => \cb|aluop\(1),
	combout => \alu1|Add0~68_combout\);

-- Location: FF_X24_Y20_N1
\mem|outD[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mux14~84_combout\,
	ena => \mem|outD[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|outD\(3));

-- Location: LCCOMB_X6_Y21_N6
\mux1|MD~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|MD~4_combout\ = (\cb|wr_md_mem~q\ & (\mem|outD\(3))) # (!\cb|wr_md_mem~q\ & ((\alu1|out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cb|wr_md_mem~q\,
	datac => \mem|outD\(3),
	datad => \alu1|out\(3),
	combout => \mux1|MD~4_combout\);

-- Location: LCCOMB_X7_Y20_N30
\mux1|Add0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~17_combout\ = (\cb|pc_inc~q\ & (\mux1|Add0~15_combout\)) # (!\cb|pc_inc~q\ & ((\alu1|out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux1|Add0~15_combout\,
	datab => \cb|pc_inc~q\,
	datad => \alu1|out\(5),
	combout => \mux1|Add0~17_combout\);

-- Location: FF_X21_Y18_N25
\mem|outD[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mux11~84_combout\,
	ena => \mem|outD[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|outD\(6));

-- Location: LCCOMB_X10_Y22_N26
\mux1|MD~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|MD~7_combout\ = (\cb|wr_md_mem~q\ & (\mem|outD\(6))) # (!\cb|wr_md_mem~q\ & ((\alu1|out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|outD\(6),
	datac => \cb|wr_md_mem~q\,
	datad => \alu1|out\(6),
	combout => \mux1|MD~7_combout\);

-- Location: FF_X23_Y22_N17
\mem|outD[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mux10~84_combout\,
	ena => \mem|outD[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|outD\(7));

-- Location: LCCOMB_X10_Y22_N28
\mux1|MD~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|MD~8_combout\ = (\cb|wr_md_mem~q\ & ((\mem|outD\(7)))) # (!\cb|wr_md_mem~q\ & (\alu1|out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|wr_md_mem~q\,
	datac => \alu1|out\(7),
	datad => \mem|outD\(7),
	combout => \mux1|MD~8_combout\);

-- Location: FF_X20_Y22_N11
\mem|outD[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mux9~84_combout\,
	ena => \mem|outD[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|outD\(8));

-- Location: FF_X12_Y13_N1
\mem|outD[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mux8~84_combout\,
	ena => \mem|outD[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|outD\(9));

-- Location: LCCOMB_X10_Y22_N8
\mux1|MD~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|MD~10_combout\ = (\cb|wr_md_mem~q\ & (\mem|outD\(9))) # (!\cb|wr_md_mem~q\ & ((\alu1|out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|outD\(9),
	datac => \cb|wr_md_mem~q\,
	datad => \alu1|out\(9),
	combout => \mux1|MD~10_combout\);

-- Location: LCCOMB_X6_Y20_N30
\mux1|Add0~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~29_combout\ = (\cb|pc_inc~q\ & (\mux1|Add0~27_combout\)) # (!\cb|pc_inc~q\ & ((\alu1|out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|pc_inc~q\,
	datab => \mux1|Add0~27_combout\,
	datac => \alu1|out\(9),
	combout => \mux1|Add0~29_combout\);

-- Location: FF_X17_Y17_N17
\mem|outD[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mux7~84_combout\,
	ena => \mem|outD[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|outD\(10));

-- Location: LCCOMB_X6_Y21_N18
\mux1|MD~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|MD~11_combout\ = (\cb|wr_md_mem~q\ & (\mem|outD\(10))) # (!\cb|wr_md_mem~q\ & ((\alu1|out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cb|wr_md_mem~q\,
	datac => \mem|outD\(10),
	datad => \alu1|out\(10),
	combout => \mux1|MD~11_combout\);

-- Location: FF_X16_Y15_N9
\mem|outD[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mux6~84_combout\,
	ena => \mem|outD[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|outD\(11));

-- Location: LCCOMB_X10_Y22_N18
\mux1|MD~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|MD~12_combout\ = (\cb|wr_md_mem~q\ & (\mem|outD\(11))) # (!\cb|wr_md_mem~q\ & ((\alu1|out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|outD\(11),
	datac => \cb|wr_md_mem~q\,
	datad => \alu1|out\(11),
	combout => \mux1|MD~12_combout\);

-- Location: FF_X19_Y16_N9
\mem|outD[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mux5~84_combout\,
	ena => \mem|outD[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|outD\(12));

-- Location: FF_X19_Y17_N1
\mem|outD[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mux4~84_combout\,
	ena => \mem|outD[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|outD\(13));

-- Location: LCCOMB_X10_Y22_N30
\mux1|MD~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|MD~14_combout\ = (\cb|wr_md_mem~q\ & (\mem|outD\(13))) # (!\cb|wr_md_mem~q\ & ((\alu1|out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|outD\(13),
	datac => \cb|wr_md_mem~q\,
	datad => \alu1|out\(13),
	combout => \mux1|MD~14_combout\);

-- Location: FF_X11_Y16_N9
\mem|outD[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mux2~84_combout\,
	ena => \mem|outD[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|outD\(15));

-- Location: LCCOMB_X10_Y22_N10
\mux1|MD~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|MD~16_combout\ = (\cb|wr_md_mem~q\ & (\mem|outD\(15))) # (!\cb|wr_md_mem~q\ & ((\alu1|out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|wr_md_mem~q\,
	datac => \mem|outD\(15),
	datad => \alu1|out\(15),
	combout => \mux1|MD~16_combout\);

-- Location: FF_X19_Y15_N25
\mem|Mem[83][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[83][0]~feeder_combout\,
	ena => \mem|Mem[83][17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[83][0]~q\);

-- Location: FF_X22_Y12_N17
\mem|Mem[89][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[89][0]~feeder_combout\,
	ena => \mem|Mem[89][17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[89][0]~q\);

-- Location: FF_X22_Y16_N1
\mem|Mem[81][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[81][17]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[81][0]~q\);

-- Location: LCCOMB_X22_Y16_N0
\mem|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~0_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[89][0]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[81][0]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[89][0]~q\,
	datac => \mem|Mem[81][0]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux17~0_combout\);

-- Location: FF_X22_Y16_N19
\mem|Mem[91][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[91][17]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[91][0]~q\);

-- Location: LCCOMB_X22_Y16_N18
\mem|Mux17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~1_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux17~0_combout\ & ((\mem|Mem[91][0]~q\))) # (!\mem|Mux17~0_combout\ & (\mem|Mem[83][0]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[83][0]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[91][0]~q\,
	datad => \mem|Mux17~0_combout\,
	combout => \mem|Mux17~1_combout\);

-- Location: FF_X12_Y11_N1
\mem|Mem[105][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[105][0]~feeder_combout\,
	ena => \mem|Mem[105][17]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[105][0]~q\);

-- Location: FF_X16_Y10_N25
\mem|Mem[99][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[99][0]~feeder_combout\,
	ena => \mem|Mem[99][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[99][0]~q\);

-- Location: FF_X12_Y14_N1
\mem|Mem[97][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[97][17]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[97][0]~q\);

-- Location: LCCOMB_X12_Y14_N0
\mem|Mux17~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~2_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[99][0]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[97][0]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[99][0]~q\,
	datac => \mem|Mem[97][0]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux17~2_combout\);

-- Location: FF_X12_Y11_N3
\mem|Mem[107][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[107][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[107][0]~q\);

-- Location: LCCOMB_X12_Y11_N2
\mem|Mux17~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~3_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux17~2_combout\ & ((\mem|Mem[107][0]~q\))) # (!\mem|Mux17~2_combout\ & (\mem|Mem[105][0]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[105][0]~q\,
	datac => \mem|Mem[107][0]~q\,
	datad => \mem|Mux17~2_combout\,
	combout => \mem|Mux17~3_combout\);

-- Location: FF_X16_Y13_N9
\mem|Mem[73][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[73][0]~feeder_combout\,
	ena => \mem|Mem[73][17]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[73][0]~q\);

-- Location: FF_X23_Y18_N17
\mem|Mem[67][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[67][0]~feeder_combout\,
	ena => \mem|Mem[67][17]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[67][0]~q\);

-- Location: FF_X19_Y15_N27
\mem|Mem[65][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[65][17]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[65][0]~q\);

-- Location: LCCOMB_X19_Y15_N26
\mem|Mux17~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~4_combout\ = (\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3)) # ((\mem|Mem[67][0]~q\)))) # (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(3) & (\mem|Mem[65][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[65][0]~q\,
	datad => \mem|Mem[67][0]~q\,
	combout => \mem|Mux17~4_combout\);

-- Location: FF_X17_Y12_N1
\mem|Mem[75][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[75][17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[75][0]~q\);

-- Location: LCCOMB_X17_Y12_N0
\mem|Mux17~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~5_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux17~4_combout\ & ((\mem|Mem[75][0]~q\))) # (!\mem|Mux17~4_combout\ & (\mem|Mem[73][0]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[73][0]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[75][0]~q\,
	datad => \mem|Mux17~4_combout\,
	combout => \mem|Mux17~5_combout\);

-- Location: LCCOMB_X17_Y19_N24
\mem|Mux17~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~6_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mux17~3_combout\))) # (!\mar1|ou_MAR\(5) & (\mem|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mux17~5_combout\,
	datad => \mem|Mux17~3_combout\,
	combout => \mem|Mux17~6_combout\);

-- Location: FF_X10_Y12_N1
\mem|Mem[115][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[115][17]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[115][0]~q\);

-- Location: FF_X7_Y14_N25
\mem|Mem[121][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[121][0]~feeder_combout\,
	ena => \mem|Mem[121][17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[121][0]~q\);

-- Location: FF_X12_Y14_N27
\mem|Mem[113][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[113][17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[113][0]~q\);

-- Location: LCCOMB_X12_Y14_N26
\mem|Mux17~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~7_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mem[121][0]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[113][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[121][0]~q\,
	datac => \mem|Mem[113][0]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux17~7_combout\);

-- Location: FF_X17_Y12_N19
\mem|Mem[123][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[123][0]~feeder_combout\,
	ena => \mem|Mem[123][17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[123][0]~q\);

-- Location: LCCOMB_X10_Y12_N0
\mem|Mux17~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~8_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux17~7_combout\ & (\mem|Mem[123][0]~q\)) # (!\mem|Mux17~7_combout\ & ((\mem|Mem[115][0]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[123][0]~q\,
	datac => \mem|Mem[115][0]~q\,
	datad => \mem|Mux17~7_combout\,
	combout => \mem|Mux17~8_combout\);

-- Location: LCCOMB_X17_Y15_N24
\mem|Mux17~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~9_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux17~6_combout\ & ((\mem|Mux17~8_combout\))) # (!\mem|Mux17~6_combout\ & (\mem|Mux17~1_combout\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux17~1_combout\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux17~8_combout\,
	datad => \mem|Mux17~6_combout\,
	combout => \mem|Mux17~9_combout\);

-- Location: FF_X21_Y14_N17
\mem|Mem[86][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[86][17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[86][0]~q\);

-- Location: FF_X15_Y9_N25
\mem|Mem[92][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[92][0]~feeder_combout\,
	ena => \mem|Mem[92][17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[92][0]~q\);

-- Location: FF_X20_Y14_N9
\mem|Mem[84][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[84][17]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[84][0]~q\);

-- Location: LCCOMB_X20_Y14_N8
\mem|Mux17~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~10_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mem[92][0]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[84][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[92][0]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[84][0]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux17~10_combout\);

-- Location: FF_X24_Y17_N25
\mem|Mem[94][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[94][0]~feeder_combout\,
	ena => \mem|Mem[94][17]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[94][0]~q\);

-- Location: LCCOMB_X21_Y14_N16
\mem|Mux17~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~11_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux17~10_combout\ & (\mem|Mem[94][0]~q\)) # (!\mem|Mux17~10_combout\ & ((\mem|Mem[86][0]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux17~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[94][0]~q\,
	datac => \mem|Mem[86][0]~q\,
	datad => \mem|Mux17~10_combout\,
	combout => \mem|Mux17~11_combout\);

-- Location: FF_X19_Y11_N25
\mem|Mem[108][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[108][0]~feeder_combout\,
	ena => \mem|Mem[108][17]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[108][0]~q\);

-- Location: FF_X19_Y9_N1
\mem|Mem[102][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[102][0]~feeder_combout\,
	ena => \mem|Mem[102][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[102][0]~q\);

-- Location: FF_X19_Y10_N1
\mem|Mem[100][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[100][17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[100][0]~q\);

-- Location: LCCOMB_X19_Y10_N0
\mem|Mux17~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~12_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[102][0]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[100][0]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[102][0]~q\,
	datac => \mem|Mem[100][0]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux17~12_combout\);

-- Location: FF_X19_Y11_N3
\mem|Mem[110][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[110][17]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[110][0]~q\);

-- Location: LCCOMB_X19_Y11_N2
\mem|Mux17~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~13_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux17~12_combout\ & ((\mem|Mem[110][0]~q\))) # (!\mem|Mux17~12_combout\ & (\mem|Mem[108][0]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[108][0]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[110][0]~q\,
	datad => \mem|Mux17~12_combout\,
	combout => \mem|Mux17~13_combout\);

-- Location: FF_X15_Y9_N19
\mem|Mem[76][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[76][0]~feeder_combout\,
	ena => \mem|Mem[76][17]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[76][0]~q\);

-- Location: FF_X12_Y9_N25
\mem|Mem[70][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[70][0]~feeder_combout\,
	ena => \mem|Mem[70][17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[70][0]~q\);

-- Location: FF_X20_Y10_N25
\mem|Mem[68][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[68][17]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[68][0]~q\);

-- Location: LCCOMB_X20_Y10_N24
\mem|Mux17~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~14_combout\ = (\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3)) # ((\mem|Mem[70][0]~q\)))) # (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(3) & (\mem|Mem[68][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[68][0]~q\,
	datad => \mem|Mem[70][0]~q\,
	combout => \mem|Mux17~14_combout\);

-- Location: FF_X20_Y10_N11
\mem|Mem[78][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[78][17]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[78][0]~q\);

-- Location: LCCOMB_X20_Y10_N10
\mem|Mux17~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~15_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux17~14_combout\ & ((\mem|Mem[78][0]~q\))) # (!\mem|Mux17~14_combout\ & (\mem|Mem[76][0]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[76][0]~q\,
	datac => \mem|Mem[78][0]~q\,
	datad => \mem|Mux17~14_combout\,
	combout => \mem|Mux17~15_combout\);

-- Location: LCCOMB_X20_Y13_N16
\mem|Mux17~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~16_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4)) # ((\mem|Mux17~13_combout\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & (\mem|Mux17~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux17~15_combout\,
	datad => \mem|Mux17~13_combout\,
	combout => \mem|Mux17~16_combout\);

-- Location: FF_X12_Y9_N11
\mem|Mem[118][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[118][0]~feeder_combout\,
	ena => \mem|Mem[118][17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[118][0]~q\);

-- Location: FF_X8_Y12_N1
\mem|Mem[124][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[124][0]~feeder_combout\,
	ena => \mem|Mem[124][17]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[124][0]~q\);

-- Location: FF_X8_Y12_N3
\mem|Mem[116][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[116][17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[116][0]~q\);

-- Location: LCCOMB_X8_Y12_N2
\mem|Mux17~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~17_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mem[124][0]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[116][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[124][0]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[116][0]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux17~17_combout\);

-- Location: FF_X17_Y9_N9
\mem|Mem[126][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[126][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[126][0]~q\);

-- Location: LCCOMB_X17_Y9_N8
\mem|Mux17~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~18_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux17~17_combout\ & ((\mem|Mem[126][0]~q\))) # (!\mem|Mux17~17_combout\ & (\mem|Mem[118][0]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[118][0]~q\,
	datac => \mem|Mem[126][0]~q\,
	datad => \mem|Mux17~17_combout\,
	combout => \mem|Mux17~18_combout\);

-- Location: LCCOMB_X20_Y13_N2
\mem|Mux17~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~19_combout\ = (\mem|Mux17~16_combout\ & (((\mem|Mux17~18_combout\) # (!\mar1|ou_MAR\(4))))) # (!\mem|Mux17~16_combout\ & (\mem|Mux17~11_combout\ & ((\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux17~11_combout\,
	datab => \mem|Mux17~16_combout\,
	datac => \mem|Mux17~18_combout\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux17~19_combout\);

-- Location: FF_X21_Y13_N17
\mem|Mem[88][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[88][17]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[88][0]~q\);

-- Location: FF_X21_Y14_N3
\mem|Mem[82][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[82][0]~feeder_combout\,
	ena => \mem|Mem[82][17]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[82][0]~q\);

-- Location: FF_X20_Y16_N1
\mem|Mem[80][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[80][17]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[80][0]~q\);

-- Location: LCCOMB_X20_Y16_N0
\mem|Mux17~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~20_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & ((\mem|Mem[82][0]~q\))) # (!\mar1|ou_MAR\(1) & (\mem|Mem[80][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[80][0]~q\,
	datad => \mem|Mem[82][0]~q\,
	combout => \mem|Mux17~20_combout\);

-- Location: FF_X23_Y17_N25
\mem|Mem[90][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[90][0]~feeder_combout\,
	ena => \mem|Mem[90][17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[90][0]~q\);

-- Location: LCCOMB_X21_Y13_N16
\mem|Mux17~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~21_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux17~20_combout\ & (\mem|Mem[90][0]~q\)) # (!\mem|Mux17~20_combout\ & ((\mem|Mem[88][0]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux17~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[90][0]~q\,
	datac => \mem|Mem[88][0]~q\,
	datad => \mem|Mux17~20_combout\,
	combout => \mem|Mux17~21_combout\);

-- Location: FF_X11_Y14_N9
\mem|Mem[104][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[104][0]~feeder_combout\,
	ena => \mem|Mem[104][17]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[104][0]~q\);

-- Location: FF_X11_Y10_N25
\mem|Mem[98][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[98][0]~feeder_combout\,
	ena => \mem|Mem[98][17]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[98][0]~q\);

-- Location: FF_X16_Y10_N19
\mem|Mem[96][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[96][17]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[96][0]~q\);

-- Location: LCCOMB_X16_Y10_N18
\mem|Mux17~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~22_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mem[98][0]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[96][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[98][0]~q\,
	datac => \mem|Mem[96][0]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux17~22_combout\);

-- Location: FF_X20_Y13_N29
\mem|Mem[106][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[106][17]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[106][0]~q\);

-- Location: LCCOMB_X20_Y13_N28
\mem|Mux17~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~23_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux17~22_combout\ & (\mem|Mem[106][0]~q\)) # (!\mem|Mux17~22_combout\ & ((\mem|Mem[104][0]~q\))))) # (!\mar1|ou_MAR\(3) & (\mem|Mux17~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mux17~22_combout\,
	datac => \mem|Mem[106][0]~q\,
	datad => \mem|Mem[104][0]~q\,
	combout => \mem|Mux17~23_combout\);

-- Location: FF_X15_Y13_N25
\mem|Mem[72][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[72][0]~feeder_combout\,
	ena => \mem|Mem[72][17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[72][0]~q\);

-- Location: FF_X16_Y11_N17
\mem|Mem[66][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[66][0]~feeder_combout\,
	ena => \mem|Mem[66][17]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[66][0]~q\);

-- Location: FF_X20_Y11_N17
\mem|Mem[64][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[64][17]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[64][0]~q\);

-- Location: LCCOMB_X20_Y11_N16
\mem|Mux17~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~24_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & ((\mem|Mem[66][0]~q\))) # (!\mar1|ou_MAR\(1) & (\mem|Mem[64][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[64][0]~q\,
	datad => \mem|Mem[66][0]~q\,
	combout => \mem|Mux17~24_combout\);

-- Location: FF_X20_Y13_N31
\mem|Mem[74][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[74][17]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[74][0]~q\);

-- Location: LCCOMB_X20_Y13_N30
\mem|Mux17~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~25_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux17~24_combout\ & ((\mem|Mem[74][0]~q\))) # (!\mem|Mux17~24_combout\ & (\mem|Mem[72][0]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux17~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[72][0]~q\,
	datac => \mem|Mem[74][0]~q\,
	datad => \mem|Mux17~24_combout\,
	combout => \mem|Mux17~25_combout\);

-- Location: LCCOMB_X20_Y13_N0
\mem|Mux17~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~26_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4)) # ((\mem|Mux17~23_combout\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & (\mem|Mux17~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux17~25_combout\,
	datad => \mem|Mux17~23_combout\,
	combout => \mem|Mux17~26_combout\);

-- Location: FF_X16_Y11_N3
\mem|Mem[114][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[114][0]~feeder_combout\,
	ena => \mem|Mem[114][17]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[114][0]~q\);

-- Location: FF_X11_Y14_N11
\mem|Mem[120][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[120][0]~feeder_combout\,
	ena => \mem|Mem[120][17]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[120][0]~q\);

-- Location: FF_X15_Y10_N27
\mem|Mem[112][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[112][17]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[112][0]~q\);

-- Location: LCCOMB_X15_Y10_N26
\mem|Mux17~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~27_combout\ = (\mar1|ou_MAR\(1) & (\mar1|ou_MAR\(3))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & ((\mem|Mem[120][0]~q\))) # (!\mar1|ou_MAR\(3) & (\mem|Mem[112][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[112][0]~q\,
	datad => \mem|Mem[120][0]~q\,
	combout => \mem|Mux17~27_combout\);

-- Location: FF_X11_Y13_N25
\mem|Mem[122][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[122][17]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[122][0]~q\);

-- Location: LCCOMB_X11_Y13_N24
\mem|Mux17~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~28_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux17~27_combout\ & ((\mem|Mem[122][0]~q\))) # (!\mem|Mux17~27_combout\ & (\mem|Mem[114][0]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux17~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[114][0]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[122][0]~q\,
	datad => \mem|Mux17~27_combout\,
	combout => \mem|Mux17~28_combout\);

-- Location: LCCOMB_X20_Y13_N18
\mem|Mux17~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~29_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux17~26_combout\ & (\mem|Mux17~28_combout\)) # (!\mem|Mux17~26_combout\ & ((\mem|Mux17~21_combout\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux17~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux17~28_combout\,
	datab => \mem|Mux17~21_combout\,
	datac => \mar1|ou_MAR\(4),
	datad => \mem|Mux17~26_combout\,
	combout => \mem|Mux17~29_combout\);

-- Location: LCCOMB_X21_Y22_N0
\mem|Mux17~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~30_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0)) # (\mem|Mux17~19_combout\)))) # (!\mar1|ou_MAR\(2) & (\mem|Mux17~29_combout\ & (!\mar1|ou_MAR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux17~29_combout\,
	datac => \mar1|ou_MAR\(0),
	datad => \mem|Mux17~19_combout\,
	combout => \mem|Mux17~30_combout\);

-- Location: FF_X22_Y18_N17
\mem|Mem[79][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[79][17]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[79][0]~q\);

-- Location: FF_X24_Y14_N17
\mem|Mem[87][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[87][0]~feeder_combout\,
	ena => \mem|Mem[87][17]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[87][0]~q\);

-- Location: FF_X23_Y18_N19
\mem|Mem[71][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[71][17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[71][0]~q\);

-- Location: LCCOMB_X23_Y18_N18
\mem|Mux17~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~31_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(4) & (\mem|Mem[87][0]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[71][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[87][0]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[71][0]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux17~31_combout\);

-- Location: FF_X22_Y18_N19
\mem|Mem[95][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[95][0]~feeder_combout\,
	ena => \mem|Mem[95][17]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[95][0]~q\);

-- Location: LCCOMB_X22_Y18_N16
\mem|Mux17~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~32_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux17~31_combout\ & (\mem|Mem[95][0]~q\)) # (!\mem|Mux17~31_combout\ & ((\mem|Mem[79][0]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux17~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[95][0]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[79][0]~q\,
	datad => \mem|Mux17~31_combout\,
	combout => \mem|Mux17~32_combout\);

-- Location: FF_X15_Y14_N1
\mem|Mem[117][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[117][0]~feeder_combout\,
	ena => \mem|Mem[117][17]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[117][0]~q\);

-- Location: FF_X14_Y12_N9
\mem|Mem[109][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[109][0]~feeder_combout\,
	ena => \mem|Mem[109][17]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[109][0]~q\);

-- Location: FF_X14_Y12_N3
\mem|Mem[101][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[101][17]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[101][0]~q\);

-- Location: LCCOMB_X14_Y12_N2
\mem|Mux17~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~33_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(3) & (\mem|Mem[109][0]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[101][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[109][0]~q\,
	datac => \mem|Mem[101][0]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux17~33_combout\);

-- Location: FF_X15_Y12_N25
\mem|Mem[125][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[125][17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[125][0]~q\);

-- Location: LCCOMB_X15_Y12_N24
\mem|Mux17~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~34_combout\ = (\mem|Mux17~33_combout\ & (((\mem|Mem[125][0]~q\)) # (!\mar1|ou_MAR\(4)))) # (!\mem|Mux17~33_combout\ & (\mar1|ou_MAR\(4) & ((\mem|Mem[117][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux17~33_combout\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[125][0]~q\,
	datad => \mem|Mem[117][0]~q\,
	combout => \mem|Mux17~34_combout\);

-- Location: FF_X20_Y14_N3
\mem|Mem[85][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[85][0]~feeder_combout\,
	ena => \mem|Mem[85][17]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[85][0]~q\);

-- Location: FF_X15_Y13_N19
\mem|Mem[77][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[77][0]~feeder_combout\,
	ena => \mem|Mem[77][17]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[77][0]~q\);

-- Location: FF_X20_Y11_N3
\mem|Mem[69][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[69][17]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[69][0]~q\);

-- Location: LCCOMB_X20_Y11_N2
\mem|Mux17~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~35_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(4)) # ((\mem|Mem[77][0]~q\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(4) & (\mem|Mem[69][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[69][0]~q\,
	datad => \mem|Mem[77][0]~q\,
	combout => \mem|Mux17~35_combout\);

-- Location: FF_X21_Y13_N27
\mem|Mem[93][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[93][17]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[93][0]~q\);

-- Location: LCCOMB_X21_Y13_N26
\mem|Mux17~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~36_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux17~35_combout\ & ((\mem|Mem[93][0]~q\))) # (!\mem|Mux17~35_combout\ & (\mem|Mem[85][0]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux17~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[85][0]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[93][0]~q\,
	datad => \mem|Mux17~35_combout\,
	combout => \mem|Mux17~36_combout\);

-- Location: LCCOMB_X17_Y15_N10
\mem|Mux17~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~37_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(5) & (\mem|Mux17~34_combout\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mux17~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux17~34_combout\,
	datac => \mar1|ou_MAR\(5),
	datad => \mem|Mux17~36_combout\,
	combout => \mem|Mux17~37_combout\);

-- Location: FF_X19_Y9_N19
\mem|Mem[119][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[119][0]~feeder_combout\,
	ena => \mem|Mem[119][17]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[119][0]~q\);

-- Location: FF_X14_Y9_N17
\mem|Mem[111][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[111][0]~feeder_combout\,
	ena => \mem|Mem[111][17]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[111][0]~q\);

-- Location: FF_X19_Y10_N11
\mem|Mem[103][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[103][17]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[103][0]~q\);

-- Location: LCCOMB_X19_Y10_N10
\mem|Mux17~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~38_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(3) & (\mem|Mem[111][0]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[103][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[111][0]~q\,
	datac => \mem|Mem[103][0]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux17~38_combout\);

-- Location: FF_X22_Y11_N9
\mem|Mem[127][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[127][17]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[127][0]~q\);

-- Location: LCCOMB_X22_Y11_N8
\mem|Mux17~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~39_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux17~38_combout\ & ((\mem|Mem[127][0]~q\))) # (!\mem|Mux17~38_combout\ & (\mem|Mem[119][0]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux17~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[119][0]~q\,
	datac => \mem|Mem[127][0]~q\,
	datad => \mem|Mux17~38_combout\,
	combout => \mem|Mux17~39_combout\);

-- Location: LCCOMB_X17_Y15_N28
\mem|Mux17~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~40_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux17~37_combout\ & ((\mem|Mux17~39_combout\))) # (!\mem|Mux17~37_combout\ & (\mem|Mux17~32_combout\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux17~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux17~32_combout\,
	datac => \mem|Mux17~39_combout\,
	datad => \mem|Mux17~37_combout\,
	combout => \mem|Mux17~40_combout\);

-- Location: LCCOMB_X21_Y22_N2
\mem|Mux17~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~41_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux17~30_combout\ & (\mem|Mux17~40_combout\)) # (!\mem|Mux17~30_combout\ & ((\mem|Mux17~9_combout\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux17~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux17~40_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux17~9_combout\,
	datad => \mem|Mux17~30_combout\,
	combout => \mem|Mux17~41_combout\);

-- Location: FF_X8_Y20_N17
\mem|Mem[38][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[38][17]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[38][0]~q\);

-- Location: FF_X9_Y22_N17
\mem|Mem[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[22][0]~feeder_combout\,
	ena => \mem|Mem[22][17]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[22][0]~q\);

-- Location: FF_X20_Y20_N29
\mem|Mem[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~0_combout\,
	sload => VCC,
	ena => \mem|Mem[6][1]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[6][0]~q\);

-- Location: LCCOMB_X20_Y20_N28
\mem|Mux17~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~42_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[22][0]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[6][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[22][0]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[6][0]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux17~42_combout\);

-- Location: FF_X8_Y20_N27
\mem|Mem[54][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[54][0]~feeder_combout\,
	ena => \mem|Mem[54][17]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[54][0]~q\);

-- Location: LCCOMB_X8_Y20_N16
\mem|Mux17~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~43_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux17~42_combout\ & (\mem|Mem[54][0]~q\)) # (!\mem|Mux17~42_combout\ & ((\mem|Mem[38][0]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux17~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[54][0]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[38][0]~q\,
	datad => \mem|Mux17~42_combout\,
	combout => \mem|Mux17~43_combout\);

-- Location: FF_X11_Y22_N1
\mem|Mem[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[19][0]~feeder_combout\,
	ena => \mem|Mem[19][17]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[19][0]~q\);

-- Location: FF_X21_Y20_N25
\mem|Mem[35][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[35][0]~feeder_combout\,
	ena => \mem|Mem[35][17]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[35][0]~q\);

-- Location: FF_X16_Y23_N25
\mem|Mem[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~0_combout\,
	sload => VCC,
	ena => \mem|Mem[3][16]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[3][0]~q\);

-- Location: LCCOMB_X16_Y23_N24
\mem|Mux17~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~44_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mem[35][0]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[3][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[35][0]~q\,
	datac => \mem|Mem[3][0]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux17~44_combout\);

-- Location: FF_X12_Y22_N9
\mem|Mem[51][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[51][17]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[51][0]~q\);

-- Location: LCCOMB_X12_Y22_N8
\mem|Mux17~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~45_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux17~44_combout\ & ((\mem|Mem[51][0]~q\))) # (!\mem|Mux17~44_combout\ & (\mem|Mem[19][0]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux17~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[19][0]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[51][0]~q\,
	datad => \mem|Mux17~44_combout\,
	combout => \mem|Mux17~45_combout\);

-- Location: FF_X12_Y21_N1
\mem|Mem[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[18][0]~feeder_combout\,
	ena => \mem|Mem[18][17]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[18][0]~q\);

-- Location: FF_X17_Y20_N17
\mem|Mem[34][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[34][0]~feeder_combout\,
	ena => \mem|Mem[34][17]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[34][0]~q\);

-- Location: FF_X17_Y18_N1
\mem|Mem[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~0_combout\,
	sload => VCC,
	ena => \mem|Mem[2][11]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[2][0]~q\);

-- Location: LCCOMB_X17_Y18_N0
\mem|Mux17~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~46_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mem[34][0]~q\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mem[2][0]~q\ & !\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[34][0]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[2][0]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux17~46_combout\);

-- Location: FF_X23_Y19_N9
\mem|Mem[50][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[50][17]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[50][0]~q\);

-- Location: LCCOMB_X23_Y19_N8
\mem|Mux17~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~47_combout\ = (\mem|Mux17~46_combout\ & (((\mem|Mem[50][0]~q\) # (!\mar1|ou_MAR\(4))))) # (!\mem|Mux17~46_combout\ & (\mem|Mem[18][0]~q\ & ((\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[18][0]~q\,
	datab => \mem|Mux17~46_combout\,
	datac => \mem|Mem[50][0]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux17~47_combout\);

-- Location: LCCOMB_X21_Y22_N20
\mem|Mux17~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~48_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mux17~45_combout\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mux17~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux17~45_combout\,
	datad => \mem|Mux17~47_combout\,
	combout => \mem|Mux17~48_combout\);

-- Location: FF_X20_Y24_N17
\mem|Mem[39][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[39][17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[39][0]~q\);

-- Location: FF_X10_Y20_N25
\mem|Mem[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[23][0]~feeder_combout\,
	ena => \mem|Mem[23][17]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[23][0]~q\);

-- Location: FF_X16_Y20_N13
\mem|Mem[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~0_combout\,
	sload => VCC,
	ena => \mem|Mem[7][16]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[7][0]~q\);

-- Location: LCCOMB_X16_Y20_N12
\mem|Mux17~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~49_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[23][0]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[7][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[23][0]~q\,
	datac => \mem|Mem[7][0]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux17~49_combout\);

-- Location: FF_X12_Y24_N25
\mem|Mem[55][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[55][0]~feeder_combout\,
	ena => \mem|Mem[55][17]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[55][0]~q\);

-- Location: LCCOMB_X20_Y24_N16
\mem|Mux17~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~50_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux17~49_combout\ & (\mem|Mem[55][0]~q\)) # (!\mem|Mux17~49_combout\ & ((\mem|Mem[39][0]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux17~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[55][0]~q\,
	datac => \mem|Mem[39][0]~q\,
	datad => \mem|Mux17~49_combout\,
	combout => \mem|Mux17~50_combout\);

-- Location: LCCOMB_X21_Y22_N22
\mem|Mux17~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~51_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux17~48_combout\ & (\mem|Mux17~50_combout\)) # (!\mem|Mux17~48_combout\ & ((\mem|Mux17~43_combout\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux17~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux17~50_combout\,
	datac => \mem|Mux17~43_combout\,
	datad => \mem|Mux17~48_combout\,
	combout => \mem|Mux17~51_combout\);

-- Location: FF_X22_Y19_N9
\mem|Mem[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[25][17]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[25][0]~q\);

-- Location: FF_X16_Y16_N25
\mem|Mem[41][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[41][0]~feeder_combout\,
	ena => \mem|Mem[41][17]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[41][0]~q\);

-- Location: FF_X21_Y24_N1
\mem|Mem[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~0_combout\,
	sload => VCC,
	ena => \mem|Mem[9][5]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[9][0]~q\);

-- Location: LCCOMB_X21_Y24_N0
\mem|Mux17~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~52_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mem[41][0]~q\))) # (!\mar1|ou_MAR\(5) & (\mem|Mem[9][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[9][0]~q\,
	datad => \mem|Mem[41][0]~q\,
	combout => \mem|Mux17~52_combout\);

-- Location: FF_X22_Y19_N19
\mem|Mem[57][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[57][0]~feeder_combout\,
	ena => \mem|Mem[57][17]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[57][0]~q\);

-- Location: LCCOMB_X22_Y19_N8
\mem|Mux17~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~53_combout\ = (\mem|Mux17~52_combout\ & ((\mem|Mem[57][0]~q\) # ((!\mar1|ou_MAR\(4))))) # (!\mem|Mux17~52_combout\ & (((\mem|Mem[25][0]~q\ & \mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux17~52_combout\,
	datab => \mem|Mem[57][0]~q\,
	datac => \mem|Mem[25][0]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux17~53_combout\);

-- Location: FF_X17_Y24_N9
\mem|Mem[44][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[44][0]~feeder_combout\,
	ena => \mem|Mem[44][17]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[44][0]~q\);

-- Location: FF_X10_Y17_N9
\mem|Mem[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[28][0]~feeder_combout\,
	ena => \mem|Mem[28][17]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[28][0]~q\);

-- Location: FF_X12_Y19_N17
\mem|Mem[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mem|Mem~86_combout\,
	sload => VCC,
	ena => \mem|Mem[12][3]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[12][0]~q\);

-- Location: LCCOMB_X12_Y19_N16
\mem|Mux17~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~54_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[28][0]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[12][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[28][0]~q\,
	datac => \mem|Mem[12][0]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux17~54_combout\);

-- Location: FF_X16_Y12_N25
\mem|Mem[60][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[60][17]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[60][0]~q\);

-- Location: LCCOMB_X16_Y12_N24
\mem|Mux17~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~55_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux17~54_combout\ & ((\mem|Mem[60][0]~q\))) # (!\mem|Mux17~54_combout\ & (\mem|Mem[44][0]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux17~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[44][0]~q\,
	datac => \mem|Mem[60][0]~q\,
	datad => \mem|Mux17~54_combout\,
	combout => \mem|Mux17~55_combout\);

-- Location: FF_X24_Y21_N1
\mem|Mem[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[24][0]~feeder_combout\,
	ena => \mem|Mem[24][17]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[24][0]~q\);

-- Location: FF_X21_Y23_N9
\mem|Mem[40][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[40][0]~feeder_combout\,
	ena => \mem|Mem[40][17]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[40][0]~q\);

-- Location: FF_X17_Y23_N1
\mem|Mem[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~0_combout\,
	sload => VCC,
	ena => \mem|Mem[8][3]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[8][0]~q\);

-- Location: LCCOMB_X17_Y23_N0
\mem|Mux17~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~56_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mem[40][0]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[8][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[40][0]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[8][0]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux17~56_combout\);

-- Location: FF_X24_Y21_N27
\mem|Mem[56][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[56][17]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[56][0]~q\);

-- Location: LCCOMB_X24_Y21_N26
\mem|Mux17~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~57_combout\ = (\mem|Mux17~56_combout\ & (((\mem|Mem[56][0]~q\) # (!\mar1|ou_MAR\(4))))) # (!\mem|Mux17~56_combout\ & (\mem|Mem[24][0]~q\ & ((\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux17~56_combout\,
	datab => \mem|Mem[24][0]~q\,
	datac => \mem|Mem[56][0]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux17~57_combout\);

-- Location: LCCOMB_X21_Y22_N24
\mem|Mux17~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~58_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0)) # ((\mem|Mux17~55_combout\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & ((\mem|Mux17~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux17~55_combout\,
	datad => \mem|Mux17~57_combout\,
	combout => \mem|Mux17~58_combout\);

-- Location: FF_X10_Y23_N17
\mem|Mem[45][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[45][0]~feeder_combout\,
	ena => \mem|Mem[45][17]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[45][0]~q\);

-- Location: FF_X11_Y23_N25
\mem|Mem[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[29][0]~feeder_combout\,
	ena => \mem|Mem[29][17]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[29][0]~q\);

-- Location: FF_X11_Y23_N27
\mem|Mem[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[13][17]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[13][0]~q\);

-- Location: LCCOMB_X11_Y23_N26
\mem|Mux17~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~59_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[29][0]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[13][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[29][0]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[13][0]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux17~59_combout\);

-- Location: FF_X19_Y23_N9
\mem|Mem[61][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[61][17]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[61][0]~q\);

-- Location: LCCOMB_X19_Y23_N8
\mem|Mux17~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~60_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux17~59_combout\ & ((\mem|Mem[61][0]~q\))) # (!\mem|Mux17~59_combout\ & (\mem|Mem[45][0]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux17~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[45][0]~q\,
	datac => \mem|Mem[61][0]~q\,
	datad => \mem|Mux17~59_combout\,
	combout => \mem|Mux17~60_combout\);

-- Location: LCCOMB_X21_Y22_N18
\mem|Mux17~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~61_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux17~58_combout\ & (\mem|Mux17~60_combout\)) # (!\mem|Mux17~58_combout\ & ((\mem|Mux17~53_combout\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux17~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux17~60_combout\,
	datab => \mem|Mux17~53_combout\,
	datac => \mar1|ou_MAR\(0),
	datad => \mem|Mux17~58_combout\,
	combout => \mem|Mux17~61_combout\);

-- Location: FF_X19_Y20_N9
\mem|Mem[36][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[36][17]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[36][0]~q\);

-- Location: FF_X12_Y19_N19
\mem|Mem[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[20][0]~feeder_combout\,
	ena => \mem|Mem[20][5]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[20][0]~q\);

-- Location: FF_X17_Y19_N19
\mem|Mem[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~0_combout\,
	sload => VCC,
	ena => \mem|Mem[4][11]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[4][0]~q\);

-- Location: LCCOMB_X17_Y19_N18
\mem|Mux17~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~62_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[20][0]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[4][0]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[20][0]~q\,
	datac => \mem|Mem[4][0]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux17~62_combout\);

-- Location: FF_X19_Y20_N11
\mem|Mem[52][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[52][0]~feeder_combout\,
	ena => \mem|Mem[52][17]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[52][0]~q\);

-- Location: LCCOMB_X19_Y20_N8
\mem|Mux17~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~63_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux17~62_combout\ & (\mem|Mem[52][0]~q\)) # (!\mem|Mux17~62_combout\ & ((\mem|Mem[36][0]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux17~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[52][0]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[36][0]~q\,
	datad => \mem|Mux17~62_combout\,
	combout => \mem|Mux17~63_combout\);

-- Location: FF_X19_Y19_N25
\mem|Mem[33][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[33][0]~feeder_combout\,
	ena => \mem|Mem[33][17]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[33][0]~q\);

-- Location: FF_X21_Y19_N1
\mem|Mem[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[17][0]~feeder_combout\,
	ena => \mem|Mem[17][17]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[17][0]~q\);

-- Location: FF_X16_Y23_N27
\mem|Mem[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~0_combout\,
	sload => VCC,
	ena => \mem|Mem[1][11]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[1][0]~q\);

-- Location: LCCOMB_X16_Y23_N26
\mem|Mux17~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~64_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5)) # ((\mem|Mem[17][0]~q\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(5) & (\mem|Mem[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[1][0]~q\,
	datad => \mem|Mem[17][0]~q\,
	combout => \mem|Mux17~64_combout\);

-- Location: FF_X21_Y22_N29
\mem|Mem[49][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[49][17]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[49][0]~q\);

-- Location: LCCOMB_X21_Y22_N28
\mem|Mux17~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~65_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux17~64_combout\ & ((\mem|Mem[49][0]~q\))) # (!\mem|Mux17~64_combout\ & (\mem|Mem[33][0]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux17~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[33][0]~q\,
	datac => \mem|Mem[49][0]~q\,
	datad => \mem|Mux17~64_combout\,
	combout => \mem|Mux17~65_combout\);

-- Location: FF_X22_Y20_N1
\mem|Mem[32][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[32][0]~feeder_combout\,
	ena => \mem|Mem[32][17]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[32][0]~q\);

-- Location: FF_X12_Y17_N9
\mem|Mem[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[16][0]~feeder_combout\,
	ena => \mem|Mem[16][17]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[16][0]~q\);

-- Location: FF_X17_Y19_N21
\mem|Mem[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mem|Mem~86_combout\,
	sload => VCC,
	ena => \mem|Mem[0][14]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[0][0]~q\);

-- Location: LCCOMB_X17_Y19_N20
\mem|Mux17~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~66_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[16][0]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[0][0]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[16][0]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[0][0]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux17~66_combout\);

-- Location: FF_X21_Y22_N7
\mem|Mem[48][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[48][17]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[48][0]~q\);

-- Location: LCCOMB_X21_Y22_N6
\mem|Mux17~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~67_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux17~66_combout\ & ((\mem|Mem[48][0]~q\))) # (!\mem|Mux17~66_combout\ & (\mem|Mem[32][0]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux17~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[32][0]~q\,
	datac => \mem|Mem[48][0]~q\,
	datad => \mem|Mux17~66_combout\,
	combout => \mem|Mux17~67_combout\);

-- Location: LCCOMB_X21_Y22_N8
\mem|Mux17~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~68_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mux17~65_combout\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mux17~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux17~65_combout\,
	datac => \mar1|ou_MAR\(0),
	datad => \mem|Mux17~67_combout\,
	combout => \mem|Mux17~68_combout\);

-- Location: FF_X20_Y24_N3
\mem|Mem[37][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[37][0]~feeder_combout\,
	ena => \mem|Mem[37][17]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[37][0]~q\);

-- Location: FF_X21_Y19_N27
\mem|Mem[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem~86_combout\,
	ena => \mem|Mem[21][3]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[21][0]~q\);

-- Location: FF_X20_Y19_N27
\mem|Mem[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[5][0]~feeder_combout\,
	ena => \mem|Mem[5][1]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[5][0]~q\);

-- Location: LCCOMB_X20_Y19_N4
\mem|Mux17~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~69_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[21][0]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[5][0]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[21][0]~q\,
	datac => \mem|Mem[5][0]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux17~69_combout\);

-- Location: FF_X19_Y23_N11
\mem|Mem[53][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[53][17]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[53][0]~q\);

-- Location: LCCOMB_X19_Y23_N10
\mem|Mux17~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~70_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux17~69_combout\ & ((\mem|Mem[53][0]~q\))) # (!\mem|Mux17~69_combout\ & (\mem|Mem[37][0]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux17~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[37][0]~q\,
	datac => \mem|Mem[53][0]~q\,
	datad => \mem|Mux17~69_combout\,
	combout => \mem|Mux17~70_combout\);

-- Location: LCCOMB_X21_Y22_N26
\mem|Mux17~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~71_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux17~68_combout\ & (\mem|Mux17~70_combout\)) # (!\mem|Mux17~68_combout\ & ((\mem|Mux17~63_combout\))))) # (!\mar1|ou_MAR\(2) & (\mem|Mux17~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux17~68_combout\,
	datac => \mem|Mux17~70_combout\,
	datad => \mem|Mux17~63_combout\,
	combout => \mem|Mux17~71_combout\);

-- Location: LCCOMB_X21_Y22_N12
\mem|Mux17~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~72_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1)) # (\mem|Mux17~61_combout\)))) # (!\mar1|ou_MAR\(3) & (\mem|Mux17~71_combout\ & (!\mar1|ou_MAR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux17~71_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mar1|ou_MAR\(1),
	datad => \mem|Mux17~61_combout\,
	combout => \mem|Mux17~72_combout\);

-- Location: FF_X22_Y21_N1
\mem|Mem[43][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[43][17]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[43][0]~q\);

-- Location: FF_X15_Y24_N1
\mem|Mem[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[15][0]~feeder_combout\,
	ena => \mem|Mem[15][17]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[15][0]~q\);

-- Location: FF_X21_Y24_N27
\mem|Mem[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~0_combout\,
	sload => VCC,
	ena => \mem|Mem[11][13]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[11][0]~q\);

-- Location: LCCOMB_X21_Y24_N26
\mem|Mux17~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~73_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[15][0]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[11][0]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[15][0]~q\,
	datac => \mem|Mem[11][0]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux17~73_combout\);

-- Location: FF_X21_Y21_N1
\mem|Mem[47][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[47][0]~feeder_combout\,
	ena => \mem|Mem[47][17]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[47][0]~q\);

-- Location: LCCOMB_X22_Y21_N0
\mem|Mux17~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~74_combout\ = (\mem|Mux17~73_combout\ & ((\mem|Mem[47][0]~q\) # ((!\mar1|ou_MAR\(5))))) # (!\mem|Mux17~73_combout\ & (((\mem|Mem[43][0]~q\ & \mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[47][0]~q\,
	datab => \mem|Mux17~73_combout\,
	datac => \mem|Mem[43][0]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux17~74_combout\);

-- Location: FF_X9_Y22_N19
\mem|Mem[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[30][0]~feeder_combout\,
	ena => \mem|Mem[30][17]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[30][0]~q\);

-- Location: FF_X20_Y21_N9
\mem|Mem[58][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[58][0]~feeder_combout\,
	ena => \mem|Mem[58][17]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[58][0]~q\);

-- Location: FF_X12_Y21_N19
\mem|Mem[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[26][17]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[26][0]~q\);

-- Location: LCCOMB_X12_Y21_N18
\mem|Mux17~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~75_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mem[58][0]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mem[26][0]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[58][0]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[26][0]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux17~75_combout\);

-- Location: FF_X19_Y24_N9
\mem|Mem[62][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[62][17]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[62][0]~q\);

-- Location: LCCOMB_X19_Y24_N8
\mem|Mux17~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~76_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux17~75_combout\ & ((\mem|Mem[62][0]~q\))) # (!\mem|Mux17~75_combout\ & (\mem|Mem[30][0]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux17~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[30][0]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[62][0]~q\,
	datad => \mem|Mux17~75_combout\,
	combout => \mem|Mux17~76_combout\);

-- Location: FF_X14_Y23_N17
\mem|Mem[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[14][0]~feeder_combout\,
	ena => \mem|Mem[14][17]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[14][0]~q\);

-- Location: FF_X21_Y23_N19
\mem|Mem[42][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[42][0]~feeder_combout\,
	ena => \mem|Mem[42][17]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[42][0]~q\);

-- Location: FF_X17_Y23_N19
\mem|Mem[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~0_combout\,
	sload => VCC,
	ena => \mem|Mem[10][11]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[10][0]~q\);

-- Location: LCCOMB_X17_Y23_N18
\mem|Mux17~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~77_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(5) & (\mem|Mem[42][0]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[10][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[42][0]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[10][0]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux17~77_combout\);

-- Location: FF_X14_Y23_N27
\mem|Mem[46][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[46][17]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[46][0]~q\);

-- Location: LCCOMB_X14_Y23_N26
\mem|Mux17~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~78_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux17~77_combout\ & ((\mem|Mem[46][0]~q\))) # (!\mem|Mux17~77_combout\ & (\mem|Mem[14][0]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux17~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[14][0]~q\,
	datac => \mem|Mem[46][0]~q\,
	datad => \mem|Mux17~77_combout\,
	combout => \mem|Mux17~78_combout\);

-- Location: LCCOMB_X21_Y22_N14
\mem|Mux17~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~79_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(0)) # ((\mem|Mux17~76_combout\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(0) & (\mem|Mux17~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux17~78_combout\,
	datad => \mem|Mux17~76_combout\,
	combout => \mem|Mux17~79_combout\);

-- Location: FF_X16_Y24_N25
\mem|Mem[59][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[59][0]~feeder_combout\,
	ena => \mem|Mem[59][17]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[59][0]~q\);

-- Location: FF_X15_Y24_N27
\mem|Mem[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[31][0]~feeder_combout\,
	ena => \mem|Mem[31][17]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[31][0]~q\);

-- Location: FF_X11_Y22_N27
\mem|Mem[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[27][17]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[27][0]~q\);

-- Location: LCCOMB_X11_Y22_N26
\mem|Mux17~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~80_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[31][0]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[27][0]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[31][0]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[27][0]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux17~80_combout\);

-- Location: FF_X16_Y24_N3
\mem|Mem[63][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(0),
	sload => VCC,
	ena => \mem|Mem[63][17]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[63][0]~q\);

-- Location: LCCOMB_X16_Y24_N2
\mem|Mux17~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~81_combout\ = (\mem|Mux17~80_combout\ & (((\mem|Mem[63][0]~q\)) # (!\mar1|ou_MAR\(5)))) # (!\mem|Mux17~80_combout\ & (\mar1|ou_MAR\(5) & ((\mem|Mem[59][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux17~80_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[63][0]~q\,
	datad => \mem|Mem[59][0]~q\,
	combout => \mem|Mux17~81_combout\);

-- Location: LCCOMB_X21_Y22_N16
\mem|Mux17~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~82_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux17~79_combout\ & ((\mem|Mux17~81_combout\))) # (!\mem|Mux17~79_combout\ & (\mem|Mux17~74_combout\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux17~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux17~74_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux17~79_combout\,
	datad => \mem|Mux17~81_combout\,
	combout => \mem|Mux17~82_combout\);

-- Location: LCCOMB_X21_Y22_N10
\mem|Mux17~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~83_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux17~72_combout\ & (\mem|Mux17~82_combout\)) # (!\mem|Mux17~72_combout\ & ((\mem|Mux17~51_combout\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux17~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux17~82_combout\,
	datac => \mem|Mux17~51_combout\,
	datad => \mem|Mux17~72_combout\,
	combout => \mem|Mux17~83_combout\);

-- Location: LCCOMB_X20_Y22_N0
\mem|Mux17~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux17~84_combout\ = (\mar1|ou_MAR\(6) & ((\mem|Mux17~41_combout\))) # (!\mar1|ou_MAR\(6) & (\mem|Mux17~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mar1|ou_MAR\(6),
	datac => \mem|Mux17~83_combout\,
	datad => \mem|Mux17~41_combout\,
	combout => \mem|Mux17~84_combout\);

-- Location: LCCOMB_X24_Y15_N10
\cb|Selector6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Selector6~0_combout\ = (\cb|count\(1) & (!\cb|count\(3) & !\cb|count\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(1),
	datac => \cb|count\(3),
	datad => \cb|count\(2),
	combout => \cb|Selector6~0_combout\);

-- Location: LCCOMB_X26_Y16_N26
\cb|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux1~1_combout\ = (\cb|Mux1~0_combout\ & ((\cb|Equal1~1_combout\) # ((\cb|wr_pc~q\ & !\rst~input_o\)))) # (!\cb|Mux1~0_combout\ & (\cb|wr_pc~q\ & ((!\rst~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux1~0_combout\,
	datab => \cb|wr_pc~q\,
	datac => \cb|Equal1~1_combout\,
	datad => \rst~input_o\,
	combout => \cb|Mux1~1_combout\);

-- Location: FF_X7_Y23_N7
\stack1|Stack~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~71feeder_combout\,
	ena => \stack1|Stack~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~71_q\);

-- Location: FF_X8_Y22_N13
\stack1|Stack~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~17feeder_combout\,
	ena => \stack1|Stack~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~17_q\);

-- Location: FF_X16_Y20_N31
\mux|AC[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|AC[17]~feeder_combout\,
	ena => \mux|AC[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|AC\(17));

-- Location: FF_X7_Y23_N3
\stack1|Stack~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~70feeder_combout\,
	ena => \stack1|Stack~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~70_q\);

-- Location: FF_X7_Y23_N21
\stack1|Stack~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \stack1|Stack~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~52_q\);

-- Location: LCCOMB_X7_Y23_N20
\stack1|Stack~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~110_combout\ = (\stack1|SP\(1) & (((\stack1|Stack~52_q\ & \stack1|SP\(0))))) # (!\stack1|SP\(1) & ((\stack1|Stack~70_q\) # ((\stack1|SP\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|SP\(1),
	datab => \stack1|Stack~70_q\,
	datac => \stack1|Stack~52_q\,
	datad => \stack1|SP\(0),
	combout => \stack1|Stack~110_combout\);

-- Location: FF_X4_Y20_N25
\mux|AC[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|AC[16]~feeder_combout\,
	ena => \mux|AC[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|AC\(16));

-- Location: FF_X19_Y15_N13
\mem|Mem[83][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[83][17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[83][1]~q\);

-- Location: FF_X21_Y14_N13
\mem|Mem[86][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[86][1]~feeder_combout\,
	ena => \mem|Mem[86][17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[86][1]~q\);

-- Location: FF_X21_Y14_N23
\mem|Mem[82][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[82][17]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[82][1]~q\);

-- Location: LCCOMB_X21_Y14_N22
\mem|Mux16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~0_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & ((\mem|Mem[86][1]~q\))) # (!\mar1|ou_MAR\(2) & (\mem|Mem[82][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[82][1]~q\,
	datad => \mem|Mem[86][1]~q\,
	combout => \mem|Mux16~0_combout\);

-- Location: FF_X24_Y14_N11
\mem|Mem[87][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[87][1]~feeder_combout\,
	ena => \mem|Mem[87][17]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[87][1]~q\);

-- Location: LCCOMB_X19_Y15_N12
\mem|Mux16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~1_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux16~0_combout\ & (\mem|Mem[87][1]~q\)) # (!\mem|Mux16~0_combout\ & ((\mem|Mem[83][1]~q\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[87][1]~q\,
	datac => \mem|Mem[83][1]~q\,
	datad => \mem|Mux16~0_combout\,
	combout => \mem|Mux16~1_combout\);

-- Location: FF_X22_Y16_N21
\mem|Mem[81][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[81][1]~feeder_combout\,
	ena => \mem|Mem[81][17]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[81][1]~q\);

-- Location: FF_X20_Y16_N27
\mem|Mem[80][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[80][17]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[80][1]~q\);

-- Location: LCCOMB_X20_Y16_N26
\mem|Mux16~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~4_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & ((\mem|Mem[81][1]~q\))) # (!\mar1|ou_MAR\(0) & (\mem|Mem[80][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[80][1]~q\,
	datad => \mem|Mem[81][1]~q\,
	combout => \mem|Mux16~4_combout\);

-- Location: FF_X12_Y11_N29
\mem|Mem[105][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[105][1]~feeder_combout\,
	ena => \mem|Mem[105][17]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[105][1]~q\);

-- Location: FF_X12_Y11_N23
\mem|Mem[107][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[107][1]~feeder_combout\,
	ena => \mem|Mem[107][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[107][1]~q\);

-- Location: FF_X12_Y14_N21
\mem|Mem[97][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[97][1]~feeder_combout\,
	ena => \mem|Mem[97][17]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[97][1]~q\);

-- Location: FF_X14_Y14_N25
\mem|Mem[96][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[96][17]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[96][1]~q\);

-- Location: LCCOMB_X14_Y14_N24
\mem|Mux16~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~14_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(0) & (\mem|Mem[97][1]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[96][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[97][1]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[96][1]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux16~14_combout\);

-- Location: FF_X23_Y18_N7
\mem|Mem[71][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[71][1]~feeder_combout\,
	ena => \mem|Mem[71][17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[71][1]~q\);

-- Location: FF_X19_Y15_N1
\mem|Mem[65][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[65][17]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[65][1]~q\);

-- Location: FF_X17_Y12_N21
\mem|Mem[75][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[75][1]~feeder_combout\,
	ena => \mem|Mem[75][17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[75][1]~q\);

-- Location: FF_X20_Y10_N23
\mem|Mem[78][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[78][1]~feeder_combout\,
	ena => \mem|Mem[78][17]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[78][1]~q\);

-- Location: FF_X20_Y13_N5
\mem|Mem[74][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[74][17]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[74][1]~q\);

-- Location: LCCOMB_X20_Y13_N4
\mem|Mux16~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~27_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & ((\mem|Mem[78][1]~q\))) # (!\mar1|ou_MAR\(2) & (\mem|Mem[74][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[74][1]~q\,
	datad => \mem|Mem[78][1]~q\,
	combout => \mem|Mux16~27_combout\);

-- Location: FF_X21_Y12_N11
\mem|Mem[79][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[79][17]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[79][1]~q\);

-- Location: LCCOMB_X21_Y12_N10
\mem|Mux16~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~28_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux16~27_combout\ & ((\mem|Mem[79][1]~q\))) # (!\mem|Mux16~27_combout\ & (\mem|Mem[75][1]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux16~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[75][1]~q\,
	datac => \mem|Mem[79][1]~q\,
	datad => \mem|Mux16~27_combout\,
	combout => \mem|Mux16~28_combout\);

-- Location: FF_X8_Y12_N29
\mem|Mem[124][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[124][17]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[124][1]~q\);

-- Location: FF_X7_Y14_N27
\mem|Mem[121][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[121][1]~feeder_combout\,
	ena => \mem|Mem[121][17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[121][1]~q\);

-- Location: FF_X11_Y14_N5
\mem|Mem[120][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[120][17]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[120][1]~q\);

-- Location: LCCOMB_X11_Y14_N4
\mem|Mux16~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~31_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[121][1]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[120][1]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[121][1]~q\,
	datac => \mem|Mem[120][1]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux16~31_combout\);

-- Location: FF_X15_Y12_N19
\mem|Mem[125][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[125][1]~feeder_combout\,
	ena => \mem|Mem[125][17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[125][1]~q\);

-- Location: LCCOMB_X8_Y12_N28
\mem|Mux16~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~32_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux16~31_combout\ & (\mem|Mem[125][1]~q\)) # (!\mem|Mux16~31_combout\ & ((\mem|Mem[124][1]~q\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux16~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[125][1]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[124][1]~q\,
	datad => \mem|Mux16~31_combout\,
	combout => \mem|Mux16~32_combout\);

-- Location: FF_X10_Y13_N1
\mem|Mem[118][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[118][1]~feeder_combout\,
	ena => \mem|Mem[118][17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[118][1]~q\);

-- Location: FF_X10_Y12_N3
\mem|Mem[115][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[115][1]~feeder_combout\,
	ena => \mem|Mem[115][17]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[115][1]~q\);

-- Location: FF_X16_Y11_N15
\mem|Mem[114][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[114][17]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[114][1]~q\);

-- Location: LCCOMB_X16_Y11_N14
\mem|Mux16~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~33_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & ((\mem|Mem[115][1]~q\))) # (!\mar1|ou_MAR\(0) & (\mem|Mem[114][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[114][1]~q\,
	datad => \mem|Mem[115][1]~q\,
	combout => \mem|Mux16~33_combout\);

-- Location: FF_X19_Y9_N7
\mem|Mem[119][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[119][17]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[119][1]~q\);

-- Location: LCCOMB_X19_Y9_N6
\mem|Mux16~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~34_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux16~33_combout\ & ((\mem|Mem[119][1]~q\))) # (!\mem|Mux16~33_combout\ & (\mem|Mem[118][1]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux16~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[118][1]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[119][1]~q\,
	datad => \mem|Mux16~33_combout\,
	combout => \mem|Mux16~34_combout\);

-- Location: FF_X8_Y12_N15
\mem|Mem[116][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[116][1]~feeder_combout\,
	ena => \mem|Mem[116][17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[116][1]~q\);

-- Location: FF_X12_Y14_N7
\mem|Mem[113][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[113][1]~feeder_combout\,
	ena => \mem|Mem[113][17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[113][1]~q\);

-- Location: FF_X14_Y14_N3
\mem|Mem[112][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[112][17]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[112][1]~q\);

-- Location: LCCOMB_X14_Y14_N2
\mem|Mux16~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~35_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[113][1]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[112][1]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[113][1]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[112][1]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux16~35_combout\);

-- Location: FF_X15_Y14_N11
\mem|Mem[117][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[117][17]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[117][1]~q\);

-- Location: LCCOMB_X15_Y14_N10
\mem|Mux16~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~36_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux16~35_combout\ & ((\mem|Mem[117][1]~q\))) # (!\mem|Mux16~35_combout\ & (\mem|Mem[116][1]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux16~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[116][1]~q\,
	datac => \mem|Mem[117][1]~q\,
	datad => \mem|Mux16~35_combout\,
	combout => \mem|Mux16~36_combout\);

-- Location: LCCOMB_X20_Y11_N12
\mem|Mux16~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~37_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3)) # (\mem|Mux16~34_combout\)))) # (!\mar1|ou_MAR\(1) & (\mem|Mux16~36_combout\ & (!\mar1|ou_MAR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux16~36_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mar1|ou_MAR\(3),
	datad => \mem|Mux16~34_combout\,
	combout => \mem|Mux16~37_combout\);

-- Location: FF_X17_Y9_N19
\mem|Mem[126][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[126][1]~feeder_combout\,
	ena => \mem|Mem[126][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[126][1]~q\);

-- Location: FF_X17_Y12_N7
\mem|Mem[123][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[123][1]~feeder_combout\,
	ena => \mem|Mem[123][17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[123][1]~q\);

-- Location: FF_X11_Y13_N19
\mem|Mem[122][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[122][17]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[122][1]~q\);

-- Location: LCCOMB_X11_Y13_N18
\mem|Mux16~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~38_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & ((\mem|Mem[123][1]~q\))) # (!\mar1|ou_MAR\(0) & (\mem|Mem[122][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[122][1]~q\,
	datad => \mem|Mem[123][1]~q\,
	combout => \mem|Mux16~38_combout\);

-- Location: FF_X12_Y12_N17
\mem|Mem[127][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[127][17]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[127][1]~q\);

-- Location: LCCOMB_X12_Y12_N16
\mem|Mux16~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~39_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux16~38_combout\ & ((\mem|Mem[127][1]~q\))) # (!\mem|Mux16~38_combout\ & (\mem|Mem[126][1]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux16~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[126][1]~q\,
	datac => \mem|Mem[127][1]~q\,
	datad => \mem|Mux16~38_combout\,
	combout => \mem|Mux16~39_combout\);

-- Location: LCCOMB_X20_Y11_N30
\mem|Mux16~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~40_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux16~37_combout\ & ((\mem|Mux16~39_combout\))) # (!\mem|Mux16~37_combout\ & (\mem|Mux16~32_combout\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux16~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mux16~32_combout\,
	datac => \mem|Mux16~39_combout\,
	datad => \mem|Mux16~37_combout\,
	combout => \mem|Mux16~40_combout\);

-- Location: FF_X9_Y22_N21
\mem|Mem[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[22][17]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[22][1]~q\);

-- Location: FF_X10_Y17_N11
\mem|Mem[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[28][17]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[28][1]~q\);

-- Location: FF_X15_Y19_N19
\mem|Mem[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[20][1]~feeder_combout\,
	ena => \mem|Mem[20][5]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[20][1]~q\);

-- Location: LCCOMB_X10_Y17_N10
\mem|Mux16~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~42_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & ((\mem|Mem[28][1]~q\))) # (!\mar1|ou_MAR\(3) & (\mem|Mem[20][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[20][1]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[28][1]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux16~42_combout\);

-- Location: FF_X9_Y22_N23
\mem|Mem[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[30][1]~feeder_combout\,
	ena => \mem|Mem[30][17]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[30][1]~q\);

-- Location: LCCOMB_X9_Y22_N20
\mem|Mux16~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~43_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux16~42_combout\ & (\mem|Mem[30][1]~q\)) # (!\mem|Mux16~42_combout\ & ((\mem|Mem[22][1]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux16~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[30][1]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[22][1]~q\,
	datad => \mem|Mux16~42_combout\,
	combout => \mem|Mux16~43_combout\);

-- Location: FF_X17_Y24_N3
\mem|Mem[44][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[44][1]~feeder_combout\,
	ena => \mem|Mem[44][17]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[44][1]~q\);

-- Location: FF_X12_Y19_N5
\mem|Mem[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[12][1]~feeder_combout\,
	ena => \mem|Mem[12][3]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[12][1]~q\);

-- Location: FF_X19_Y22_N9
\mem|Mem[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[25][1]~feeder_combout\,
	ena => \mem|Mem[25][17]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[25][1]~q\);

-- Location: FF_X11_Y22_N31
\mem|Mem[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[27][1]~feeder_combout\,
	ena => \mem|Mem[27][17]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[27][1]~q\);

-- Location: FF_X22_Y19_N21
\mem|Mem[57][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[57][1]~feeder_combout\,
	ena => \mem|Mem[57][17]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[57][1]~q\);

-- Location: FF_X12_Y21_N5
\mem|Mem[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[18][1]~feeder_combout\,
	ena => \mem|Mem[18][17]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[18][1]~q\);

-- Location: FF_X12_Y21_N31
\mem|Mem[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[26][1]~feeder_combout\,
	ena => \mem|Mem[26][17]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[26][1]~q\);

-- Location: FF_X17_Y20_N11
\mem|Mem[34][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[34][1]~feeder_combout\,
	ena => \mem|Mem[34][17]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[34][1]~q\);

-- Location: FF_X17_Y23_N13
\mem|Mem[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[8][1]~feeder_combout\,
	ena => \mem|Mem[8][3]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[8][1]~q\);

-- Location: FF_X23_Y19_N27
\mem|Mem[50][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[50][1]~feeder_combout\,
	ena => \mem|Mem[50][17]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[50][1]~q\);

-- Location: FF_X24_Y21_N15
\mem|Mem[56][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[56][1]~feeder_combout\,
	ena => \mem|Mem[56][17]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[56][1]~q\);

-- Location: FF_X23_Y19_N5
\mem|Mem[48][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[48][17]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[48][1]~q\);

-- Location: LCCOMB_X23_Y19_N4
\mem|Mux16~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~69_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1)) # ((\mem|Mem[56][1]~q\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(1) & (\mem|Mem[48][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[48][1]~q\,
	datad => \mem|Mem[56][1]~q\,
	combout => \mem|Mux16~69_combout\);

-- Location: FF_X23_Y20_N25
\mem|Mem[58][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[58][17]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[58][1]~q\);

-- Location: LCCOMB_X23_Y20_N24
\mem|Mux16~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~70_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux16~69_combout\ & ((\mem|Mem[58][1]~q\))) # (!\mem|Mux16~69_combout\ & (\mem|Mem[50][1]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux16~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[50][1]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[58][1]~q\,
	datad => \mem|Mux16~69_combout\,
	combout => \mem|Mux16~70_combout\);

-- Location: FF_X15_Y24_N23
\mem|Mem[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[31][1]~feeder_combout\,
	ena => \mem|Mem[31][17]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[31][1]~q\);

-- Location: FF_X7_Y14_N5
\mem|Mem[121][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[121][2]~feeder_combout\,
	ena => \mem|Mem[121][17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[121][2]~q\);

-- Location: FF_X19_Y11_N1
\mem|Mem[108][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[108][2]~feeder_combout\,
	ena => \mem|Mem[108][17]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[108][2]~q\);

-- Location: FF_X21_Y13_N9
\mem|Mem[88][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[88][2]~feeder_combout\,
	ena => \mem|Mem[88][17]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[88][2]~q\);

-- Location: FF_X10_Y14_N17
\mem|Mem[104][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[104][2]~feeder_combout\,
	ena => \mem|Mem[104][17]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[104][2]~q\);

-- Location: FF_X22_Y13_N19
\mem|Mem[109][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[109][17]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[109][2]~q\);

-- Location: FF_X21_Y13_N3
\mem|Mem[93][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[93][2]~feeder_combout\,
	ena => \mem|Mem[93][17]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[93][2]~q\);

-- Location: FF_X15_Y12_N29
\mem|Mem[77][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[77][17]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[77][2]~q\);

-- Location: LCCOMB_X15_Y12_N28
\mem|Mux15~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~7_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[93][2]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[77][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[93][2]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[77][2]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux15~7_combout\);

-- Location: FF_X15_Y12_N31
\mem|Mem[125][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[125][2]~feeder_combout\,
	ena => \mem|Mem[125][17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[125][2]~q\);

-- Location: LCCOMB_X22_Y13_N18
\mem|Mux15~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~8_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux15~7_combout\ & (\mem|Mem[125][2]~q\)) # (!\mem|Mux15~7_combout\ & ((\mem|Mem[109][2]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[125][2]~q\,
	datac => \mem|Mem[109][2]~q\,
	datad => \mem|Mux15~7_combout\,
	combout => \mem|Mux15~8_combout\);

-- Location: FF_X19_Y9_N25
\mem|Mem[102][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[102][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[102][2]~q\);

-- Location: FF_X21_Y14_N9
\mem|Mem[86][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[86][2]~feeder_combout\,
	ena => \mem|Mem[86][17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[86][2]~q\);

-- Location: FF_X12_Y9_N15
\mem|Mem[70][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[70][17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[70][2]~q\);

-- Location: LCCOMB_X12_Y9_N14
\mem|Mux15~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~10_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[86][2]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[70][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[86][2]~q\,
	datac => \mem|Mem[70][2]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux15~10_combout\);

-- Location: FF_X12_Y9_N9
\mem|Mem[118][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[118][2]~feeder_combout\,
	ena => \mem|Mem[118][17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[118][2]~q\);

-- Location: LCCOMB_X19_Y9_N24
\mem|Mux15~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~11_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux15~10_combout\ & (\mem|Mem[118][2]~q\)) # (!\mem|Mux15~10_combout\ & ((\mem|Mem[102][2]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[118][2]~q\,
	datac => \mem|Mem[102][2]~q\,
	datad => \mem|Mux15~10_combout\,
	combout => \mem|Mux15~11_combout\);

-- Location: FF_X23_Y12_N9
\mem|Mem[83][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[83][2]~feeder_combout\,
	ena => \mem|Mem[83][17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[83][2]~q\);

-- Location: FF_X16_Y10_N29
\mem|Mem[99][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[99][2]~feeder_combout\,
	ena => \mem|Mem[99][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[99][2]~q\);

-- Location: FF_X21_Y14_N11
\mem|Mem[82][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[82][2]~feeder_combout\,
	ena => \mem|Mem[82][17]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[82][2]~q\);

-- Location: FF_X11_Y10_N3
\mem|Mem[98][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[98][2]~feeder_combout\,
	ena => \mem|Mem[98][17]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[98][2]~q\);

-- Location: FF_X16_Y11_N25
\mem|Mem[66][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[66][17]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[66][2]~q\);

-- Location: LCCOMB_X16_Y11_N24
\mem|Mux15~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~14_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4)) # ((\mem|Mem[98][2]~q\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & (\mem|Mem[66][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[66][2]~q\,
	datad => \mem|Mem[98][2]~q\,
	combout => \mem|Mux15~14_combout\);

-- Location: FF_X16_Y11_N11
\mem|Mem[114][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[114][17]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[114][2]~q\);

-- Location: LCCOMB_X16_Y11_N10
\mem|Mux15~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~15_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux15~14_combout\ & ((\mem|Mem[114][2]~q\))) # (!\mem|Mux15~14_combout\ & (\mem|Mem[82][2]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[82][2]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[114][2]~q\,
	datad => \mem|Mux15~14_combout\,
	combout => \mem|Mux15~15_combout\);

-- Location: FF_X23_Y12_N11
\mem|Mem[87][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[87][2]~feeder_combout\,
	ena => \mem|Mem[87][17]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[87][2]~q\);

-- Location: FF_X19_Y10_N27
\mem|Mem[100][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[100][17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[100][2]~q\);

-- Location: FF_X22_Y17_N17
\mem|Mem[84][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[84][2]~feeder_combout\,
	ena => \mem|Mem[84][17]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[84][2]~q\);

-- Location: FF_X20_Y10_N17
\mem|Mem[68][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[68][17]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[68][2]~q\);

-- Location: LCCOMB_X20_Y10_N16
\mem|Mux15~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~20_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5)) # ((\mem|Mem[84][2]~q\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(5) & (\mem|Mem[68][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[68][2]~q\,
	datad => \mem|Mem[84][2]~q\,
	combout => \mem|Mux15~20_combout\);

-- Location: FF_X15_Y14_N5
\mem|Mem[116][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[116][2]~feeder_combout\,
	ena => \mem|Mem[116][17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[116][2]~q\);

-- Location: LCCOMB_X19_Y10_N26
\mem|Mux15~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~21_combout\ = (\mem|Mux15~20_combout\ & ((\mem|Mem[116][2]~q\) # ((!\mar1|ou_MAR\(5))))) # (!\mem|Mux15~20_combout\ & (((\mem|Mem[100][2]~q\ & \mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[116][2]~q\,
	datab => \mem|Mux15~20_combout\,
	datac => \mem|Mem[100][2]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux15~21_combout\);

-- Location: FF_X22_Y16_N25
\mem|Mem[81][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[81][2]~feeder_combout\,
	ena => \mem|Mem[81][17]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[81][2]~q\);

-- Location: FF_X21_Y15_N1
\mem|Mem[80][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[80][2]~feeder_combout\,
	ena => \mem|Mem[80][17]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[80][2]~q\);

-- Location: FF_X21_Y15_N19
\mem|Mem[64][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[64][17]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[64][2]~q\);

-- Location: LCCOMB_X21_Y15_N18
\mem|Mux15~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~24_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[80][2]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[64][2]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[80][2]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[64][2]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux15~24_combout\);

-- Location: FF_X20_Y14_N17
\mem|Mem[85][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[85][2]~feeder_combout\,
	ena => \mem|Mem[85][17]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[85][2]~q\);

-- Location: FF_X24_Y17_N13
\mem|Mem[94][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[94][2]~feeder_combout\,
	ena => \mem|Mem[94][17]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[94][2]~q\);

-- Location: FF_X20_Y10_N3
\mem|Mem[78][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[78][2]~feeder_combout\,
	ena => \mem|Mem[78][17]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[78][2]~q\);

-- Location: FF_X20_Y13_N7
\mem|Mem[106][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[106][2]~feeder_combout\,
	ena => \mem|Mem[106][17]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[106][2]~q\);

-- Location: FF_X20_Y13_N25
\mem|Mem[74][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[74][17]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[74][2]~q\);

-- Location: LCCOMB_X20_Y13_N24
\mem|Mux15~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~35_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(5) & (\mem|Mem[106][2]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[74][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[106][2]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[74][2]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux15~35_combout\);

-- Location: FF_X19_Y11_N11
\mem|Mem[110][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[110][17]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[110][2]~q\);

-- Location: LCCOMB_X19_Y11_N10
\mem|Mux15~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~36_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux15~35_combout\ & ((\mem|Mem[110][2]~q\))) # (!\mem|Mux15~35_combout\ & (\mem|Mem[78][2]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux15~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[78][2]~q\,
	datac => \mem|Mem[110][2]~q\,
	datad => \mem|Mux15~35_combout\,
	combout => \mem|Mux15~36_combout\);

-- Location: FF_X17_Y12_N3
\mem|Mem[123][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[123][2]~feeder_combout\,
	ena => \mem|Mem[123][17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[123][2]~q\);

-- Location: FF_X22_Y18_N31
\mem|Mem[95][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[95][2]~feeder_combout\,
	ena => \mem|Mem[95][17]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[95][2]~q\);

-- Location: FF_X22_Y16_N11
\mem|Mem[91][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[91][17]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[91][2]~q\);

-- Location: LCCOMB_X22_Y16_N10
\mem|Mux15~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~38_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[95][2]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[91][2]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[95][2]~q\,
	datac => \mem|Mem[91][2]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux15~38_combout\);

-- Location: FF_X12_Y12_N27
\mem|Mem[127][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[127][17]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[127][2]~q\);

-- Location: LCCOMB_X12_Y12_N26
\mem|Mux15~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~39_combout\ = (\mem|Mux15~38_combout\ & (((\mem|Mem[127][2]~q\) # (!\mar1|ou_MAR\(5))))) # (!\mem|Mux15~38_combout\ & (\mem|Mem[123][2]~q\ & ((\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux15~38_combout\,
	datab => \mem|Mem[123][2]~q\,
	datac => \mem|Mem[127][2]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux15~39_combout\);

-- Location: FF_X21_Y23_N1
\mem|Mem[42][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[42][17]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[42][2]~q\);

-- Location: FF_X16_Y16_N13
\mem|Mem[41][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[41][2]~feeder_combout\,
	ena => \mem|Mem[41][17]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[41][2]~q\);

-- Location: FF_X21_Y23_N3
\mem|Mem[40][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[40][17]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[40][2]~q\);

-- Location: LCCOMB_X21_Y23_N2
\mem|Mux15~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~42_combout\ = (\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(1)) # ((\mem|Mem[41][2]~q\)))) # (!\mar1|ou_MAR\(0) & (!\mar1|ou_MAR\(1) & (\mem|Mem[40][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[40][2]~q\,
	datad => \mem|Mem[41][2]~q\,
	combout => \mem|Mux15~42_combout\);

-- Location: FF_X22_Y21_N29
\mem|Mem[43][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[43][2]~feeder_combout\,
	ena => \mem|Mem[43][17]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[43][2]~q\);

-- Location: LCCOMB_X21_Y23_N0
\mem|Mux15~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~43_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux15~42_combout\ & (\mem|Mem[43][2]~q\)) # (!\mem|Mux15~42_combout\ & ((\mem|Mem[42][2]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux15~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[43][2]~q\,
	datac => \mem|Mem[42][2]~q\,
	datad => \mem|Mux15~42_combout\,
	combout => \mem|Mux15~43_combout\);

-- Location: FF_X20_Y24_N1
\mem|Mem[37][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[37][2]~feeder_combout\,
	ena => \mem|Mem[37][17]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[37][2]~q\);

-- Location: FF_X8_Y20_N31
\mem|Mem[38][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[38][2]~feeder_combout\,
	ena => \mem|Mem[38][17]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[38][2]~q\);

-- Location: FF_X17_Y25_N9
\mem|Mem[36][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[36][17]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[36][2]~q\);

-- Location: LCCOMB_X17_Y25_N8
\mem|Mux15~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~44_combout\ = (\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(0)) # ((\mem|Mem[38][2]~q\)))) # (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(0) & (\mem|Mem[36][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[36][2]~q\,
	datad => \mem|Mem[38][2]~q\,
	combout => \mem|Mux15~44_combout\);

-- Location: FF_X20_Y24_N19
\mem|Mem[39][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[39][17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[39][2]~q\);

-- Location: LCCOMB_X20_Y24_N18
\mem|Mux15~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~45_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux15~44_combout\ & ((\mem|Mem[39][2]~q\))) # (!\mem|Mux15~44_combout\ & (\mem|Mem[37][2]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux15~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[37][2]~q\,
	datac => \mem|Mem[39][2]~q\,
	datad => \mem|Mux15~44_combout\,
	combout => \mem|Mux15~45_combout\);

-- Location: FF_X17_Y20_N29
\mem|Mem[34][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[34][2]~feeder_combout\,
	ena => \mem|Mem[34][17]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[34][2]~q\);

-- Location: FF_X19_Y19_N5
\mem|Mem[33][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[33][2]~feeder_combout\,
	ena => \mem|Mem[33][17]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[33][2]~q\);

-- Location: FF_X22_Y20_N5
\mem|Mem[32][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[32][17]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[32][2]~q\);

-- Location: LCCOMB_X22_Y20_N4
\mem|Mux15~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~46_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[33][2]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[32][2]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[33][2]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[32][2]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux15~46_combout\);

-- Location: FF_X21_Y20_N29
\mem|Mem[35][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[35][17]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[35][2]~q\);

-- Location: LCCOMB_X21_Y20_N28
\mem|Mux15~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~47_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux15~46_combout\ & ((\mem|Mem[35][2]~q\))) # (!\mem|Mux15~46_combout\ & (\mem|Mem[34][2]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux15~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[34][2]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[35][2]~q\,
	datad => \mem|Mux15~46_combout\,
	combout => \mem|Mux15~47_combout\);

-- Location: LCCOMB_X21_Y23_N28
\mem|Mux15~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~48_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(2) & ((\mem|Mux15~45_combout\))) # (!\mar1|ou_MAR\(2) & (\mem|Mux15~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux15~47_combout\,
	datad => \mem|Mux15~45_combout\,
	combout => \mem|Mux15~48_combout\);

-- Location: FF_X21_Y21_N13
\mem|Mem[45][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[45][17]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[45][2]~q\);

-- Location: FF_X14_Y23_N1
\mem|Mem[46][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[46][2]~feeder_combout\,
	ena => \mem|Mem[46][17]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[46][2]~q\);

-- Location: FF_X17_Y24_N29
\mem|Mem[44][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[44][17]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[44][2]~q\);

-- Location: LCCOMB_X17_Y24_N28
\mem|Mux15~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~49_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[46][2]~q\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[44][2]~q\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[46][2]~q\,
	datac => \mem|Mem[44][2]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux15~49_combout\);

-- Location: FF_X21_Y21_N31
\mem|Mem[47][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[47][2]~feeder_combout\,
	ena => \mem|Mem[47][17]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[47][2]~q\);

-- Location: LCCOMB_X21_Y21_N12
\mem|Mux15~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~50_combout\ = (\mem|Mux15~49_combout\ & ((\mem|Mem[47][2]~q\) # ((!\mar1|ou_MAR\(0))))) # (!\mem|Mux15~49_combout\ & (((\mem|Mem[45][2]~q\ & \mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux15~49_combout\,
	datab => \mem|Mem[47][2]~q\,
	datac => \mem|Mem[45][2]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux15~50_combout\);

-- Location: LCCOMB_X20_Y23_N12
\mem|Mux15~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~51_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux15~48_combout\ & (\mem|Mux15~50_combout\)) # (!\mem|Mux15~48_combout\ & ((\mem|Mux15~43_combout\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mux15~50_combout\,
	datac => \mem|Mux15~43_combout\,
	datad => \mem|Mux15~48_combout\,
	combout => \mem|Mux15~51_combout\);

-- Location: FF_X14_Y20_N17
\mem|Mem[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR~4_combout\,
	ena => \mem|Mem[20][5]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[20][2]~q\);

-- Location: FF_X10_Y21_N19
\mem|Mem[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[30][2]~feeder_combout\,
	ena => \mem|Mem[30][17]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[30][2]~q\);

-- Location: FF_X15_Y17_N1
\mem|Mem[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[6][2]~feeder_combout\,
	ena => \mem|Mem[6][1]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[6][2]~q\);

-- Location: FF_X16_Y20_N19
\mem|Mem[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[7][2]~feeder_combout\,
	ena => \mem|Mem[7][16]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[7][2]~q\);

-- Location: FF_X16_Y21_N27
\mem|Mem[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[9][2]~feeder_combout\,
	ena => \mem|Mem[9][5]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[9][2]~q\);

-- Location: FF_X16_Y21_N29
\mem|Mem[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[11][2]~feeder_combout\,
	ena => \mem|Mem[11][13]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[11][2]~q\);

-- Location: FF_X16_Y25_N25
\mem|Mem[60][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[60][17]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[60][2]~q\);

-- Location: FF_X22_Y19_N23
\mem|Mem[57][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[57][2]~feeder_combout\,
	ena => \mem|Mem[57][17]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[57][2]~q\);

-- Location: FF_X24_Y21_N17
\mem|Mem[56][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[56][17]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[56][2]~q\);

-- Location: LCCOMB_X24_Y21_N16
\mem|Mux15~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~73_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mem[57][2]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[56][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[57][2]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[56][2]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux15~73_combout\);

-- Location: FF_X16_Y25_N27
\mem|Mem[61][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[61][2]~feeder_combout\,
	ena => \mem|Mem[61][17]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[61][2]~q\);

-- Location: LCCOMB_X16_Y25_N24
\mem|Mux15~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~74_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux15~73_combout\ & (\mem|Mem[61][2]~q\)) # (!\mem|Mux15~73_combout\ & ((\mem|Mem[60][2]~q\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux15~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[61][2]~q\,
	datac => \mem|Mem[60][2]~q\,
	datad => \mem|Mux15~73_combout\,
	combout => \mem|Mux15~74_combout\);

-- Location: FF_X19_Y20_N25
\mem|Mem[52][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[52][2]~feeder_combout\,
	ena => \mem|Mem[52][17]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[52][2]~q\);

-- Location: FF_X23_Y12_N21
\mem|Mem[83][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[83][17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[83][3]~q\);

-- Location: FF_X22_Y12_N7
\mem|Mem[89][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[89][3]~feeder_combout\,
	ena => \mem|Mem[89][17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[89][3]~q\);

-- Location: FF_X22_Y16_N5
\mem|Mem[81][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[81][17]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[81][3]~q\);

-- Location: LCCOMB_X22_Y16_N4
\mem|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~0_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[89][3]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[81][3]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[89][3]~q\,
	datac => \mem|Mem[81][3]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux14~0_combout\);

-- Location: FF_X22_Y16_N15
\mem|Mem[91][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[91][3]~feeder_combout\,
	ena => \mem|Mem[91][17]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[91][3]~q\);

-- Location: LCCOMB_X23_Y12_N20
\mem|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~1_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux14~0_combout\ & (\mem|Mem[91][3]~q\)) # (!\mem|Mux14~0_combout\ & ((\mem|Mem[83][3]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[91][3]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[83][3]~q\,
	datad => \mem|Mux14~0_combout\,
	combout => \mem|Mux14~1_combout\);

-- Location: FF_X12_Y11_N27
\mem|Mem[105][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[105][3]~feeder_combout\,
	ena => \mem|Mem[105][17]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[105][3]~q\);

-- Location: FF_X14_Y11_N13
\mem|Mem[99][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[99][3]~feeder_combout\,
	ena => \mem|Mem[99][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[99][3]~q\);

-- Location: FF_X14_Y10_N17
\mem|Mem[97][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[97][17]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[97][3]~q\);

-- Location: LCCOMB_X14_Y10_N16
\mem|Mux14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~2_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mem[99][3]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[97][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[99][3]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[97][3]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux14~2_combout\);

-- Location: FF_X12_Y11_N13
\mem|Mem[107][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[107][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[107][3]~q\);

-- Location: LCCOMB_X12_Y11_N12
\mem|Mux14~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~3_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux14~2_combout\ & ((\mem|Mem[107][3]~q\))) # (!\mem|Mux14~2_combout\ & (\mem|Mem[105][3]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[105][3]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[107][3]~q\,
	datad => \mem|Mux14~2_combout\,
	combout => \mem|Mux14~3_combout\);

-- Location: FF_X16_Y13_N15
\mem|Mem[73][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[73][3]~feeder_combout\,
	ena => \mem|Mem[73][17]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[73][3]~q\);

-- Location: FF_X15_Y11_N13
\mem|Mem[67][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[67][3]~feeder_combout\,
	ena => \mem|Mem[67][17]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[67][3]~q\);

-- Location: FF_X22_Y14_N5
\mem|Mem[65][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[65][17]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[65][3]~q\);

-- Location: LCCOMB_X22_Y14_N4
\mem|Mux14~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~4_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[67][3]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[65][3]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[67][3]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[65][3]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux14~4_combout\);

-- Location: FF_X17_Y12_N5
\mem|Mem[75][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[75][17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[75][3]~q\);

-- Location: LCCOMB_X17_Y12_N4
\mem|Mux14~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~5_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux14~4_combout\ & ((\mem|Mem[75][3]~q\))) # (!\mem|Mux14~4_combout\ & (\mem|Mem[73][3]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[73][3]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[75][3]~q\,
	datad => \mem|Mux14~4_combout\,
	combout => \mem|Mux14~5_combout\);

-- Location: LCCOMB_X16_Y12_N28
\mem|Mux14~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~6_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mux14~3_combout\))) # (!\mar1|ou_MAR\(5) & (\mem|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux14~5_combout\,
	datab => \mar1|ou_MAR\(4),
	datac => \mar1|ou_MAR\(5),
	datad => \mem|Mux14~3_combout\,
	combout => \mem|Mux14~6_combout\);

-- Location: FF_X15_Y11_N15
\mem|Mem[115][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[115][17]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[115][3]~q\);

-- Location: FF_X7_Y14_N15
\mem|Mem[121][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[121][3]~feeder_combout\,
	ena => \mem|Mem[121][17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[121][3]~q\);

-- Location: FF_X12_Y14_N29
\mem|Mem[113][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[113][17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[113][3]~q\);

-- Location: LCCOMB_X12_Y14_N28
\mem|Mux14~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~7_combout\ = (\mar1|ou_MAR\(1) & (\mar1|ou_MAR\(3))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & ((\mem|Mem[121][3]~q\))) # (!\mar1|ou_MAR\(3) & (\mem|Mem[113][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[113][3]~q\,
	datad => \mem|Mem[121][3]~q\,
	combout => \mem|Mux14~7_combout\);

-- Location: FF_X17_Y12_N31
\mem|Mem[123][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[123][3]~feeder_combout\,
	ena => \mem|Mem[123][17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[123][3]~q\);

-- Location: LCCOMB_X15_Y11_N14
\mem|Mux14~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~8_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux14~7_combout\ & (\mem|Mem[123][3]~q\)) # (!\mem|Mux14~7_combout\ & ((\mem|Mem[115][3]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[123][3]~q\,
	datac => \mem|Mem[115][3]~q\,
	datad => \mem|Mux14~7_combout\,
	combout => \mem|Mux14~8_combout\);

-- Location: LCCOMB_X16_Y12_N14
\mem|Mux14~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~9_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux14~6_combout\ & (\mem|Mux14~8_combout\)) # (!\mem|Mux14~6_combout\ & ((\mem|Mux14~1_combout\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux14~8_combout\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux14~1_combout\,
	datad => \mem|Mux14~6_combout\,
	combout => \mem|Mux14~9_combout\);

-- Location: FF_X22_Y17_N3
\mem|Mem[86][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[86][17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[86][3]~q\);

-- Location: FF_X15_Y9_N13
\mem|Mem[92][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[92][3]~feeder_combout\,
	ena => \mem|Mem[92][17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[92][3]~q\);

-- Location: FF_X22_Y17_N13
\mem|Mem[84][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[84][17]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[84][3]~q\);

-- Location: LCCOMB_X22_Y17_N12
\mem|Mux14~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~10_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[92][3]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[84][3]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[92][3]~q\,
	datac => \mem|Mem[84][3]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux14~10_combout\);

-- Location: FF_X24_Y17_N9
\mem|Mem[94][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[94][3]~feeder_combout\,
	ena => \mem|Mem[94][17]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[94][3]~q\);

-- Location: LCCOMB_X22_Y17_N2
\mem|Mux14~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~11_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux14~10_combout\ & (\mem|Mem[94][3]~q\)) # (!\mem|Mux14~10_combout\ & ((\mem|Mem[86][3]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux14~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[94][3]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[86][3]~q\,
	datad => \mem|Mux14~10_combout\,
	combout => \mem|Mux14~11_combout\);

-- Location: FF_X19_Y11_N29
\mem|Mem[108][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[108][3]~feeder_combout\,
	ena => \mem|Mem[108][17]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[108][3]~q\);

-- Location: FF_X19_Y9_N13
\mem|Mem[102][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[102][3]~feeder_combout\,
	ena => \mem|Mem[102][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[102][3]~q\);

-- Location: FF_X19_Y10_N5
\mem|Mem[100][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[100][17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[100][3]~q\);

-- Location: LCCOMB_X19_Y10_N4
\mem|Mux14~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~12_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mem[102][3]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[100][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[102][3]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[100][3]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux14~12_combout\);

-- Location: FF_X19_Y11_N15
\mem|Mem[110][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[110][17]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[110][3]~q\);

-- Location: LCCOMB_X19_Y11_N14
\mem|Mux14~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~13_combout\ = (\mem|Mux14~12_combout\ & (((\mem|Mem[110][3]~q\) # (!\mar1|ou_MAR\(3))))) # (!\mem|Mux14~12_combout\ & (\mem|Mem[108][3]~q\ & ((\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux14~12_combout\,
	datab => \mem|Mem[108][3]~q\,
	datac => \mem|Mem[110][3]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux14~13_combout\);

-- Location: FF_X19_Y13_N9
\mem|Mem[76][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[76][3]~feeder_combout\,
	ena => \mem|Mem[76][17]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[76][3]~q\);

-- Location: FF_X12_Y9_N3
\mem|Mem[70][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[70][3]~feeder_combout\,
	ena => \mem|Mem[70][17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[70][3]~q\);

-- Location: FF_X20_Y10_N21
\mem|Mem[68][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[68][17]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[68][3]~q\);

-- Location: LCCOMB_X20_Y10_N20
\mem|Mux14~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~14_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mem[70][3]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[68][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[70][3]~q\,
	datac => \mem|Mem[68][3]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux14~14_combout\);

-- Location: FF_X20_Y10_N15
\mem|Mem[78][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[78][17]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[78][3]~q\);

-- Location: LCCOMB_X20_Y10_N14
\mem|Mux14~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~15_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux14~14_combout\ & (\mem|Mem[78][3]~q\)) # (!\mem|Mux14~14_combout\ & ((\mem|Mem[76][3]~q\))))) # (!\mar1|ou_MAR\(3) & (\mem|Mux14~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mux14~14_combout\,
	datac => \mem|Mem[78][3]~q\,
	datad => \mem|Mem[76][3]~q\,
	combout => \mem|Mux14~15_combout\);

-- Location: LCCOMB_X24_Y20_N26
\mem|Mux14~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~16_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mux14~13_combout\))) # (!\mar1|ou_MAR\(5) & (\mem|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux14~15_combout\,
	datac => \mar1|ou_MAR\(5),
	datad => \mem|Mux14~13_combout\,
	combout => \mem|Mux14~16_combout\);

-- Location: FF_X10_Y13_N3
\mem|Mem[118][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[118][3]~feeder_combout\,
	ena => \mem|Mem[118][17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[118][3]~q\);

-- Location: FF_X8_Y12_N11
\mem|Mem[124][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[124][3]~feeder_combout\,
	ena => \mem|Mem[124][17]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[124][3]~q\);

-- Location: FF_X8_Y12_N5
\mem|Mem[116][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[116][17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[116][3]~q\);

-- Location: LCCOMB_X8_Y12_N4
\mem|Mux14~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~17_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mem[124][3]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[116][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[124][3]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[116][3]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux14~17_combout\);

-- Location: FF_X17_Y9_N21
\mem|Mem[126][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[126][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[126][3]~q\);

-- Location: LCCOMB_X17_Y9_N20
\mem|Mux14~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~18_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux14~17_combout\ & ((\mem|Mem[126][3]~q\))) # (!\mem|Mux14~17_combout\ & (\mem|Mem[118][3]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[118][3]~q\,
	datac => \mem|Mem[126][3]~q\,
	datad => \mem|Mux14~17_combout\,
	combout => \mem|Mux14~18_combout\);

-- Location: LCCOMB_X24_Y20_N28
\mem|Mux14~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~19_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux14~16_combout\ & ((\mem|Mux14~18_combout\))) # (!\mem|Mux14~16_combout\ & (\mem|Mux14~11_combout\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux14~11_combout\,
	datac => \mem|Mux14~16_combout\,
	datad => \mem|Mux14~18_combout\,
	combout => \mem|Mux14~19_combout\);

-- Location: FF_X21_Y13_N5
\mem|Mem[88][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[88][17]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[88][3]~q\);

-- Location: FF_X17_Y11_N1
\mem|Mem[82][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[82][3]~feeder_combout\,
	ena => \mem|Mem[82][17]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[82][3]~q\);

-- Location: FF_X20_Y16_N13
\mem|Mem[80][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[80][17]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[80][3]~q\);

-- Location: LCCOMB_X20_Y16_N12
\mem|Mux14~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~20_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & ((\mem|Mem[82][3]~q\))) # (!\mar1|ou_MAR\(1) & (\mem|Mem[80][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[80][3]~q\,
	datad => \mem|Mem[82][3]~q\,
	combout => \mem|Mux14~20_combout\);

-- Location: FF_X21_Y16_N13
\mem|Mem[90][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[90][3]~feeder_combout\,
	ena => \mem|Mem[90][17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[90][3]~q\);

-- Location: LCCOMB_X21_Y13_N4
\mem|Mux14~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~21_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux14~20_combout\ & (\mem|Mem[90][3]~q\)) # (!\mem|Mux14~20_combout\ & ((\mem|Mem[88][3]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux14~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[90][3]~q\,
	datac => \mem|Mem[88][3]~q\,
	datad => \mem|Mux14~20_combout\,
	combout => \mem|Mux14~21_combout\);

-- Location: FF_X10_Y14_N19
\mem|Mem[104][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[104][3]~feeder_combout\,
	ena => \mem|Mem[104][17]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[104][3]~q\);

-- Location: FF_X14_Y11_N23
\mem|Mem[98][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[98][3]~feeder_combout\,
	ena => \mem|Mem[98][17]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[98][3]~q\);

-- Location: FF_X14_Y14_N13
\mem|Mem[96][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[96][17]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[96][3]~q\);

-- Location: LCCOMB_X14_Y14_N12
\mem|Mux14~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~22_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & ((\mem|Mem[98][3]~q\))) # (!\mar1|ou_MAR\(1) & (\mem|Mem[96][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[96][3]~q\,
	datad => \mem|Mem[98][3]~q\,
	combout => \mem|Mux14~22_combout\);

-- Location: FF_X20_Y13_N11
\mem|Mem[106][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[106][17]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[106][3]~q\);

-- Location: LCCOMB_X20_Y13_N10
\mem|Mux14~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~23_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux14~22_combout\ & (\mem|Mem[106][3]~q\)) # (!\mem|Mux14~22_combout\ & ((\mem|Mem[104][3]~q\))))) # (!\mar1|ou_MAR\(3) & (\mem|Mux14~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mux14~22_combout\,
	datac => \mem|Mem[106][3]~q\,
	datad => \mem|Mem[104][3]~q\,
	combout => \mem|Mux14~23_combout\);

-- Location: FF_X15_Y13_N27
\mem|Mem[72][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[72][3]~feeder_combout\,
	ena => \mem|Mem[72][17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[72][3]~q\);

-- Location: FF_X16_Y11_N13
\mem|Mem[66][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[66][3]~feeder_combout\,
	ena => \mem|Mem[66][17]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[66][3]~q\);

-- Location: FF_X17_Y11_N3
\mem|Mem[64][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[64][17]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[64][3]~q\);

-- Location: LCCOMB_X17_Y11_N2
\mem|Mux14~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~24_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[66][3]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[64][3]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[66][3]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[64][3]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux14~24_combout\);

-- Location: FF_X20_Y13_N21
\mem|Mem[74][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[74][17]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[74][3]~q\);

-- Location: LCCOMB_X20_Y13_N20
\mem|Mux14~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~25_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux14~24_combout\ & ((\mem|Mem[74][3]~q\))) # (!\mem|Mux14~24_combout\ & (\mem|Mem[72][3]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux14~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[72][3]~q\,
	datac => \mem|Mem[74][3]~q\,
	datad => \mem|Mux14~24_combout\,
	combout => \mem|Mux14~25_combout\);

-- Location: LCCOMB_X24_Y20_N22
\mem|Mux14~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~26_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mux14~23_combout\))) # (!\mar1|ou_MAR\(5) & (\mem|Mux14~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux14~25_combout\,
	datac => \mar1|ou_MAR\(5),
	datad => \mem|Mux14~23_combout\,
	combout => \mem|Mux14~26_combout\);

-- Location: FF_X11_Y12_N1
\mem|Mem[114][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[114][3]~feeder_combout\,
	ena => \mem|Mem[114][17]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[114][3]~q\);

-- Location: FF_X11_Y14_N17
\mem|Mem[120][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[120][3]~feeder_combout\,
	ena => \mem|Mem[120][17]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[120][3]~q\);

-- Location: FF_X14_Y14_N31
\mem|Mem[112][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[112][17]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[112][3]~q\);

-- Location: LCCOMB_X14_Y14_N30
\mem|Mux14~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~27_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1)) # ((\mem|Mem[120][3]~q\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(1) & (\mem|Mem[112][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[112][3]~q\,
	datad => \mem|Mem[120][3]~q\,
	combout => \mem|Mux14~27_combout\);

-- Location: FF_X11_Y13_N31
\mem|Mem[122][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[122][17]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[122][3]~q\);

-- Location: LCCOMB_X11_Y13_N30
\mem|Mux14~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~28_combout\ = (\mem|Mux14~27_combout\ & (((\mem|Mem[122][3]~q\)) # (!\mar1|ou_MAR\(1)))) # (!\mem|Mux14~27_combout\ & (\mar1|ou_MAR\(1) & ((\mem|Mem[114][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux14~27_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[122][3]~q\,
	datad => \mem|Mem[114][3]~q\,
	combout => \mem|Mux14~28_combout\);

-- Location: LCCOMB_X24_Y20_N8
\mem|Mux14~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~29_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux14~26_combout\ & (\mem|Mux14~28_combout\)) # (!\mem|Mux14~26_combout\ & ((\mem|Mux14~21_combout\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux14~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux14~28_combout\,
	datac => \mem|Mux14~26_combout\,
	datad => \mem|Mux14~21_combout\,
	combout => \mem|Mux14~29_combout\);

-- Location: LCCOMB_X24_Y20_N18
\mem|Mux14~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~30_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0)) # ((\mem|Mux14~19_combout\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & (\mem|Mux14~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux14~29_combout\,
	datad => \mem|Mux14~19_combout\,
	combout => \mem|Mux14~30_combout\);

-- Location: FF_X22_Y18_N25
\mem|Mem[79][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[79][17]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[79][3]~q\);

-- Location: FF_X23_Y12_N31
\mem|Mem[87][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[87][3]~feeder_combout\,
	ena => \mem|Mem[87][17]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[87][3]~q\);

-- Location: FF_X23_Y18_N27
\mem|Mem[71][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[71][17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[71][3]~q\);

-- Location: LCCOMB_X23_Y18_N26
\mem|Mux14~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~31_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(4) & (\mem|Mem[87][3]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[71][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[87][3]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[71][3]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux14~31_combout\);

-- Location: FF_X22_Y18_N27
\mem|Mem[95][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[95][3]~feeder_combout\,
	ena => \mem|Mem[95][17]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[95][3]~q\);

-- Location: LCCOMB_X22_Y18_N24
\mem|Mux14~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~32_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux14~31_combout\ & (\mem|Mem[95][3]~q\)) # (!\mem|Mux14~31_combout\ & ((\mem|Mem[79][3]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux14~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[95][3]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[79][3]~q\,
	datad => \mem|Mux14~31_combout\,
	combout => \mem|Mux14~32_combout\);

-- Location: FF_X15_Y14_N25
\mem|Mem[117][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[117][3]~feeder_combout\,
	ena => \mem|Mem[117][17]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[117][3]~q\);

-- Location: FF_X14_Y12_N17
\mem|Mem[109][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[109][3]~feeder_combout\,
	ena => \mem|Mem[109][17]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[109][3]~q\);

-- Location: FF_X14_Y12_N19
\mem|Mem[101][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[101][17]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[101][3]~q\);

-- Location: LCCOMB_X14_Y12_N18
\mem|Mux14~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~33_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(3) & (\mem|Mem[109][3]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[101][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[109][3]~q\,
	datac => \mem|Mem[101][3]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux14~33_combout\);

-- Location: FF_X15_Y12_N17
\mem|Mem[125][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[125][17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[125][3]~q\);

-- Location: LCCOMB_X15_Y12_N16
\mem|Mux14~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~34_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux14~33_combout\ & ((\mem|Mem[125][3]~q\))) # (!\mem|Mux14~33_combout\ & (\mem|Mem[117][3]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux14~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[117][3]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[125][3]~q\,
	datad => \mem|Mux14~33_combout\,
	combout => \mem|Mux14~34_combout\);

-- Location: FF_X20_Y14_N27
\mem|Mem[85][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[85][3]~feeder_combout\,
	ena => \mem|Mem[85][17]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[85][3]~q\);

-- Location: FF_X22_Y13_N5
\mem|Mem[77][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[77][3]~feeder_combout\,
	ena => \mem|Mem[77][17]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[77][3]~q\);

-- Location: FF_X22_Y14_N31
\mem|Mem[69][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[69][17]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[69][3]~q\);

-- Location: LCCOMB_X22_Y14_N30
\mem|Mux14~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~35_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(3) & (\mem|Mem[77][3]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[69][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[77][3]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[69][3]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux14~35_combout\);

-- Location: FF_X19_Y13_N11
\mem|Mem[93][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[93][17]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[93][3]~q\);

-- Location: LCCOMB_X19_Y13_N10
\mem|Mux14~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~36_combout\ = (\mem|Mux14~35_combout\ & (((\mem|Mem[93][3]~q\) # (!\mar1|ou_MAR\(4))))) # (!\mem|Mux14~35_combout\ & (\mem|Mem[85][3]~q\ & ((\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux14~35_combout\,
	datab => \mem|Mem[85][3]~q\,
	datac => \mem|Mem[93][3]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux14~36_combout\);

-- Location: LCCOMB_X17_Y15_N6
\mem|Mux14~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~37_combout\ = (\mar1|ou_MAR\(1) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(5) & ((\mem|Mux14~34_combout\))) # (!\mar1|ou_MAR\(5) & (\mem|Mux14~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mux14~36_combout\,
	datad => \mem|Mux14~34_combout\,
	combout => \mem|Mux14~37_combout\);

-- Location: FF_X19_Y9_N23
\mem|Mem[119][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[119][3]~feeder_combout\,
	ena => \mem|Mem[119][17]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[119][3]~q\);

-- Location: FF_X14_Y9_N3
\mem|Mem[111][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[111][3]~feeder_combout\,
	ena => \mem|Mem[111][17]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[111][3]~q\);

-- Location: FF_X14_Y9_N21
\mem|Mem[103][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[103][17]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[103][3]~q\);

-- Location: LCCOMB_X14_Y9_N20
\mem|Mux14~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~38_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(3) & (\mem|Mem[111][3]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[103][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[111][3]~q\,
	datac => \mem|Mem[103][3]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux14~38_combout\);

-- Location: FF_X12_Y12_N5
\mem|Mem[127][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[127][17]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[127][3]~q\);

-- Location: LCCOMB_X12_Y12_N4
\mem|Mux14~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~39_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux14~38_combout\ & ((\mem|Mem[127][3]~q\))) # (!\mem|Mux14~38_combout\ & (\mem|Mem[119][3]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux14~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[119][3]~q\,
	datac => \mem|Mem[127][3]~q\,
	datad => \mem|Mux14~38_combout\,
	combout => \mem|Mux14~39_combout\);

-- Location: LCCOMB_X17_Y15_N0
\mem|Mux14~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~40_combout\ = (\mem|Mux14~37_combout\ & (((\mem|Mux14~39_combout\)) # (!\mar1|ou_MAR\(1)))) # (!\mem|Mux14~37_combout\ & (\mar1|ou_MAR\(1) & (\mem|Mux14~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux14~37_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux14~32_combout\,
	datad => \mem|Mux14~39_combout\,
	combout => \mem|Mux14~40_combout\);

-- Location: LCCOMB_X24_Y20_N4
\mem|Mux14~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~41_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux14~30_combout\ & ((\mem|Mux14~40_combout\))) # (!\mem|Mux14~30_combout\ & (\mem|Mux14~9_combout\)))) # (!\mar1|ou_MAR\(0) & (\mem|Mux14~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux14~30_combout\,
	datac => \mem|Mux14~9_combout\,
	datad => \mem|Mux14~40_combout\,
	combout => \mem|Mux14~41_combout\);

-- Location: FF_X8_Y20_N1
\mem|Mem[38][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[38][17]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[38][3]~q\);

-- Location: FF_X9_Y22_N11
\mem|Mem[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[22][3]~feeder_combout\,
	ena => \mem|Mem[22][17]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[22][3]~q\);

-- Location: FF_X15_Y17_N5
\mem|Mem[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~5_combout\,
	sload => VCC,
	ena => \mem|Mem[6][1]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[6][3]~q\);

-- Location: LCCOMB_X15_Y17_N4
\mem|Mux14~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~42_combout\ = (\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(4))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & ((\mem|Mem[22][3]~q\))) # (!\mar1|ou_MAR\(4) & (\mem|Mem[6][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[6][3]~q\,
	datad => \mem|Mem[22][3]~q\,
	combout => \mem|Mux14~42_combout\);

-- Location: FF_X8_Y20_N19
\mem|Mem[54][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[54][3]~feeder_combout\,
	ena => \mem|Mem[54][17]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[54][3]~q\);

-- Location: LCCOMB_X8_Y20_N0
\mem|Mux14~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~43_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux14~42_combout\ & (\mem|Mem[54][3]~q\)) # (!\mem|Mux14~42_combout\ & ((\mem|Mem[38][3]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux14~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[54][3]~q\,
	datac => \mem|Mem[38][3]~q\,
	datad => \mem|Mux14~42_combout\,
	combout => \mem|Mux14~43_combout\);

-- Location: FF_X11_Y21_N5
\mem|Mem[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[19][3]~feeder_combout\,
	ena => \mem|Mem[19][17]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[19][3]~q\);

-- Location: FF_X21_Y20_N23
\mem|Mem[35][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[35][3]~feeder_combout\,
	ena => \mem|Mem[35][17]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[35][3]~q\);

-- Location: FF_X16_Y23_N19
\mem|Mem[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~5_combout\,
	sload => VCC,
	ena => \mem|Mem[3][16]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[3][3]~q\);

-- Location: LCCOMB_X16_Y23_N18
\mem|Mux14~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~44_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mem[35][3]~q\))) # (!\mar1|ou_MAR\(5) & (\mem|Mem[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[3][3]~q\,
	datad => \mem|Mem[35][3]~q\,
	combout => \mem|Mux14~44_combout\);

-- Location: FF_X12_Y22_N23
\mem|Mem[51][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[51][17]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[51][3]~q\);

-- Location: LCCOMB_X12_Y22_N22
\mem|Mux14~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~45_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux14~44_combout\ & ((\mem|Mem[51][3]~q\))) # (!\mem|Mux14~44_combout\ & (\mem|Mem[19][3]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux14~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[19][3]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[51][3]~q\,
	datad => \mem|Mux14~44_combout\,
	combout => \mem|Mux14~45_combout\);

-- Location: FF_X10_Y21_N5
\mem|Mem[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[18][3]~feeder_combout\,
	ena => \mem|Mem[18][17]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[18][3]~q\);

-- Location: FF_X17_Y20_N15
\mem|Mem[34][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[34][3]~feeder_combout\,
	ena => \mem|Mem[34][17]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[34][3]~q\);

-- Location: FF_X17_Y18_N17
\mem|Mem[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~5_combout\,
	sload => VCC,
	ena => \mem|Mem[2][11]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[2][3]~q\);

-- Location: LCCOMB_X17_Y18_N16
\mem|Mux14~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~46_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4)) # ((\mem|Mem[34][3]~q\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & (\mem|Mem[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[2][3]~q\,
	datad => \mem|Mem[34][3]~q\,
	combout => \mem|Mux14~46_combout\);

-- Location: FF_X11_Y20_N1
\mem|Mem[50][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[50][17]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[50][3]~q\);

-- Location: LCCOMB_X11_Y20_N0
\mem|Mux14~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~47_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux14~46_combout\ & ((\mem|Mem[50][3]~q\))) # (!\mem|Mux14~46_combout\ & (\mem|Mem[18][3]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[18][3]~q\,
	datac => \mem|Mem[50][3]~q\,
	datad => \mem|Mux14~46_combout\,
	combout => \mem|Mux14~47_combout\);

-- Location: LCCOMB_X8_Y20_N28
\mem|Mux14~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~48_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & ((\mem|Mux14~45_combout\))) # (!\mar1|ou_MAR\(0) & (\mem|Mux14~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux14~47_combout\,
	datac => \mar1|ou_MAR\(0),
	datad => \mem|Mux14~45_combout\,
	combout => \mem|Mux14~48_combout\);

-- Location: FF_X20_Y24_N5
\mem|Mem[39][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[39][17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[39][3]~q\);

-- Location: FF_X10_Y20_N23
\mem|Mem[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[23][3]~feeder_combout\,
	ena => \mem|Mem[23][17]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[23][3]~q\);

-- Location: FF_X16_Y20_N5
\mem|Mem[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~5_combout\,
	sload => VCC,
	ena => \mem|Mem[7][16]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[7][3]~q\);

-- Location: LCCOMB_X16_Y20_N4
\mem|Mux14~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~49_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[23][3]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[7][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[23][3]~q\,
	datac => \mem|Mem[7][3]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux14~49_combout\);

-- Location: FF_X12_Y24_N23
\mem|Mem[55][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[55][3]~feeder_combout\,
	ena => \mem|Mem[55][17]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[55][3]~q\);

-- Location: LCCOMB_X20_Y24_N4
\mem|Mux14~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~50_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux14~49_combout\ & (\mem|Mem[55][3]~q\)) # (!\mem|Mux14~49_combout\ & ((\mem|Mem[39][3]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux14~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[55][3]~q\,
	datac => \mem|Mem[39][3]~q\,
	datad => \mem|Mux14~49_combout\,
	combout => \mem|Mux14~50_combout\);

-- Location: LCCOMB_X8_Y20_N14
\mem|Mux14~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~51_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux14~48_combout\ & ((\mem|Mux14~50_combout\))) # (!\mem|Mux14~48_combout\ & (\mem|Mux14~43_combout\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux14~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux14~43_combout\,
	datac => \mem|Mux14~50_combout\,
	datad => \mem|Mux14~48_combout\,
	combout => \mem|Mux14~51_combout\);

-- Location: FF_X22_Y19_N1
\mem|Mem[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[25][17]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[25][3]~q\);

-- Location: FF_X16_Y16_N31
\mem|Mem[41][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[41][3]~feeder_combout\,
	ena => \mem|Mem[41][17]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[41][3]~q\);

-- Location: FF_X16_Y21_N7
\mem|Mem[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~5_combout\,
	sload => VCC,
	ena => \mem|Mem[9][5]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[9][3]~q\);

-- Location: LCCOMB_X16_Y21_N6
\mem|Mux14~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~52_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mem[41][3]~q\))) # (!\mar1|ou_MAR\(5) & (\mem|Mem[9][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[9][3]~q\,
	datad => \mem|Mem[41][3]~q\,
	combout => \mem|Mux14~52_combout\);

-- Location: FF_X22_Y19_N27
\mem|Mem[57][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[57][3]~feeder_combout\,
	ena => \mem|Mem[57][17]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[57][3]~q\);

-- Location: LCCOMB_X22_Y19_N0
\mem|Mux14~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~53_combout\ = (\mem|Mux14~52_combout\ & ((\mem|Mem[57][3]~q\) # ((!\mar1|ou_MAR\(4))))) # (!\mem|Mux14~52_combout\ & (((\mem|Mem[25][3]~q\ & \mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[57][3]~q\,
	datab => \mem|Mux14~52_combout\,
	datac => \mem|Mem[25][3]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux14~53_combout\);

-- Location: FF_X17_Y24_N7
\mem|Mem[44][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[44][3]~feeder_combout\,
	ena => \mem|Mem[44][17]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[44][3]~q\);

-- Location: FF_X10_Y17_N7
\mem|Mem[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[28][17]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[28][3]~q\);

-- Location: FF_X12_Y19_N1
\mem|Mem[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[12][3]~feeder_combout\,
	ena => \mem|Mem[12][3]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[12][3]~q\);

-- Location: LCCOMB_X10_Y17_N6
\mem|Mux14~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~54_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & ((\mem|Mem[28][3]~q\))) # (!\mar1|ou_MAR\(4) & (\mem|Mem[12][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[12][3]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[28][3]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux14~54_combout\);

-- Location: FF_X16_Y25_N13
\mem|Mem[60][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[60][17]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[60][3]~q\);

-- Location: LCCOMB_X16_Y25_N12
\mem|Mux14~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~55_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux14~54_combout\ & ((\mem|Mem[60][3]~q\))) # (!\mem|Mux14~54_combout\ & (\mem|Mem[44][3]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux14~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[44][3]~q\,
	datac => \mem|Mem[60][3]~q\,
	datad => \mem|Mux14~54_combout\,
	combout => \mem|Mux14~55_combout\);

-- Location: FF_X24_Y21_N19
\mem|Mem[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[24][3]~feeder_combout\,
	ena => \mem|Mem[24][17]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[24][3]~q\);

-- Location: FF_X23_Y21_N1
\mem|Mem[40][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[40][3]~feeder_combout\,
	ena => \mem|Mem[40][17]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[40][3]~q\);

-- Location: FF_X17_Y23_N11
\mem|Mem[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~5_combout\,
	sload => VCC,
	ena => \mem|Mem[8][3]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[8][3]~q\);

-- Location: LCCOMB_X17_Y23_N10
\mem|Mux14~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~56_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mem[40][3]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[8][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[40][3]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[8][3]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux14~56_combout\);

-- Location: FF_X24_Y21_N29
\mem|Mem[56][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[56][17]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[56][3]~q\);

-- Location: LCCOMB_X24_Y21_N28
\mem|Mux14~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~57_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux14~56_combout\ & ((\mem|Mem[56][3]~q\))) # (!\mem|Mux14~56_combout\ & (\mem|Mem[24][3]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux14~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[24][3]~q\,
	datac => \mem|Mem[56][3]~q\,
	datad => \mem|Mux14~56_combout\,
	combout => \mem|Mux14~57_combout\);

-- Location: LCCOMB_X24_Y20_N30
\mem|Mux14~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~58_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0)) # ((\mem|Mux14~55_combout\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & ((\mem|Mux14~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux14~55_combout\,
	datad => \mem|Mux14~57_combout\,
	combout => \mem|Mux14~58_combout\);

-- Location: FF_X11_Y24_N19
\mem|Mem[45][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[45][3]~feeder_combout\,
	ena => \mem|Mem[45][17]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[45][3]~q\);

-- Location: FF_X11_Y23_N1
\mem|Mem[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[29][3]~feeder_combout\,
	ena => \mem|Mem[29][17]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[29][3]~q\);

-- Location: FF_X11_Y23_N19
\mem|Mem[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[13][17]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[13][3]~q\);

-- Location: LCCOMB_X11_Y23_N18
\mem|Mux14~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~59_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[29][3]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[13][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[29][3]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[13][3]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux14~59_combout\);

-- Location: FF_X16_Y25_N23
\mem|Mem[61][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[61][17]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[61][3]~q\);

-- Location: LCCOMB_X16_Y25_N22
\mem|Mux14~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~60_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux14~59_combout\ & ((\mem|Mem[61][3]~q\))) # (!\mem|Mux14~59_combout\ & (\mem|Mem[45][3]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux14~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[45][3]~q\,
	datac => \mem|Mem[61][3]~q\,
	datad => \mem|Mux14~59_combout\,
	combout => \mem|Mux14~60_combout\);

-- Location: LCCOMB_X24_Y20_N16
\mem|Mux14~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~61_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux14~58_combout\ & ((\mem|Mux14~60_combout\))) # (!\mem|Mux14~58_combout\ & (\mem|Mux14~53_combout\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux14~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux14~53_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux14~58_combout\,
	datad => \mem|Mux14~60_combout\,
	combout => \mem|Mux14~61_combout\);

-- Location: FF_X19_Y20_N27
\mem|Mem[36][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[36][17]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[36][3]~q\);

-- Location: FF_X12_Y19_N3
\mem|Mem[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[20][3]~feeder_combout\,
	ena => \mem|Mem[20][5]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[20][3]~q\);

-- Location: FF_X15_Y17_N23
\mem|Mem[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~5_combout\,
	sload => VCC,
	ena => \mem|Mem[4][11]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[4][3]~q\);

-- Location: LCCOMB_X15_Y17_N22
\mem|Mux14~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~62_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[20][3]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[4][3]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[20][3]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[4][3]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux14~62_combout\);

-- Location: FF_X19_Y20_N5
\mem|Mem[52][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[52][3]~feeder_combout\,
	ena => \mem|Mem[52][17]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[52][3]~q\);

-- Location: LCCOMB_X19_Y20_N26
\mem|Mux14~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~63_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux14~62_combout\ & (\mem|Mem[52][3]~q\)) # (!\mem|Mux14~62_combout\ & ((\mem|Mem[36][3]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux14~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[52][3]~q\,
	datac => \mem|Mem[36][3]~q\,
	datad => \mem|Mux14~62_combout\,
	combout => \mem|Mux14~63_combout\);

-- Location: FF_X19_Y19_N23
\mem|Mem[33][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[33][3]~feeder_combout\,
	ena => \mem|Mem[33][17]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[33][3]~q\);

-- Location: FF_X11_Y17_N25
\mem|Mem[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[17][3]~feeder_combout\,
	ena => \mem|Mem[17][17]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[17][3]~q\);

-- Location: FF_X16_Y23_N13
\mem|Mem[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~5_combout\,
	sload => VCC,
	ena => \mem|Mem[1][11]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[1][3]~q\);

-- Location: LCCOMB_X16_Y23_N12
\mem|Mux14~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~64_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5)) # ((\mem|Mem[17][3]~q\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(5) & (\mem|Mem[1][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[1][3]~q\,
	datad => \mem|Mem[17][3]~q\,
	combout => \mem|Mux14~64_combout\);

-- Location: FF_X12_Y23_N9
\mem|Mem[49][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[49][17]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[49][3]~q\);

-- Location: LCCOMB_X12_Y23_N8
\mem|Mux14~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~65_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux14~64_combout\ & ((\mem|Mem[49][3]~q\))) # (!\mem|Mux14~64_combout\ & (\mem|Mem[33][3]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux14~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[33][3]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[49][3]~q\,
	datad => \mem|Mux14~64_combout\,
	combout => \mem|Mux14~65_combout\);

-- Location: FF_X22_Y20_N15
\mem|Mem[32][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[32][3]~feeder_combout\,
	ena => \mem|Mem[32][17]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[32][3]~q\);

-- Location: FF_X12_Y17_N15
\mem|Mem[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[16][3]~feeder_combout\,
	ena => \mem|Mem[16][17]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[16][3]~q\);

-- Location: FF_X17_Y18_N27
\mem|Mem[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~5_combout\,
	sload => VCC,
	ena => \mem|Mem[0][14]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[0][3]~q\);

-- Location: LCCOMB_X17_Y18_N26
\mem|Mux14~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~66_combout\ = (\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(4))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & ((\mem|Mem[16][3]~q\))) # (!\mar1|ou_MAR\(4) & (\mem|Mem[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[0][3]~q\,
	datad => \mem|Mem[16][3]~q\,
	combout => \mem|Mux14~66_combout\);

-- Location: FF_X24_Y20_N11
\mem|Mem[48][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[48][17]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[48][3]~q\);

-- Location: LCCOMB_X24_Y20_N10
\mem|Mux14~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~67_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux14~66_combout\ & ((\mem|Mem[48][3]~q\))) # (!\mem|Mux14~66_combout\ & (\mem|Mem[32][3]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux14~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[32][3]~q\,
	datac => \mem|Mem[48][3]~q\,
	datad => \mem|Mux14~66_combout\,
	combout => \mem|Mux14~67_combout\);

-- Location: LCCOMB_X24_Y20_N12
\mem|Mux14~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~68_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mux14~65_combout\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mux14~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux14~65_combout\,
	datad => \mem|Mux14~67_combout\,
	combout => \mem|Mux14~68_combout\);

-- Location: FF_X20_Y24_N23
\mem|Mem[37][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[37][3]~feeder_combout\,
	ena => \mem|Mem[37][17]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[37][3]~q\);

-- Location: FF_X15_Y23_N25
\mem|Mem[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[21][3]~feeder_combout\,
	ena => \mem|Mem[21][3]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[21][3]~q\);

-- Location: FF_X15_Y22_N9
\mem|Mem[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~5_combout\,
	sload => VCC,
	ena => \mem|Mem[5][1]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[5][3]~q\);

-- Location: LCCOMB_X15_Y22_N8
\mem|Mux14~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~69_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[21][3]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[5][3]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[21][3]~q\,
	datac => \mem|Mem[5][3]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux14~69_combout\);

-- Location: FF_X19_Y23_N3
\mem|Mem[53][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[53][17]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[53][3]~q\);

-- Location: LCCOMB_X19_Y23_N2
\mem|Mux14~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~70_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux14~69_combout\ & ((\mem|Mem[53][3]~q\))) # (!\mem|Mux14~69_combout\ & (\mem|Mem[37][3]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux14~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[37][3]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[53][3]~q\,
	datad => \mem|Mux14~69_combout\,
	combout => \mem|Mux14~70_combout\);

-- Location: LCCOMB_X24_Y20_N14
\mem|Mux14~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~71_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux14~68_combout\ & ((\mem|Mux14~70_combout\))) # (!\mem|Mux14~68_combout\ & (\mem|Mux14~63_combout\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux14~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux14~63_combout\,
	datac => \mem|Mux14~70_combout\,
	datad => \mem|Mux14~68_combout\,
	combout => \mem|Mux14~71_combout\);

-- Location: LCCOMB_X24_Y20_N24
\mem|Mux14~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~72_combout\ = (\mar1|ou_MAR\(1) & (\mar1|ou_MAR\(3))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & ((\mem|Mux14~61_combout\))) # (!\mar1|ou_MAR\(3) & (\mem|Mux14~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux14~71_combout\,
	datad => \mem|Mux14~61_combout\,
	combout => \mem|Mux14~72_combout\);

-- Location: FF_X22_Y21_N31
\mem|Mem[43][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[43][17]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[43][3]~q\);

-- Location: FF_X15_Y24_N3
\mem|Mem[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[15][3]~feeder_combout\,
	ena => \mem|Mem[15][17]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[15][3]~q\);

-- Location: FF_X16_Y21_N17
\mem|Mem[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~5_combout\,
	sload => VCC,
	ena => \mem|Mem[11][13]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[11][3]~q\);

-- Location: LCCOMB_X16_Y21_N16
\mem|Mux14~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~73_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(2) & (\mem|Mem[15][3]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[11][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[15][3]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[11][3]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux14~73_combout\);

-- Location: FF_X21_Y21_N17
\mem|Mem[47][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[47][3]~feeder_combout\,
	ena => \mem|Mem[47][17]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[47][3]~q\);

-- Location: LCCOMB_X22_Y21_N30
\mem|Mux14~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~74_combout\ = (\mem|Mux14~73_combout\ & ((\mem|Mem[47][3]~q\) # ((!\mar1|ou_MAR\(5))))) # (!\mem|Mux14~73_combout\ & (((\mem|Mem[43][3]~q\ & \mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[47][3]~q\,
	datab => \mem|Mux14~73_combout\,
	datac => \mem|Mem[43][3]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux14~74_combout\);

-- Location: FF_X10_Y21_N15
\mem|Mem[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[30][3]~feeder_combout\,
	ena => \mem|Mem[30][17]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[30][3]~q\);

-- Location: FF_X23_Y20_N29
\mem|Mem[58][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[58][3]~feeder_combout\,
	ena => \mem|Mem[58][17]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[58][3]~q\);

-- Location: FF_X12_Y21_N27
\mem|Mem[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[26][17]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[26][3]~q\);

-- Location: LCCOMB_X12_Y21_N26
\mem|Mux14~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~75_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(5) & (\mem|Mem[58][3]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[26][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[58][3]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[26][3]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux14~75_combout\);

-- Location: FF_X19_Y24_N25
\mem|Mem[62][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[62][17]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[62][3]~q\);

-- Location: LCCOMB_X19_Y24_N24
\mem|Mux14~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~76_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux14~75_combout\ & ((\mem|Mem[62][3]~q\))) # (!\mem|Mux14~75_combout\ & (\mem|Mem[30][3]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux14~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[30][3]~q\,
	datac => \mem|Mem[62][3]~q\,
	datad => \mem|Mux14~75_combout\,
	combout => \mem|Mux14~76_combout\);

-- Location: FF_X14_Y23_N29
\mem|Mem[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[14][3]~feeder_combout\,
	ena => \mem|Mem[14][17]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[14][3]~q\);

-- Location: FF_X21_Y23_N15
\mem|Mem[42][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[42][3]~feeder_combout\,
	ena => \mem|Mem[42][17]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[42][3]~q\);

-- Location: FF_X17_Y23_N21
\mem|Mem[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~5_combout\,
	sload => VCC,
	ena => \mem|Mem[10][11]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[10][3]~q\);

-- Location: LCCOMB_X17_Y23_N20
\mem|Mux14~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~77_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(5) & (\mem|Mem[42][3]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[10][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[42][3]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[10][3]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux14~77_combout\);

-- Location: FF_X14_Y23_N23
\mem|Mem[46][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[46][17]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[46][3]~q\);

-- Location: LCCOMB_X14_Y23_N22
\mem|Mux14~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~78_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux14~77_combout\ & ((\mem|Mem[46][3]~q\))) # (!\mem|Mux14~77_combout\ & (\mem|Mem[14][3]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux14~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[14][3]~q\,
	datac => \mem|Mem[46][3]~q\,
	datad => \mem|Mux14~77_combout\,
	combout => \mem|Mux14~78_combout\);

-- Location: LCCOMB_X8_Y20_N24
\mem|Mux14~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~79_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(0)) # ((\mem|Mux14~76_combout\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(0) & ((\mem|Mux14~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux14~76_combout\,
	datad => \mem|Mux14~78_combout\,
	combout => \mem|Mux14~79_combout\);

-- Location: FF_X16_Y24_N21
\mem|Mem[59][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[59][3]~feeder_combout\,
	ena => \mem|Mem[59][17]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[59][3]~q\);

-- Location: FF_X19_Y21_N1
\mem|Mem[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[31][3]~feeder_combout\,
	ena => \mem|Mem[31][17]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[31][3]~q\);

-- Location: FF_X11_Y22_N3
\mem|Mem[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[27][17]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[27][3]~q\);

-- Location: LCCOMB_X11_Y22_N2
\mem|Mux14~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~80_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[31][3]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[27][3]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[31][3]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[27][3]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux14~80_combout\);

-- Location: FF_X16_Y24_N31
\mem|Mem[63][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(3),
	sload => VCC,
	ena => \mem|Mem[63][17]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[63][3]~q\);

-- Location: LCCOMB_X16_Y24_N30
\mem|Mux14~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~81_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux14~80_combout\ & ((\mem|Mem[63][3]~q\))) # (!\mem|Mux14~80_combout\ & (\mem|Mem[59][3]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux14~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[59][3]~q\,
	datac => \mem|Mem[63][3]~q\,
	datad => \mem|Mux14~80_combout\,
	combout => \mem|Mux14~81_combout\);

-- Location: LCCOMB_X8_Y20_N2
\mem|Mux14~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~82_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux14~79_combout\ & (\mem|Mux14~81_combout\)) # (!\mem|Mux14~79_combout\ & ((\mem|Mux14~74_combout\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux14~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux14~81_combout\,
	datac => \mem|Mux14~74_combout\,
	datad => \mem|Mux14~79_combout\,
	combout => \mem|Mux14~82_combout\);

-- Location: LCCOMB_X24_Y20_N2
\mem|Mux14~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~83_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux14~72_combout\ & ((\mem|Mux14~82_combout\))) # (!\mem|Mux14~72_combout\ & (\mem|Mux14~51_combout\)))) # (!\mar1|ou_MAR\(1) & (\mem|Mux14~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux14~72_combout\,
	datac => \mem|Mux14~51_combout\,
	datad => \mem|Mux14~82_combout\,
	combout => \mem|Mux14~83_combout\);

-- Location: LCCOMB_X24_Y20_N0
\mem|Mux14~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux14~84_combout\ = (\mar1|ou_MAR\(6) & (\mem|Mux14~41_combout\)) # (!\mar1|ou_MAR\(6) & ((\mem|Mux14~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mar1|ou_MAR\(6),
	datac => \mem|Mux14~41_combout\,
	datad => \mem|Mux14~83_combout\,
	combout => \mem|Mux14~84_combout\);

-- Location: FF_X23_Y12_N1
\mem|Mem[83][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[83][17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[83][4]~q\);

-- Location: FF_X11_Y9_N17
\mem|Mem[86][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[86][4]~feeder_combout\,
	ena => \mem|Mem[86][17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[86][4]~q\);

-- Location: FF_X17_Y11_N21
\mem|Mem[82][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[82][17]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[82][4]~q\);

-- Location: LCCOMB_X17_Y11_N20
\mem|Mux13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~0_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & ((\mem|Mem[86][4]~q\))) # (!\mar1|ou_MAR\(2) & (\mem|Mem[82][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[82][4]~q\,
	datad => \mem|Mem[86][4]~q\,
	combout => \mem|Mux13~0_combout\);

-- Location: FF_X23_Y12_N27
\mem|Mem[87][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[87][4]~feeder_combout\,
	ena => \mem|Mem[87][17]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[87][4]~q\);

-- Location: LCCOMB_X23_Y12_N0
\mem|Mux13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~1_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux13~0_combout\ & (\mem|Mem[87][4]~q\)) # (!\mem|Mux13~0_combout\ & ((\mem|Mem[83][4]~q\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[87][4]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[83][4]~q\,
	datad => \mem|Mux13~0_combout\,
	combout => \mem|Mux13~1_combout\);

-- Location: FF_X15_Y9_N7
\mem|Mem[92][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[92][4]~feeder_combout\,
	ena => \mem|Mem[92][17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[92][4]~q\);

-- Location: FF_X22_Y12_N9
\mem|Mem[89][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[89][4]~feeder_combout\,
	ena => \mem|Mem[89][17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[89][4]~q\);

-- Location: FF_X21_Y13_N31
\mem|Mem[88][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[88][17]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[88][4]~q\);

-- Location: LCCOMB_X21_Y13_N30
\mem|Mux13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~2_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[89][4]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[88][4]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[89][4]~q\,
	datac => \mem|Mem[88][4]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux13~2_combout\);

-- Location: FF_X19_Y13_N21
\mem|Mem[93][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[93][17]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[93][4]~q\);

-- Location: LCCOMB_X19_Y13_N20
\mem|Mux13~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~3_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux13~2_combout\ & ((\mem|Mem[93][4]~q\))) # (!\mem|Mux13~2_combout\ & (\mem|Mem[92][4]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[92][4]~q\,
	datac => \mem|Mem[93][4]~q\,
	datad => \mem|Mux13~2_combout\,
	combout => \mem|Mux13~3_combout\);

-- Location: FF_X20_Y14_N5
\mem|Mem[84][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[84][4]~feeder_combout\,
	ena => \mem|Mem[84][17]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[84][4]~q\);

-- Location: FF_X22_Y15_N1
\mem|Mem[81][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[81][4]~feeder_combout\,
	ena => \mem|Mem[81][17]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[81][4]~q\);

-- Location: FF_X20_Y16_N15
\mem|Mem[80][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[80][17]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[80][4]~q\);

-- Location: LCCOMB_X20_Y16_N14
\mem|Mux13~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~4_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & ((\mem|Mem[81][4]~q\))) # (!\mar1|ou_MAR\(0) & (\mem|Mem[80][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[80][4]~q\,
	datad => \mem|Mem[81][4]~q\,
	combout => \mem|Mux13~4_combout\);

-- Location: FF_X20_Y14_N15
\mem|Mem[85][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[85][17]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[85][4]~q\);

-- Location: LCCOMB_X20_Y14_N14
\mem|Mux13~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~5_combout\ = (\mem|Mux13~4_combout\ & (((\mem|Mem[85][4]~q\) # (!\mar1|ou_MAR\(2))))) # (!\mem|Mux13~4_combout\ & (\mem|Mem[84][4]~q\ & ((\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux13~4_combout\,
	datab => \mem|Mem[84][4]~q\,
	datac => \mem|Mem[85][4]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux13~5_combout\);

-- Location: LCCOMB_X21_Y10_N12
\mem|Mux13~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~6_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1)) # (\mem|Mux13~3_combout\)))) # (!\mar1|ou_MAR\(3) & (\mem|Mux13~5_combout\ & (!\mar1|ou_MAR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux13~5_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mar1|ou_MAR\(1),
	datad => \mem|Mux13~3_combout\,
	combout => \mem|Mux13~6_combout\);

-- Location: FF_X22_Y16_N17
\mem|Mem[91][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[91][17]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[91][4]~q\);

-- Location: FF_X24_Y17_N3
\mem|Mem[94][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[94][4]~feeder_combout\,
	ena => \mem|Mem[94][17]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[94][4]~q\);

-- Location: FF_X21_Y16_N15
\mem|Mem[90][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[90][17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[90][4]~q\);

-- Location: LCCOMB_X21_Y16_N14
\mem|Mux13~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~7_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0)) # ((\mem|Mem[94][4]~q\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & (\mem|Mem[90][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[90][4]~q\,
	datad => \mem|Mem[94][4]~q\,
	combout => \mem|Mux13~7_combout\);

-- Location: FF_X22_Y18_N21
\mem|Mem[95][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[95][4]~feeder_combout\,
	ena => \mem|Mem[95][17]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[95][4]~q\);

-- Location: LCCOMB_X22_Y16_N16
\mem|Mux13~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~8_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux13~7_combout\ & (\mem|Mem[95][4]~q\)) # (!\mem|Mux13~7_combout\ & ((\mem|Mem[91][4]~q\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux13~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[95][4]~q\,
	datac => \mem|Mem[91][4]~q\,
	datad => \mem|Mux13~7_combout\,
	combout => \mem|Mux13~8_combout\);

-- Location: LCCOMB_X21_Y10_N6
\mem|Mux13~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~9_combout\ = (\mem|Mux13~6_combout\ & (((\mem|Mux13~8_combout\)) # (!\mar1|ou_MAR\(1)))) # (!\mem|Mux13~6_combout\ & (\mar1|ou_MAR\(1) & ((\mem|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux13~6_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux13~8_combout\,
	datad => \mem|Mux13~1_combout\,
	combout => \mem|Mux13~9_combout\);

-- Location: FF_X12_Y10_N21
\mem|Mem[106][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[106][17]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[106][4]~q\);

-- Location: FF_X10_Y10_N27
\mem|Mem[105][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[105][4]~feeder_combout\,
	ena => \mem|Mem[105][17]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[105][4]~q\);

-- Location: FF_X12_Y10_N7
\mem|Mem[104][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[104][17]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[104][4]~q\);

-- Location: LCCOMB_X12_Y10_N6
\mem|Mux13~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~10_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(0) & (\mem|Mem[105][4]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[104][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[105][4]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[104][4]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux13~10_combout\);

-- Location: FF_X12_Y11_N31
\mem|Mem[107][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[107][4]~feeder_combout\,
	ena => \mem|Mem[107][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[107][4]~q\);

-- Location: LCCOMB_X12_Y10_N20
\mem|Mux13~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~11_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux13~10_combout\ & (\mem|Mem[107][4]~q\)) # (!\mem|Mux13~10_combout\ & ((\mem|Mem[106][4]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[107][4]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[106][4]~q\,
	datad => \mem|Mux13~10_combout\,
	combout => \mem|Mux13~11_combout\);

-- Location: FF_X14_Y12_N13
\mem|Mem[101][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[101][4]~feeder_combout\,
	ena => \mem|Mem[101][17]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[101][4]~q\);

-- Location: FF_X11_Y10_N21
\mem|Mem[98][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[98][4]~feeder_combout\,
	ena => \mem|Mem[98][17]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[98][4]~q\);

-- Location: FF_X14_Y10_N3
\mem|Mem[97][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[97][4]~feeder_combout\,
	ena => \mem|Mem[97][17]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[97][4]~q\);

-- Location: FF_X16_Y10_N17
\mem|Mem[96][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[96][17]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[96][4]~q\);

-- Location: LCCOMB_X16_Y10_N16
\mem|Mux13~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~14_combout\ = (\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(1)) # ((\mem|Mem[97][4]~q\)))) # (!\mar1|ou_MAR\(0) & (!\mar1|ou_MAR\(1) & (\mem|Mem[96][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[96][4]~q\,
	datad => \mem|Mem[97][4]~q\,
	combout => \mem|Mux13~14_combout\);

-- Location: FF_X16_Y10_N11
\mem|Mem[99][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[99][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[99][4]~q\);

-- Location: LCCOMB_X16_Y10_N10
\mem|Mux13~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~15_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux13~14_combout\ & ((\mem|Mem[99][4]~q\))) # (!\mem|Mux13~14_combout\ & (\mem|Mem[98][4]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[98][4]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[99][4]~q\,
	datad => \mem|Mux13~14_combout\,
	combout => \mem|Mux13~15_combout\);

-- Location: FF_X22_Y13_N23
\mem|Mem[109][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[109][4]~feeder_combout\,
	ena => \mem|Mem[109][17]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[109][4]~q\);

-- Location: FF_X16_Y13_N17
\mem|Mem[73][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[73][4]~feeder_combout\,
	ena => \mem|Mem[73][17]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[73][4]~q\);

-- Location: FF_X19_Y13_N15
\mem|Mem[76][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[76][4]~feeder_combout\,
	ena => \mem|Mem[76][17]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[76][4]~q\);

-- Location: FF_X15_Y13_N13
\mem|Mem[72][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[72][17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[72][4]~q\);

-- Location: LCCOMB_X15_Y13_N12
\mem|Mux13~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~22_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0)) # ((\mem|Mem[76][4]~q\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & (\mem|Mem[72][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[72][4]~q\,
	datad => \mem|Mem[76][4]~q\,
	combout => \mem|Mux13~22_combout\);

-- Location: FF_X15_Y13_N31
\mem|Mem[77][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[77][17]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[77][4]~q\);

-- Location: LCCOMB_X15_Y13_N30
\mem|Mux13~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~23_combout\ = (\mem|Mux13~22_combout\ & (((\mem|Mem[77][4]~q\)) # (!\mar1|ou_MAR\(0)))) # (!\mem|Mux13~22_combout\ & (\mar1|ou_MAR\(0) & ((\mem|Mem[73][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux13~22_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[77][4]~q\,
	datad => \mem|Mem[73][4]~q\,
	combout => \mem|Mux13~23_combout\);

-- Location: FF_X19_Y15_N3
\mem|Mem[65][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[65][4]~feeder_combout\,
	ena => \mem|Mem[65][17]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[65][4]~q\);

-- Location: FF_X20_Y10_N9
\mem|Mem[68][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[68][4]~feeder_combout\,
	ena => \mem|Mem[68][17]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[68][4]~q\);

-- Location: FF_X17_Y11_N31
\mem|Mem[64][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[64][17]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[64][4]~q\);

-- Location: LCCOMB_X17_Y11_N30
\mem|Mux13~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~24_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & ((\mem|Mem[68][4]~q\))) # (!\mar1|ou_MAR\(2) & (\mem|Mem[64][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[64][4]~q\,
	datad => \mem|Mem[68][4]~q\,
	combout => \mem|Mux13~24_combout\);

-- Location: FF_X21_Y10_N29
\mem|Mem[69][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[69][17]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[69][4]~q\);

-- Location: LCCOMB_X21_Y10_N28
\mem|Mux13~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~25_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux13~24_combout\ & ((\mem|Mem[69][4]~q\))) # (!\mem|Mux13~24_combout\ & (\mem|Mem[65][4]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux13~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[65][4]~q\,
	datac => \mem|Mem[69][4]~q\,
	datad => \mem|Mux13~24_combout\,
	combout => \mem|Mux13~25_combout\);

-- Location: LCCOMB_X21_Y10_N30
\mem|Mux13~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~26_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mux13~23_combout\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mux13~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux13~23_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mar1|ou_MAR\(3),
	datad => \mem|Mux13~25_combout\,
	combout => \mem|Mux13~26_combout\);

-- Location: FF_X7_Y14_N17
\mem|Mem[121][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[121][4]~feeder_combout\,
	ena => \mem|Mem[121][17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[121][4]~q\);

-- Location: FF_X15_Y12_N11
\mem|Mem[125][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[125][4]~feeder_combout\,
	ena => \mem|Mem[125][17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[125][4]~q\);

-- Location: FF_X15_Y14_N19
\mem|Mem[116][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[116][4]~feeder_combout\,
	ena => \mem|Mem[116][17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[116][4]~q\);

-- Location: FF_X12_Y14_N23
\mem|Mem[113][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[113][4]~feeder_combout\,
	ena => \mem|Mem[113][17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[113][4]~q\);

-- Location: FF_X14_Y14_N9
\mem|Mem[112][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[112][17]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[112][4]~q\);

-- Location: LCCOMB_X14_Y14_N8
\mem|Mux13~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~35_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[113][4]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[112][4]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[113][4]~q\,
	datac => \mem|Mem[112][4]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux13~35_combout\);

-- Location: FF_X15_Y14_N13
\mem|Mem[117][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[117][17]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[117][4]~q\);

-- Location: LCCOMB_X15_Y14_N12
\mem|Mux13~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~36_combout\ = (\mem|Mux13~35_combout\ & (((\mem|Mem[117][4]~q\)) # (!\mar1|ou_MAR\(2)))) # (!\mem|Mux13~35_combout\ & (\mar1|ou_MAR\(2) & ((\mem|Mem[116][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux13~35_combout\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[117][4]~q\,
	datad => \mem|Mem[116][4]~q\,
	combout => \mem|Mux13~36_combout\);

-- Location: FF_X17_Y9_N7
\mem|Mem[126][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[126][4]~feeder_combout\,
	ena => \mem|Mem[126][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[126][4]~q\);

-- Location: FF_X9_Y12_N1
\mem|Mem[123][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[123][4]~feeder_combout\,
	ena => \mem|Mem[123][17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[123][4]~q\);

-- Location: FF_X11_Y13_N17
\mem|Mem[122][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[122][17]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[122][4]~q\);

-- Location: LCCOMB_X11_Y13_N16
\mem|Mux13~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~38_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mem[123][4]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[122][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[123][4]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[122][4]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux13~38_combout\);

-- Location: FF_X12_Y12_N23
\mem|Mem[127][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[127][17]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[127][4]~q\);

-- Location: LCCOMB_X12_Y12_N22
\mem|Mux13~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~39_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux13~38_combout\ & (\mem|Mem[127][4]~q\)) # (!\mem|Mux13~38_combout\ & ((\mem|Mem[126][4]~q\))))) # (!\mar1|ou_MAR\(2) & (\mem|Mux13~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux13~38_combout\,
	datac => \mem|Mem[127][4]~q\,
	datad => \mem|Mem[126][4]~q\,
	combout => \mem|Mux13~39_combout\);

-- Location: FF_X9_Y22_N31
\mem|Mem[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[30][4]~feeder_combout\,
	ena => \mem|Mem[30][17]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[30][4]~q\);

-- Location: FF_X17_Y24_N25
\mem|Mem[44][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[44][4]~feeder_combout\,
	ena => \mem|Mem[44][17]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[44][4]~q\);

-- Location: FF_X8_Y20_N5
\mem|Mem[38][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[38][4]~feeder_combout\,
	ena => \mem|Mem[38][17]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[38][4]~q\);

-- Location: FF_X17_Y25_N11
\mem|Mem[36][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[36][17]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[36][4]~q\);

-- Location: LCCOMB_X17_Y25_N10
\mem|Mux13~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~44_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mem[38][4]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[36][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[38][4]~q\,
	datac => \mem|Mem[36][4]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux13~44_combout\);

-- Location: FF_X14_Y23_N25
\mem|Mem[46][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[46][17]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[46][4]~q\);

-- Location: LCCOMB_X14_Y23_N24
\mem|Mux13~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~45_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux13~44_combout\ & ((\mem|Mem[46][4]~q\))) # (!\mem|Mux13~44_combout\ & (\mem|Mem[44][4]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[44][4]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[46][4]~q\,
	datad => \mem|Mux13~44_combout\,
	combout => \mem|Mux13~45_combout\);

-- Location: FF_X12_Y19_N15
\mem|Mem[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[12][4]~feeder_combout\,
	ena => \mem|Mem[12][3]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[12][4]~q\);

-- Location: FF_X15_Y17_N17
\mem|Mem[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[6][4]~feeder_combout\,
	ena => \mem|Mem[6][1]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[6][4]~q\);

-- Location: FF_X15_Y17_N27
\mem|Mem[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~6_combout\,
	sload => VCC,
	ena => \mem|Mem[4][11]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[4][4]~q\);

-- Location: LCCOMB_X15_Y17_N26
\mem|Mux13~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~46_combout\ = (\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3)) # ((\mem|Mem[6][4]~q\)))) # (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(3) & (\mem|Mem[4][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[4][4]~q\,
	datad => \mem|Mem[6][4]~q\,
	combout => \mem|Mux13~46_combout\);

-- Location: FF_X14_Y23_N3
\mem|Mem[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[14][17]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[14][4]~q\);

-- Location: LCCOMB_X14_Y23_N2
\mem|Mux13~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~47_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux13~46_combout\ & ((\mem|Mem[14][4]~q\))) # (!\mem|Mux13~46_combout\ & (\mem|Mem[12][4]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux13~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[12][4]~q\,
	datac => \mem|Mem[14][4]~q\,
	datad => \mem|Mux13~46_combout\,
	combout => \mem|Mux13~47_combout\);

-- Location: LCCOMB_X14_Y23_N12
\mem|Mux13~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~48_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux13~45_combout\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & (((!\mar1|ou_MAR\(4) & \mem|Mux13~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mux13~45_combout\,
	datac => \mar1|ou_MAR\(4),
	datad => \mem|Mux13~47_combout\,
	combout => \mem|Mux13~48_combout\);

-- Location: FF_X19_Y24_N13
\mem|Mem[62][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[62][4]~feeder_combout\,
	ena => \mem|Mem[62][17]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[62][4]~q\);

-- Location: FF_X11_Y22_N23
\mem|Mem[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[27][4]~feeder_combout\,
	ena => \mem|Mem[27][17]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[27][4]~q\);

-- Location: FF_X16_Y16_N17
\mem|Mem[41][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[41][4]~feeder_combout\,
	ena => \mem|Mem[41][17]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[41][4]~q\);

-- Location: FF_X12_Y22_N17
\mem|Mem[51][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[51][4]~feeder_combout\,
	ena => \mem|Mem[51][17]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[51][4]~q\);

-- Location: FF_X22_Y19_N29
\mem|Mem[57][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[57][4]~feeder_combout\,
	ena => \mem|Mem[57][17]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[57][4]~q\);

-- Location: FF_X19_Y18_N17
\mem|Mem[49][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[49][17]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[49][4]~q\);

-- Location: LCCOMB_X19_Y18_N16
\mem|Mux13~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~59_combout\ = (\mar1|ou_MAR\(1) & (\mar1|ou_MAR\(3))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & ((\mem|Mem[57][4]~q\))) # (!\mar1|ou_MAR\(3) & (\mem|Mem[49][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[49][4]~q\,
	datad => \mem|Mem[57][4]~q\,
	combout => \mem|Mux13~59_combout\);

-- Location: FF_X12_Y22_N3
\mem|Mem[59][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[59][17]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[59][4]~q\);

-- Location: LCCOMB_X12_Y22_N2
\mem|Mux13~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~60_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux13~59_combout\ & ((\mem|Mem[59][4]~q\))) # (!\mem|Mux13~59_combout\ & (\mem|Mem[51][4]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux13~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[51][4]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[59][4]~q\,
	datad => \mem|Mux13~59_combout\,
	combout => \mem|Mux13~60_combout\);

-- Location: FF_X10_Y21_N9
\mem|Mem[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[18][4]~feeder_combout\,
	ena => \mem|Mem[18][17]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[18][4]~q\);

-- Location: FF_X23_Y19_N25
\mem|Mem[50][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[50][4]~feeder_combout\,
	ena => \mem|Mem[50][17]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[50][4]~q\);

-- Location: FF_X24_Y21_N31
\mem|Mem[56][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[56][4]~feeder_combout\,
	ena => \mem|Mem[56][17]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[56][4]~q\);

-- Location: FF_X23_Y19_N19
\mem|Mem[48][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[48][17]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[48][4]~q\);

-- Location: LCCOMB_X23_Y19_N18
\mem|Mux13~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~69_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mem[56][4]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[48][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[56][4]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[48][4]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux13~69_combout\);

-- Location: FF_X23_Y20_N15
\mem|Mem[58][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[58][17]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[58][4]~q\);

-- Location: LCCOMB_X23_Y20_N14
\mem|Mux13~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~70_combout\ = (\mem|Mux13~69_combout\ & (((\mem|Mem[58][4]~q\) # (!\mar1|ou_MAR\(1))))) # (!\mem|Mux13~69_combout\ & (\mem|Mem[50][4]~q\ & ((\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[50][4]~q\,
	datab => \mem|Mux13~69_combout\,
	datac => \mem|Mem[58][4]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux13~70_combout\);

-- Location: FF_X15_Y24_N7
\mem|Mem[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[31][4]~feeder_combout\,
	ena => \mem|Mem[31][17]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[31][4]~q\);

-- Location: FF_X15_Y23_N27
\mem|Mem[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[21][4]~feeder_combout\,
	ena => \mem|Mem[21][3]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[21][4]~q\);

-- Location: FF_X15_Y22_N19
\mem|Mem[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[13][4]~feeder_combout\,
	ena => \mem|Mem[13][17]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[13][4]~q\);

-- Location: FF_X15_Y22_N5
\mem|Mem[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~6_combout\,
	sload => VCC,
	ena => \mem|Mem[5][1]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[5][4]~q\);

-- Location: LCCOMB_X15_Y22_N4
\mem|Mux13~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~77_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(3) & (\mem|Mem[13][4]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[5][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[13][4]~q\,
	datac => \mem|Mem[5][4]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux13~77_combout\);

-- Location: FF_X15_Y23_N13
\mem|Mem[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[29][17]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[29][4]~q\);

-- Location: LCCOMB_X15_Y23_N12
\mem|Mux13~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~78_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux13~77_combout\ & ((\mem|Mem[29][4]~q\))) # (!\mem|Mux13~77_combout\ & (\mem|Mem[21][4]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux13~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[21][4]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[29][4]~q\,
	datad => \mem|Mux13~77_combout\,
	combout => \mem|Mux13~78_combout\);

-- Location: FF_X22_Y12_N3
\mem|Mem[89][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[89][17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[89][5]~q\);

-- Location: FF_X10_Y10_N29
\mem|Mem[105][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[105][5]~feeder_combout\,
	ena => \mem|Mem[105][17]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[105][5]~q\);

-- Location: FF_X16_Y13_N11
\mem|Mem[73][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[73][17]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[73][5]~q\);

-- Location: LCCOMB_X16_Y13_N10
\mem|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~0_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4)) # ((\mem|Mem[105][5]~q\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & (\mem|Mem[73][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[73][5]~q\,
	datad => \mem|Mem[105][5]~q\,
	combout => \mem|Mux12~0_combout\);

-- Location: FF_X7_Y14_N11
\mem|Mem[121][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[121][5]~feeder_combout\,
	ena => \mem|Mem[121][17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[121][5]~q\);

-- Location: LCCOMB_X22_Y12_N2
\mem|Mux12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~1_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux12~0_combout\ & (\mem|Mem[121][5]~q\)) # (!\mem|Mux12~0_combout\ & ((\mem|Mem[89][5]~q\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[121][5]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[89][5]~q\,
	datad => \mem|Mux12~0_combout\,
	combout => \mem|Mux12~1_combout\);

-- Location: FF_X9_Y14_N25
\mem|Mem[108][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[108][5]~feeder_combout\,
	ena => \mem|Mem[108][17]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[108][5]~q\);

-- Location: FF_X15_Y9_N17
\mem|Mem[92][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[92][5]~feeder_combout\,
	ena => \mem|Mem[92][17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[92][5]~q\);

-- Location: FF_X15_Y9_N27
\mem|Mem[76][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[76][17]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[76][5]~q\);

-- Location: LCCOMB_X15_Y9_N26
\mem|Mux12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~2_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[92][5]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[76][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[92][5]~q\,
	datac => \mem|Mem[76][5]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux12~2_combout\);

-- Location: FF_X8_Y12_N9
\mem|Mem[124][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[124][17]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[124][5]~q\);

-- Location: LCCOMB_X8_Y12_N8
\mem|Mux12~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~3_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux12~2_combout\ & ((\mem|Mem[124][5]~q\))) # (!\mem|Mux12~2_combout\ & (\mem|Mem[108][5]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[108][5]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[124][5]~q\,
	datad => \mem|Mux12~2_combout\,
	combout => \mem|Mux12~3_combout\);

-- Location: FF_X21_Y13_N25
\mem|Mem[88][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[88][5]~feeder_combout\,
	ena => \mem|Mem[88][17]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[88][5]~q\);

-- Location: FF_X10_Y14_N13
\mem|Mem[104][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[104][5]~feeder_combout\,
	ena => \mem|Mem[104][17]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[104][5]~q\);

-- Location: FF_X15_Y13_N1
\mem|Mem[72][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[72][17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[72][5]~q\);

-- Location: LCCOMB_X15_Y13_N0
\mem|Mux12~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~4_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mem[104][5]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[72][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[104][5]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[72][5]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux12~4_combout\);

-- Location: FF_X11_Y14_N13
\mem|Mem[120][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[120][17]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[120][5]~q\);

-- Location: LCCOMB_X11_Y14_N12
\mem|Mux12~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~5_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux12~4_combout\ & ((\mem|Mem[120][5]~q\))) # (!\mem|Mux12~4_combout\ & (\mem|Mem[88][5]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[88][5]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[120][5]~q\,
	datad => \mem|Mux12~4_combout\,
	combout => \mem|Mux12~5_combout\);

-- Location: LCCOMB_X15_Y10_N12
\mem|Mux12~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~6_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0)) # (\mem|Mux12~3_combout\)))) # (!\mar1|ou_MAR\(2) & (\mem|Mux12~5_combout\ & (!\mar1|ou_MAR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux12~5_combout\,
	datac => \mar1|ou_MAR\(0),
	datad => \mem|Mux12~3_combout\,
	combout => \mem|Mux12~6_combout\);

-- Location: FF_X19_Y12_N17
\mem|Mem[109][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[109][17]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[109][5]~q\);

-- Location: FF_X21_Y13_N11
\mem|Mem[93][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[93][5]~feeder_combout\,
	ena => \mem|Mem[93][17]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[93][5]~q\);

-- Location: FF_X15_Y12_N21
\mem|Mem[77][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[77][17]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[77][5]~q\);

-- Location: LCCOMB_X15_Y12_N20
\mem|Mux12~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~7_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[93][5]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[77][5]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[93][5]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[77][5]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux12~7_combout\);

-- Location: FF_X15_Y12_N23
\mem|Mem[125][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[125][5]~feeder_combout\,
	ena => \mem|Mem[125][17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[125][5]~q\);

-- Location: LCCOMB_X19_Y12_N16
\mem|Mux12~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~8_combout\ = (\mem|Mux12~7_combout\ & ((\mem|Mem[125][5]~q\) # ((!\mar1|ou_MAR\(5))))) # (!\mem|Mux12~7_combout\ & (((\mem|Mem[109][5]~q\ & \mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux12~7_combout\,
	datab => \mem|Mem[125][5]~q\,
	datac => \mem|Mem[109][5]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux12~8_combout\);

-- Location: LCCOMB_X15_Y10_N6
\mem|Mux12~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~9_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux12~6_combout\ & ((\mem|Mux12~8_combout\))) # (!\mem|Mux12~6_combout\ & (\mem|Mux12~1_combout\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux12~1_combout\,
	datab => \mem|Mux12~8_combout\,
	datac => \mar1|ou_MAR\(0),
	datad => \mem|Mux12~6_combout\,
	combout => \mem|Mux12~9_combout\);

-- Location: FF_X10_Y13_N31
\mem|Mem[118][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[118][5]~feeder_combout\,
	ena => \mem|Mem[118][17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[118][5]~q\);

-- Location: FF_X19_Y15_N29
\mem|Mem[83][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[83][5]~feeder_combout\,
	ena => \mem|Mem[83][17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[83][5]~q\);

-- Location: FF_X14_Y11_N17
\mem|Mem[99][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[99][5]~feeder_combout\,
	ena => \mem|Mem[99][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[99][5]~q\);

-- Location: FF_X14_Y11_N3
\mem|Mem[98][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[98][5]~feeder_combout\,
	ena => \mem|Mem[98][17]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[98][5]~q\);

-- Location: FF_X24_Y14_N5
\mem|Mem[87][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[87][5]~feeder_combout\,
	ena => \mem|Mem[87][17]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[87][5]~q\);

-- Location: FF_X23_Y18_N1
\mem|Mem[71][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[71][17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[71][5]~q\);

-- Location: LCCOMB_X23_Y18_N0
\mem|Mux12~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~17_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[87][5]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[71][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[87][5]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[71][5]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux12~17_combout\);

-- Location: FF_X15_Y14_N7
\mem|Mem[116][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[116][5]~feeder_combout\,
	ena => \mem|Mem[116][17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[116][5]~q\);

-- Location: FF_X22_Y15_N3
\mem|Mem[81][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[81][5]~feeder_combout\,
	ena => \mem|Mem[81][17]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[81][5]~q\);

-- Location: FF_X19_Y15_N7
\mem|Mem[65][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[65][17]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[65][5]~q\);

-- Location: LCCOMB_X19_Y15_N6
\mem|Mux12~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~22_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[81][5]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[65][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[81][5]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[65][5]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux12~22_combout\);

-- Location: FF_X21_Y12_N3
\mem|Mem[79][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[79][5]~feeder_combout\,
	ena => \mem|Mem[79][17]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[79][5]~q\);

-- Location: FF_X11_Y13_N3
\mem|Mem[122][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[122][5]~feeder_combout\,
	ena => \mem|Mem[122][17]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[122][5]~q\);

-- Location: FF_X16_Y9_N7
\mem|Mem[78][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[78][5]~feeder_combout\,
	ena => \mem|Mem[78][17]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[78][5]~q\);

-- Location: FF_X20_Y13_N9
\mem|Mem[106][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[106][5]~feeder_combout\,
	ena => \mem|Mem[106][17]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[106][5]~q\);

-- Location: FF_X20_Y13_N27
\mem|Mem[74][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[74][17]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[74][5]~q\);

-- Location: LCCOMB_X20_Y13_N26
\mem|Mux12~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~35_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(5) & (\mem|Mem[106][5]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[74][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[106][5]~q\,
	datac => \mem|Mem[74][5]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux12~35_combout\);

-- Location: FF_X19_Y11_N5
\mem|Mem[110][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[110][17]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[110][5]~q\);

-- Location: LCCOMB_X19_Y11_N4
\mem|Mux12~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~36_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux12~35_combout\ & (\mem|Mem[110][5]~q\)) # (!\mem|Mux12~35_combout\ & ((\mem|Mem[78][5]~q\))))) # (!\mar1|ou_MAR\(2) & (\mem|Mux12~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux12~35_combout\,
	datac => \mem|Mem[110][5]~q\,
	datad => \mem|Mem[78][5]~q\,
	combout => \mem|Mux12~36_combout\);

-- Location: FF_X22_Y18_N23
\mem|Mem[95][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[95][5]~feeder_combout\,
	ena => \mem|Mem[95][17]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[95][5]~q\);

-- Location: FF_X21_Y23_N13
\mem|Mem[42][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[42][17]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[42][5]~q\);

-- Location: FF_X22_Y21_N27
\mem|Mem[41][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[41][5]~feeder_combout\,
	ena => \mem|Mem[41][17]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[41][5]~q\);

-- Location: FF_X21_Y23_N7
\mem|Mem[40][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[40][17]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[40][5]~q\);

-- Location: LCCOMB_X21_Y23_N6
\mem|Mux12~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~42_combout\ = (\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(1)) # ((\mem|Mem[41][5]~q\)))) # (!\mar1|ou_MAR\(0) & (!\mar1|ou_MAR\(1) & (\mem|Mem[40][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[40][5]~q\,
	datad => \mem|Mem[41][5]~q\,
	combout => \mem|Mux12~42_combout\);

-- Location: FF_X22_Y21_N13
\mem|Mem[43][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[43][5]~feeder_combout\,
	ena => \mem|Mem[43][17]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[43][5]~q\);

-- Location: LCCOMB_X21_Y23_N12
\mem|Mux12~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~43_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux12~42_combout\ & (\mem|Mem[43][5]~q\)) # (!\mem|Mux12~42_combout\ & ((\mem|Mem[42][5]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[43][5]~q\,
	datac => \mem|Mem[42][5]~q\,
	datad => \mem|Mux12~42_combout\,
	combout => \mem|Mux12~43_combout\);

-- Location: FF_X20_Y24_N11
\mem|Mem[37][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[37][5]~feeder_combout\,
	ena => \mem|Mem[37][17]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[37][5]~q\);

-- Location: FF_X23_Y20_N9
\mem|Mem[34][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[34][5]~feeder_combout\,
	ena => \mem|Mem[34][17]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[34][5]~q\);

-- Location: FF_X9_Y22_N25
\mem|Mem[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[22][5]~feeder_combout\,
	ena => \mem|Mem[22][17]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[22][5]~q\);

-- Location: FF_X12_Y20_N11
\mem|Mem[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[28][5]~feeder_combout\,
	ena => \mem|Mem[28][17]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[28][5]~q\);

-- Location: FF_X16_Y18_N19
\mem|Mem[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|AC~4_combout\,
	sload => VCC,
	ena => \mem|Mem[20][5]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[20][5]~q\);

-- Location: FF_X11_Y17_N13
\mem|Mem[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[17][5]~feeder_combout\,
	ena => \mem|Mem[17][17]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[17][5]~q\);

-- Location: FF_X12_Y17_N3
\mem|Mem[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[16][17]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[16][5]~q\);

-- Location: LCCOMB_X12_Y17_N2
\mem|Mux12~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~56_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[17][5]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[16][5]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[17][5]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[16][5]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux12~56_combout\);

-- Location: FF_X16_Y18_N13
\mem|Mem[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~7_combout\,
	sload => VCC,
	ena => \mem|Mem[21][3]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[21][5]~q\);

-- Location: LCCOMB_X16_Y18_N12
\mem|Mux12~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~57_combout\ = (\mem|Mux12~56_combout\ & (((\mem|Mem[21][5]~q\) # (!\mar1|ou_MAR\(2))))) # (!\mem|Mux12~56_combout\ & (\mem|Mem[20][5]~q\ & ((\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux12~56_combout\,
	datab => \mem|Mem[20][5]~q\,
	datac => \mem|Mem[21][5]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux12~57_combout\);

-- Location: FF_X9_Y21_N1
\mem|Mem[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[30][5]~feeder_combout\,
	ena => \mem|Mem[30][17]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[30][5]~q\);

-- Location: FF_X16_Y23_N5
\mem|Mem[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~7_combout\,
	sload => VCC,
	ena => \mem|Mem[3][16]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[3][5]~q\);

-- Location: FF_X15_Y17_N21
\mem|Mem[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[6][5]~feeder_combout\,
	ena => \mem|Mem[6][1]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[6][5]~q\);

-- Location: FF_X17_Y18_N9
\mem|Mem[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~7_combout\,
	sload => VCC,
	ena => \mem|Mem[2][11]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[2][5]~q\);

-- Location: LCCOMB_X17_Y18_N8
\mem|Mux12~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~62_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mem[6][5]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[2][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[6][5]~q\,
	datac => \mem|Mem[2][5]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux12~62_combout\);

-- Location: FF_X16_Y20_N9
\mem|Mem[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[7][5]~feeder_combout\,
	ena => \mem|Mem[7][16]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[7][5]~q\);

-- Location: LCCOMB_X16_Y23_N4
\mem|Mux12~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~63_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux12~62_combout\ & (\mem|Mem[7][5]~q\)) # (!\mem|Mux12~62_combout\ & ((\mem|Mem[3][5]~q\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux12~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[7][5]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[3][5]~q\,
	datad => \mem|Mux12~62_combout\,
	combout => \mem|Mux12~63_combout\);

-- Location: FF_X16_Y21_N15
\mem|Mem[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[9][5]~feeder_combout\,
	ena => \mem|Mem[9][5]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[9][5]~q\);

-- Location: FF_X12_Y19_N25
\mem|Mem[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[12][5]~feeder_combout\,
	ena => \mem|Mem[12][3]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[12][5]~q\);

-- Location: FF_X15_Y21_N1
\mem|Mem[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~7_combout\,
	sload => VCC,
	ena => \mem|Mem[8][3]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[8][5]~q\);

-- Location: LCCOMB_X15_Y21_N0
\mem|Mux12~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~64_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & ((\mem|Mem[12][5]~q\))) # (!\mar1|ou_MAR\(2) & (\mem|Mem[8][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[8][5]~q\,
	datad => \mem|Mem[12][5]~q\,
	combout => \mem|Mux12~64_combout\);

-- Location: FF_X15_Y22_N15
\mem|Mem[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[13][17]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[13][5]~q\);

-- Location: LCCOMB_X15_Y22_N14
\mem|Mux12~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~65_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux12~64_combout\ & ((\mem|Mem[13][5]~q\))) # (!\mem|Mux12~64_combout\ & (\mem|Mem[9][5]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux12~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[9][5]~q\,
	datac => \mem|Mem[13][5]~q\,
	datad => \mem|Mux12~64_combout\,
	combout => \mem|Mux12~65_combout\);

-- Location: FF_X16_Y19_N23
\mem|Mem[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[1][5]~feeder_combout\,
	ena => \mem|Mem[1][11]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[1][5]~q\);

-- Location: FF_X15_Y17_N15
\mem|Mem[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~7_combout\,
	sload => VCC,
	ena => \mem|Mem[4][11]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[4][5]~q\);

-- Location: FF_X16_Y19_N9
\mem|Mem[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[0][5]~feeder_combout\,
	ena => \mem|Mem[0][14]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[0][5]~q\);

-- Location: LCCOMB_X15_Y17_N14
\mem|Mux12~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~66_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mem[4][5]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[4][5]~q\,
	datad => \mem|Mem[0][5]~q\,
	combout => \mem|Mux12~66_combout\);

-- Location: FF_X15_Y22_N17
\mem|Mem[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~7_combout\,
	sload => VCC,
	ena => \mem|Mem[5][1]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[5][5]~q\);

-- Location: LCCOMB_X15_Y22_N16
\mem|Mux12~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~67_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux12~66_combout\ & ((\mem|Mem[5][5]~q\))) # (!\mem|Mux12~66_combout\ & (\mem|Mem[1][5]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux12~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[1][5]~q\,
	datac => \mem|Mem[5][5]~q\,
	datad => \mem|Mux12~66_combout\,
	combout => \mem|Mux12~67_combout\);

-- Location: LCCOMB_X15_Y22_N10
\mem|Mux12~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~68_combout\ = (\mar1|ou_MAR\(1) & (\mar1|ou_MAR\(3))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mux12~65_combout\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mux12~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux12~65_combout\,
	datad => \mem|Mux12~67_combout\,
	combout => \mem|Mux12~68_combout\);

-- Location: FF_X16_Y21_N25
\mem|Mem[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[11][5]~feeder_combout\,
	ena => \mem|Mem[11][13]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[11][5]~q\);

-- Location: FF_X14_Y23_N9
\mem|Mem[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[14][5]~feeder_combout\,
	ena => \mem|Mem[14][17]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[14][5]~q\);

-- Location: FF_X15_Y21_N11
\mem|Mem[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~7_combout\,
	sload => VCC,
	ena => \mem|Mem[10][11]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[10][5]~q\);

-- Location: LCCOMB_X15_Y21_N10
\mem|Mux12~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~69_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[14][5]~q\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[10][5]~q\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[14][5]~q\,
	datac => \mem|Mem[10][5]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux12~69_combout\);

-- Location: FF_X15_Y24_N9
\mem|Mem[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[15][17]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[15][5]~q\);

-- Location: LCCOMB_X15_Y24_N8
\mem|Mux12~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~70_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux12~69_combout\ & (\mem|Mem[15][5]~q\)) # (!\mem|Mux12~69_combout\ & ((\mem|Mem[11][5]~q\))))) # (!\mar1|ou_MAR\(0) & (\mem|Mux12~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux12~69_combout\,
	datac => \mem|Mem[15][5]~q\,
	datad => \mem|Mem[11][5]~q\,
	combout => \mem|Mux12~70_combout\);

-- Location: LCCOMB_X16_Y23_N6
\mem|Mux12~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~71_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux12~68_combout\ & (\mem|Mux12~70_combout\)) # (!\mem|Mux12~68_combout\ & ((\mem|Mux12~63_combout\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux12~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux12~70_combout\,
	datac => \mem|Mux12~63_combout\,
	datad => \mem|Mux12~68_combout\,
	combout => \mem|Mux12~71_combout\);

-- Location: FF_X22_Y19_N15
\mem|Mem[57][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[57][5]~feeder_combout\,
	ena => \mem|Mem[57][17]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[57][5]~q\);

-- Location: FF_X19_Y20_N1
\mem|Mem[52][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[52][5]~feeder_combout\,
	ena => \mem|Mem[52][17]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[52][5]~q\);

-- Location: FF_X14_Y24_N11
\mem|Mem[62][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[62][5]~feeder_combout\,
	ena => \mem|Mem[62][17]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[62][5]~q\);

-- Location: FF_X16_Y24_N29
\mem|Mem[59][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[59][5]~feeder_combout\,
	ena => \mem|Mem[59][17]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[59][5]~q\);

-- Location: FF_X23_Y20_N19
\mem|Mem[58][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[58][17]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[58][5]~q\);

-- Location: LCCOMB_X23_Y20_N18
\mem|Mux12~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~80_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mem[59][5]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[58][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[59][5]~q\,
	datac => \mem|Mem[58][5]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux12~80_combout\);

-- Location: FF_X16_Y24_N15
\mem|Mem[63][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[63][17]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[63][5]~q\);

-- Location: LCCOMB_X16_Y24_N14
\mem|Mux12~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~81_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux12~80_combout\ & ((\mem|Mem[63][5]~q\))) # (!\mem|Mux12~80_combout\ & (\mem|Mem[62][5]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux12~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[62][5]~q\,
	datac => \mem|Mem[63][5]~q\,
	datad => \mem|Mux12~80_combout\,
	combout => \mem|Mux12~81_combout\);

-- Location: FF_X23_Y12_N13
\mem|Mem[83][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[83][17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[83][6]~q\);

-- Location: FF_X22_Y12_N5
\mem|Mem[89][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[89][6]~feeder_combout\,
	ena => \mem|Mem[89][17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[89][6]~q\);

-- Location: FF_X22_Y16_N13
\mem|Mem[81][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[81][17]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[81][6]~q\);

-- Location: LCCOMB_X22_Y16_N12
\mem|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~0_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1)) # ((\mem|Mem[89][6]~q\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(1) & (\mem|Mem[81][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[81][6]~q\,
	datad => \mem|Mem[89][6]~q\,
	combout => \mem|Mux11~0_combout\);

-- Location: FF_X22_Y16_N23
\mem|Mem[91][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[91][6]~feeder_combout\,
	ena => \mem|Mem[91][17]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[91][6]~q\);

-- Location: LCCOMB_X23_Y12_N12
\mem|Mux11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~1_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux11~0_combout\ & (\mem|Mem[91][6]~q\)) # (!\mem|Mux11~0_combout\ & ((\mem|Mem[83][6]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[91][6]~q\,
	datac => \mem|Mem[83][6]~q\,
	datad => \mem|Mux11~0_combout\,
	combout => \mem|Mux11~1_combout\);

-- Location: FF_X12_Y11_N19
\mem|Mem[105][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[105][6]~feeder_combout\,
	ena => \mem|Mem[105][17]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[105][6]~q\);

-- Location: FF_X14_Y11_N29
\mem|Mem[99][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[99][6]~feeder_combout\,
	ena => \mem|Mem[99][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[99][6]~q\);

-- Location: FF_X14_Y10_N13
\mem|Mem[97][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[97][17]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[97][6]~q\);

-- Location: LCCOMB_X14_Y10_N12
\mem|Mux11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~2_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mem[99][6]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[97][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[99][6]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[97][6]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux11~2_combout\);

-- Location: FF_X12_Y11_N21
\mem|Mem[107][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[107][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[107][6]~q\);

-- Location: LCCOMB_X12_Y11_N20
\mem|Mux11~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~3_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux11~2_combout\ & ((\mem|Mem[107][6]~q\))) # (!\mem|Mux11~2_combout\ & (\mem|Mem[105][6]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[105][6]~q\,
	datac => \mem|Mem[107][6]~q\,
	datad => \mem|Mux11~2_combout\,
	combout => \mem|Mux11~3_combout\);

-- Location: FF_X16_Y13_N21
\mem|Mem[73][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[73][6]~feeder_combout\,
	ena => \mem|Mem[73][17]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[73][6]~q\);

-- Location: FF_X15_Y11_N29
\mem|Mem[67][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[67][6]~feeder_combout\,
	ena => \mem|Mem[67][17]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[67][6]~q\);

-- Location: FF_X19_Y15_N9
\mem|Mem[65][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[65][17]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[65][6]~q\);

-- Location: LCCOMB_X19_Y15_N8
\mem|Mux11~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~4_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mem[67][6]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[65][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[67][6]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[65][6]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux11~4_combout\);

-- Location: FF_X17_Y12_N29
\mem|Mem[75][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[75][17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[75][6]~q\);

-- Location: LCCOMB_X17_Y12_N28
\mem|Mux11~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~5_combout\ = (\mem|Mux11~4_combout\ & (((\mem|Mem[75][6]~q\) # (!\mar1|ou_MAR\(3))))) # (!\mem|Mux11~4_combout\ & (\mem|Mem[73][6]~q\ & ((\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux11~4_combout\,
	datab => \mem|Mem[73][6]~q\,
	datac => \mem|Mem[75][6]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux11~5_combout\);

-- Location: LCCOMB_X16_Y12_N16
\mem|Mux11~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~6_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4)) # ((\mem|Mux11~3_combout\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & ((\mem|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux11~3_combout\,
	datad => \mem|Mux11~5_combout\,
	combout => \mem|Mux11~6_combout\);

-- Location: FF_X10_Y12_N31
\mem|Mem[115][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[115][17]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[115][6]~q\);

-- Location: FF_X7_Y14_N21
\mem|Mem[121][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[121][6]~feeder_combout\,
	ena => \mem|Mem[121][17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[121][6]~q\);

-- Location: FF_X12_Y14_N13
\mem|Mem[113][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[113][17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[113][6]~q\);

-- Location: LCCOMB_X12_Y14_N12
\mem|Mux11~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~7_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[121][6]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[113][6]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[121][6]~q\,
	datac => \mem|Mem[113][6]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux11~7_combout\);

-- Location: FF_X9_Y12_N21
\mem|Mem[123][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[123][6]~feeder_combout\,
	ena => \mem|Mem[123][17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[123][6]~q\);

-- Location: LCCOMB_X10_Y12_N30
\mem|Mux11~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~8_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux11~7_combout\ & (\mem|Mem[123][6]~q\)) # (!\mem|Mux11~7_combout\ & ((\mem|Mem[115][6]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[123][6]~q\,
	datac => \mem|Mem[115][6]~q\,
	datad => \mem|Mux11~7_combout\,
	combout => \mem|Mux11~8_combout\);

-- Location: LCCOMB_X16_Y12_N18
\mem|Mux11~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~9_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux11~6_combout\ & (\mem|Mux11~8_combout\)) # (!\mem|Mux11~6_combout\ & ((\mem|Mux11~1_combout\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux11~8_combout\,
	datab => \mem|Mux11~1_combout\,
	datac => \mar1|ou_MAR\(4),
	datad => \mem|Mux11~6_combout\,
	combout => \mem|Mux11~9_combout\);

-- Location: FF_X22_Y17_N9
\mem|Mem[86][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[86][17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[86][6]~q\);

-- Location: FF_X15_Y9_N29
\mem|Mem[92][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[92][6]~feeder_combout\,
	ena => \mem|Mem[92][17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[92][6]~q\);

-- Location: FF_X22_Y17_N11
\mem|Mem[84][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[84][17]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[84][6]~q\);

-- Location: LCCOMB_X22_Y17_N10
\mem|Mux11~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~10_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[92][6]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[84][6]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[92][6]~q\,
	datac => \mem|Mem[84][6]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux11~10_combout\);

-- Location: FF_X24_Y17_N1
\mem|Mem[94][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[94][6]~feeder_combout\,
	ena => \mem|Mem[94][17]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[94][6]~q\);

-- Location: LCCOMB_X22_Y17_N8
\mem|Mux11~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~11_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux11~10_combout\ & (\mem|Mem[94][6]~q\)) # (!\mem|Mux11~10_combout\ & ((\mem|Mem[86][6]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[94][6]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[86][6]~q\,
	datad => \mem|Mux11~10_combout\,
	combout => \mem|Mux11~11_combout\);

-- Location: FF_X19_Y11_N31
\mem|Mem[108][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[108][6]~feeder_combout\,
	ena => \mem|Mem[108][17]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[108][6]~q\);

-- Location: FF_X10_Y9_N17
\mem|Mem[102][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[102][6]~feeder_combout\,
	ena => \mem|Mem[102][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[102][6]~q\);

-- Location: FF_X19_Y10_N31
\mem|Mem[100][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[100][17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[100][6]~q\);

-- Location: LCCOMB_X19_Y10_N30
\mem|Mux11~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~12_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[102][6]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[100][6]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[102][6]~q\,
	datac => \mem|Mem[100][6]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux11~12_combout\);

-- Location: FF_X19_Y11_N17
\mem|Mem[110][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[110][17]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[110][6]~q\);

-- Location: LCCOMB_X19_Y11_N16
\mem|Mux11~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~13_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux11~12_combout\ & ((\mem|Mem[110][6]~q\))) # (!\mem|Mux11~12_combout\ & (\mem|Mem[108][6]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[108][6]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[110][6]~q\,
	datad => \mem|Mux11~12_combout\,
	combout => \mem|Mux11~13_combout\);

-- Location: FF_X19_Y13_N1
\mem|Mem[76][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[76][6]~feeder_combout\,
	ena => \mem|Mem[76][17]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[76][6]~q\);

-- Location: FF_X12_Y9_N21
\mem|Mem[70][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[70][6]~feeder_combout\,
	ena => \mem|Mem[70][17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[70][6]~q\);

-- Location: FF_X20_Y10_N5
\mem|Mem[68][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[68][17]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[68][6]~q\);

-- Location: LCCOMB_X20_Y10_N4
\mem|Mux11~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~14_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mem[70][6]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[68][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[70][6]~q\,
	datac => \mem|Mem[68][6]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux11~14_combout\);

-- Location: FF_X20_Y10_N31
\mem|Mem[78][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[78][17]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[78][6]~q\);

-- Location: LCCOMB_X20_Y10_N30
\mem|Mux11~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~15_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux11~14_combout\ & (\mem|Mem[78][6]~q\)) # (!\mem|Mux11~14_combout\ & ((\mem|Mem[76][6]~q\))))) # (!\mar1|ou_MAR\(3) & (\mem|Mux11~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mux11~14_combout\,
	datac => \mem|Mem[78][6]~q\,
	datad => \mem|Mem[76][6]~q\,
	combout => \mem|Mux11~15_combout\);

-- Location: LCCOMB_X21_Y18_N26
\mem|Mux11~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~16_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mux11~13_combout\))) # (!\mar1|ou_MAR\(5) & (\mem|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux11~15_combout\,
	datac => \mar1|ou_MAR\(5),
	datad => \mem|Mux11~13_combout\,
	combout => \mem|Mux11~16_combout\);

-- Location: FF_X10_Y13_N9
\mem|Mem[118][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[118][6]~feeder_combout\,
	ena => \mem|Mem[118][17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[118][6]~q\);

-- Location: FF_X8_Y12_N19
\mem|Mem[124][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[124][6]~feeder_combout\,
	ena => \mem|Mem[124][17]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[124][6]~q\);

-- Location: FF_X8_Y12_N13
\mem|Mem[116][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[116][17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[116][6]~q\);

-- Location: LCCOMB_X8_Y12_N12
\mem|Mux11~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~17_combout\ = (\mar1|ou_MAR\(1) & (\mar1|ou_MAR\(3))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & ((\mem|Mem[124][6]~q\))) # (!\mar1|ou_MAR\(3) & (\mem|Mem[116][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[116][6]~q\,
	datad => \mem|Mem[124][6]~q\,
	combout => \mem|Mux11~17_combout\);

-- Location: FF_X12_Y12_N9
\mem|Mem[126][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[126][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[126][6]~q\);

-- Location: LCCOMB_X12_Y12_N8
\mem|Mux11~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~18_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux11~17_combout\ & ((\mem|Mem[126][6]~q\))) # (!\mem|Mux11~17_combout\ & (\mem|Mem[118][6]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux11~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[118][6]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[126][6]~q\,
	datad => \mem|Mux11~17_combout\,
	combout => \mem|Mux11~18_combout\);

-- Location: LCCOMB_X21_Y18_N12
\mem|Mux11~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~19_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux11~16_combout\ & ((\mem|Mux11~18_combout\))) # (!\mem|Mux11~16_combout\ & (\mem|Mux11~11_combout\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux11~11_combout\,
	datac => \mem|Mux11~16_combout\,
	datad => \mem|Mux11~18_combout\,
	combout => \mem|Mux11~19_combout\);

-- Location: FF_X21_Y13_N13
\mem|Mem[88][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[88][17]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[88][6]~q\);

-- Location: FF_X17_Y11_N29
\mem|Mem[82][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[82][6]~feeder_combout\,
	ena => \mem|Mem[82][17]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[82][6]~q\);

-- Location: FF_X20_Y16_N11
\mem|Mem[80][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[80][17]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[80][6]~q\);

-- Location: LCCOMB_X20_Y16_N10
\mem|Mux11~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~20_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mem[82][6]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[80][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[82][6]~q\,
	datac => \mem|Mem[80][6]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux11~20_combout\);

-- Location: FF_X21_Y16_N27
\mem|Mem[90][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[90][6]~feeder_combout\,
	ena => \mem|Mem[90][17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[90][6]~q\);

-- Location: LCCOMB_X21_Y13_N12
\mem|Mux11~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~21_combout\ = (\mem|Mux11~20_combout\ & (((\mem|Mem[90][6]~q\)) # (!\mar1|ou_MAR\(3)))) # (!\mem|Mux11~20_combout\ & (\mar1|ou_MAR\(3) & (\mem|Mem[88][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux11~20_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[88][6]~q\,
	datad => \mem|Mem[90][6]~q\,
	combout => \mem|Mux11~21_combout\);

-- Location: FF_X12_Y10_N25
\mem|Mem[104][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[104][6]~feeder_combout\,
	ena => \mem|Mem[104][17]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[104][6]~q\);

-- Location: FF_X11_Y10_N31
\mem|Mem[98][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[98][6]~feeder_combout\,
	ena => \mem|Mem[98][17]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[98][6]~q\);

-- Location: FF_X16_Y10_N23
\mem|Mem[96][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[96][17]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[96][6]~q\);

-- Location: LCCOMB_X16_Y10_N22
\mem|Mux11~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~22_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & ((\mem|Mem[98][6]~q\))) # (!\mar1|ou_MAR\(1) & (\mem|Mem[96][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[96][6]~q\,
	datad => \mem|Mem[98][6]~q\,
	combout => \mem|Mux11~22_combout\);

-- Location: FF_X12_Y10_N11
\mem|Mem[106][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[106][17]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[106][6]~q\);

-- Location: LCCOMB_X12_Y10_N10
\mem|Mux11~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~23_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux11~22_combout\ & ((\mem|Mem[106][6]~q\))) # (!\mem|Mux11~22_combout\ & (\mem|Mem[104][6]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux11~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[104][6]~q\,
	datac => \mem|Mem[106][6]~q\,
	datad => \mem|Mux11~22_combout\,
	combout => \mem|Mux11~23_combout\);

-- Location: FF_X11_Y11_N9
\mem|Mem[72][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[72][6]~feeder_combout\,
	ena => \mem|Mem[72][17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[72][6]~q\);

-- Location: FF_X16_Y11_N29
\mem|Mem[66][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[66][6]~feeder_combout\,
	ena => \mem|Mem[66][17]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[66][6]~q\);

-- Location: FF_X17_Y11_N23
\mem|Mem[64][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[64][17]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[64][6]~q\);

-- Location: LCCOMB_X17_Y11_N22
\mem|Mux11~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~24_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[66][6]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[64][6]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[66][6]~q\,
	datac => \mem|Mem[64][6]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux11~24_combout\);

-- Location: FF_X11_Y11_N27
\mem|Mem[74][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[74][17]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[74][6]~q\);

-- Location: LCCOMB_X11_Y11_N26
\mem|Mux11~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~25_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux11~24_combout\ & ((\mem|Mem[74][6]~q\))) # (!\mem|Mux11~24_combout\ & (\mem|Mem[72][6]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux11~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[72][6]~q\,
	datac => \mem|Mem[74][6]~q\,
	datad => \mem|Mux11~24_combout\,
	combout => \mem|Mux11~25_combout\);

-- Location: LCCOMB_X21_Y18_N30
\mem|Mux11~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~26_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mux11~23_combout\))) # (!\mar1|ou_MAR\(5) & (\mem|Mux11~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mux11~25_combout\,
	datad => \mem|Mux11~23_combout\,
	combout => \mem|Mux11~26_combout\);

-- Location: FF_X11_Y12_N5
\mem|Mem[114][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[114][6]~feeder_combout\,
	ena => \mem|Mem[114][17]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[114][6]~q\);

-- Location: FF_X11_Y14_N15
\mem|Mem[120][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[120][6]~feeder_combout\,
	ena => \mem|Mem[120][17]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[120][6]~q\);

-- Location: FF_X14_Y14_N11
\mem|Mem[112][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[112][17]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[112][6]~q\);

-- Location: LCCOMB_X14_Y14_N10
\mem|Mux11~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~27_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mem[120][6]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[112][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[120][6]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[112][6]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux11~27_combout\);

-- Location: FF_X12_Y16_N13
\mem|Mem[122][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[122][17]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[122][6]~q\);

-- Location: LCCOMB_X12_Y16_N12
\mem|Mux11~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~28_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux11~27_combout\ & ((\mem|Mem[122][6]~q\))) # (!\mem|Mux11~27_combout\ & (\mem|Mem[114][6]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux11~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[114][6]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[122][6]~q\,
	datad => \mem|Mux11~27_combout\,
	combout => \mem|Mux11~28_combout\);

-- Location: LCCOMB_X21_Y18_N0
\mem|Mux11~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~29_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux11~26_combout\ & ((\mem|Mux11~28_combout\))) # (!\mem|Mux11~26_combout\ & (\mem|Mux11~21_combout\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux11~21_combout\,
	datac => \mem|Mux11~26_combout\,
	datad => \mem|Mux11~28_combout\,
	combout => \mem|Mux11~29_combout\);

-- Location: LCCOMB_X21_Y18_N10
\mem|Mux11~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~30_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mux11~19_combout\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mux11~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux11~19_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mar1|ou_MAR\(2),
	datad => \mem|Mux11~29_combout\,
	combout => \mem|Mux11~30_combout\);

-- Location: FF_X22_Y18_N1
\mem|Mem[79][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[79][17]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[79][6]~q\);

-- Location: FF_X24_Y14_N23
\mem|Mem[87][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[87][6]~feeder_combout\,
	ena => \mem|Mem[87][17]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[87][6]~q\);

-- Location: FF_X23_Y18_N11
\mem|Mem[71][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[71][17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[71][6]~q\);

-- Location: LCCOMB_X23_Y18_N10
\mem|Mux11~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~31_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(4) & (\mem|Mem[87][6]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[71][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[87][6]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[71][6]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux11~31_combout\);

-- Location: FF_X22_Y18_N3
\mem|Mem[95][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[95][6]~feeder_combout\,
	ena => \mem|Mem[95][17]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[95][6]~q\);

-- Location: LCCOMB_X22_Y18_N0
\mem|Mux11~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~32_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux11~31_combout\ & ((\mem|Mem[95][6]~q\))) # (!\mem|Mux11~31_combout\ & (\mem|Mem[79][6]~q\)))) # (!\mar1|ou_MAR\(3) & (\mem|Mux11~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mux11~31_combout\,
	datac => \mem|Mem[79][6]~q\,
	datad => \mem|Mem[95][6]~q\,
	combout => \mem|Mux11~32_combout\);

-- Location: FF_X15_Y14_N27
\mem|Mem[117][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[117][6]~feeder_combout\,
	ena => \mem|Mem[117][17]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[117][6]~q\);

-- Location: FF_X14_Y12_N1
\mem|Mem[109][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[109][6]~feeder_combout\,
	ena => \mem|Mem[109][17]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[109][6]~q\);

-- Location: FF_X14_Y12_N11
\mem|Mem[101][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[101][17]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[101][6]~q\);

-- Location: LCCOMB_X14_Y12_N10
\mem|Mux11~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~33_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(3) & (\mem|Mem[109][6]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[101][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[109][6]~q\,
	datac => \mem|Mem[101][6]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux11~33_combout\);

-- Location: FF_X15_Y12_N1
\mem|Mem[125][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[125][17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[125][6]~q\);

-- Location: LCCOMB_X15_Y12_N0
\mem|Mux11~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~34_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux11~33_combout\ & ((\mem|Mem[125][6]~q\))) # (!\mem|Mux11~33_combout\ & (\mem|Mem[117][6]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux11~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[117][6]~q\,
	datac => \mem|Mem[125][6]~q\,
	datad => \mem|Mux11~33_combout\,
	combout => \mem|Mux11~34_combout\);

-- Location: FF_X20_Y14_N11
\mem|Mem[85][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[85][6]~feeder_combout\,
	ena => \mem|Mem[85][17]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[85][6]~q\);

-- Location: FF_X22_Y13_N1
\mem|Mem[77][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[77][6]~feeder_combout\,
	ena => \mem|Mem[77][17]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[77][6]~q\);

-- Location: FF_X22_Y14_N3
\mem|Mem[69][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[69][17]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[69][6]~q\);

-- Location: LCCOMB_X22_Y14_N2
\mem|Mux11~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~35_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(3))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(3) & ((\mem|Mem[77][6]~q\))) # (!\mar1|ou_MAR\(3) & (\mem|Mem[69][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[69][6]~q\,
	datad => \mem|Mem[77][6]~q\,
	combout => \mem|Mux11~35_combout\);

-- Location: FF_X23_Y14_N1
\mem|Mem[93][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[93][17]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[93][6]~q\);

-- Location: LCCOMB_X23_Y14_N0
\mem|Mux11~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~36_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux11~35_combout\ & ((\mem|Mem[93][6]~q\))) # (!\mem|Mux11~35_combout\ & (\mem|Mem[85][6]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux11~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[85][6]~q\,
	datac => \mem|Mem[93][6]~q\,
	datad => \mem|Mux11~35_combout\,
	combout => \mem|Mux11~36_combout\);

-- Location: LCCOMB_X22_Y18_N12
\mem|Mux11~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~37_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux11~34_combout\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(5) & (((!\mar1|ou_MAR\(1) & \mem|Mux11~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux11~34_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mar1|ou_MAR\(1),
	datad => \mem|Mux11~36_combout\,
	combout => \mem|Mux11~37_combout\);

-- Location: FF_X19_Y9_N9
\mem|Mem[119][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[119][6]~feeder_combout\,
	ena => \mem|Mem[119][17]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[119][6]~q\);

-- Location: FF_X14_Y9_N9
\mem|Mem[111][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[111][6]~feeder_combout\,
	ena => \mem|Mem[111][17]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[111][6]~q\);

-- Location: FF_X10_Y9_N3
\mem|Mem[103][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[103][17]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[103][6]~q\);

-- Location: LCCOMB_X10_Y9_N2
\mem|Mux11~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~38_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(3) & (\mem|Mem[111][6]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[103][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[111][6]~q\,
	datac => \mem|Mem[103][6]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux11~38_combout\);

-- Location: FF_X12_Y12_N3
\mem|Mem[127][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[127][17]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[127][6]~q\);

-- Location: LCCOMB_X12_Y12_N2
\mem|Mux11~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~39_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux11~38_combout\ & ((\mem|Mem[127][6]~q\))) # (!\mem|Mux11~38_combout\ & (\mem|Mem[119][6]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux11~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[119][6]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[127][6]~q\,
	datad => \mem|Mux11~38_combout\,
	combout => \mem|Mux11~39_combout\);

-- Location: LCCOMB_X22_Y18_N14
\mem|Mux11~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~40_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux11~37_combout\ & ((\mem|Mux11~39_combout\))) # (!\mem|Mux11~37_combout\ & (\mem|Mux11~32_combout\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux11~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux11~32_combout\,
	datac => \mem|Mux11~39_combout\,
	datad => \mem|Mux11~37_combout\,
	combout => \mem|Mux11~40_combout\);

-- Location: LCCOMB_X21_Y18_N4
\mem|Mux11~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~41_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux11~30_combout\ & ((\mem|Mux11~40_combout\))) # (!\mem|Mux11~30_combout\ & (\mem|Mux11~9_combout\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux11~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux11~9_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux11~40_combout\,
	datad => \mem|Mux11~30_combout\,
	combout => \mem|Mux11~41_combout\);

-- Location: FF_X11_Y25_N17
\mem|Mem[38][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[38][17]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[38][6]~q\);

-- Location: FF_X9_Y22_N27
\mem|Mem[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[22][6]~feeder_combout\,
	ena => \mem|Mem[22][17]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[22][6]~q\);

-- Location: FF_X15_Y17_N25
\mem|Mem[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~8_combout\,
	sload => VCC,
	ena => \mem|Mem[6][1]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[6][6]~q\);

-- Location: LCCOMB_X15_Y17_N24
\mem|Mux11~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~42_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[22][6]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[6][6]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[22][6]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[6][6]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux11~42_combout\);

-- Location: FF_X10_Y24_N5
\mem|Mem[54][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[54][6]~feeder_combout\,
	ena => \mem|Mem[54][17]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[54][6]~q\);

-- Location: LCCOMB_X11_Y25_N16
\mem|Mux11~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~43_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux11~42_combout\ & (\mem|Mem[54][6]~q\)) # (!\mem|Mux11~42_combout\ & ((\mem|Mem[38][6]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux11~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[54][6]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[38][6]~q\,
	datad => \mem|Mux11~42_combout\,
	combout => \mem|Mux11~43_combout\);

-- Location: FF_X11_Y21_N27
\mem|Mem[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[19][6]~feeder_combout\,
	ena => \mem|Mem[19][17]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[19][6]~q\);

-- Location: FF_X21_Y20_N21
\mem|Mem[35][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[35][6]~feeder_combout\,
	ena => \mem|Mem[35][17]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[35][6]~q\);

-- Location: FF_X15_Y18_N19
\mem|Mem[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~8_combout\,
	sload => VCC,
	ena => \mem|Mem[3][16]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[3][6]~q\);

-- Location: LCCOMB_X15_Y18_N18
\mem|Mux11~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~44_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4)) # ((\mem|Mem[35][6]~q\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & (\mem|Mem[3][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[3][6]~q\,
	datad => \mem|Mem[35][6]~q\,
	combout => \mem|Mux11~44_combout\);

-- Location: FF_X12_Y22_N7
\mem|Mem[51][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[51][17]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[51][6]~q\);

-- Location: LCCOMB_X12_Y22_N6
\mem|Mux11~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~45_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux11~44_combout\ & ((\mem|Mem[51][6]~q\))) # (!\mem|Mux11~44_combout\ & (\mem|Mem[19][6]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux11~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[19][6]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[51][6]~q\,
	datad => \mem|Mux11~44_combout\,
	combout => \mem|Mux11~45_combout\);

-- Location: FF_X10_Y21_N29
\mem|Mem[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[18][6]~feeder_combout\,
	ena => \mem|Mem[18][17]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[18][6]~q\);

-- Location: FF_X23_Y20_N21
\mem|Mem[34][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[34][6]~feeder_combout\,
	ena => \mem|Mem[34][17]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[34][6]~q\);

-- Location: FF_X17_Y18_N11
\mem|Mem[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~8_combout\,
	sload => VCC,
	ena => \mem|Mem[2][11]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[2][6]~q\);

-- Location: LCCOMB_X17_Y18_N10
\mem|Mux11~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~46_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4)) # ((\mem|Mem[34][6]~q\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & (\mem|Mem[2][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[2][6]~q\,
	datad => \mem|Mem[34][6]~q\,
	combout => \mem|Mux11~46_combout\);

-- Location: FF_X12_Y16_N7
\mem|Mem[50][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[50][17]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[50][6]~q\);

-- Location: LCCOMB_X12_Y16_N6
\mem|Mux11~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~47_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux11~46_combout\ & ((\mem|Mem[50][6]~q\))) # (!\mem|Mux11~46_combout\ & (\mem|Mem[18][6]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux11~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[18][6]~q\,
	datac => \mem|Mem[50][6]~q\,
	datad => \mem|Mux11~46_combout\,
	combout => \mem|Mux11~47_combout\);

-- Location: LCCOMB_X20_Y18_N16
\mem|Mux11~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~48_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mux11~45_combout\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mux11~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux11~45_combout\,
	datad => \mem|Mux11~47_combout\,
	combout => \mem|Mux11~48_combout\);

-- Location: FF_X20_Y24_N31
\mem|Mem[39][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[39][17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[39][6]~q\);

-- Location: FF_X10_Y20_N29
\mem|Mem[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[23][6]~feeder_combout\,
	ena => \mem|Mem[23][17]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[23][6]~q\);

-- Location: FF_X16_Y20_N11
\mem|Mem[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~8_combout\,
	sload => VCC,
	ena => \mem|Mem[7][16]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[7][6]~q\);

-- Location: LCCOMB_X16_Y20_N10
\mem|Mux11~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~49_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[23][6]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[7][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[23][6]~q\,
	datac => \mem|Mem[7][6]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux11~49_combout\);

-- Location: FF_X12_Y24_N31
\mem|Mem[55][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[55][6]~feeder_combout\,
	ena => \mem|Mem[55][17]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[55][6]~q\);

-- Location: LCCOMB_X20_Y24_N30
\mem|Mux11~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~50_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux11~49_combout\ & (\mem|Mem[55][6]~q\)) # (!\mem|Mux11~49_combout\ & ((\mem|Mem[39][6]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux11~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[55][6]~q\,
	datac => \mem|Mem[39][6]~q\,
	datad => \mem|Mux11~49_combout\,
	combout => \mem|Mux11~50_combout\);

-- Location: LCCOMB_X20_Y24_N8
\mem|Mux11~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~51_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux11~48_combout\ & (\mem|Mux11~50_combout\)) # (!\mem|Mux11~48_combout\ & ((\mem|Mux11~43_combout\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux11~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux11~50_combout\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux11~48_combout\,
	datad => \mem|Mux11~43_combout\,
	combout => \mem|Mux11~51_combout\);

-- Location: FF_X22_Y19_N25
\mem|Mem[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[25][17]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[25][6]~q\);

-- Location: FF_X22_Y21_N23
\mem|Mem[41][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[41][6]~feeder_combout\,
	ena => \mem|Mem[41][17]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[41][6]~q\);

-- Location: FF_X16_Y21_N11
\mem|Mem[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~8_combout\,
	sload => VCC,
	ena => \mem|Mem[9][5]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[9][6]~q\);

-- Location: LCCOMB_X16_Y21_N10
\mem|Mux11~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~52_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mem[41][6]~q\))) # (!\mar1|ou_MAR\(5) & (\mem|Mem[9][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[9][6]~q\,
	datad => \mem|Mem[41][6]~q\,
	combout => \mem|Mux11~52_combout\);

-- Location: FF_X22_Y19_N11
\mem|Mem[57][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[57][6]~feeder_combout\,
	ena => \mem|Mem[57][17]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[57][6]~q\);

-- Location: LCCOMB_X22_Y19_N24
\mem|Mux11~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~53_combout\ = (\mem|Mux11~52_combout\ & (((\mem|Mem[57][6]~q\)) # (!\mar1|ou_MAR\(4)))) # (!\mem|Mux11~52_combout\ & (\mar1|ou_MAR\(4) & (\mem|Mem[25][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux11~52_combout\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[25][6]~q\,
	datad => \mem|Mem[57][6]~q\,
	combout => \mem|Mux11~53_combout\);

-- Location: FF_X17_Y24_N5
\mem|Mem[44][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[44][6]~feeder_combout\,
	ena => \mem|Mem[44][17]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[44][6]~q\);

-- Location: FF_X12_Y20_N7
\mem|Mem[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[28][17]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[28][6]~q\);

-- Location: FF_X12_Y19_N27
\mem|Mem[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem~130_combout\,
	ena => \mem|Mem[12][3]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[12][6]~q\);

-- Location: LCCOMB_X12_Y20_N6
\mem|Mux11~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~54_combout\ = (\mar1|ou_MAR\(4) & (((\mem|Mem[28][6]~q\) # (\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & (\mem|Mem[12][6]~q\ & ((!\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[12][6]~q\,
	datac => \mem|Mem[28][6]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux11~54_combout\);

-- Location: FF_X16_Y25_N3
\mem|Mem[60][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[60][17]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[60][6]~q\);

-- Location: LCCOMB_X16_Y25_N2
\mem|Mux11~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~55_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux11~54_combout\ & ((\mem|Mem[60][6]~q\))) # (!\mem|Mux11~54_combout\ & (\mem|Mem[44][6]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux11~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[44][6]~q\,
	datac => \mem|Mem[60][6]~q\,
	datad => \mem|Mux11~54_combout\,
	combout => \mem|Mux11~55_combout\);

-- Location: FF_X24_Y21_N3
\mem|Mem[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[24][6]~feeder_combout\,
	ena => \mem|Mem[24][17]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[24][6]~q\);

-- Location: FF_X23_Y21_N19
\mem|Mem[40][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[40][6]~feeder_combout\,
	ena => \mem|Mem[40][17]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[40][6]~q\);

-- Location: FF_X15_Y21_N21
\mem|Mem[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~8_combout\,
	sload => VCC,
	ena => \mem|Mem[8][3]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[8][6]~q\);

-- Location: LCCOMB_X15_Y21_N20
\mem|Mux11~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~56_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mem[40][6]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[8][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[40][6]~q\,
	datac => \mem|Mem[8][6]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux11~56_combout\);

-- Location: FF_X24_Y21_N13
\mem|Mem[56][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[56][17]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[56][6]~q\);

-- Location: LCCOMB_X24_Y21_N12
\mem|Mux11~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~57_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux11~56_combout\ & ((\mem|Mem[56][6]~q\))) # (!\mem|Mux11~56_combout\ & (\mem|Mem[24][6]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux11~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[24][6]~q\,
	datac => \mem|Mem[56][6]~q\,
	datad => \mem|Mux11~56_combout\,
	combout => \mem|Mux11~57_combout\);

-- Location: LCCOMB_X21_Y18_N22
\mem|Mux11~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~58_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0)) # ((\mem|Mux11~55_combout\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & ((\mem|Mux11~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux11~55_combout\,
	datad => \mem|Mux11~57_combout\,
	combout => \mem|Mux11~58_combout\);

-- Location: FF_X11_Y24_N13
\mem|Mem[45][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[45][6]~feeder_combout\,
	ena => \mem|Mem[45][17]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[45][6]~q\);

-- Location: FF_X11_Y23_N5
\mem|Mem[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[29][6]~feeder_combout\,
	ena => \mem|Mem[29][17]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[29][6]~q\);

-- Location: FF_X11_Y23_N31
\mem|Mem[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[13][17]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[13][6]~q\);

-- Location: LCCOMB_X11_Y23_N30
\mem|Mux11~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~59_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[29][6]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[13][6]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[29][6]~q\,
	datac => \mem|Mem[13][6]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux11~59_combout\);

-- Location: FF_X14_Y25_N17
\mem|Mem[61][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[61][17]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[61][6]~q\);

-- Location: LCCOMB_X14_Y25_N16
\mem|Mux11~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~60_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux11~59_combout\ & ((\mem|Mem[61][6]~q\))) # (!\mem|Mux11~59_combout\ & (\mem|Mem[45][6]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux11~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[45][6]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[61][6]~q\,
	datad => \mem|Mux11~59_combout\,
	combout => \mem|Mux11~60_combout\);

-- Location: LCCOMB_X21_Y18_N16
\mem|Mux11~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~61_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux11~58_combout\ & ((\mem|Mux11~60_combout\))) # (!\mem|Mux11~58_combout\ & (\mem|Mux11~53_combout\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux11~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux11~53_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux11~58_combout\,
	datad => \mem|Mux11~60_combout\,
	combout => \mem|Mux11~61_combout\);

-- Location: FF_X19_Y20_N3
\mem|Mem[36][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[36][17]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[36][6]~q\);

-- Location: FF_X15_Y19_N21
\mem|Mem[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[20][6]~feeder_combout\,
	ena => \mem|Mem[20][5]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[20][6]~q\);

-- Location: FF_X15_Y17_N11
\mem|Mem[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~8_combout\,
	sload => VCC,
	ena => \mem|Mem[4][11]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[4][6]~q\);

-- Location: LCCOMB_X15_Y17_N10
\mem|Mux11~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~62_combout\ = (\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(4))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & ((\mem|Mem[20][6]~q\))) # (!\mar1|ou_MAR\(4) & (\mem|Mem[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[4][6]~q\,
	datad => \mem|Mem[20][6]~q\,
	combout => \mem|Mux11~62_combout\);

-- Location: FF_X19_Y20_N13
\mem|Mem[52][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[52][6]~feeder_combout\,
	ena => \mem|Mem[52][17]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[52][6]~q\);

-- Location: LCCOMB_X19_Y20_N2
\mem|Mux11~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~63_combout\ = (\mem|Mux11~62_combout\ & ((\mem|Mem[52][6]~q\) # ((!\mar1|ou_MAR\(5))))) # (!\mem|Mux11~62_combout\ & (((\mem|Mem[36][6]~q\ & \mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[52][6]~q\,
	datab => \mem|Mux11~62_combout\,
	datac => \mem|Mem[36][6]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux11~63_combout\);

-- Location: FF_X19_Y19_N29
\mem|Mem[33][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[33][6]~feeder_combout\,
	ena => \mem|Mem[33][17]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[33][6]~q\);

-- Location: FF_X11_Y17_N15
\mem|Mem[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[17][6]~feeder_combout\,
	ena => \mem|Mem[17][17]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[17][6]~q\);

-- Location: FF_X16_Y19_N11
\mem|Mem[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~8_combout\,
	sload => VCC,
	ena => \mem|Mem[1][11]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[1][6]~q\);

-- Location: LCCOMB_X16_Y19_N10
\mem|Mux11~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~64_combout\ = (\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(4))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & ((\mem|Mem[17][6]~q\))) # (!\mar1|ou_MAR\(4) & (\mem|Mem[1][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[1][6]~q\,
	datad => \mem|Mem[17][6]~q\,
	combout => \mem|Mux11~64_combout\);

-- Location: FF_X19_Y18_N13
\mem|Mem[49][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[49][17]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[49][6]~q\);

-- Location: LCCOMB_X19_Y18_N12
\mem|Mux11~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~65_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux11~64_combout\ & ((\mem|Mem[49][6]~q\))) # (!\mem|Mux11~64_combout\ & (\mem|Mem[33][6]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux11~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[33][6]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[49][6]~q\,
	datad => \mem|Mux11~64_combout\,
	combout => \mem|Mux11~65_combout\);

-- Location: FF_X22_Y20_N29
\mem|Mem[32][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[32][6]~feeder_combout\,
	ena => \mem|Mem[32][17]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[32][6]~q\);

-- Location: FF_X12_Y17_N21
\mem|Mem[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[16][6]~feeder_combout\,
	ena => \mem|Mem[16][17]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[16][6]~q\);

-- Location: FF_X16_Y19_N13
\mem|Mem[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~8_combout\,
	sload => VCC,
	ena => \mem|Mem[0][14]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[0][6]~q\);

-- Location: LCCOMB_X16_Y19_N12
\mem|Mux11~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~66_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[16][6]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[0][6]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[16][6]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[0][6]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux11~66_combout\);

-- Location: FF_X21_Y18_N19
\mem|Mem[48][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[48][17]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[48][6]~q\);

-- Location: LCCOMB_X21_Y18_N18
\mem|Mux11~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~67_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux11~66_combout\ & ((\mem|Mem[48][6]~q\))) # (!\mem|Mux11~66_combout\ & (\mem|Mem[32][6]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux11~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[32][6]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[48][6]~q\,
	datad => \mem|Mux11~66_combout\,
	combout => \mem|Mux11~67_combout\);

-- Location: LCCOMB_X21_Y18_N28
\mem|Mux11~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~68_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & ((\mem|Mux11~65_combout\))) # (!\mar1|ou_MAR\(0) & (\mem|Mux11~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux11~67_combout\,
	datac => \mar1|ou_MAR\(0),
	datad => \mem|Mux11~65_combout\,
	combout => \mem|Mux11~68_combout\);

-- Location: FF_X10_Y23_N23
\mem|Mem[37][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[37][6]~feeder_combout\,
	ena => \mem|Mem[37][17]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[37][6]~q\);

-- Location: FF_X15_Y23_N9
\mem|Mem[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[21][6]~feeder_combout\,
	ena => \mem|Mem[21][3]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[21][6]~q\);

-- Location: FF_X15_Y22_N21
\mem|Mem[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~8_combout\,
	sload => VCC,
	ena => \mem|Mem[5][1]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[5][6]~q\);

-- Location: LCCOMB_X15_Y22_N20
\mem|Mux11~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~69_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[21][6]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[5][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[21][6]~q\,
	datac => \mem|Mem[5][6]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux11~69_combout\);

-- Location: FF_X19_Y23_N27
\mem|Mem[53][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[53][17]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[53][6]~q\);

-- Location: LCCOMB_X19_Y23_N26
\mem|Mux11~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~70_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux11~69_combout\ & ((\mem|Mem[53][6]~q\))) # (!\mem|Mux11~69_combout\ & (\mem|Mem[37][6]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux11~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[37][6]~q\,
	datac => \mem|Mem[53][6]~q\,
	datad => \mem|Mux11~69_combout\,
	combout => \mem|Mux11~70_combout\);

-- Location: LCCOMB_X21_Y18_N6
\mem|Mux11~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~71_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux11~68_combout\ & (\mem|Mux11~70_combout\)) # (!\mem|Mux11~68_combout\ & ((\mem|Mux11~63_combout\))))) # (!\mar1|ou_MAR\(2) & (\mem|Mux11~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux11~68_combout\,
	datac => \mem|Mux11~70_combout\,
	datad => \mem|Mux11~63_combout\,
	combout => \mem|Mux11~71_combout\);

-- Location: LCCOMB_X21_Y18_N8
\mem|Mux11~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~72_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1)) # (\mem|Mux11~61_combout\)))) # (!\mar1|ou_MAR\(3) & (\mem|Mux11~71_combout\ & (!\mar1|ou_MAR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux11~71_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mar1|ou_MAR\(1),
	datad => \mem|Mux11~61_combout\,
	combout => \mem|Mux11~72_combout\);

-- Location: FF_X22_Y21_N17
\mem|Mem[43][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[43][17]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[43][6]~q\);

-- Location: FF_X15_Y24_N11
\mem|Mem[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[15][6]~feeder_combout\,
	ena => \mem|Mem[15][17]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[15][6]~q\);

-- Location: FF_X16_Y21_N5
\mem|Mem[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~8_combout\,
	sload => VCC,
	ena => \mem|Mem[11][13]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[11][6]~q\);

-- Location: LCCOMB_X16_Y21_N4
\mem|Mux11~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~73_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(5)) # ((\mem|Mem[15][6]~q\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(5) & (\mem|Mem[11][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[11][6]~q\,
	datad => \mem|Mem[15][6]~q\,
	combout => \mem|Mux11~73_combout\);

-- Location: FF_X21_Y21_N9
\mem|Mem[47][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[47][6]~feeder_combout\,
	ena => \mem|Mem[47][17]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[47][6]~q\);

-- Location: LCCOMB_X22_Y21_N16
\mem|Mux11~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~74_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux11~73_combout\ & (\mem|Mem[47][6]~q\)) # (!\mem|Mux11~73_combout\ & ((\mem|Mem[43][6]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux11~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[47][6]~q\,
	datac => \mem|Mem[43][6]~q\,
	datad => \mem|Mux11~73_combout\,
	combout => \mem|Mux11~74_combout\);

-- Location: FF_X9_Y21_N19
\mem|Mem[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[30][6]~feeder_combout\,
	ena => \mem|Mem[30][17]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[30][6]~q\);

-- Location: FF_X20_Y21_N27
\mem|Mem[58][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[58][6]~feeder_combout\,
	ena => \mem|Mem[58][17]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[58][6]~q\);

-- Location: FF_X12_Y21_N25
\mem|Mem[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[26][17]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[26][6]~q\);

-- Location: LCCOMB_X12_Y21_N24
\mem|Mux11~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~75_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mem[58][6]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mem[26][6]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[58][6]~q\,
	datac => \mem|Mem[26][6]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux11~75_combout\);

-- Location: FF_X14_Y24_N29
\mem|Mem[62][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[62][17]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[62][6]~q\);

-- Location: LCCOMB_X14_Y24_N28
\mem|Mux11~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~76_combout\ = (\mem|Mux11~75_combout\ & (((\mem|Mem[62][6]~q\) # (!\mar1|ou_MAR\(2))))) # (!\mem|Mux11~75_combout\ & (\mem|Mem[30][6]~q\ & ((\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux11~75_combout\,
	datab => \mem|Mem[30][6]~q\,
	datac => \mem|Mem[62][6]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux11~76_combout\);

-- Location: FF_X14_Y23_N11
\mem|Mem[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[14][6]~feeder_combout\,
	ena => \mem|Mem[14][17]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[14][6]~q\);

-- Location: FF_X20_Y21_N21
\mem|Mem[42][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[42][6]~feeder_combout\,
	ena => \mem|Mem[42][17]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[42][6]~q\);

-- Location: FF_X15_Y21_N7
\mem|Mem[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~8_combout\,
	sload => VCC,
	ena => \mem|Mem[10][11]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[10][6]~q\);

-- Location: LCCOMB_X15_Y21_N6
\mem|Mux11~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~77_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(5) & (\mem|Mem[42][6]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[10][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[42][6]~q\,
	datac => \mem|Mem[10][6]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux11~77_combout\);

-- Location: FF_X14_Y24_N7
\mem|Mem[46][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[46][17]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[46][6]~q\);

-- Location: LCCOMB_X14_Y24_N6
\mem|Mux11~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~78_combout\ = (\mem|Mux11~77_combout\ & (((\mem|Mem[46][6]~q\) # (!\mar1|ou_MAR\(2))))) # (!\mem|Mux11~77_combout\ & (\mem|Mem[14][6]~q\ & ((\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux11~77_combout\,
	datab => \mem|Mem[14][6]~q\,
	datac => \mem|Mem[46][6]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux11~78_combout\);

-- Location: LCCOMB_X22_Y21_N2
\mem|Mux11~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~79_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(4))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(4) & ((\mem|Mux11~76_combout\))) # (!\mar1|ou_MAR\(4) & (\mem|Mux11~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux11~78_combout\,
	datad => \mem|Mux11~76_combout\,
	combout => \mem|Mux11~79_combout\);

-- Location: FF_X16_Y24_N1
\mem|Mem[59][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[59][6]~feeder_combout\,
	ena => \mem|Mem[59][17]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[59][6]~q\);

-- Location: FF_X19_Y21_N11
\mem|Mem[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[31][6]~feeder_combout\,
	ena => \mem|Mem[31][17]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[31][6]~q\);

-- Location: FF_X11_Y22_N19
\mem|Mem[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[27][17]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[27][6]~q\);

-- Location: LCCOMB_X11_Y22_N18
\mem|Mux11~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~80_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[31][6]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[27][6]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[31][6]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[27][6]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux11~80_combout\);

-- Location: FF_X16_Y24_N11
\mem|Mem[63][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(6),
	sload => VCC,
	ena => \mem|Mem[63][17]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[63][6]~q\);

-- Location: LCCOMB_X16_Y24_N10
\mem|Mux11~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~81_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux11~80_combout\ & ((\mem|Mem[63][6]~q\))) # (!\mem|Mux11~80_combout\ & (\mem|Mem[59][6]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux11~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[59][6]~q\,
	datac => \mem|Mem[63][6]~q\,
	datad => \mem|Mux11~80_combout\,
	combout => \mem|Mux11~81_combout\);

-- Location: LCCOMB_X22_Y21_N4
\mem|Mux11~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~82_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux11~79_combout\ & ((\mem|Mux11~81_combout\))) # (!\mem|Mux11~79_combout\ & (\mem|Mux11~74_combout\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux11~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux11~74_combout\,
	datac => \mem|Mux11~81_combout\,
	datad => \mem|Mux11~79_combout\,
	combout => \mem|Mux11~82_combout\);

-- Location: LCCOMB_X21_Y18_N2
\mem|Mux11~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~83_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux11~72_combout\ & (\mem|Mux11~82_combout\)) # (!\mem|Mux11~72_combout\ & ((\mem|Mux11~51_combout\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux11~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux11~82_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux11~72_combout\,
	datad => \mem|Mux11~51_combout\,
	combout => \mem|Mux11~83_combout\);

-- Location: LCCOMB_X21_Y18_N24
\mem|Mux11~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux11~84_combout\ = (\mar1|ou_MAR\(6) & (\mem|Mux11~41_combout\)) # (!\mar1|ou_MAR\(6) & ((\mem|Mux11~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(6),
	datac => \mem|Mux11~41_combout\,
	datad => \mem|Mux11~83_combout\,
	combout => \mem|Mux11~84_combout\);

-- Location: FF_X23_Y12_N7
\mem|Mem[83][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[83][17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[83][7]~q\);

-- Location: FF_X21_Y14_N5
\mem|Mem[86][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[86][7]~feeder_combout\,
	ena => \mem|Mem[86][17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[86][7]~q\);

-- Location: FF_X21_Y14_N15
\mem|Mem[82][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[82][17]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[82][7]~q\);

-- Location: LCCOMB_X21_Y14_N14
\mem|Mux10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~0_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mem[86][7]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[82][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[86][7]~q\,
	datac => \mem|Mem[82][7]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux10~0_combout\);

-- Location: FF_X23_Y12_N17
\mem|Mem[87][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[87][7]~feeder_combout\,
	ena => \mem|Mem[87][17]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[87][7]~q\);

-- Location: LCCOMB_X23_Y12_N6
\mem|Mux10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~1_combout\ = (\mem|Mux10~0_combout\ & ((\mem|Mem[87][7]~q\) # ((!\mar1|ou_MAR\(0))))) # (!\mem|Mux10~0_combout\ & (((\mem|Mem[83][7]~q\ & \mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux10~0_combout\,
	datab => \mem|Mem[87][7]~q\,
	datac => \mem|Mem[83][7]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux10~1_combout\);

-- Location: FF_X15_Y9_N31
\mem|Mem[92][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[92][7]~feeder_combout\,
	ena => \mem|Mem[92][17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[92][7]~q\);

-- Location: FF_X22_Y12_N23
\mem|Mem[89][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[89][7]~feeder_combout\,
	ena => \mem|Mem[89][17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[89][7]~q\);

-- Location: FF_X21_Y13_N15
\mem|Mem[88][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[88][17]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[88][7]~q\);

-- Location: LCCOMB_X21_Y13_N14
\mem|Mux10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~2_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[89][7]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[88][7]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[89][7]~q\,
	datac => \mem|Mem[88][7]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux10~2_combout\);

-- Location: FF_X21_Y13_N1
\mem|Mem[93][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[93][17]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[93][7]~q\);

-- Location: LCCOMB_X21_Y13_N0
\mem|Mux10~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~3_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux10~2_combout\ & (\mem|Mem[93][7]~q\)) # (!\mem|Mux10~2_combout\ & ((\mem|Mem[92][7]~q\))))) # (!\mar1|ou_MAR\(2) & (\mem|Mux10~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux10~2_combout\,
	datac => \mem|Mem[93][7]~q\,
	datad => \mem|Mem[92][7]~q\,
	combout => \mem|Mux10~3_combout\);

-- Location: FF_X20_Y14_N13
\mem|Mem[84][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[84][7]~feeder_combout\,
	ena => \mem|Mem[84][17]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[84][7]~q\);

-- Location: FF_X22_Y15_N13
\mem|Mem[81][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[81][7]~feeder_combout\,
	ena => \mem|Mem[81][17]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[81][7]~q\);

-- Location: FF_X20_Y16_N5
\mem|Mem[80][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[80][17]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[80][7]~q\);

-- Location: LCCOMB_X20_Y16_N4
\mem|Mux10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~4_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & ((\mem|Mem[81][7]~q\))) # (!\mar1|ou_MAR\(0) & (\mem|Mem[80][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[80][7]~q\,
	datad => \mem|Mem[81][7]~q\,
	combout => \mem|Mux10~4_combout\);

-- Location: FF_X20_Y14_N7
\mem|Mem[85][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[85][17]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[85][7]~q\);

-- Location: LCCOMB_X20_Y14_N6
\mem|Mux10~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~5_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux10~4_combout\ & ((\mem|Mem[85][7]~q\))) # (!\mem|Mux10~4_combout\ & (\mem|Mem[84][7]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[84][7]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[85][7]~q\,
	datad => \mem|Mux10~4_combout\,
	combout => \mem|Mux10~5_combout\);

-- Location: LCCOMB_X19_Y14_N26
\mem|Mux10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~6_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1)) # ((\mem|Mux10~3_combout\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(1) & ((\mem|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux10~3_combout\,
	datad => \mem|Mux10~5_combout\,
	combout => \mem|Mux10~6_combout\);

-- Location: FF_X22_Y16_N9
\mem|Mem[91][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[91][17]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[91][7]~q\);

-- Location: FF_X24_Y17_N19
\mem|Mem[94][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[94][7]~feeder_combout\,
	ena => \mem|Mem[94][17]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[94][7]~q\);

-- Location: FF_X21_Y16_N21
\mem|Mem[90][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[90][17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[90][7]~q\);

-- Location: LCCOMB_X21_Y16_N20
\mem|Mux10~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~7_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & ((\mem|Mem[94][7]~q\))) # (!\mar1|ou_MAR\(2) & (\mem|Mem[90][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[90][7]~q\,
	datad => \mem|Mem[94][7]~q\,
	combout => \mem|Mux10~7_combout\);

-- Location: FF_X22_Y18_N9
\mem|Mem[95][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[95][7]~feeder_combout\,
	ena => \mem|Mem[95][17]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[95][7]~q\);

-- Location: LCCOMB_X22_Y16_N8
\mem|Mux10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~8_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux10~7_combout\ & ((\mem|Mem[95][7]~q\))) # (!\mem|Mux10~7_combout\ & (\mem|Mem[91][7]~q\)))) # (!\mar1|ou_MAR\(0) & (\mem|Mux10~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux10~7_combout\,
	datac => \mem|Mem[91][7]~q\,
	datad => \mem|Mem[95][7]~q\,
	combout => \mem|Mux10~8_combout\);

-- Location: LCCOMB_X19_Y14_N28
\mem|Mux10~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~9_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux10~6_combout\ & (\mem|Mux10~8_combout\)) # (!\mem|Mux10~6_combout\ & ((\mem|Mux10~1_combout\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux10~8_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux10~6_combout\,
	datad => \mem|Mux10~1_combout\,
	combout => \mem|Mux10~9_combout\);

-- Location: FF_X12_Y10_N29
\mem|Mem[106][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[106][17]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[106][7]~q\);

-- Location: FF_X10_Y10_N7
\mem|Mem[105][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[105][7]~feeder_combout\,
	ena => \mem|Mem[105][17]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[105][7]~q\);

-- Location: FF_X12_Y10_N31
\mem|Mem[104][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[104][17]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[104][7]~q\);

-- Location: LCCOMB_X12_Y10_N30
\mem|Mux10~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~10_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(0) & (\mem|Mem[105][7]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[104][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[105][7]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[104][7]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux10~10_combout\);

-- Location: FF_X12_Y11_N15
\mem|Mem[107][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[107][7]~feeder_combout\,
	ena => \mem|Mem[107][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[107][7]~q\);

-- Location: LCCOMB_X12_Y10_N28
\mem|Mux10~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~11_combout\ = (\mem|Mux10~10_combout\ & (((\mem|Mem[107][7]~q\)) # (!\mar1|ou_MAR\(1)))) # (!\mem|Mux10~10_combout\ & (\mar1|ou_MAR\(1) & (\mem|Mem[106][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux10~10_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[106][7]~q\,
	datad => \mem|Mem[107][7]~q\,
	combout => \mem|Mux10~11_combout\);

-- Location: FF_X14_Y12_N5
\mem|Mem[101][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[101][7]~feeder_combout\,
	ena => \mem|Mem[101][17]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[101][7]~q\);

-- Location: FF_X10_Y9_N21
\mem|Mem[102][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[102][7]~feeder_combout\,
	ena => \mem|Mem[102][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[102][7]~q\);

-- Location: FF_X19_Y10_N25
\mem|Mem[100][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[100][17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[100][7]~q\);

-- Location: LCCOMB_X19_Y10_N24
\mem|Mux10~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~12_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(1) & (\mem|Mem[102][7]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[100][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[102][7]~q\,
	datac => \mem|Mem[100][7]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux10~12_combout\);

-- Location: FF_X19_Y10_N19
\mem|Mem[103][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[103][17]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[103][7]~q\);

-- Location: LCCOMB_X19_Y10_N18
\mem|Mux10~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~13_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux10~12_combout\ & ((\mem|Mem[103][7]~q\))) # (!\mem|Mux10~12_combout\ & (\mem|Mem[101][7]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[101][7]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[103][7]~q\,
	datad => \mem|Mux10~12_combout\,
	combout => \mem|Mux10~13_combout\);

-- Location: FF_X11_Y10_N17
\mem|Mem[98][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[98][7]~feeder_combout\,
	ena => \mem|Mem[98][17]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[98][7]~q\);

-- Location: FF_X14_Y10_N23
\mem|Mem[97][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[97][7]~feeder_combout\,
	ena => \mem|Mem[97][17]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[97][7]~q\);

-- Location: FF_X16_Y10_N9
\mem|Mem[96][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[96][17]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[96][7]~q\);

-- Location: LCCOMB_X16_Y10_N8
\mem|Mux10~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~14_combout\ = (\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(1)) # ((\mem|Mem[97][7]~q\)))) # (!\mar1|ou_MAR\(0) & (!\mar1|ou_MAR\(1) & (\mem|Mem[96][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[96][7]~q\,
	datad => \mem|Mem[97][7]~q\,
	combout => \mem|Mux10~14_combout\);

-- Location: FF_X16_Y10_N27
\mem|Mem[99][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[99][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[99][7]~q\);

-- Location: LCCOMB_X16_Y10_N26
\mem|Mux10~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~15_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux10~14_combout\ & ((\mem|Mem[99][7]~q\))) # (!\mem|Mux10~14_combout\ & (\mem|Mem[98][7]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[98][7]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[99][7]~q\,
	datad => \mem|Mux10~14_combout\,
	combout => \mem|Mux10~15_combout\);

-- Location: LCCOMB_X23_Y22_N26
\mem|Mux10~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~16_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(3)) # ((\mem|Mux10~13_combout\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(3) & (\mem|Mux10~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux10~15_combout\,
	datad => \mem|Mux10~13_combout\,
	combout => \mem|Mux10~16_combout\);

-- Location: FF_X14_Y12_N15
\mem|Mem[109][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[109][7]~feeder_combout\,
	ena => \mem|Mem[109][17]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[109][7]~q\);

-- Location: FF_X19_Y11_N27
\mem|Mem[110][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[110][7]~feeder_combout\,
	ena => \mem|Mem[110][17]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[110][7]~q\);

-- Location: FF_X19_Y11_N13
\mem|Mem[108][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[108][17]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[108][7]~q\);

-- Location: LCCOMB_X19_Y11_N12
\mem|Mux10~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~17_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[110][7]~q\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[108][7]~q\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[110][7]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[108][7]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux10~17_combout\);

-- Location: FF_X14_Y9_N11
\mem|Mem[111][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[111][17]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[111][7]~q\);

-- Location: LCCOMB_X14_Y9_N10
\mem|Mux10~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~18_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux10~17_combout\ & ((\mem|Mem[111][7]~q\))) # (!\mem|Mux10~17_combout\ & (\mem|Mem[109][7]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[109][7]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[111][7]~q\,
	datad => \mem|Mux10~17_combout\,
	combout => \mem|Mux10~18_combout\);

-- Location: LCCOMB_X23_Y22_N28
\mem|Mux10~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~19_combout\ = (\mem|Mux10~16_combout\ & (((\mem|Mux10~18_combout\)) # (!\mar1|ou_MAR\(3)))) # (!\mem|Mux10~16_combout\ & (\mar1|ou_MAR\(3) & (\mem|Mux10~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux10~16_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux10~11_combout\,
	datad => \mem|Mux10~18_combout\,
	combout => \mem|Mux10~19_combout\);

-- Location: FF_X23_Y18_N5
\mem|Mem[67][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[67][17]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[67][7]~q\);

-- Location: FF_X12_Y9_N31
\mem|Mem[70][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[70][7]~feeder_combout\,
	ena => \mem|Mem[70][17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[70][7]~q\);

-- Location: FF_X16_Y11_N7
\mem|Mem[66][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[66][17]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[66][7]~q\);

-- Location: LCCOMB_X16_Y11_N6
\mem|Mux10~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~20_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0)) # ((\mem|Mem[70][7]~q\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & (\mem|Mem[66][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[66][7]~q\,
	datad => \mem|Mem[70][7]~q\,
	combout => \mem|Mux10~20_combout\);

-- Location: FF_X23_Y18_N23
\mem|Mem[71][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[71][7]~feeder_combout\,
	ena => \mem|Mem[71][17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[71][7]~q\);

-- Location: LCCOMB_X23_Y18_N4
\mem|Mux10~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~21_combout\ = (\mem|Mux10~20_combout\ & ((\mem|Mem[71][7]~q\) # ((!\mar1|ou_MAR\(0))))) # (!\mem|Mux10~20_combout\ & (((\mem|Mem[67][7]~q\ & \mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[71][7]~q\,
	datab => \mem|Mux10~20_combout\,
	datac => \mem|Mem[67][7]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux10~21_combout\);

-- Location: FF_X10_Y10_N9
\mem|Mem[73][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[73][7]~feeder_combout\,
	ena => \mem|Mem[73][17]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[73][7]~q\);

-- Location: FF_X19_Y13_N27
\mem|Mem[76][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[76][7]~feeder_combout\,
	ena => \mem|Mem[76][17]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[76][7]~q\);

-- Location: FF_X15_Y13_N11
\mem|Mem[72][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[72][17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[72][7]~q\);

-- Location: LCCOMB_X15_Y13_N10
\mem|Mux10~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~22_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0)) # ((\mem|Mem[76][7]~q\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & (\mem|Mem[72][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[72][7]~q\,
	datad => \mem|Mem[76][7]~q\,
	combout => \mem|Mux10~22_combout\);

-- Location: FF_X15_Y13_N5
\mem|Mem[77][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[77][17]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[77][7]~q\);

-- Location: LCCOMB_X15_Y13_N4
\mem|Mux10~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~23_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux10~22_combout\ & ((\mem|Mem[77][7]~q\))) # (!\mem|Mux10~22_combout\ & (\mem|Mem[73][7]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux10~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[73][7]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[77][7]~q\,
	datad => \mem|Mux10~22_combout\,
	combout => \mem|Mux10~23_combout\);

-- Location: FF_X19_Y15_N11
\mem|Mem[65][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[65][7]~feeder_combout\,
	ena => \mem|Mem[65][17]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[65][7]~q\);

-- Location: FF_X20_Y10_N1
\mem|Mem[68][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[68][7]~feeder_combout\,
	ena => \mem|Mem[68][17]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[68][7]~q\);

-- Location: FF_X20_Y11_N11
\mem|Mem[64][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[64][17]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[64][7]~q\);

-- Location: LCCOMB_X20_Y11_N10
\mem|Mux10~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~24_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mem[68][7]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[64][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[68][7]~q\,
	datac => \mem|Mem[64][7]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux10~24_combout\);

-- Location: FF_X20_Y11_N5
\mem|Mem[69][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[69][17]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[69][7]~q\);

-- Location: LCCOMB_X20_Y11_N4
\mem|Mux10~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~25_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux10~24_combout\ & ((\mem|Mem[69][7]~q\))) # (!\mem|Mux10~24_combout\ & (\mem|Mem[65][7]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux10~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[65][7]~q\,
	datac => \mem|Mem[69][7]~q\,
	datad => \mem|Mux10~24_combout\,
	combout => \mem|Mux10~25_combout\);

-- Location: LCCOMB_X23_Y22_N6
\mem|Mux10~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~26_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux10~23_combout\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux10~25_combout\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux10~23_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux10~25_combout\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux10~26_combout\);

-- Location: FF_X17_Y12_N23
\mem|Mem[75][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[75][7]~feeder_combout\,
	ena => \mem|Mem[75][17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[75][7]~q\);

-- Location: FF_X16_Y9_N25
\mem|Mem[78][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[78][7]~feeder_combout\,
	ena => \mem|Mem[78][17]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[78][7]~q\);

-- Location: FF_X20_Y13_N13
\mem|Mem[74][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[74][17]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[74][7]~q\);

-- Location: LCCOMB_X20_Y13_N12
\mem|Mux10~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~27_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[78][7]~q\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[74][7]~q\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[78][7]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[74][7]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux10~27_combout\);

-- Location: FF_X22_Y18_N11
\mem|Mem[79][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[79][17]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[79][7]~q\);

-- Location: LCCOMB_X22_Y18_N10
\mem|Mux10~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~28_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux10~27_combout\ & ((\mem|Mem[79][7]~q\))) # (!\mem|Mux10~27_combout\ & (\mem|Mem[75][7]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux10~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[75][7]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[79][7]~q\,
	datad => \mem|Mux10~27_combout\,
	combout => \mem|Mux10~28_combout\);

-- Location: LCCOMB_X23_Y22_N24
\mem|Mux10~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~29_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux10~26_combout\ & ((\mem|Mux10~28_combout\))) # (!\mem|Mux10~26_combout\ & (\mem|Mux10~21_combout\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux10~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux10~21_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux10~28_combout\,
	datad => \mem|Mux10~26_combout\,
	combout => \mem|Mux10~29_combout\);

-- Location: LCCOMB_X23_Y22_N18
\mem|Mux10~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~30_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mux10~19_combout\))) # (!\mar1|ou_MAR\(5) & (\mem|Mux10~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux10~29_combout\,
	datac => \mar1|ou_MAR\(5),
	datad => \mem|Mux10~19_combout\,
	combout => \mem|Mux10~30_combout\);

-- Location: FF_X8_Y12_N23
\mem|Mem[124][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[124][17]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[124][7]~q\);

-- Location: FF_X7_Y14_N23
\mem|Mem[121][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[121][7]~feeder_combout\,
	ena => \mem|Mem[121][17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[121][7]~q\);

-- Location: FF_X11_Y14_N1
\mem|Mem[120][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[120][17]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[120][7]~q\);

-- Location: LCCOMB_X11_Y14_N0
\mem|Mux10~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~31_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mem[121][7]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[120][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[121][7]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[120][7]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux10~31_combout\);

-- Location: FF_X15_Y12_N3
\mem|Mem[125][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[125][7]~feeder_combout\,
	ena => \mem|Mem[125][17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[125][7]~q\);

-- Location: LCCOMB_X8_Y12_N22
\mem|Mux10~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~32_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux10~31_combout\ & (\mem|Mem[125][7]~q\)) # (!\mem|Mux10~31_combout\ & ((\mem|Mem[124][7]~q\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux10~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[125][7]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[124][7]~q\,
	datad => \mem|Mux10~31_combout\,
	combout => \mem|Mux10~32_combout\);

-- Location: FF_X12_Y9_N1
\mem|Mem[118][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[118][7]~feeder_combout\,
	ena => \mem|Mem[118][17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[118][7]~q\);

-- Location: FF_X10_Y12_N17
\mem|Mem[115][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[115][7]~feeder_combout\,
	ena => \mem|Mem[115][17]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[115][7]~q\);

-- Location: FF_X11_Y12_N7
\mem|Mem[114][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[114][17]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[114][7]~q\);

-- Location: LCCOMB_X11_Y12_N6
\mem|Mux10~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~33_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mem[115][7]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[114][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[115][7]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[114][7]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux10~33_combout\);

-- Location: FF_X19_Y9_N11
\mem|Mem[119][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[119][17]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[119][7]~q\);

-- Location: LCCOMB_X19_Y9_N10
\mem|Mux10~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~34_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux10~33_combout\ & ((\mem|Mem[119][7]~q\))) # (!\mem|Mux10~33_combout\ & (\mem|Mem[118][7]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux10~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[118][7]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[119][7]~q\,
	datad => \mem|Mux10~33_combout\,
	combout => \mem|Mux10~34_combout\);

-- Location: FF_X15_Y14_N21
\mem|Mem[116][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[116][7]~feeder_combout\,
	ena => \mem|Mem[116][17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[116][7]~q\);

-- Location: FF_X12_Y14_N31
\mem|Mem[113][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[113][7]~feeder_combout\,
	ena => \mem|Mem[113][17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[113][7]~q\);

-- Location: FF_X14_Y14_N21
\mem|Mem[112][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[112][17]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[112][7]~q\);

-- Location: LCCOMB_X14_Y14_N20
\mem|Mux10~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~35_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[113][7]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[112][7]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[113][7]~q\,
	datac => \mem|Mem[112][7]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux10~35_combout\);

-- Location: FF_X15_Y14_N23
\mem|Mem[117][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[117][17]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[117][7]~q\);

-- Location: LCCOMB_X15_Y14_N22
\mem|Mux10~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~36_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux10~35_combout\ & ((\mem|Mem[117][7]~q\))) # (!\mem|Mux10~35_combout\ & (\mem|Mem[116][7]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux10~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[116][7]~q\,
	datac => \mem|Mem[117][7]~q\,
	datad => \mem|Mux10~35_combout\,
	combout => \mem|Mux10~36_combout\);

-- Location: LCCOMB_X19_Y14_N6
\mem|Mux10~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~37_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & ((\mem|Mux10~34_combout\))) # (!\mar1|ou_MAR\(1) & (\mem|Mux10~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux10~36_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux10~34_combout\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux10~37_combout\);

-- Location: FF_X12_Y12_N21
\mem|Mem[126][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[126][7]~feeder_combout\,
	ena => \mem|Mem[126][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[126][7]~q\);

-- Location: FF_X17_Y12_N9
\mem|Mem[123][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[123][7]~feeder_combout\,
	ena => \mem|Mem[123][17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[123][7]~q\);

-- Location: FF_X12_Y16_N9
\mem|Mem[122][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[122][17]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[122][7]~q\);

-- Location: LCCOMB_X12_Y16_N8
\mem|Mux10~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~38_combout\ = (\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2)) # ((\mem|Mem[123][7]~q\)))) # (!\mar1|ou_MAR\(0) & (!\mar1|ou_MAR\(2) & (\mem|Mem[122][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[122][7]~q\,
	datad => \mem|Mem[123][7]~q\,
	combout => \mem|Mux10~38_combout\);

-- Location: FF_X12_Y12_N7
\mem|Mem[127][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[127][17]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[127][7]~q\);

-- Location: LCCOMB_X12_Y12_N6
\mem|Mux10~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~39_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux10~38_combout\ & ((\mem|Mem[127][7]~q\))) # (!\mem|Mux10~38_combout\ & (\mem|Mem[126][7]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux10~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[126][7]~q\,
	datac => \mem|Mem[127][7]~q\,
	datad => \mem|Mux10~38_combout\,
	combout => \mem|Mux10~39_combout\);

-- Location: LCCOMB_X19_Y14_N8
\mem|Mux10~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~40_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux10~37_combout\ & (\mem|Mux10~39_combout\)) # (!\mem|Mux10~37_combout\ & ((\mem|Mux10~32_combout\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux10~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux10~39_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux10~32_combout\,
	datad => \mem|Mux10~37_combout\,
	combout => \mem|Mux10~40_combout\);

-- Location: LCCOMB_X23_Y22_N4
\mem|Mux10~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~41_combout\ = (\mem|Mux10~30_combout\ & (((\mem|Mux10~40_combout\) # (!\mar1|ou_MAR\(4))))) # (!\mem|Mux10~30_combout\ & (\mem|Mux10~9_combout\ & (\mar1|ou_MAR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux10~9_combout\,
	datab => \mem|Mux10~30_combout\,
	datac => \mar1|ou_MAR\(4),
	datad => \mem|Mux10~40_combout\,
	combout => \mem|Mux10~41_combout\);

-- Location: FF_X9_Y22_N5
\mem|Mem[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[22][17]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[22][7]~q\);

-- Location: FF_X12_Y20_N9
\mem|Mem[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[28][7]~feeder_combout\,
	ena => \mem|Mem[28][17]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[28][7]~q\);

-- Location: FF_X16_Y22_N19
\mem|Mem[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~9_combout\,
	sload => VCC,
	ena => \mem|Mem[20][5]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[20][7]~q\);

-- Location: LCCOMB_X16_Y22_N18
\mem|Mux10~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~42_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[28][7]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[20][7]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[28][7]~q\,
	datac => \mem|Mem[20][7]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux10~42_combout\);

-- Location: FF_X9_Y22_N7
\mem|Mem[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[30][7]~feeder_combout\,
	ena => \mem|Mem[30][17]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[30][7]~q\);

-- Location: LCCOMB_X9_Y22_N4
\mem|Mux10~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~43_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux10~42_combout\ & (\mem|Mem[30][7]~q\)) # (!\mem|Mux10~42_combout\ & ((\mem|Mem[22][7]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux10~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[30][7]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[22][7]~q\,
	datad => \mem|Mux10~42_combout\,
	combout => \mem|Mux10~43_combout\);

-- Location: FF_X17_Y24_N31
\mem|Mem[44][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[44][7]~feeder_combout\,
	ena => \mem|Mem[44][17]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[44][7]~q\);

-- Location: FF_X17_Y25_N23
\mem|Mem[38][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[38][7]~feeder_combout\,
	ena => \mem|Mem[38][17]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[38][7]~q\);

-- Location: FF_X17_Y25_N1
\mem|Mem[36][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[36][17]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[36][7]~q\);

-- Location: LCCOMB_X17_Y25_N0
\mem|Mux10~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~44_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mem[38][7]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[36][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[38][7]~q\,
	datac => \mem|Mem[36][7]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux10~44_combout\);

-- Location: FF_X14_Y24_N9
\mem|Mem[46][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[46][17]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[46][7]~q\);

-- Location: LCCOMB_X14_Y24_N8
\mem|Mux10~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~45_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux10~44_combout\ & ((\mem|Mem[46][7]~q\))) # (!\mem|Mux10~44_combout\ & (\mem|Mem[44][7]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux10~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[44][7]~q\,
	datac => \mem|Mem[46][7]~q\,
	datad => \mem|Mux10~44_combout\,
	combout => \mem|Mux10~45_combout\);

-- Location: FF_X12_Y19_N13
\mem|Mem[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem~131_combout\,
	ena => \mem|Mem[12][3]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[12][7]~q\);

-- Location: FF_X15_Y17_N29
\mem|Mem[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[6][7]~feeder_combout\,
	ena => \mem|Mem[6][1]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[6][7]~q\);

-- Location: FF_X15_Y17_N31
\mem|Mem[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~9_combout\,
	sload => VCC,
	ena => \mem|Mem[4][11]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[4][7]~q\);

-- Location: LCCOMB_X15_Y17_N30
\mem|Mux10~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~46_combout\ = (\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3)) # ((\mem|Mem[6][7]~q\)))) # (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(3) & (\mem|Mem[4][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[4][7]~q\,
	datad => \mem|Mem[6][7]~q\,
	combout => \mem|Mux10~46_combout\);

-- Location: FF_X9_Y23_N9
\mem|Mem[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[14][17]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[14][7]~q\);

-- Location: LCCOMB_X9_Y23_N8
\mem|Mux10~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~47_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux10~46_combout\ & ((\mem|Mem[14][7]~q\))) # (!\mem|Mux10~46_combout\ & (\mem|Mem[12][7]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux10~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[12][7]~q\,
	datac => \mem|Mem[14][7]~q\,
	datad => \mem|Mux10~46_combout\,
	combout => \mem|Mux10~47_combout\);

-- Location: LCCOMB_X15_Y23_N10
\mem|Mux10~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~48_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4)) # ((\mem|Mux10~45_combout\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & ((\mem|Mux10~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux10~45_combout\,
	datad => \mem|Mux10~47_combout\,
	combout => \mem|Mux10~48_combout\);

-- Location: FF_X19_Y24_N31
\mem|Mem[54][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[54][17]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[54][7]~q\);

-- Location: FF_X16_Y25_N21
\mem|Mem[60][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[60][7]~feeder_combout\,
	ena => \mem|Mem[60][17]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[60][7]~q\);

-- Location: FF_X19_Y20_N31
\mem|Mem[52][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[52][17]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[52][7]~q\);

-- Location: LCCOMB_X19_Y20_N30
\mem|Mux10~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~49_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mem[60][7]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[52][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[60][7]~q\,
	datac => \mem|Mem[52][7]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux10~49_combout\);

-- Location: FF_X19_Y24_N1
\mem|Mem[62][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[62][7]~feeder_combout\,
	ena => \mem|Mem[62][17]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[62][7]~q\);

-- Location: LCCOMB_X19_Y24_N30
\mem|Mux10~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~50_combout\ = (\mem|Mux10~49_combout\ & (((\mem|Mem[62][7]~q\)) # (!\mar1|ou_MAR\(1)))) # (!\mem|Mux10~49_combout\ & (\mar1|ou_MAR\(1) & (\mem|Mem[54][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux10~49_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[54][7]~q\,
	datad => \mem|Mem[62][7]~q\,
	combout => \mem|Mux10~50_combout\);

-- Location: LCCOMB_X15_Y23_N28
\mem|Mux10~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~51_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux10~48_combout\ & ((\mem|Mux10~50_combout\))) # (!\mem|Mux10~48_combout\ & (\mem|Mux10~43_combout\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux10~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux10~43_combout\,
	datab => \mem|Mux10~50_combout\,
	datac => \mar1|ou_MAR\(4),
	datad => \mem|Mux10~48_combout\,
	combout => \mem|Mux10~51_combout\);

-- Location: FF_X11_Y22_N21
\mem|Mem[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[19][17]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[19][7]~q\);

-- Location: FF_X19_Y22_N27
\mem|Mem[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[25][7]~feeder_combout\,
	ena => \mem|Mem[25][17]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[25][7]~q\);

-- Location: FF_X11_Y17_N9
\mem|Mem[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[17][17]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[17][7]~q\);

-- Location: LCCOMB_X11_Y17_N8
\mem|Mux10~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~52_combout\ = (\mar1|ou_MAR\(1) & (\mar1|ou_MAR\(3))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & ((\mem|Mem[25][7]~q\))) # (!\mar1|ou_MAR\(3) & (\mem|Mem[17][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[17][7]~q\,
	datad => \mem|Mem[25][7]~q\,
	combout => \mem|Mux10~52_combout\);

-- Location: FF_X11_Y22_N7
\mem|Mem[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[27][7]~feeder_combout\,
	ena => \mem|Mem[27][17]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[27][7]~q\);

-- Location: LCCOMB_X11_Y22_N20
\mem|Mux10~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~53_combout\ = (\mem|Mux10~52_combout\ & ((\mem|Mem[27][7]~q\) # ((!\mar1|ou_MAR\(1))))) # (!\mem|Mux10~52_combout\ & (((\mem|Mem[19][7]~q\ & \mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[27][7]~q\,
	datab => \mem|Mux10~52_combout\,
	datac => \mem|Mem[19][7]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux10~53_combout\);

-- Location: FF_X22_Y21_N7
\mem|Mem[41][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[41][7]~feeder_combout\,
	ena => \mem|Mem[41][17]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[41][7]~q\);

-- Location: FF_X21_Y20_N15
\mem|Mem[35][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[35][7]~feeder_combout\,
	ena => \mem|Mem[35][17]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[35][7]~q\);

-- Location: FF_X21_Y20_N9
\mem|Mem[33][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[33][17]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[33][7]~q\);

-- Location: LCCOMB_X21_Y20_N8
\mem|Mux10~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~54_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[35][7]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[33][7]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[35][7]~q\,
	datac => \mem|Mem[33][7]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux10~54_combout\);

-- Location: FF_X22_Y21_N25
\mem|Mem[43][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[43][17]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[43][7]~q\);

-- Location: LCCOMB_X22_Y21_N24
\mem|Mux10~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~55_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux10~54_combout\ & ((\mem|Mem[43][7]~q\))) # (!\mem|Mux10~54_combout\ & (\mem|Mem[41][7]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux10~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[41][7]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[43][7]~q\,
	datad => \mem|Mux10~54_combout\,
	combout => \mem|Mux10~55_combout\);

-- Location: FF_X16_Y22_N17
\mem|Mem[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR~9_combout\,
	ena => \mem|Mem[9][5]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[9][7]~q\);

-- Location: FF_X16_Y23_N29
\mem|Mem[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[3][7]~feeder_combout\,
	ena => \mem|Mem[3][16]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[3][7]~q\);

-- Location: FF_X16_Y23_N31
\mem|Mem[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~9_combout\,
	sload => VCC,
	ena => \mem|Mem[1][11]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[1][7]~q\);

-- Location: LCCOMB_X16_Y23_N30
\mem|Mux10~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~56_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[3][7]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[1][7]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[3][7]~q\,
	datac => \mem|Mem[1][7]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux10~56_combout\);

-- Location: FF_X23_Y22_N23
\mem|Mem[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~9_combout\,
	sload => VCC,
	ena => \mem|Mem[11][13]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[11][7]~q\);

-- Location: LCCOMB_X23_Y22_N22
\mem|Mux10~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~57_combout\ = (\mem|Mux10~56_combout\ & (((\mem|Mem[11][7]~q\) # (!\mar1|ou_MAR\(3))))) # (!\mem|Mux10~56_combout\ & (\mem|Mem[9][7]~q\ & ((\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux10~56_combout\,
	datab => \mem|Mem[9][7]~q\,
	datac => \mem|Mem[11][7]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux10~57_combout\);

-- Location: LCCOMB_X23_Y22_N0
\mem|Mux10~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~58_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4)) # (\mem|Mux10~55_combout\)))) # (!\mar1|ou_MAR\(5) & (\mem|Mux10~57_combout\ & (!\mar1|ou_MAR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux10~57_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mar1|ou_MAR\(4),
	datad => \mem|Mux10~55_combout\,
	combout => \mem|Mux10~58_combout\);

-- Location: FF_X12_Y22_N1
\mem|Mem[51][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[51][7]~feeder_combout\,
	ena => \mem|Mem[51][17]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[51][7]~q\);

-- Location: FF_X22_Y19_N5
\mem|Mem[57][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[57][7]~feeder_combout\,
	ena => \mem|Mem[57][17]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[57][7]~q\);

-- Location: FF_X19_Y18_N23
\mem|Mem[49][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[49][17]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[49][7]~q\);

-- Location: LCCOMB_X19_Y18_N22
\mem|Mux10~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~59_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1)) # ((\mem|Mem[57][7]~q\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(1) & (\mem|Mem[49][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[49][7]~q\,
	datad => \mem|Mem[57][7]~q\,
	combout => \mem|Mux10~59_combout\);

-- Location: FF_X12_Y22_N11
\mem|Mem[59][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[59][17]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[59][7]~q\);

-- Location: LCCOMB_X12_Y22_N10
\mem|Mux10~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~60_combout\ = (\mem|Mux10~59_combout\ & (((\mem|Mem[59][7]~q\) # (!\mar1|ou_MAR\(1))))) # (!\mem|Mux10~59_combout\ & (\mem|Mem[51][7]~q\ & ((\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux10~59_combout\,
	datab => \mem|Mem[51][7]~q\,
	datac => \mem|Mem[59][7]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux10~60_combout\);

-- Location: LCCOMB_X23_Y22_N10
\mem|Mux10~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~61_combout\ = (\mem|Mux10~58_combout\ & ((\mem|Mux10~60_combout\) # ((!\mar1|ou_MAR\(4))))) # (!\mem|Mux10~58_combout\ & (((\mar1|ou_MAR\(4) & \mem|Mux10~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux10~60_combout\,
	datab => \mem|Mux10~58_combout\,
	datac => \mar1|ou_MAR\(4),
	datad => \mem|Mux10~53_combout\,
	combout => \mem|Mux10~61_combout\);

-- Location: FF_X9_Y20_N13
\mem|Mem[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[24][17]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[24][7]~q\);

-- Location: FF_X10_Y21_N7
\mem|Mem[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[18][7]~feeder_combout\,
	ena => \mem|Mem[18][17]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[18][7]~q\);

-- Location: FF_X12_Y17_N31
\mem|Mem[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[16][17]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[16][7]~q\);

-- Location: LCCOMB_X12_Y17_N30
\mem|Mux10~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~62_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & ((\mem|Mem[18][7]~q\))) # (!\mar1|ou_MAR\(1) & (\mem|Mem[16][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[16][7]~q\,
	datad => \mem|Mem[18][7]~q\,
	combout => \mem|Mux10~62_combout\);

-- Location: FF_X12_Y21_N3
\mem|Mem[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[26][7]~feeder_combout\,
	ena => \mem|Mem[26][17]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[26][7]~q\);

-- Location: LCCOMB_X9_Y20_N12
\mem|Mux10~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~63_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux10~62_combout\ & (\mem|Mem[26][7]~q\)) # (!\mem|Mux10~62_combout\ & ((\mem|Mem[24][7]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux10~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[26][7]~q\,
	datac => \mem|Mem[24][7]~q\,
	datad => \mem|Mux10~62_combout\,
	combout => \mem|Mux10~63_combout\);

-- Location: FF_X23_Y21_N21
\mem|Mem[40][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[40][7]~feeder_combout\,
	ena => \mem|Mem[40][17]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[40][7]~q\);

-- Location: FF_X23_Y20_N7
\mem|Mem[34][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[34][7]~feeder_combout\,
	ena => \mem|Mem[34][17]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[34][7]~q\);

-- Location: FF_X22_Y22_N1
\mem|Mem[32][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[32][17]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[32][7]~q\);

-- Location: LCCOMB_X22_Y22_N0
\mem|Mux10~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~64_combout\ = (\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3)) # ((\mem|Mem[34][7]~q\)))) # (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(3) & (\mem|Mem[32][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[32][7]~q\,
	datad => \mem|Mem[34][7]~q\,
	combout => \mem|Mux10~64_combout\);

-- Location: FF_X22_Y22_N3
\mem|Mem[42][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[42][17]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[42][7]~q\);

-- Location: LCCOMB_X22_Y22_N2
\mem|Mux10~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~65_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux10~64_combout\ & ((\mem|Mem[42][7]~q\))) # (!\mem|Mux10~64_combout\ & (\mem|Mem[40][7]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux10~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[40][7]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[42][7]~q\,
	datad => \mem|Mux10~64_combout\,
	combout => \mem|Mux10~65_combout\);

-- Location: FF_X17_Y23_N5
\mem|Mem[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[8][7]~feeder_combout\,
	ena => \mem|Mem[8][3]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[8][7]~q\);

-- Location: FF_X17_Y18_N29
\mem|Mem[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[2][7]~feeder_combout\,
	ena => \mem|Mem[2][11]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[2][7]~q\);

-- Location: FF_X17_Y18_N15
\mem|Mem[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~9_combout\,
	sload => VCC,
	ena => \mem|Mem[0][14]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[0][7]~q\);

-- Location: LCCOMB_X17_Y18_N14
\mem|Mux10~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~66_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[2][7]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[0][7]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[2][7]~q\,
	datac => \mem|Mem[0][7]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux10~66_combout\);

-- Location: FF_X17_Y23_N31
\mem|Mem[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~9_combout\,
	sload => VCC,
	ena => \mem|Mem[10][11]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[10][7]~q\);

-- Location: LCCOMB_X17_Y23_N30
\mem|Mux10~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~67_combout\ = (\mem|Mux10~66_combout\ & (((\mem|Mem[10][7]~q\) # (!\mar1|ou_MAR\(3))))) # (!\mem|Mux10~66_combout\ & (\mem|Mem[8][7]~q\ & ((\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux10~66_combout\,
	datab => \mem|Mem[8][7]~q\,
	datac => \mem|Mem[10][7]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux10~67_combout\);

-- Location: LCCOMB_X23_Y22_N20
\mem|Mux10~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~68_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mux10~65_combout\))) # (!\mar1|ou_MAR\(5) & (\mem|Mux10~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mux10~67_combout\,
	datad => \mem|Mux10~65_combout\,
	combout => \mem|Mux10~68_combout\);

-- Location: FF_X12_Y16_N19
\mem|Mem[50][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[50][7]~feeder_combout\,
	ena => \mem|Mem[50][17]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[50][7]~q\);

-- Location: FF_X24_Y21_N23
\mem|Mem[56][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[56][7]~feeder_combout\,
	ena => \mem|Mem[56][17]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[56][7]~q\);

-- Location: FF_X23_Y19_N7
\mem|Mem[48][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[48][17]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[48][7]~q\);

-- Location: LCCOMB_X23_Y19_N6
\mem|Mux10~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~69_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1)) # ((\mem|Mem[56][7]~q\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(1) & (\mem|Mem[48][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[48][7]~q\,
	datad => \mem|Mem[56][7]~q\,
	combout => \mem|Mux10~69_combout\);

-- Location: FF_X23_Y20_N17
\mem|Mem[58][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[58][17]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[58][7]~q\);

-- Location: LCCOMB_X23_Y20_N16
\mem|Mux10~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~70_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux10~69_combout\ & ((\mem|Mem[58][7]~q\))) # (!\mem|Mux10~69_combout\ & (\mem|Mem[50][7]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux10~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[50][7]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[58][7]~q\,
	datad => \mem|Mux10~69_combout\,
	combout => \mem|Mux10~70_combout\);

-- Location: LCCOMB_X23_Y22_N30
\mem|Mux10~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~71_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux10~68_combout\ & (\mem|Mux10~70_combout\)) # (!\mem|Mux10~68_combout\ & ((\mem|Mux10~63_combout\))))) # (!\mar1|ou_MAR\(4) & (\mem|Mux10~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux10~68_combout\,
	datac => \mem|Mux10~70_combout\,
	datad => \mem|Mux10~63_combout\,
	combout => \mem|Mux10~71_combout\);

-- Location: LCCOMB_X23_Y22_N8
\mem|Mux10~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~72_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & ((\mem|Mux10~61_combout\))) # (!\mar1|ou_MAR\(0) & (\mem|Mux10~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux10~71_combout\,
	datad => \mem|Mux10~61_combout\,
	combout => \mem|Mux10~72_combout\);

-- Location: FF_X15_Y24_N5
\mem|Mem[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[15][17]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[15][7]~q\);

-- Location: FF_X10_Y20_N31
\mem|Mem[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[23][7]~feeder_combout\,
	ena => \mem|Mem[23][17]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[23][7]~q\);

-- Location: FF_X16_Y20_N29
\mem|Mem[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~9_combout\,
	sload => VCC,
	ena => \mem|Mem[7][16]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[7][7]~q\);

-- Location: LCCOMB_X16_Y20_N28
\mem|Mux10~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~73_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(4) & (\mem|Mem[23][7]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[7][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[23][7]~q\,
	datac => \mem|Mem[7][7]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux10~73_combout\);

-- Location: FF_X15_Y24_N31
\mem|Mem[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[31][7]~feeder_combout\,
	ena => \mem|Mem[31][17]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[31][7]~q\);

-- Location: LCCOMB_X15_Y24_N4
\mem|Mux10~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~74_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux10~73_combout\ & (\mem|Mem[31][7]~q\)) # (!\mem|Mux10~73_combout\ & ((\mem|Mem[15][7]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux10~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[31][7]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[15][7]~q\,
	datad => \mem|Mux10~73_combout\,
	combout => \mem|Mux10~74_combout\);

-- Location: FF_X19_Y23_N5
\mem|Mem[53][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[53][7]~feeder_combout\,
	ena => \mem|Mem[53][17]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[53][7]~q\);

-- Location: FF_X10_Y23_N1
\mem|Mem[45][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[45][7]~feeder_combout\,
	ena => \mem|Mem[45][17]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[45][7]~q\);

-- Location: FF_X10_Y23_N27
\mem|Mem[37][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[37][17]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[37][7]~q\);

-- Location: LCCOMB_X10_Y23_N26
\mem|Mux10~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~75_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(3) & (\mem|Mem[45][7]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[37][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[45][7]~q\,
	datac => \mem|Mem[37][7]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux10~75_combout\);

-- Location: FF_X19_Y23_N23
\mem|Mem[61][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[61][17]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[61][7]~q\);

-- Location: LCCOMB_X19_Y23_N22
\mem|Mux10~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~76_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux10~75_combout\ & ((\mem|Mem[61][7]~q\))) # (!\mem|Mux10~75_combout\ & (\mem|Mem[53][7]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux10~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[53][7]~q\,
	datac => \mem|Mem[61][7]~q\,
	datad => \mem|Mux10~75_combout\,
	combout => \mem|Mux10~76_combout\);

-- Location: FF_X15_Y23_N7
\mem|Mem[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[21][7]~feeder_combout\,
	ena => \mem|Mem[21][3]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[21][7]~q\);

-- Location: FF_X15_Y22_N7
\mem|Mem[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[13][7]~feeder_combout\,
	ena => \mem|Mem[13][17]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[13][7]~q\);

-- Location: FF_X15_Y22_N1
\mem|Mem[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~9_combout\,
	sload => VCC,
	ena => \mem|Mem[5][1]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[5][7]~q\);

-- Location: LCCOMB_X15_Y22_N0
\mem|Mux10~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~77_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(3) & (\mem|Mem[13][7]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[5][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[13][7]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[5][7]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux10~77_combout\);

-- Location: FF_X15_Y23_N1
\mem|Mem[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[29][17]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[29][7]~q\);

-- Location: LCCOMB_X15_Y23_N0
\mem|Mux10~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~78_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux10~77_combout\ & ((\mem|Mem[29][7]~q\))) # (!\mem|Mux10~77_combout\ & (\mem|Mem[21][7]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux10~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[21][7]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[29][7]~q\,
	datad => \mem|Mux10~77_combout\,
	combout => \mem|Mux10~78_combout\);

-- Location: LCCOMB_X15_Y23_N18
\mem|Mux10~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~79_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(1)) # (\mem|Mux10~76_combout\)))) # (!\mar1|ou_MAR\(5) & (\mem|Mux10~78_combout\ & (!\mar1|ou_MAR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mux10~78_combout\,
	datac => \mar1|ou_MAR\(1),
	datad => \mem|Mux10~76_combout\,
	combout => \mem|Mux10~79_combout\);

-- Location: FF_X12_Y24_N9
\mem|Mem[55][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[55][7]~feeder_combout\,
	ena => \mem|Mem[55][17]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[55][7]~q\);

-- Location: FF_X21_Y21_N11
\mem|Mem[47][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[47][7]~feeder_combout\,
	ena => \mem|Mem[47][17]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[47][7]~q\);

-- Location: FF_X20_Y24_N27
\mem|Mem[39][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[39][17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[39][7]~q\);

-- Location: LCCOMB_X20_Y24_N26
\mem|Mux10~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~80_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[47][7]~q\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[39][7]~q\ & !\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[47][7]~q\,
	datac => \mem|Mem[39][7]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux10~80_combout\);

-- Location: FF_X16_Y24_N13
\mem|Mem[63][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \mem|Mem[63][17]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[63][7]~q\);

-- Location: LCCOMB_X16_Y24_N12
\mem|Mux10~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~81_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux10~80_combout\ & ((\mem|Mem[63][7]~q\))) # (!\mem|Mux10~80_combout\ & (\mem|Mem[55][7]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux10~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[55][7]~q\,
	datac => \mem|Mem[63][7]~q\,
	datad => \mem|Mux10~80_combout\,
	combout => \mem|Mux10~81_combout\);

-- Location: LCCOMB_X15_Y23_N20
\mem|Mux10~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~82_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux10~79_combout\ & (\mem|Mux10~81_combout\)) # (!\mem|Mux10~79_combout\ & ((\mem|Mux10~74_combout\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux10~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux10~81_combout\,
	datab => \mem|Mux10~74_combout\,
	datac => \mar1|ou_MAR\(1),
	datad => \mem|Mux10~79_combout\,
	combout => \mem|Mux10~82_combout\);

-- Location: LCCOMB_X23_Y22_N2
\mem|Mux10~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~83_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux10~72_combout\ & (\mem|Mux10~82_combout\)) # (!\mem|Mux10~72_combout\ & ((\mem|Mux10~51_combout\))))) # (!\mar1|ou_MAR\(2) & (\mem|Mux10~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux10~72_combout\,
	datac => \mem|Mux10~82_combout\,
	datad => \mem|Mux10~51_combout\,
	combout => \mem|Mux10~83_combout\);

-- Location: LCCOMB_X23_Y22_N16
\mem|Mux10~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux10~84_combout\ = (\mar1|ou_MAR\(6) & (\mem|Mux10~41_combout\)) # (!\mar1|ou_MAR\(6) & ((\mem|Mux10~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(6),
	datac => \mem|Mux10~41_combout\,
	datad => \mem|Mux10~83_combout\,
	combout => \mem|Mux10~84_combout\);

-- Location: FF_X22_Y12_N1
\mem|Mem[89][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[89][17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[89][8]~q\);

-- Location: FF_X10_Y10_N11
\mem|Mem[105][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[105][8]~feeder_combout\,
	ena => \mem|Mem[105][17]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[105][8]~q\);

-- Location: FF_X10_Y10_N21
\mem|Mem[73][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[73][17]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[73][8]~q\);

-- Location: LCCOMB_X10_Y10_N20
\mem|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~0_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mem[105][8]~q\))) # (!\mar1|ou_MAR\(5) & (\mem|Mem[73][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[73][8]~q\,
	datad => \mem|Mem[105][8]~q\,
	combout => \mem|Mux9~0_combout\);

-- Location: FF_X7_Y14_N9
\mem|Mem[121][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[121][8]~feeder_combout\,
	ena => \mem|Mem[121][17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[121][8]~q\);

-- Location: LCCOMB_X22_Y12_N0
\mem|Mux9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~1_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux9~0_combout\ & (\mem|Mem[121][8]~q\)) # (!\mem|Mux9~0_combout\ & ((\mem|Mem[89][8]~q\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[121][8]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[89][8]~q\,
	datad => \mem|Mux9~0_combout\,
	combout => \mem|Mux9~1_combout\);

-- Location: FF_X9_Y14_N11
\mem|Mem[108][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[108][8]~feeder_combout\,
	ena => \mem|Mem[108][17]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[108][8]~q\);

-- Location: FF_X15_Y9_N1
\mem|Mem[92][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[92][8]~feeder_combout\,
	ena => \mem|Mem[92][17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[92][8]~q\);

-- Location: FF_X15_Y9_N11
\mem|Mem[76][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[76][17]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[76][8]~q\);

-- Location: LCCOMB_X15_Y9_N10
\mem|Mux9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~2_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[92][8]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[76][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[92][8]~q\,
	datac => \mem|Mem[76][8]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux9~2_combout\);

-- Location: FF_X8_Y12_N17
\mem|Mem[124][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[124][17]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[124][8]~q\);

-- Location: LCCOMB_X8_Y12_N16
\mem|Mux9~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~3_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux9~2_combout\ & ((\mem|Mem[124][8]~q\))) # (!\mem|Mux9~2_combout\ & (\mem|Mem[108][8]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[108][8]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[124][8]~q\,
	datad => \mem|Mux9~2_combout\,
	combout => \mem|Mux9~3_combout\);

-- Location: FF_X21_Y13_N19
\mem|Mem[88][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[88][8]~feeder_combout\,
	ena => \mem|Mem[88][17]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[88][8]~q\);

-- Location: FF_X10_Y14_N31
\mem|Mem[104][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[104][8]~feeder_combout\,
	ena => \mem|Mem[104][17]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[104][8]~q\);

-- Location: FF_X11_Y11_N21
\mem|Mem[72][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[72][17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[72][8]~q\);

-- Location: LCCOMB_X11_Y11_N20
\mem|Mux9~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~4_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mem[104][8]~q\))) # (!\mar1|ou_MAR\(5) & (\mem|Mem[72][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[72][8]~q\,
	datad => \mem|Mem[104][8]~q\,
	combout => \mem|Mux9~4_combout\);

-- Location: FF_X11_Y14_N19
\mem|Mem[120][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[120][17]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[120][8]~q\);

-- Location: LCCOMB_X11_Y14_N18
\mem|Mux9~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~5_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux9~4_combout\ & ((\mem|Mem[120][8]~q\))) # (!\mem|Mux9~4_combout\ & (\mem|Mem[88][8]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[88][8]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[120][8]~q\,
	datad => \mem|Mux9~4_combout\,
	combout => \mem|Mux9~5_combout\);

-- Location: LCCOMB_X20_Y22_N20
\mem|Mux9~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~6_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & ((\mem|Mux9~3_combout\))) # (!\mar1|ou_MAR\(2) & (\mem|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux9~5_combout\,
	datad => \mem|Mux9~3_combout\,
	combout => \mem|Mux9~6_combout\);

-- Location: FF_X19_Y12_N3
\mem|Mem[109][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[109][17]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[109][8]~q\);

-- Location: FF_X23_Y14_N11
\mem|Mem[93][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[93][8]~feeder_combout\,
	ena => \mem|Mem[93][17]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[93][8]~q\);

-- Location: FF_X15_Y12_N5
\mem|Mem[77][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[77][17]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[77][8]~q\);

-- Location: LCCOMB_X15_Y12_N4
\mem|Mux9~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~7_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[93][8]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[77][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[93][8]~q\,
	datac => \mem|Mem[77][8]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux9~7_combout\);

-- Location: FF_X15_Y12_N7
\mem|Mem[125][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[125][8]~feeder_combout\,
	ena => \mem|Mem[125][17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[125][8]~q\);

-- Location: LCCOMB_X19_Y12_N2
\mem|Mux9~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~8_combout\ = (\mem|Mux9~7_combout\ & (((\mem|Mem[125][8]~q\)) # (!\mar1|ou_MAR\(5)))) # (!\mem|Mux9~7_combout\ & (\mar1|ou_MAR\(5) & (\mem|Mem[109][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux9~7_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[109][8]~q\,
	datad => \mem|Mem[125][8]~q\,
	combout => \mem|Mux9~8_combout\);

-- Location: LCCOMB_X20_Y22_N22
\mem|Mux9~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~9_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux9~6_combout\ & (\mem|Mux9~8_combout\)) # (!\mem|Mux9~6_combout\ & ((\mem|Mux9~1_combout\))))) # (!\mar1|ou_MAR\(0) & (\mem|Mux9~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux9~6_combout\,
	datac => \mem|Mux9~8_combout\,
	datad => \mem|Mux9~1_combout\,
	combout => \mem|Mux9~9_combout\);

-- Location: FF_X19_Y9_N5
\mem|Mem[102][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[102][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[102][8]~q\);

-- Location: FF_X11_Y9_N5
\mem|Mem[86][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[86][8]~feeder_combout\,
	ena => \mem|Mem[86][17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[86][8]~q\);

-- Location: FF_X12_Y9_N27
\mem|Mem[70][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[70][17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[70][8]~q\);

-- Location: LCCOMB_X12_Y9_N26
\mem|Mux9~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~10_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[86][8]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[70][8]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[86][8]~q\,
	datac => \mem|Mem[70][8]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux9~10_combout\);

-- Location: FF_X12_Y9_N5
\mem|Mem[118][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[118][8]~feeder_combout\,
	ena => \mem|Mem[118][17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[118][8]~q\);

-- Location: LCCOMB_X19_Y9_N4
\mem|Mux9~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~11_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux9~10_combout\ & (\mem|Mem[118][8]~q\)) # (!\mem|Mux9~10_combout\ & ((\mem|Mem[102][8]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux9~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[118][8]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[102][8]~q\,
	datad => \mem|Mux9~10_combout\,
	combout => \mem|Mux9~11_combout\);

-- Location: FF_X23_Y12_N19
\mem|Mem[83][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[83][8]~feeder_combout\,
	ena => \mem|Mem[83][17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[83][8]~q\);

-- Location: FF_X14_Y11_N15
\mem|Mem[99][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[99][8]~feeder_combout\,
	ena => \mem|Mem[99][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[99][8]~q\);

-- Location: FF_X15_Y11_N23
\mem|Mem[67][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[67][17]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[67][8]~q\);

-- Location: LCCOMB_X15_Y11_N22
\mem|Mux9~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~12_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mem[99][8]~q\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mem[67][8]~q\ & !\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[99][8]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[67][8]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux9~12_combout\);

-- Location: FF_X15_Y11_N25
\mem|Mem[115][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[115][17]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[115][8]~q\);

-- Location: LCCOMB_X15_Y11_N24
\mem|Mux9~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~13_combout\ = (\mem|Mux9~12_combout\ & (((\mem|Mem[115][8]~q\)) # (!\mar1|ou_MAR\(4)))) # (!\mem|Mux9~12_combout\ & (\mar1|ou_MAR\(4) & ((\mem|Mem[83][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux9~12_combout\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[115][8]~q\,
	datad => \mem|Mem[83][8]~q\,
	combout => \mem|Mux9~13_combout\);

-- Location: FF_X17_Y11_N9
\mem|Mem[82][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[82][8]~feeder_combout\,
	ena => \mem|Mem[82][17]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[82][8]~q\);

-- Location: FF_X11_Y10_N19
\mem|Mem[98][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[98][8]~feeder_combout\,
	ena => \mem|Mem[98][17]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[98][8]~q\);

-- Location: FF_X16_Y11_N9
\mem|Mem[66][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[66][17]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[66][8]~q\);

-- Location: LCCOMB_X16_Y11_N8
\mem|Mux9~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~14_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mem[98][8]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[66][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[98][8]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[66][8]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux9~14_combout\);

-- Location: FF_X16_Y11_N19
\mem|Mem[114][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[114][17]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[114][8]~q\);

-- Location: LCCOMB_X16_Y11_N18
\mem|Mux9~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~15_combout\ = (\mem|Mux9~14_combout\ & (((\mem|Mem[114][8]~q\) # (!\mar1|ou_MAR\(4))))) # (!\mem|Mux9~14_combout\ & (\mem|Mem[82][8]~q\ & ((\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[82][8]~q\,
	datab => \mem|Mux9~14_combout\,
	datac => \mem|Mem[114][8]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux9~15_combout\);

-- Location: LCCOMB_X20_Y22_N24
\mem|Mux9~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~16_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mux9~13_combout\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mux9~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux9~13_combout\,
	datab => \mar1|ou_MAR\(2),
	datac => \mar1|ou_MAR\(0),
	datad => \mem|Mux9~15_combout\,
	combout => \mem|Mux9~16_combout\);

-- Location: FF_X14_Y9_N29
\mem|Mem[103][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[103][8]~feeder_combout\,
	ena => \mem|Mem[103][17]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[103][8]~q\);

-- Location: FF_X24_Y14_N9
\mem|Mem[87][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[87][8]~feeder_combout\,
	ena => \mem|Mem[87][17]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[87][8]~q\);

-- Location: FF_X23_Y18_N25
\mem|Mem[71][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[71][17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[71][8]~q\);

-- Location: LCCOMB_X23_Y18_N24
\mem|Mux9~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~17_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[87][8]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[71][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[87][8]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[71][8]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux9~17_combout\);

-- Location: FF_X19_Y9_N15
\mem|Mem[119][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[119][17]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[119][8]~q\);

-- Location: LCCOMB_X19_Y9_N14
\mem|Mux9~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~18_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux9~17_combout\ & ((\mem|Mem[119][8]~q\))) # (!\mem|Mux9~17_combout\ & (\mem|Mem[103][8]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[103][8]~q\,
	datac => \mem|Mem[119][8]~q\,
	datad => \mem|Mux9~17_combout\,
	combout => \mem|Mux9~18_combout\);

-- Location: LCCOMB_X20_Y22_N26
\mem|Mux9~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~19_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux9~16_combout\ & ((\mem|Mux9~18_combout\))) # (!\mem|Mux9~16_combout\ & (\mem|Mux9~11_combout\)))) # (!\mar1|ou_MAR\(2) & (\mem|Mux9~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux9~16_combout\,
	datac => \mem|Mux9~11_combout\,
	datad => \mem|Mux9~18_combout\,
	combout => \mem|Mux9~19_combout\);

-- Location: FF_X9_Y14_N21
\mem|Mem[100][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[100][17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[100][8]~q\);

-- Location: FF_X22_Y17_N21
\mem|Mem[84][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[84][8]~feeder_combout\,
	ena => \mem|Mem[84][17]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[84][8]~q\);

-- Location: FF_X20_Y10_N27
\mem|Mem[68][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[68][17]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[68][8]~q\);

-- Location: LCCOMB_X20_Y10_N26
\mem|Mux9~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~20_combout\ = (\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(4))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & ((\mem|Mem[84][8]~q\))) # (!\mar1|ou_MAR\(4) & (\mem|Mem[68][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[68][8]~q\,
	datad => \mem|Mem[84][8]~q\,
	combout => \mem|Mux9~20_combout\);

-- Location: FF_X15_Y14_N9
\mem|Mem[116][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[116][8]~feeder_combout\,
	ena => \mem|Mem[116][17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[116][8]~q\);

-- Location: LCCOMB_X9_Y14_N20
\mem|Mux9~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~21_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux9~20_combout\ & (\mem|Mem[116][8]~q\)) # (!\mem|Mux9~20_combout\ & ((\mem|Mem[100][8]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux9~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[116][8]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[100][8]~q\,
	datad => \mem|Mux9~20_combout\,
	combout => \mem|Mux9~21_combout\);

-- Location: FF_X12_Y14_N17
\mem|Mem[97][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[97][8]~feeder_combout\,
	ena => \mem|Mem[97][17]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[97][8]~q\);

-- Location: FF_X22_Y15_N7
\mem|Mem[81][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[81][8]~feeder_combout\,
	ena => \mem|Mem[81][17]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[81][8]~q\);

-- Location: FF_X19_Y15_N21
\mem|Mem[65][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[65][17]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[65][8]~q\);

-- Location: LCCOMB_X19_Y15_N20
\mem|Mux9~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~22_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[81][8]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[65][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[81][8]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[65][8]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux9~22_combout\);

-- Location: FF_X12_Y14_N11
\mem|Mem[113][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[113][17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[113][8]~q\);

-- Location: LCCOMB_X12_Y14_N10
\mem|Mux9~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~23_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux9~22_combout\ & ((\mem|Mem[113][8]~q\))) # (!\mem|Mux9~22_combout\ & (\mem|Mem[97][8]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux9~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[97][8]~q\,
	datac => \mem|Mem[113][8]~q\,
	datad => \mem|Mux9~22_combout\,
	combout => \mem|Mux9~23_combout\);

-- Location: FF_X16_Y10_N5
\mem|Mem[96][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[96][8]~feeder_combout\,
	ena => \mem|Mem[96][17]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[96][8]~q\);

-- Location: FF_X20_Y16_N31
\mem|Mem[80][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[80][8]~feeder_combout\,
	ena => \mem|Mem[80][17]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[80][8]~q\);

-- Location: FF_X17_Y11_N27
\mem|Mem[64][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[64][17]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[64][8]~q\);

-- Location: LCCOMB_X17_Y11_N26
\mem|Mux9~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~24_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[80][8]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[64][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[80][8]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[64][8]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux9~24_combout\);

-- Location: FF_X20_Y22_N29
\mem|Mem[112][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[112][17]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[112][8]~q\);

-- Location: LCCOMB_X20_Y22_N28
\mem|Mux9~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~25_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux9~24_combout\ & ((\mem|Mem[112][8]~q\))) # (!\mem|Mux9~24_combout\ & (\mem|Mem[96][8]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux9~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[96][8]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[112][8]~q\,
	datad => \mem|Mux9~24_combout\,
	combout => \mem|Mux9~25_combout\);

-- Location: LCCOMB_X20_Y22_N30
\mem|Mux9~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~26_combout\ = (\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2)) # ((\mem|Mux9~23_combout\)))) # (!\mar1|ou_MAR\(0) & (!\mar1|ou_MAR\(2) & ((\mem|Mux9~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux9~23_combout\,
	datad => \mem|Mux9~25_combout\,
	combout => \mem|Mux9~26_combout\);

-- Location: FF_X14_Y12_N25
\mem|Mem[101][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[101][8]~feeder_combout\,
	ena => \mem|Mem[101][17]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[101][8]~q\);

-- Location: FF_X20_Y14_N1
\mem|Mem[85][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[85][8]~feeder_combout\,
	ena => \mem|Mem[85][17]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[85][8]~q\);

-- Location: FF_X22_Y14_N13
\mem|Mem[69][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[69][17]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[69][8]~q\);

-- Location: LCCOMB_X22_Y14_N12
\mem|Mux9~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~27_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[85][8]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[69][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[85][8]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[69][8]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux9~27_combout\);

-- Location: FF_X15_Y14_N3
\mem|Mem[117][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[117][17]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[117][8]~q\);

-- Location: LCCOMB_X15_Y14_N2
\mem|Mux9~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~28_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux9~27_combout\ & ((\mem|Mem[117][8]~q\))) # (!\mem|Mux9~27_combout\ & (\mem|Mem[101][8]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux9~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[101][8]~q\,
	datac => \mem|Mem[117][8]~q\,
	datad => \mem|Mux9~27_combout\,
	combout => \mem|Mux9~28_combout\);

-- Location: LCCOMB_X20_Y22_N16
\mem|Mux9~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~29_combout\ = (\mem|Mux9~26_combout\ & (((\mem|Mux9~28_combout\)) # (!\mar1|ou_MAR\(2)))) # (!\mem|Mux9~26_combout\ & (\mar1|ou_MAR\(2) & ((\mem|Mux9~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux9~26_combout\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux9~28_combout\,
	datad => \mem|Mux9~21_combout\,
	combout => \mem|Mux9~29_combout\);

-- Location: LCCOMB_X20_Y22_N2
\mem|Mux9~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~30_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mux9~19_combout\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mux9~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux9~19_combout\,
	datad => \mem|Mux9~29_combout\,
	combout => \mem|Mux9~30_combout\);

-- Location: FF_X12_Y11_N9
\mem|Mem[107][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[107][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[107][8]~q\);

-- Location: FF_X21_Y12_N15
\mem|Mem[79][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[79][8]~feeder_combout\,
	ena => \mem|Mem[79][17]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[79][8]~q\);

-- Location: FF_X17_Y12_N11
\mem|Mem[75][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[75][17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[75][8]~q\);

-- Location: LCCOMB_X17_Y12_N10
\mem|Mux9~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~31_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(2) & (\mem|Mem[79][8]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[75][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[79][8]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[75][8]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux9~31_combout\);

-- Location: FF_X14_Y9_N7
\mem|Mem[111][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[111][8]~feeder_combout\,
	ena => \mem|Mem[111][17]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[111][8]~q\);

-- Location: LCCOMB_X12_Y11_N8
\mem|Mux9~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~32_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux9~31_combout\ & (\mem|Mem[111][8]~q\)) # (!\mem|Mux9~31_combout\ & ((\mem|Mem[107][8]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux9~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[111][8]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[107][8]~q\,
	datad => \mem|Mux9~31_combout\,
	combout => \mem|Mux9~32_combout\);

-- Location: FF_X24_Y17_N21
\mem|Mem[94][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[94][8]~feeder_combout\,
	ena => \mem|Mem[94][17]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[94][8]~q\);

-- Location: FF_X12_Y16_N21
\mem|Mem[122][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[122][8]~feeder_combout\,
	ena => \mem|Mem[122][17]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[122][8]~q\);

-- Location: FF_X21_Y16_N31
\mem|Mem[90][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[90][17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[90][8]~q\);

-- Location: LCCOMB_X21_Y16_N30
\mem|Mux9~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~33_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mem[122][8]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mem[90][8]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[122][8]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[90][8]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux9~33_combout\);

-- Location: FF_X24_Y17_N15
\mem|Mem[126][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[126][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[126][8]~q\);

-- Location: LCCOMB_X24_Y17_N14
\mem|Mux9~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~34_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux9~33_combout\ & ((\mem|Mem[126][8]~q\))) # (!\mem|Mux9~33_combout\ & (\mem|Mem[94][8]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux9~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[94][8]~q\,
	datac => \mem|Mem[126][8]~q\,
	datad => \mem|Mux9~33_combout\,
	combout => \mem|Mux9~34_combout\);

-- Location: FF_X16_Y9_N19
\mem|Mem[78][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[78][8]~feeder_combout\,
	ena => \mem|Mem[78][17]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[78][8]~q\);

-- Location: FF_X12_Y10_N9
\mem|Mem[106][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[106][8]~feeder_combout\,
	ena => \mem|Mem[106][17]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[106][8]~q\);

-- Location: FF_X11_Y11_N31
\mem|Mem[74][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[74][17]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[74][8]~q\);

-- Location: LCCOMB_X11_Y11_N30
\mem|Mux9~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~35_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mem[106][8]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mem[74][8]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[106][8]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[74][8]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux9~35_combout\);

-- Location: FF_X19_Y11_N23
\mem|Mem[110][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[110][17]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[110][8]~q\);

-- Location: LCCOMB_X19_Y11_N22
\mem|Mux9~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~36_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux9~35_combout\ & ((\mem|Mem[110][8]~q\))) # (!\mem|Mux9~35_combout\ & (\mem|Mem[78][8]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux9~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[78][8]~q\,
	datac => \mem|Mem[110][8]~q\,
	datad => \mem|Mux9~35_combout\,
	combout => \mem|Mux9~36_combout\);

-- Location: LCCOMB_X20_Y22_N12
\mem|Mux9~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~37_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(4))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(4) & (\mem|Mux9~34_combout\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mux9~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux9~34_combout\,
	datad => \mem|Mux9~36_combout\,
	combout => \mem|Mux9~37_combout\);

-- Location: FF_X9_Y12_N23
\mem|Mem[123][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[123][8]~feeder_combout\,
	ena => \mem|Mem[123][17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[123][8]~q\);

-- Location: FF_X22_Y18_N29
\mem|Mem[95][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[95][8]~feeder_combout\,
	ena => \mem|Mem[95][17]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[95][8]~q\);

-- Location: FF_X22_Y11_N19
\mem|Mem[91][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[91][17]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[91][8]~q\);

-- Location: LCCOMB_X22_Y11_N18
\mem|Mux9~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~38_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(5)) # ((\mem|Mem[95][8]~q\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(5) & (\mem|Mem[91][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[91][8]~q\,
	datad => \mem|Mem[95][8]~q\,
	combout => \mem|Mux9~38_combout\);

-- Location: FF_X22_Y11_N21
\mem|Mem[127][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[127][17]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[127][8]~q\);

-- Location: LCCOMB_X22_Y11_N20
\mem|Mux9~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~39_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux9~38_combout\ & ((\mem|Mem[127][8]~q\))) # (!\mem|Mux9~38_combout\ & (\mem|Mem[123][8]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[123][8]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[127][8]~q\,
	datad => \mem|Mux9~38_combout\,
	combout => \mem|Mux9~39_combout\);

-- Location: LCCOMB_X20_Y22_N6
\mem|Mux9~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~40_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux9~37_combout\ & ((\mem|Mux9~39_combout\))) # (!\mem|Mux9~37_combout\ & (\mem|Mux9~32_combout\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux9~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux9~32_combout\,
	datac => \mem|Mux9~39_combout\,
	datad => \mem|Mux9~37_combout\,
	combout => \mem|Mux9~40_combout\);

-- Location: LCCOMB_X20_Y22_N8
\mem|Mux9~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~41_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux9~30_combout\ & (\mem|Mux9~40_combout\)) # (!\mem|Mux9~30_combout\ & ((\mem|Mux9~9_combout\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux9~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux9~40_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux9~9_combout\,
	datad => \mem|Mux9~30_combout\,
	combout => \mem|Mux9~41_combout\);

-- Location: FF_X20_Y21_N31
\mem|Mem[42][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[42][17]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[42][8]~q\);

-- Location: FF_X22_Y21_N11
\mem|Mem[41][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[41][8]~feeder_combout\,
	ena => \mem|Mem[41][17]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[41][8]~q\);

-- Location: FF_X23_Y21_N23
\mem|Mem[40][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[40][17]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[40][8]~q\);

-- Location: LCCOMB_X23_Y21_N22
\mem|Mux9~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~42_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[41][8]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[40][8]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[41][8]~q\,
	datac => \mem|Mem[40][8]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux9~42_combout\);

-- Location: FF_X22_Y21_N21
\mem|Mem[43][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[43][8]~feeder_combout\,
	ena => \mem|Mem[43][17]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[43][8]~q\);

-- Location: LCCOMB_X20_Y21_N30
\mem|Mux9~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~43_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux9~42_combout\ & (\mem|Mem[43][8]~q\)) # (!\mem|Mux9~42_combout\ & ((\mem|Mem[42][8]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux9~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[43][8]~q\,
	datac => \mem|Mem[42][8]~q\,
	datad => \mem|Mux9~42_combout\,
	combout => \mem|Mux9~43_combout\);

-- Location: FF_X10_Y23_N29
\mem|Mem[37][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[37][8]~feeder_combout\,
	ena => \mem|Mem[37][17]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[37][8]~q\);

-- Location: FF_X17_Y25_N19
\mem|Mem[38][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[38][8]~feeder_combout\,
	ena => \mem|Mem[38][17]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[38][8]~q\);

-- Location: FF_X17_Y25_N21
\mem|Mem[36][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[36][17]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[36][8]~q\);

-- Location: LCCOMB_X17_Y25_N20
\mem|Mux9~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~44_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[38][8]~q\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[36][8]~q\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[38][8]~q\,
	datac => \mem|Mem[36][8]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux9~44_combout\);

-- Location: FF_X14_Y22_N1
\mem|Mem[39][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[39][17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[39][8]~q\);

-- Location: LCCOMB_X14_Y22_N0
\mem|Mux9~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~45_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux9~44_combout\ & ((\mem|Mem[39][8]~q\))) # (!\mem|Mux9~44_combout\ & (\mem|Mem[37][8]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux9~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[37][8]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[39][8]~q\,
	datad => \mem|Mux9~44_combout\,
	combout => \mem|Mux9~45_combout\);

-- Location: FF_X22_Y24_N17
\mem|Mem[34][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[34][8]~feeder_combout\,
	ena => \mem|Mem[34][17]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[34][8]~q\);

-- Location: FF_X19_Y14_N3
\mem|Mem[33][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[33][8]~feeder_combout\,
	ena => \mem|Mem[33][17]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[33][8]~q\);

-- Location: FF_X22_Y20_N7
\mem|Mem[32][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[32][17]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[32][8]~q\);

-- Location: LCCOMB_X22_Y20_N6
\mem|Mux9~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~46_combout\ = (\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(1)) # ((\mem|Mem[33][8]~q\)))) # (!\mar1|ou_MAR\(0) & (!\mar1|ou_MAR\(1) & (\mem|Mem[32][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[32][8]~q\,
	datad => \mem|Mem[33][8]~q\,
	combout => \mem|Mux9~46_combout\);

-- Location: FF_X21_Y20_N19
\mem|Mem[35][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[35][17]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[35][8]~q\);

-- Location: LCCOMB_X21_Y20_N18
\mem|Mux9~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~47_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux9~46_combout\ & ((\mem|Mem[35][8]~q\))) # (!\mem|Mux9~46_combout\ & (\mem|Mem[34][8]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux9~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[34][8]~q\,
	datac => \mem|Mem[35][8]~q\,
	datad => \mem|Mux9~46_combout\,
	combout => \mem|Mux9~47_combout\);

-- Location: LCCOMB_X21_Y20_N12
\mem|Mux9~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~48_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(3)) # ((\mem|Mux9~45_combout\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(3) & ((\mem|Mux9~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux9~45_combout\,
	datad => \mem|Mux9~47_combout\,
	combout => \mem|Mux9~48_combout\);

-- Location: FF_X21_Y21_N29
\mem|Mem[45][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[45][17]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[45][8]~q\);

-- Location: FF_X14_Y24_N19
\mem|Mem[46][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[46][8]~feeder_combout\,
	ena => \mem|Mem[46][17]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[46][8]~q\);

-- Location: FF_X17_Y24_N1
\mem|Mem[44][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[44][17]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[44][8]~q\);

-- Location: LCCOMB_X17_Y24_N0
\mem|Mux9~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~49_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[46][8]~q\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[44][8]~q\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[46][8]~q\,
	datac => \mem|Mem[44][8]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux9~49_combout\);

-- Location: FF_X21_Y21_N23
\mem|Mem[47][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[47][8]~feeder_combout\,
	ena => \mem|Mem[47][17]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[47][8]~q\);

-- Location: LCCOMB_X21_Y21_N28
\mem|Mux9~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~50_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux9~49_combout\ & (\mem|Mem[47][8]~q\)) # (!\mem|Mux9~49_combout\ & ((\mem|Mem[45][8]~q\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux9~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[47][8]~q\,
	datac => \mem|Mem[45][8]~q\,
	datad => \mem|Mux9~49_combout\,
	combout => \mem|Mux9~50_combout\);

-- Location: LCCOMB_X21_Y20_N6
\mem|Mux9~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~51_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux9~48_combout\ & (\mem|Mux9~50_combout\)) # (!\mem|Mux9~48_combout\ & ((\mem|Mux9~43_combout\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux9~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux9~50_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux9~43_combout\,
	datad => \mem|Mux9~48_combout\,
	combout => \mem|Mux9~51_combout\);

-- Location: FF_X11_Y21_N21
\mem|Mem[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[19][17]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[19][8]~q\);

-- Location: FF_X9_Y22_N1
\mem|Mem[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[22][8]~feeder_combout\,
	ena => \mem|Mem[22][17]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[22][8]~q\);

-- Location: FF_X10_Y21_N17
\mem|Mem[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[18][17]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[18][8]~q\);

-- Location: LCCOMB_X10_Y21_N16
\mem|Mux9~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~52_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0)) # ((\mem|Mem[22][8]~q\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & (\mem|Mem[18][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[18][8]~q\,
	datad => \mem|Mem[22][8]~q\,
	combout => \mem|Mux9~52_combout\);

-- Location: FF_X10_Y20_N17
\mem|Mem[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[23][8]~feeder_combout\,
	ena => \mem|Mem[23][17]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[23][8]~q\);

-- Location: LCCOMB_X11_Y21_N20
\mem|Mux9~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~53_combout\ = (\mem|Mux9~52_combout\ & (((\mem|Mem[23][8]~q\)) # (!\mar1|ou_MAR\(0)))) # (!\mem|Mux9~52_combout\ & (\mar1|ou_MAR\(0) & (\mem|Mem[19][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux9~52_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[19][8]~q\,
	datad => \mem|Mem[23][8]~q\,
	combout => \mem|Mux9~53_combout\);

-- Location: FF_X12_Y20_N3
\mem|Mem[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[28][8]~feeder_combout\,
	ena => \mem|Mem[28][17]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[28][8]~q\);

-- Location: FF_X9_Y20_N15
\mem|Mem[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[25][8]~feeder_combout\,
	ena => \mem|Mem[25][17]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[25][8]~q\);

-- Location: FF_X9_Y20_N25
\mem|Mem[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[24][17]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[24][8]~q\);

-- Location: LCCOMB_X9_Y20_N24
\mem|Mux9~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~54_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mem[25][8]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[24][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[25][8]~q\,
	datac => \mem|Mem[24][8]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux9~54_combout\);

-- Location: FF_X12_Y20_N29
\mem|Mem[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[29][17]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[29][8]~q\);

-- Location: LCCOMB_X12_Y20_N28
\mem|Mux9~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~55_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux9~54_combout\ & ((\mem|Mem[29][8]~q\))) # (!\mem|Mux9~54_combout\ & (\mem|Mem[28][8]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux9~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[28][8]~q\,
	datac => \mem|Mem[29][8]~q\,
	datad => \mem|Mux9~54_combout\,
	combout => \mem|Mux9~55_combout\);

-- Location: FF_X16_Y18_N1
\mem|Mem[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR~10_combout\,
	ena => \mem|Mem[20][5]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[20][8]~q\);

-- Location: FF_X11_Y17_N27
\mem|Mem[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[17][8]~feeder_combout\,
	ena => \mem|Mem[17][17]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[17][8]~q\);

-- Location: FF_X12_Y17_N25
\mem|Mem[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[16][17]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[16][8]~q\);

-- Location: LCCOMB_X12_Y17_N24
\mem|Mux9~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~56_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[17][8]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[16][8]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[17][8]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[16][8]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux9~56_combout\);

-- Location: FF_X16_Y18_N9
\mem|Mem[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~10_combout\,
	sload => VCC,
	ena => \mem|Mem[21][3]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[21][8]~q\);

-- Location: LCCOMB_X16_Y18_N8
\mem|Mux9~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~57_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux9~56_combout\ & ((\mem|Mem[21][8]~q\))) # (!\mem|Mux9~56_combout\ & (\mem|Mem[20][8]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux9~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[20][8]~q\,
	datac => \mem|Mem[21][8]~q\,
	datad => \mem|Mux9~56_combout\,
	combout => \mem|Mux9~57_combout\);

-- Location: LCCOMB_X16_Y18_N10
\mem|Mux9~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~58_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & ((\mem|Mux9~55_combout\))) # (!\mar1|ou_MAR\(3) & (\mem|Mux9~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux9~57_combout\,
	datac => \mar1|ou_MAR\(3),
	datad => \mem|Mux9~55_combout\,
	combout => \mem|Mux9~58_combout\);

-- Location: FF_X11_Y22_N17
\mem|Mem[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[27][8]~feeder_combout\,
	ena => \mem|Mem[27][17]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[27][8]~q\);

-- Location: FF_X9_Y21_N29
\mem|Mem[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[30][8]~feeder_combout\,
	ena => \mem|Mem[30][17]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[30][8]~q\);

-- Location: FF_X12_Y21_N21
\mem|Mem[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[26][17]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[26][8]~q\);

-- Location: LCCOMB_X12_Y21_N20
\mem|Mux9~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~59_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mem[30][8]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[26][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[30][8]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[26][8]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux9~59_combout\);

-- Location: FF_X19_Y21_N21
\mem|Mem[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[31][17]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[31][8]~q\);

-- Location: LCCOMB_X19_Y21_N20
\mem|Mux9~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~60_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux9~59_combout\ & ((\mem|Mem[31][8]~q\))) # (!\mem|Mux9~59_combout\ & (\mem|Mem[27][8]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux9~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[27][8]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[31][8]~q\,
	datad => \mem|Mux9~59_combout\,
	combout => \mem|Mux9~60_combout\);

-- Location: LCCOMB_X16_Y18_N28
\mem|Mux9~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~61_combout\ = (\mem|Mux9~58_combout\ & (((\mem|Mux9~60_combout\)) # (!\mar1|ou_MAR\(1)))) # (!\mem|Mux9~58_combout\ & (\mar1|ou_MAR\(1) & (\mem|Mux9~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux9~58_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux9~53_combout\,
	datad => \mem|Mux9~60_combout\,
	combout => \mem|Mux9~61_combout\);

-- Location: FF_X15_Y18_N29
\mem|Mem[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~10_combout\,
	sload => VCC,
	ena => \mem|Mem[3][16]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[3][8]~q\);

-- Location: FF_X15_Y17_N9
\mem|Mem[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[6][8]~feeder_combout\,
	ena => \mem|Mem[6][1]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[6][8]~q\);

-- Location: FF_X17_Y18_N25
\mem|Mem[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~10_combout\,
	sload => VCC,
	ena => \mem|Mem[2][11]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[2][8]~q\);

-- Location: LCCOMB_X17_Y18_N24
\mem|Mux9~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~62_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mem[6][8]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[2][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[6][8]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[2][8]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux9~62_combout\);

-- Location: FF_X16_Y20_N15
\mem|Mem[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[7][8]~feeder_combout\,
	ena => \mem|Mem[7][16]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[7][8]~q\);

-- Location: LCCOMB_X15_Y18_N28
\mem|Mux9~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~63_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux9~62_combout\ & (\mem|Mem[7][8]~q\)) # (!\mem|Mux9~62_combout\ & ((\mem|Mem[3][8]~q\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux9~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[7][8]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[3][8]~q\,
	datad => \mem|Mux9~62_combout\,
	combout => \mem|Mux9~63_combout\);

-- Location: FF_X16_Y21_N23
\mem|Mem[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[9][8]~feeder_combout\,
	ena => \mem|Mem[9][5]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[9][8]~q\);

-- Location: FF_X12_Y19_N23
\mem|Mem[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem~132_combout\,
	ena => \mem|Mem[12][3]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[12][8]~q\);

-- Location: FF_X15_Y21_N9
\mem|Mem[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~10_combout\,
	sload => VCC,
	ena => \mem|Mem[8][3]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[8][8]~q\);

-- Location: LCCOMB_X15_Y21_N8
\mem|Mux9~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~64_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & ((\mem|Mem[12][8]~q\))) # (!\mar1|ou_MAR\(2) & (\mem|Mem[8][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[8][8]~q\,
	datad => \mem|Mem[12][8]~q\,
	combout => \mem|Mux9~64_combout\);

-- Location: FF_X11_Y23_N9
\mem|Mem[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[13][17]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[13][8]~q\);

-- Location: LCCOMB_X11_Y23_N8
\mem|Mux9~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~65_combout\ = (\mem|Mux9~64_combout\ & (((\mem|Mem[13][8]~q\)) # (!\mar1|ou_MAR\(0)))) # (!\mem|Mux9~64_combout\ & (\mar1|ou_MAR\(0) & ((\mem|Mem[9][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux9~64_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[13][8]~q\,
	datad => \mem|Mem[9][8]~q\,
	combout => \mem|Mux9~65_combout\);

-- Location: FF_X16_Y19_N7
\mem|Mem[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[1][8]~feeder_combout\,
	ena => \mem|Mem[1][11]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[1][8]~q\);

-- Location: FF_X15_Y17_N3
\mem|Mem[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[4][8]~feeder_combout\,
	ena => \mem|Mem[4][11]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[4][8]~q\);

-- Location: FF_X16_Y19_N17
\mem|Mem[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~10_combout\,
	sload => VCC,
	ena => \mem|Mem[0][14]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[0][8]~q\);

-- Location: LCCOMB_X16_Y19_N16
\mem|Mux9~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~66_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mem[4][8]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[0][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[4][8]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[0][8]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux9~66_combout\);

-- Location: FF_X15_Y22_N3
\mem|Mem[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~10_combout\,
	sload => VCC,
	ena => \mem|Mem[5][1]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[5][8]~q\);

-- Location: LCCOMB_X15_Y22_N2
\mem|Mux9~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~67_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux9~66_combout\ & ((\mem|Mem[5][8]~q\))) # (!\mem|Mux9~66_combout\ & (\mem|Mem[1][8]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux9~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[1][8]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[5][8]~q\,
	datad => \mem|Mux9~66_combout\,
	combout => \mem|Mux9~67_combout\);

-- Location: LCCOMB_X15_Y22_N28
\mem|Mux9~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~68_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & ((\mem|Mux9~65_combout\))) # (!\mar1|ou_MAR\(3) & (\mem|Mux9~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux9~67_combout\,
	datac => \mem|Mux9~65_combout\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux9~68_combout\);

-- Location: FF_X16_Y21_N1
\mem|Mem[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[11][8]~feeder_combout\,
	ena => \mem|Mem[11][13]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[11][8]~q\);

-- Location: FF_X9_Y23_N11
\mem|Mem[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[14][8]~feeder_combout\,
	ena => \mem|Mem[14][17]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[14][8]~q\);

-- Location: FF_X15_Y21_N19
\mem|Mem[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~10_combout\,
	sload => VCC,
	ena => \mem|Mem[10][11]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[10][8]~q\);

-- Location: LCCOMB_X15_Y21_N18
\mem|Mux9~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~69_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & ((\mem|Mem[14][8]~q\))) # (!\mar1|ou_MAR\(2) & (\mem|Mem[10][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[10][8]~q\,
	datad => \mem|Mem[14][8]~q\,
	combout => \mem|Mux9~69_combout\);

-- Location: FF_X15_Y24_N17
\mem|Mem[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[15][17]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[15][8]~q\);

-- Location: LCCOMB_X15_Y24_N16
\mem|Mux9~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~70_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux9~69_combout\ & ((\mem|Mem[15][8]~q\))) # (!\mem|Mux9~69_combout\ & (\mem|Mem[11][8]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux9~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[11][8]~q\,
	datac => \mem|Mem[15][8]~q\,
	datad => \mem|Mux9~69_combout\,
	combout => \mem|Mux9~70_combout\);

-- Location: LCCOMB_X15_Y22_N22
\mem|Mux9~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~71_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux9~68_combout\ & ((\mem|Mux9~70_combout\))) # (!\mem|Mux9~68_combout\ & (\mem|Mux9~63_combout\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux9~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux9~63_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux9~70_combout\,
	datad => \mem|Mux9~68_combout\,
	combout => \mem|Mux9~71_combout\);

-- Location: LCCOMB_X15_Y22_N24
\mem|Mux9~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~72_combout\ = (\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(4))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & ((\mem|Mux9~61_combout\))) # (!\mar1|ou_MAR\(4) & (\mem|Mux9~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux9~71_combout\,
	datad => \mem|Mux9~61_combout\,
	combout => \mem|Mux9~72_combout\);

-- Location: FF_X16_Y25_N7
\mem|Mem[60][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[60][17]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[60][8]~q\);

-- Location: FF_X22_Y19_N7
\mem|Mem[57][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[57][8]~feeder_combout\,
	ena => \mem|Mem[57][17]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[57][8]~q\);

-- Location: FF_X24_Y21_N25
\mem|Mem[56][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[56][17]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[56][8]~q\);

-- Location: LCCOMB_X24_Y21_N24
\mem|Mux9~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~73_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[57][8]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[56][8]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[57][8]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[56][8]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux9~73_combout\);

-- Location: FF_X16_Y25_N1
\mem|Mem[61][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[61][8]~feeder_combout\,
	ena => \mem|Mem[61][17]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[61][8]~q\);

-- Location: LCCOMB_X16_Y25_N6
\mem|Mux9~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~74_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux9~73_combout\ & (\mem|Mem[61][8]~q\)) # (!\mem|Mux9~73_combout\ & ((\mem|Mem[60][8]~q\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux9~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[61][8]~q\,
	datac => \mem|Mem[60][8]~q\,
	datad => \mem|Mux9~73_combout\,
	combout => \mem|Mux9~74_combout\);

-- Location: FF_X22_Y24_N19
\mem|Mem[54][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[54][8]~feeder_combout\,
	ena => \mem|Mem[54][17]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[54][8]~q\);

-- Location: FF_X12_Y22_N13
\mem|Mem[51][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[51][8]~feeder_combout\,
	ena => \mem|Mem[51][17]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[51][8]~q\);

-- Location: FF_X12_Y16_N23
\mem|Mem[50][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[50][17]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[50][8]~q\);

-- Location: LCCOMB_X12_Y16_N22
\mem|Mux9~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~75_combout\ = (\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2)) # ((\mem|Mem[51][8]~q\)))) # (!\mar1|ou_MAR\(0) & (!\mar1|ou_MAR\(2) & (\mem|Mem[50][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[50][8]~q\,
	datad => \mem|Mem[51][8]~q\,
	combout => \mem|Mux9~75_combout\);

-- Location: FF_X12_Y24_N11
\mem|Mem[55][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[55][17]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[55][8]~q\);

-- Location: LCCOMB_X12_Y24_N10
\mem|Mux9~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~76_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux9~75_combout\ & ((\mem|Mem[55][8]~q\))) # (!\mem|Mux9~75_combout\ & (\mem|Mem[54][8]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux9~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[54][8]~q\,
	datac => \mem|Mem[55][8]~q\,
	datad => \mem|Mux9~75_combout\,
	combout => \mem|Mux9~76_combout\);

-- Location: FF_X19_Y20_N17
\mem|Mem[52][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[52][8]~feeder_combout\,
	ena => \mem|Mem[52][17]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[52][8]~q\);

-- Location: FF_X19_Y18_N1
\mem|Mem[49][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[49][8]~feeder_combout\,
	ena => \mem|Mem[49][17]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[49][8]~q\);

-- Location: FF_X23_Y19_N17
\mem|Mem[48][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[48][17]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[48][8]~q\);

-- Location: LCCOMB_X23_Y19_N16
\mem|Mux9~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~77_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[49][8]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[48][8]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[49][8]~q\,
	datac => \mem|Mem[48][8]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux9~77_combout\);

-- Location: FF_X19_Y23_N25
\mem|Mem[53][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[53][17]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[53][8]~q\);

-- Location: LCCOMB_X19_Y23_N24
\mem|Mux9~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~78_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux9~77_combout\ & ((\mem|Mem[53][8]~q\))) # (!\mem|Mux9~77_combout\ & (\mem|Mem[52][8]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux9~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[52][8]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[53][8]~q\,
	datad => \mem|Mux9~77_combout\,
	combout => \mem|Mux9~78_combout\);

-- Location: LCCOMB_X16_Y25_N18
\mem|Mux9~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~79_combout\ = (\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3)) # ((\mem|Mux9~76_combout\)))) # (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(3) & ((\mem|Mux9~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux9~76_combout\,
	datad => \mem|Mux9~78_combout\,
	combout => \mem|Mux9~79_combout\);

-- Location: FF_X19_Y24_N27
\mem|Mem[62][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[62][8]~feeder_combout\,
	ena => \mem|Mem[62][17]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[62][8]~q\);

-- Location: FF_X8_Y21_N9
\mem|Mem[59][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[59][8]~feeder_combout\,
	ena => \mem|Mem[59][17]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[59][8]~q\);

-- Location: FF_X20_Y21_N17
\mem|Mem[58][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[58][17]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[58][8]~q\);

-- Location: LCCOMB_X20_Y21_N16
\mem|Mux9~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~80_combout\ = (\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2)) # ((\mem|Mem[59][8]~q\)))) # (!\mar1|ou_MAR\(0) & (!\mar1|ou_MAR\(2) & (\mem|Mem[58][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[58][8]~q\,
	datad => \mem|Mem[59][8]~q\,
	combout => \mem|Mux9~80_combout\);

-- Location: FF_X19_Y21_N23
\mem|Mem[63][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(8),
	sload => VCC,
	ena => \mem|Mem[63][17]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[63][8]~q\);

-- Location: LCCOMB_X19_Y21_N22
\mem|Mux9~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~81_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux9~80_combout\ & ((\mem|Mem[63][8]~q\))) # (!\mem|Mux9~80_combout\ & (\mem|Mem[62][8]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux9~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[62][8]~q\,
	datac => \mem|Mem[63][8]~q\,
	datad => \mem|Mux9~80_combout\,
	combout => \mem|Mux9~81_combout\);

-- Location: LCCOMB_X16_Y25_N4
\mem|Mux9~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~82_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux9~79_combout\ & ((\mem|Mux9~81_combout\))) # (!\mem|Mux9~79_combout\ & (\mem|Mux9~74_combout\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux9~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux9~74_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux9~81_combout\,
	datad => \mem|Mux9~79_combout\,
	combout => \mem|Mux9~82_combout\);

-- Location: LCCOMB_X15_Y22_N26
\mem|Mux9~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~83_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux9~72_combout\ & ((\mem|Mux9~82_combout\))) # (!\mem|Mux9~72_combout\ & (\mem|Mux9~51_combout\)))) # (!\mar1|ou_MAR\(5) & (\mem|Mux9~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mux9~72_combout\,
	datac => \mem|Mux9~51_combout\,
	datad => \mem|Mux9~82_combout\,
	combout => \mem|Mux9~83_combout\);

-- Location: LCCOMB_X20_Y22_N10
\mem|Mux9~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux9~84_combout\ = (\mar1|ou_MAR\(6) & (\mem|Mux9~41_combout\)) # (!\mar1|ou_MAR\(6) & ((\mem|Mux9~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mar1|ou_MAR\(6),
	datac => \mem|Mux9~41_combout\,
	datad => \mem|Mux9~83_combout\,
	combout => \mem|Mux9~84_combout\);

-- Location: FF_X23_Y12_N29
\mem|Mem[83][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[83][17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[83][9]~q\);

-- Location: FF_X22_Y12_N11
\mem|Mem[89][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[89][9]~feeder_combout\,
	ena => \mem|Mem[89][17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[89][9]~q\);

-- Location: FF_X22_Y15_N17
\mem|Mem[81][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[81][17]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[81][9]~q\);

-- Location: LCCOMB_X22_Y15_N16
\mem|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~0_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1)) # ((\mem|Mem[89][9]~q\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(1) & (\mem|Mem[81][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[81][9]~q\,
	datad => \mem|Mem[89][9]~q\,
	combout => \mem|Mux8~0_combout\);

-- Location: FF_X22_Y16_N27
\mem|Mem[91][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[91][9]~feeder_combout\,
	ena => \mem|Mem[91][17]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[91][9]~q\);

-- Location: LCCOMB_X23_Y12_N28
\mem|Mux8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~1_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux8~0_combout\ & (\mem|Mem[91][9]~q\)) # (!\mem|Mux8~0_combout\ & ((\mem|Mem[83][9]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[91][9]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[83][9]~q\,
	datad => \mem|Mux8~0_combout\,
	combout => \mem|Mux8~1_combout\);

-- Location: FF_X10_Y10_N31
\mem|Mem[105][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[105][9]~feeder_combout\,
	ena => \mem|Mem[105][17]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[105][9]~q\);

-- Location: FF_X14_Y11_N9
\mem|Mem[99][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[99][9]~feeder_combout\,
	ena => \mem|Mem[99][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[99][9]~q\);

-- Location: FF_X14_Y10_N1
\mem|Mem[97][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[97][17]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[97][9]~q\);

-- Location: LCCOMB_X14_Y10_N0
\mem|Mux8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~2_combout\ = (\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3)) # ((\mem|Mem[99][9]~q\)))) # (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(3) & (\mem|Mem[97][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[97][9]~q\,
	datad => \mem|Mem[99][9]~q\,
	combout => \mem|Mux8~2_combout\);

-- Location: FF_X12_Y11_N11
\mem|Mem[107][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[107][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[107][9]~q\);

-- Location: LCCOMB_X12_Y11_N10
\mem|Mux8~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~3_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux8~2_combout\ & ((\mem|Mem[107][9]~q\))) # (!\mem|Mux8~2_combout\ & (\mem|Mem[105][9]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[105][9]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[107][9]~q\,
	datad => \mem|Mux8~2_combout\,
	combout => \mem|Mux8~3_combout\);

-- Location: FF_X10_Y10_N25
\mem|Mem[73][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[73][9]~feeder_combout\,
	ena => \mem|Mem[73][17]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[73][9]~q\);

-- Location: FF_X15_Y11_N27
\mem|Mem[67][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[67][9]~feeder_combout\,
	ena => \mem|Mem[67][17]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[67][9]~q\);

-- Location: FF_X19_Y15_N31
\mem|Mem[65][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[65][17]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[65][9]~q\);

-- Location: LCCOMB_X19_Y15_N30
\mem|Mux8~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~4_combout\ = (\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3)) # ((\mem|Mem[67][9]~q\)))) # (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(3) & (\mem|Mem[65][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[65][9]~q\,
	datad => \mem|Mem[67][9]~q\,
	combout => \mem|Mux8~4_combout\);

-- Location: FF_X17_Y12_N13
\mem|Mem[75][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[75][17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[75][9]~q\);

-- Location: LCCOMB_X17_Y12_N12
\mem|Mux8~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~5_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux8~4_combout\ & ((\mem|Mem[75][9]~q\))) # (!\mem|Mux8~4_combout\ & (\mem|Mem[73][9]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[73][9]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[75][9]~q\,
	datad => \mem|Mux8~4_combout\,
	combout => \mem|Mux8~5_combout\);

-- Location: LCCOMB_X16_Y12_N20
\mem|Mux8~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~6_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4)) # ((\mem|Mux8~3_combout\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & (\mem|Mux8~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux8~5_combout\,
	datad => \mem|Mux8~3_combout\,
	combout => \mem|Mux8~6_combout\);

-- Location: FF_X10_Y12_N11
\mem|Mem[115][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[115][17]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[115][9]~q\);

-- Location: FF_X7_Y14_N19
\mem|Mem[121][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[121][9]~feeder_combout\,
	ena => \mem|Mem[121][17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[121][9]~q\);

-- Location: FF_X12_Y14_N5
\mem|Mem[113][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[113][17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[113][9]~q\);

-- Location: LCCOMB_X12_Y14_N4
\mem|Mux8~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~7_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1)) # ((\mem|Mem[121][9]~q\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(1) & (\mem|Mem[113][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[113][9]~q\,
	datad => \mem|Mem[121][9]~q\,
	combout => \mem|Mux8~7_combout\);

-- Location: FF_X9_Y12_N9
\mem|Mem[123][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[123][9]~feeder_combout\,
	ena => \mem|Mem[123][17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[123][9]~q\);

-- Location: LCCOMB_X10_Y12_N10
\mem|Mux8~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~8_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux8~7_combout\ & (\mem|Mem[123][9]~q\)) # (!\mem|Mux8~7_combout\ & ((\mem|Mem[115][9]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[123][9]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[115][9]~q\,
	datad => \mem|Mux8~7_combout\,
	combout => \mem|Mux8~8_combout\);

-- Location: LCCOMB_X16_Y12_N22
\mem|Mux8~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~9_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux8~6_combout\ & (\mem|Mux8~8_combout\)) # (!\mem|Mux8~6_combout\ & ((\mem|Mux8~1_combout\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux8~8_combout\,
	datab => \mem|Mux8~1_combout\,
	datac => \mar1|ou_MAR\(4),
	datad => \mem|Mux8~6_combout\,
	combout => \mem|Mux8~9_combout\);

-- Location: FF_X22_Y17_N15
\mem|Mem[86][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[86][17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[86][9]~q\);

-- Location: FF_X17_Y13_N25
\mem|Mem[92][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[92][9]~feeder_combout\,
	ena => \mem|Mem[92][17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[92][9]~q\);

-- Location: FF_X22_Y17_N1
\mem|Mem[84][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[84][17]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[84][9]~q\);

-- Location: LCCOMB_X22_Y17_N0
\mem|Mux8~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~10_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1)) # ((\mem|Mem[92][9]~q\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(1) & (\mem|Mem[84][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[84][9]~q\,
	datad => \mem|Mem[92][9]~q\,
	combout => \mem|Mux8~10_combout\);

-- Location: FF_X24_Y17_N17
\mem|Mem[94][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[94][9]~feeder_combout\,
	ena => \mem|Mem[94][17]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[94][9]~q\);

-- Location: LCCOMB_X22_Y17_N14
\mem|Mux8~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~11_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux8~10_combout\ & (\mem|Mem[94][9]~q\)) # (!\mem|Mux8~10_combout\ & ((\mem|Mem[86][9]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[94][9]~q\,
	datac => \mem|Mem[86][9]~q\,
	datad => \mem|Mux8~10_combout\,
	combout => \mem|Mux8~11_combout\);

-- Location: FF_X14_Y13_N1
\mem|Mem[108][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[108][9]~feeder_combout\,
	ena => \mem|Mem[108][17]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[108][9]~q\);

-- Location: FF_X10_Y9_N31
\mem|Mem[102][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[102][9]~feeder_combout\,
	ena => \mem|Mem[102][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[102][9]~q\);

-- Location: FF_X19_Y10_N13
\mem|Mem[100][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[100][17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[100][9]~q\);

-- Location: LCCOMB_X19_Y10_N12
\mem|Mux8~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~12_combout\ = (\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3)) # ((\mem|Mem[102][9]~q\)))) # (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(3) & (\mem|Mem[100][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[100][9]~q\,
	datad => \mem|Mem[102][9]~q\,
	combout => \mem|Mux8~12_combout\);

-- Location: FF_X14_Y13_N19
\mem|Mem[110][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[110][17]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[110][9]~q\);

-- Location: LCCOMB_X14_Y13_N18
\mem|Mux8~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~13_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux8~12_combout\ & (\mem|Mem[110][9]~q\)) # (!\mem|Mux8~12_combout\ & ((\mem|Mem[108][9]~q\))))) # (!\mar1|ou_MAR\(3) & (\mem|Mux8~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mux8~12_combout\,
	datac => \mem|Mem[110][9]~q\,
	datad => \mem|Mem[108][9]~q\,
	combout => \mem|Mux8~13_combout\);

-- Location: FF_X19_Y13_N29
\mem|Mem[76][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[76][9]~feeder_combout\,
	ena => \mem|Mem[76][17]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[76][9]~q\);

-- Location: FF_X12_Y9_N23
\mem|Mem[70][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[70][9]~feeder_combout\,
	ena => \mem|Mem[70][17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[70][9]~q\);

-- Location: FF_X20_Y10_N29
\mem|Mem[68][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[68][17]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[68][9]~q\);

-- Location: LCCOMB_X20_Y10_N28
\mem|Mux8~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~14_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mem[70][9]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[68][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[70][9]~q\,
	datac => \mem|Mem[68][9]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux8~14_combout\);

-- Location: FF_X20_Y10_N7
\mem|Mem[78][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[78][17]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[78][9]~q\);

-- Location: LCCOMB_X20_Y10_N6
\mem|Mux8~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~15_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux8~14_combout\ & (\mem|Mem[78][9]~q\)) # (!\mem|Mux8~14_combout\ & ((\mem|Mem[76][9]~q\))))) # (!\mar1|ou_MAR\(3) & (\mem|Mux8~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mux8~14_combout\,
	datac => \mem|Mem[78][9]~q\,
	datad => \mem|Mem[76][9]~q\,
	combout => \mem|Mux8~15_combout\);

-- Location: LCCOMB_X12_Y13_N2
\mem|Mux8~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~16_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux8~13_combout\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & (((!\mar1|ou_MAR\(4) & \mem|Mux8~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux8~13_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mar1|ou_MAR\(4),
	datad => \mem|Mux8~15_combout\,
	combout => \mem|Mux8~16_combout\);

-- Location: FF_X10_Y13_N11
\mem|Mem[118][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[118][9]~feeder_combout\,
	ena => \mem|Mem[118][17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[118][9]~q\);

-- Location: FF_X8_Y12_N27
\mem|Mem[124][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[124][9]~feeder_combout\,
	ena => \mem|Mem[124][17]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[124][9]~q\);

-- Location: FF_X8_Y12_N21
\mem|Mem[116][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[116][17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[116][9]~q\);

-- Location: LCCOMB_X8_Y12_N20
\mem|Mux8~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~17_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mem[124][9]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[116][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[124][9]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[116][9]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux8~17_combout\);

-- Location: FF_X12_Y12_N1
\mem|Mem[126][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[126][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[126][9]~q\);

-- Location: LCCOMB_X12_Y12_N0
\mem|Mux8~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~18_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux8~17_combout\ & ((\mem|Mem[126][9]~q\))) # (!\mem|Mux8~17_combout\ & (\mem|Mem[118][9]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[118][9]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[126][9]~q\,
	datad => \mem|Mux8~17_combout\,
	combout => \mem|Mux8~18_combout\);

-- Location: LCCOMB_X12_Y13_N28
\mem|Mux8~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~19_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux8~16_combout\ & (\mem|Mux8~18_combout\)) # (!\mem|Mux8~16_combout\ & ((\mem|Mux8~11_combout\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux8~18_combout\,
	datac => \mem|Mux8~11_combout\,
	datad => \mem|Mux8~16_combout\,
	combout => \mem|Mux8~19_combout\);

-- Location: FF_X23_Y16_N1
\mem|Mem[88][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[88][17]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[88][9]~q\);

-- Location: FF_X21_Y14_N1
\mem|Mem[82][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[82][9]~feeder_combout\,
	ena => \mem|Mem[82][17]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[82][9]~q\);

-- Location: FF_X20_Y16_N9
\mem|Mem[80][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[80][17]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[80][9]~q\);

-- Location: LCCOMB_X20_Y16_N8
\mem|Mux8~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~20_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mem[82][9]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[80][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[82][9]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[80][9]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux8~20_combout\);

-- Location: FF_X23_Y16_N3
\mem|Mem[90][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[90][9]~feeder_combout\,
	ena => \mem|Mem[90][17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[90][9]~q\);

-- Location: LCCOMB_X23_Y16_N0
\mem|Mux8~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~21_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux8~20_combout\ & ((\mem|Mem[90][9]~q\))) # (!\mem|Mux8~20_combout\ & (\mem|Mem[88][9]~q\)))) # (!\mar1|ou_MAR\(3) & (\mem|Mux8~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mux8~20_combout\,
	datac => \mem|Mem[88][9]~q\,
	datad => \mem|Mem[90][9]~q\,
	combout => \mem|Mux8~21_combout\);

-- Location: FF_X12_Y10_N19
\mem|Mem[104][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[104][9]~feeder_combout\,
	ena => \mem|Mem[104][17]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[104][9]~q\);

-- Location: FF_X11_Y10_N13
\mem|Mem[98][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[98][9]~feeder_combout\,
	ena => \mem|Mem[98][17]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[98][9]~q\);

-- Location: FF_X16_Y10_N7
\mem|Mem[96][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[96][17]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[96][9]~q\);

-- Location: LCCOMB_X16_Y10_N6
\mem|Mux8~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~22_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & ((\mem|Mem[98][9]~q\))) # (!\mar1|ou_MAR\(1) & (\mem|Mem[96][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[96][9]~q\,
	datad => \mem|Mem[98][9]~q\,
	combout => \mem|Mux8~22_combout\);

-- Location: FF_X12_Y10_N13
\mem|Mem[106][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[106][17]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[106][9]~q\);

-- Location: LCCOMB_X12_Y10_N12
\mem|Mux8~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~23_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux8~22_combout\ & ((\mem|Mem[106][9]~q\))) # (!\mem|Mux8~22_combout\ & (\mem|Mem[104][9]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux8~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[104][9]~q\,
	datac => \mem|Mem[106][9]~q\,
	datad => \mem|Mux8~22_combout\,
	combout => \mem|Mux8~23_combout\);

-- Location: FF_X11_Y11_N25
\mem|Mem[72][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[72][9]~feeder_combout\,
	ena => \mem|Mem[72][17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[72][9]~q\);

-- Location: FF_X16_Y11_N21
\mem|Mem[66][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[66][9]~feeder_combout\,
	ena => \mem|Mem[66][17]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[66][9]~q\);

-- Location: FF_X17_Y11_N5
\mem|Mem[64][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[64][17]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[64][9]~q\);

-- Location: LCCOMB_X17_Y11_N4
\mem|Mux8~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~24_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & ((\mem|Mem[66][9]~q\))) # (!\mar1|ou_MAR\(1) & (\mem|Mem[64][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[64][9]~q\,
	datad => \mem|Mem[66][9]~q\,
	combout => \mem|Mux8~24_combout\);

-- Location: FF_X11_Y11_N19
\mem|Mem[74][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[74][17]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[74][9]~q\);

-- Location: LCCOMB_X11_Y11_N18
\mem|Mux8~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~25_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux8~24_combout\ & ((\mem|Mem[74][9]~q\))) # (!\mem|Mux8~24_combout\ & (\mem|Mem[72][9]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux8~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[72][9]~q\,
	datac => \mem|Mem[74][9]~q\,
	datad => \mem|Mux8~24_combout\,
	combout => \mem|Mux8~25_combout\);

-- Location: LCCOMB_X12_Y13_N14
\mem|Mux8~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~26_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mux8~23_combout\))) # (!\mar1|ou_MAR\(5) & (\mem|Mux8~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux8~25_combout\,
	datab => \mem|Mux8~23_combout\,
	datac => \mar1|ou_MAR\(4),
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux8~26_combout\);

-- Location: FF_X11_Y12_N25
\mem|Mem[114][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[114][9]~feeder_combout\,
	ena => \mem|Mem[114][17]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[114][9]~q\);

-- Location: FF_X11_Y14_N21
\mem|Mem[120][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[120][9]~feeder_combout\,
	ena => \mem|Mem[120][17]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[120][9]~q\);

-- Location: FF_X14_Y14_N23
\mem|Mem[112][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[112][17]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[112][9]~q\);

-- Location: LCCOMB_X14_Y14_N22
\mem|Mux8~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~27_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1)) # ((\mem|Mem[120][9]~q\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(1) & (\mem|Mem[112][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[112][9]~q\,
	datad => \mem|Mem[120][9]~q\,
	combout => \mem|Mux8~27_combout\);

-- Location: FF_X12_Y16_N1
\mem|Mem[122][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[122][17]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[122][9]~q\);

-- Location: LCCOMB_X12_Y16_N0
\mem|Mux8~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~28_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux8~27_combout\ & ((\mem|Mem[122][9]~q\))) # (!\mem|Mux8~27_combout\ & (\mem|Mem[114][9]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux8~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[114][9]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[122][9]~q\,
	datad => \mem|Mux8~27_combout\,
	combout => \mem|Mux8~28_combout\);

-- Location: LCCOMB_X12_Y13_N8
\mem|Mux8~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~29_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux8~26_combout\ & (\mem|Mux8~28_combout\)) # (!\mem|Mux8~26_combout\ & ((\mem|Mux8~21_combout\))))) # (!\mar1|ou_MAR\(4) & (\mem|Mux8~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux8~26_combout\,
	datac => \mem|Mux8~28_combout\,
	datad => \mem|Mux8~21_combout\,
	combout => \mem|Mux8~29_combout\);

-- Location: LCCOMB_X12_Y13_N10
\mem|Mux8~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~30_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0)) # ((\mem|Mux8~19_combout\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & (\mem|Mux8~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux8~29_combout\,
	datad => \mem|Mux8~19_combout\,
	combout => \mem|Mux8~30_combout\);

-- Location: FF_X21_Y12_N17
\mem|Mem[79][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[79][17]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[79][9]~q\);

-- Location: FF_X24_Y14_N3
\mem|Mem[87][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[87][9]~feeder_combout\,
	ena => \mem|Mem[87][17]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[87][9]~q\);

-- Location: FF_X23_Y18_N3
\mem|Mem[71][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[71][17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[71][9]~q\);

-- Location: LCCOMB_X23_Y18_N2
\mem|Mux8~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~31_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(4) & (\mem|Mem[87][9]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[71][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[87][9]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[71][9]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux8~31_combout\);

-- Location: FF_X22_Y18_N7
\mem|Mem[95][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[95][9]~feeder_combout\,
	ena => \mem|Mem[95][17]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[95][9]~q\);

-- Location: LCCOMB_X21_Y12_N16
\mem|Mux8~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~32_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux8~31_combout\ & (\mem|Mem[95][9]~q\)) # (!\mem|Mux8~31_combout\ & ((\mem|Mem[79][9]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux8~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[95][9]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[79][9]~q\,
	datad => \mem|Mux8~31_combout\,
	combout => \mem|Mux8~32_combout\);

-- Location: FF_X15_Y14_N29
\mem|Mem[117][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[117][9]~feeder_combout\,
	ena => \mem|Mem[117][17]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[117][9]~q\);

-- Location: FF_X14_Y12_N27
\mem|Mem[109][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[109][9]~feeder_combout\,
	ena => \mem|Mem[109][17]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[109][9]~q\);

-- Location: FF_X14_Y12_N21
\mem|Mem[101][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[101][17]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[101][9]~q\);

-- Location: LCCOMB_X14_Y12_N20
\mem|Mux8~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~33_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(3) & (\mem|Mem[109][9]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[101][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[109][9]~q\,
	datac => \mem|Mem[101][9]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux8~33_combout\);

-- Location: FF_X15_Y12_N9
\mem|Mem[125][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[125][17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[125][9]~q\);

-- Location: LCCOMB_X15_Y12_N8
\mem|Mux8~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~34_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux8~33_combout\ & ((\mem|Mem[125][9]~q\))) # (!\mem|Mux8~33_combout\ & (\mem|Mem[117][9]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux8~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[117][9]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[125][9]~q\,
	datad => \mem|Mux8~33_combout\,
	combout => \mem|Mux8~34_combout\);

-- Location: FF_X20_Y14_N19
\mem|Mem[85][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[85][9]~feeder_combout\,
	ena => \mem|Mem[85][17]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[85][9]~q\);

-- Location: FF_X22_Y13_N3
\mem|Mem[77][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[77][9]~feeder_combout\,
	ena => \mem|Mem[77][17]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[77][9]~q\);

-- Location: FF_X22_Y14_N15
\mem|Mem[69][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[69][17]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[69][9]~q\);

-- Location: LCCOMB_X22_Y14_N14
\mem|Mux8~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~35_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(3))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(3) & ((\mem|Mem[77][9]~q\))) # (!\mar1|ou_MAR\(3) & (\mem|Mem[69][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[69][9]~q\,
	datad => \mem|Mem[77][9]~q\,
	combout => \mem|Mux8~35_combout\);

-- Location: FF_X23_Y14_N21
\mem|Mem[93][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[93][17]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[93][9]~q\);

-- Location: LCCOMB_X23_Y14_N20
\mem|Mux8~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~36_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux8~35_combout\ & ((\mem|Mem[93][9]~q\))) # (!\mem|Mux8~35_combout\ & (\mem|Mem[85][9]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux8~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[85][9]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[93][9]~q\,
	datad => \mem|Mux8~35_combout\,
	combout => \mem|Mux8~36_combout\);

-- Location: LCCOMB_X21_Y12_N18
\mem|Mux8~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~37_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(1)) # ((\mem|Mux8~34_combout\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(1) & ((\mem|Mux8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux8~34_combout\,
	datad => \mem|Mux8~36_combout\,
	combout => \mem|Mux8~37_combout\);

-- Location: FF_X10_Y12_N13
\mem|Mem[119][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[119][9]~feeder_combout\,
	ena => \mem|Mem[119][17]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[119][9]~q\);

-- Location: FF_X14_Y9_N1
\mem|Mem[111][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[111][9]~feeder_combout\,
	ena => \mem|Mem[111][17]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[111][9]~q\);

-- Location: FF_X10_Y9_N1
\mem|Mem[103][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[103][17]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[103][9]~q\);

-- Location: LCCOMB_X10_Y9_N0
\mem|Mux8~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~38_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(3) & (\mem|Mem[111][9]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[103][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[111][9]~q\,
	datac => \mem|Mem[103][9]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux8~38_combout\);

-- Location: FF_X12_Y12_N11
\mem|Mem[127][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[127][17]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[127][9]~q\);

-- Location: LCCOMB_X12_Y12_N10
\mem|Mux8~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~39_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux8~38_combout\ & ((\mem|Mem[127][9]~q\))) # (!\mem|Mux8~38_combout\ & (\mem|Mem[119][9]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux8~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[119][9]~q\,
	datac => \mem|Mem[127][9]~q\,
	datad => \mem|Mux8~38_combout\,
	combout => \mem|Mux8~39_combout\);

-- Location: LCCOMB_X21_Y12_N12
\mem|Mux8~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~40_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux8~37_combout\ & (\mem|Mux8~39_combout\)) # (!\mem|Mux8~37_combout\ & ((\mem|Mux8~32_combout\))))) # (!\mar1|ou_MAR\(1) & (\mem|Mux8~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux8~37_combout\,
	datac => \mem|Mux8~39_combout\,
	datad => \mem|Mux8~32_combout\,
	combout => \mem|Mux8~40_combout\);

-- Location: LCCOMB_X12_Y13_N4
\mem|Mux8~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~41_combout\ = (\mem|Mux8~30_combout\ & (((\mem|Mux8~40_combout\)) # (!\mar1|ou_MAR\(0)))) # (!\mem|Mux8~30_combout\ & (\mar1|ou_MAR\(0) & (\mem|Mux8~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux8~30_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux8~9_combout\,
	datad => \mem|Mux8~40_combout\,
	combout => \mem|Mux8~41_combout\);

-- Location: FF_X11_Y25_N27
\mem|Mem[38][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[38][17]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[38][9]~q\);

-- Location: FF_X9_Y22_N3
\mem|Mem[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[22][9]~feeder_combout\,
	ena => \mem|Mem[22][17]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[22][9]~q\);

-- Location: FF_X15_Y17_N13
\mem|Mem[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~11_combout\,
	sload => VCC,
	ena => \mem|Mem[6][1]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[6][9]~q\);

-- Location: LCCOMB_X15_Y17_N12
\mem|Mux8~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~42_combout\ = (\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(4))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & ((\mem|Mem[22][9]~q\))) # (!\mar1|ou_MAR\(4) & (\mem|Mem[6][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[6][9]~q\,
	datad => \mem|Mem[22][9]~q\,
	combout => \mem|Mux8~42_combout\);

-- Location: FF_X22_Y24_N13
\mem|Mem[54][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[54][9]~feeder_combout\,
	ena => \mem|Mem[54][17]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[54][9]~q\);

-- Location: LCCOMB_X11_Y25_N26
\mem|Mux8~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~43_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux8~42_combout\ & (\mem|Mem[54][9]~q\)) # (!\mem|Mux8~42_combout\ & ((\mem|Mem[38][9]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux8~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[54][9]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[38][9]~q\,
	datad => \mem|Mux8~42_combout\,
	combout => \mem|Mux8~43_combout\);

-- Location: FF_X11_Y21_N7
\mem|Mem[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[19][9]~feeder_combout\,
	ena => \mem|Mem[19][17]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[19][9]~q\);

-- Location: FF_X21_Y20_N1
\mem|Mem[35][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[35][9]~feeder_combout\,
	ena => \mem|Mem[35][17]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[35][9]~q\);

-- Location: FF_X15_Y18_N7
\mem|Mem[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~11_combout\,
	sload => VCC,
	ena => \mem|Mem[3][16]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[3][9]~q\);

-- Location: LCCOMB_X15_Y18_N6
\mem|Mux8~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~44_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mem[35][9]~q\))) # (!\mar1|ou_MAR\(5) & (\mem|Mem[3][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[3][9]~q\,
	datad => \mem|Mem[35][9]~q\,
	combout => \mem|Mux8~44_combout\);

-- Location: FF_X12_Y22_N31
\mem|Mem[51][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[51][17]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[51][9]~q\);

-- Location: LCCOMB_X12_Y22_N30
\mem|Mux8~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~45_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux8~44_combout\ & ((\mem|Mem[51][9]~q\))) # (!\mem|Mux8~44_combout\ & (\mem|Mem[19][9]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux8~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[19][9]~q\,
	datac => \mem|Mem[51][9]~q\,
	datad => \mem|Mux8~44_combout\,
	combout => \mem|Mux8~45_combout\);

-- Location: FF_X10_Y21_N27
\mem|Mem[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[18][9]~feeder_combout\,
	ena => \mem|Mem[18][17]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[18][9]~q\);

-- Location: FF_X22_Y24_N23
\mem|Mem[34][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[34][9]~feeder_combout\,
	ena => \mem|Mem[34][17]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[34][9]~q\);

-- Location: FF_X17_Y18_N19
\mem|Mem[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~11_combout\,
	sload => VCC,
	ena => \mem|Mem[2][11]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[2][9]~q\);

-- Location: LCCOMB_X17_Y18_N18
\mem|Mux8~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~46_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4)) # ((\mem|Mem[34][9]~q\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & (\mem|Mem[2][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[2][9]~q\,
	datad => \mem|Mem[34][9]~q\,
	combout => \mem|Mux8~46_combout\);

-- Location: FF_X12_Y16_N3
\mem|Mem[50][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[50][17]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[50][9]~q\);

-- Location: LCCOMB_X12_Y16_N2
\mem|Mux8~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~47_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux8~46_combout\ & ((\mem|Mem[50][9]~q\))) # (!\mem|Mux8~46_combout\ & (\mem|Mem[18][9]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux8~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[18][9]~q\,
	datac => \mem|Mem[50][9]~q\,
	datad => \mem|Mux8~46_combout\,
	combout => \mem|Mux8~47_combout\);

-- Location: LCCOMB_X15_Y25_N16
\mem|Mux8~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~48_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & ((\mem|Mux8~45_combout\))) # (!\mar1|ou_MAR\(0) & (\mem|Mux8~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux8~47_combout\,
	datad => \mem|Mux8~45_combout\,
	combout => \mem|Mux8~48_combout\);

-- Location: FF_X14_Y22_N3
\mem|Mem[39][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[39][17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[39][9]~q\);

-- Location: FF_X10_Y20_N3
\mem|Mem[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[23][9]~feeder_combout\,
	ena => \mem|Mem[23][17]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[23][9]~q\);

-- Location: FF_X16_Y20_N25
\mem|Mem[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~11_combout\,
	sload => VCC,
	ena => \mem|Mem[7][16]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[7][9]~q\);

-- Location: LCCOMB_X16_Y20_N24
\mem|Mux8~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~49_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[23][9]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[7][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[23][9]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[7][9]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux8~49_combout\);

-- Location: FF_X12_Y24_N29
\mem|Mem[55][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[55][9]~feeder_combout\,
	ena => \mem|Mem[55][17]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[55][9]~q\);

-- Location: LCCOMB_X14_Y22_N2
\mem|Mux8~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~50_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux8~49_combout\ & (\mem|Mem[55][9]~q\)) # (!\mem|Mux8~49_combout\ & ((\mem|Mem[39][9]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux8~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[55][9]~q\,
	datac => \mem|Mem[39][9]~q\,
	datad => \mem|Mux8~49_combout\,
	combout => \mem|Mux8~50_combout\);

-- Location: LCCOMB_X15_Y25_N2
\mem|Mux8~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~51_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux8~48_combout\ & (\mem|Mux8~50_combout\)) # (!\mem|Mux8~48_combout\ & ((\mem|Mux8~43_combout\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux8~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux8~50_combout\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux8~43_combout\,
	datad => \mem|Mux8~48_combout\,
	combout => \mem|Mux8~51_combout\);

-- Location: FF_X22_Y19_N17
\mem|Mem[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[25][17]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[25][9]~q\);

-- Location: FF_X16_Y16_N27
\mem|Mem[41][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[41][9]~feeder_combout\,
	ena => \mem|Mem[41][17]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[41][9]~q\);

-- Location: FF_X16_Y16_N21
\mem|Mem[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~11_combout\,
	sload => VCC,
	ena => \mem|Mem[9][5]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[9][9]~q\);

-- Location: LCCOMB_X16_Y16_N20
\mem|Mux8~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~52_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mem[41][9]~q\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mem[9][9]~q\ & !\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[41][9]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[9][9]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux8~52_combout\);

-- Location: FF_X22_Y19_N3
\mem|Mem[57][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[57][9]~feeder_combout\,
	ena => \mem|Mem[57][17]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[57][9]~q\);

-- Location: LCCOMB_X22_Y19_N16
\mem|Mux8~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~53_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux8~52_combout\ & (\mem|Mem[57][9]~q\)) # (!\mem|Mux8~52_combout\ & ((\mem|Mem[25][9]~q\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux8~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[57][9]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[25][9]~q\,
	datad => \mem|Mux8~52_combout\,
	combout => \mem|Mux8~53_combout\);

-- Location: FF_X17_Y24_N27
\mem|Mem[44][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[44][9]~feeder_combout\,
	ena => \mem|Mem[44][17]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[44][9]~q\);

-- Location: FF_X16_Y12_N9
\mem|Mem[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[28][17]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[28][9]~q\);

-- Location: FF_X12_Y19_N9
\mem|Mem[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem~133_combout\,
	ena => \mem|Mem[12][3]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[12][9]~q\);

-- Location: LCCOMB_X16_Y12_N8
\mem|Mux8~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~54_combout\ = (\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(4))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[28][9]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[12][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[28][9]~q\,
	datad => \mem|Mem[12][9]~q\,
	combout => \mem|Mux8~54_combout\);

-- Location: FF_X16_Y12_N27
\mem|Mem[60][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[60][17]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[60][9]~q\);

-- Location: LCCOMB_X16_Y12_N26
\mem|Mux8~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~55_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux8~54_combout\ & (\mem|Mem[60][9]~q\)) # (!\mem|Mux8~54_combout\ & ((\mem|Mem[44][9]~q\))))) # (!\mar1|ou_MAR\(5) & (\mem|Mux8~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mux8~54_combout\,
	datac => \mem|Mem[60][9]~q\,
	datad => \mem|Mem[44][9]~q\,
	combout => \mem|Mux8~55_combout\);

-- Location: FF_X22_Y23_N17
\mem|Mem[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[24][9]~feeder_combout\,
	ena => \mem|Mem[24][17]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[24][9]~q\);

-- Location: FF_X23_Y21_N9
\mem|Mem[40][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[40][9]~feeder_combout\,
	ena => \mem|Mem[40][17]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[40][9]~q\);

-- Location: FF_X15_Y21_N5
\mem|Mem[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~11_combout\,
	sload => VCC,
	ena => \mem|Mem[8][3]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[8][9]~q\);

-- Location: LCCOMB_X15_Y21_N4
\mem|Mux8~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~56_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mem[40][9]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[8][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[40][9]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[8][9]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux8~56_combout\);

-- Location: FF_X22_Y23_N27
\mem|Mem[56][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[56][17]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[56][9]~q\);

-- Location: LCCOMB_X22_Y23_N26
\mem|Mux8~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~57_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux8~56_combout\ & ((\mem|Mem[56][9]~q\))) # (!\mem|Mux8~56_combout\ & (\mem|Mem[24][9]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux8~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[24][9]~q\,
	datac => \mem|Mem[56][9]~q\,
	datad => \mem|Mux8~56_combout\,
	combout => \mem|Mux8~57_combout\);

-- Location: LCCOMB_X12_Y13_N30
\mem|Mux8~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~58_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux8~55_combout\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux8~57_combout\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux8~55_combout\,
	datac => \mem|Mux8~57_combout\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux8~58_combout\);

-- Location: FF_X11_Y24_N7
\mem|Mem[45][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[45][9]~feeder_combout\,
	ena => \mem|Mem[45][17]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[45][9]~q\);

-- Location: FF_X11_Y23_N11
\mem|Mem[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[29][9]~feeder_combout\,
	ena => \mem|Mem[29][17]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[29][9]~q\);

-- Location: FF_X11_Y23_N21
\mem|Mem[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[13][17]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[13][9]~q\);

-- Location: LCCOMB_X11_Y23_N20
\mem|Mux8~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~59_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[29][9]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[13][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[29][9]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[13][9]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux8~59_combout\);

-- Location: FF_X14_Y25_N11
\mem|Mem[61][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[61][17]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[61][9]~q\);

-- Location: LCCOMB_X14_Y25_N10
\mem|Mux8~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~60_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux8~59_combout\ & ((\mem|Mem[61][9]~q\))) # (!\mem|Mux8~59_combout\ & (\mem|Mem[45][9]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux8~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[45][9]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[61][9]~q\,
	datad => \mem|Mux8~59_combout\,
	combout => \mem|Mux8~60_combout\);

-- Location: LCCOMB_X12_Y13_N16
\mem|Mux8~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~61_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux8~58_combout\ & ((\mem|Mux8~60_combout\))) # (!\mem|Mux8~58_combout\ & (\mem|Mux8~53_combout\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux8~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux8~53_combout\,
	datac => \mem|Mux8~58_combout\,
	datad => \mem|Mux8~60_combout\,
	combout => \mem|Mux8~61_combout\);

-- Location: FF_X17_Y10_N9
\mem|Mem[33][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[33][17]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[33][9]~q\);

-- Location: FF_X11_Y17_N29
\mem|Mem[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[17][9]~feeder_combout\,
	ena => \mem|Mem[17][17]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[17][9]~q\);

-- Location: FF_X16_Y19_N19
\mem|Mem[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~11_combout\,
	sload => VCC,
	ena => \mem|Mem[1][11]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[1][9]~q\);

-- Location: LCCOMB_X16_Y19_N18
\mem|Mux8~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~62_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[17][9]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[1][9]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[17][9]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[1][9]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux8~62_combout\);

-- Location: FF_X19_Y18_N11
\mem|Mem[49][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[49][9]~feeder_combout\,
	ena => \mem|Mem[49][17]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[49][9]~q\);

-- Location: LCCOMB_X17_Y10_N8
\mem|Mux8~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~63_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux8~62_combout\ & (\mem|Mem[49][9]~q\)) # (!\mem|Mux8~62_combout\ & ((\mem|Mem[33][9]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux8~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[49][9]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[33][9]~q\,
	datad => \mem|Mux8~62_combout\,
	combout => \mem|Mux8~63_combout\);

-- Location: FF_X19_Y20_N19
\mem|Mem[36][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[36][9]~feeder_combout\,
	ena => \mem|Mem[36][17]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[36][9]~q\);

-- Location: FF_X16_Y18_N23
\mem|Mem[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[20][9]~feeder_combout\,
	ena => \mem|Mem[20][5]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[20][9]~q\);

-- Location: FF_X15_Y17_N7
\mem|Mem[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~11_combout\,
	sload => VCC,
	ena => \mem|Mem[4][11]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[4][9]~q\);

-- Location: LCCOMB_X15_Y17_N6
\mem|Mux8~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~64_combout\ = (\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(4))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & ((\mem|Mem[20][9]~q\))) # (!\mar1|ou_MAR\(4) & (\mem|Mem[4][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[4][9]~q\,
	datad => \mem|Mem[20][9]~q\,
	combout => \mem|Mux8~64_combout\);

-- Location: FF_X19_Y20_N21
\mem|Mem[52][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[52][17]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[52][9]~q\);

-- Location: LCCOMB_X19_Y20_N20
\mem|Mux8~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~65_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux8~64_combout\ & (\mem|Mem[52][9]~q\)) # (!\mem|Mux8~64_combout\ & ((\mem|Mem[36][9]~q\))))) # (!\mar1|ou_MAR\(5) & (\mem|Mux8~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mux8~64_combout\,
	datac => \mem|Mem[52][9]~q\,
	datad => \mem|Mem[36][9]~q\,
	combout => \mem|Mux8~65_combout\);

-- Location: FF_X22_Y20_N9
\mem|Mem[32][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[32][9]~feeder_combout\,
	ena => \mem|Mem[32][17]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[32][9]~q\);

-- Location: FF_X12_Y17_N19
\mem|Mem[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[16][9]~feeder_combout\,
	ena => \mem|Mem[16][17]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[16][9]~q\);

-- Location: FF_X16_Y19_N21
\mem|Mem[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~11_combout\,
	sload => VCC,
	ena => \mem|Mem[0][14]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[0][9]~q\);

-- Location: LCCOMB_X16_Y19_N20
\mem|Mux8~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~66_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[16][9]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[0][9]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[16][9]~q\,
	datac => \mem|Mem[0][9]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux8~66_combout\);

-- Location: FF_X12_Y13_N27
\mem|Mem[48][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[48][17]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[48][9]~q\);

-- Location: LCCOMB_X12_Y13_N26
\mem|Mux8~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~67_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux8~66_combout\ & ((\mem|Mem[48][9]~q\))) # (!\mem|Mux8~66_combout\ & (\mem|Mem[32][9]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux8~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[32][9]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[48][9]~q\,
	datad => \mem|Mux8~66_combout\,
	combout => \mem|Mux8~67_combout\);

-- Location: LCCOMB_X12_Y13_N20
\mem|Mux8~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~68_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0)) # ((\mem|Mux8~65_combout\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & (\mem|Mux8~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux8~67_combout\,
	datad => \mem|Mux8~65_combout\,
	combout => \mem|Mux8~68_combout\);

-- Location: FF_X10_Y23_N31
\mem|Mem[37][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[37][9]~feeder_combout\,
	ena => \mem|Mem[37][17]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[37][9]~q\);

-- Location: FF_X16_Y18_N25
\mem|Mem[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[21][9]~feeder_combout\,
	ena => \mem|Mem[21][3]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[21][9]~q\);

-- Location: FF_X11_Y19_N25
\mem|Mem[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~11_combout\,
	sload => VCC,
	ena => \mem|Mem[5][1]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[5][9]~q\);

-- Location: LCCOMB_X11_Y19_N24
\mem|Mux8~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~69_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[21][9]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[5][9]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[21][9]~q\,
	datac => \mem|Mem[5][9]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux8~69_combout\);

-- Location: FF_X11_Y19_N19
\mem|Mem[53][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[53][17]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[53][9]~q\);

-- Location: LCCOMB_X11_Y19_N18
\mem|Mux8~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~70_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux8~69_combout\ & (\mem|Mem[53][9]~q\)) # (!\mem|Mux8~69_combout\ & ((\mem|Mem[37][9]~q\))))) # (!\mar1|ou_MAR\(5) & (\mem|Mux8~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mux8~69_combout\,
	datac => \mem|Mem[53][9]~q\,
	datad => \mem|Mem[37][9]~q\,
	combout => \mem|Mux8~70_combout\);

-- Location: LCCOMB_X12_Y13_N22
\mem|Mux8~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~71_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux8~68_combout\ & ((\mem|Mux8~70_combout\))) # (!\mem|Mux8~68_combout\ & (\mem|Mux8~63_combout\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux8~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux8~63_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux8~70_combout\,
	datad => \mem|Mux8~68_combout\,
	combout => \mem|Mux8~71_combout\);

-- Location: LCCOMB_X12_Y13_N24
\mem|Mux8~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~72_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1)) # ((\mem|Mux8~61_combout\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(1) & (\mem|Mux8~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux8~71_combout\,
	datad => \mem|Mux8~61_combout\,
	combout => \mem|Mux8~72_combout\);

-- Location: FF_X15_Y25_N5
\mem|Mem[43][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[43][17]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[43][9]~q\);

-- Location: FF_X15_Y24_N19
\mem|Mem[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[15][9]~feeder_combout\,
	ena => \mem|Mem[15][17]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[15][9]~q\);

-- Location: FF_X16_Y21_N3
\mem|Mem[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~11_combout\,
	sload => VCC,
	ena => \mem|Mem[11][13]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[11][9]~q\);

-- Location: LCCOMB_X16_Y21_N2
\mem|Mux8~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~73_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(5)) # ((\mem|Mem[15][9]~q\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(5) & (\mem|Mem[11][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[11][9]~q\,
	datad => \mem|Mem[15][9]~q\,
	combout => \mem|Mux8~73_combout\);

-- Location: FF_X21_Y21_N25
\mem|Mem[47][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[47][9]~feeder_combout\,
	ena => \mem|Mem[47][17]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[47][9]~q\);

-- Location: LCCOMB_X15_Y25_N4
\mem|Mux8~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~74_combout\ = (\mem|Mux8~73_combout\ & (((\mem|Mem[47][9]~q\)) # (!\mar1|ou_MAR\(5)))) # (!\mem|Mux8~73_combout\ & (\mar1|ou_MAR\(5) & (\mem|Mem[43][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux8~73_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[43][9]~q\,
	datad => \mem|Mem[47][9]~q\,
	combout => \mem|Mux8~74_combout\);

-- Location: FF_X9_Y21_N7
\mem|Mem[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[30][9]~feeder_combout\,
	ena => \mem|Mem[30][17]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[30][9]~q\);

-- Location: FF_X20_Y21_N11
\mem|Mem[58][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[58][9]~feeder_combout\,
	ena => \mem|Mem[58][17]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[58][9]~q\);

-- Location: FF_X12_Y21_N23
\mem|Mem[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[26][17]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[26][9]~q\);

-- Location: LCCOMB_X12_Y21_N22
\mem|Mux8~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~75_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(5) & (\mem|Mem[58][9]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[26][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[58][9]~q\,
	datac => \mem|Mem[26][9]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux8~75_combout\);

-- Location: FF_X14_Y24_N5
\mem|Mem[62][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[62][17]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[62][9]~q\);

-- Location: LCCOMB_X14_Y24_N4
\mem|Mux8~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~76_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux8~75_combout\ & ((\mem|Mem[62][9]~q\))) # (!\mem|Mux8~75_combout\ & (\mem|Mem[30][9]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux8~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[30][9]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[62][9]~q\,
	datad => \mem|Mux8~75_combout\,
	combout => \mem|Mux8~76_combout\);

-- Location: FF_X9_Y23_N29
\mem|Mem[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[14][9]~feeder_combout\,
	ena => \mem|Mem[14][17]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[14][9]~q\);

-- Location: FF_X20_Y21_N29
\mem|Mem[42][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[42][9]~feeder_combout\,
	ena => \mem|Mem[42][17]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[42][9]~q\);

-- Location: FF_X15_Y21_N23
\mem|Mem[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~11_combout\,
	sload => VCC,
	ena => \mem|Mem[10][11]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[10][9]~q\);

-- Location: LCCOMB_X15_Y21_N22
\mem|Mux8~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~77_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(5) & (\mem|Mem[42][9]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[10][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[42][9]~q\,
	datac => \mem|Mem[10][9]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux8~77_combout\);

-- Location: FF_X14_Y24_N15
\mem|Mem[46][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[46][17]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[46][9]~q\);

-- Location: LCCOMB_X14_Y24_N14
\mem|Mux8~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~78_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux8~77_combout\ & ((\mem|Mem[46][9]~q\))) # (!\mem|Mux8~77_combout\ & (\mem|Mem[14][9]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux8~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[14][9]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[46][9]~q\,
	datad => \mem|Mux8~77_combout\,
	combout => \mem|Mux8~78_combout\);

-- Location: LCCOMB_X15_Y25_N6
\mem|Mux8~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~79_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(4) & ((\mem|Mux8~76_combout\))) # (!\mar1|ou_MAR\(4) & (\mem|Mux8~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux8~78_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mar1|ou_MAR\(4),
	datad => \mem|Mux8~76_combout\,
	combout => \mem|Mux8~79_combout\);

-- Location: FF_X8_Y21_N27
\mem|Mem[59][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[59][9]~feeder_combout\,
	ena => \mem|Mem[59][17]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[59][9]~q\);

-- Location: FF_X19_Y21_N25
\mem|Mem[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[31][9]~feeder_combout\,
	ena => \mem|Mem[31][17]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[31][9]~q\);

-- Location: FF_X11_Y22_N11
\mem|Mem[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[27][17]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[27][9]~q\);

-- Location: LCCOMB_X11_Y22_N10
\mem|Mux8~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~80_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(2) & (\mem|Mem[31][9]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[27][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[31][9]~q\,
	datac => \mem|Mem[27][9]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux8~80_combout\);

-- Location: FF_X19_Y21_N3
\mem|Mem[63][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(9),
	sload => VCC,
	ena => \mem|Mem[63][17]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[63][9]~q\);

-- Location: LCCOMB_X19_Y21_N2
\mem|Mux8~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~81_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux8~80_combout\ & ((\mem|Mem[63][9]~q\))) # (!\mem|Mux8~80_combout\ & (\mem|Mem[59][9]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux8~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[59][9]~q\,
	datac => \mem|Mem[63][9]~q\,
	datad => \mem|Mux8~80_combout\,
	combout => \mem|Mux8~81_combout\);

-- Location: LCCOMB_X15_Y25_N24
\mem|Mux8~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~82_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux8~79_combout\ & (\mem|Mux8~81_combout\)) # (!\mem|Mux8~79_combout\ & ((\mem|Mux8~74_combout\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux8~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux8~81_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux8~74_combout\,
	datad => \mem|Mux8~79_combout\,
	combout => \mem|Mux8~82_combout\);

-- Location: LCCOMB_X12_Y13_N18
\mem|Mux8~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~83_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux8~72_combout\ & (\mem|Mux8~82_combout\)) # (!\mem|Mux8~72_combout\ & ((\mem|Mux8~51_combout\))))) # (!\mar1|ou_MAR\(1) & (\mem|Mux8~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux8~72_combout\,
	datac => \mem|Mux8~82_combout\,
	datad => \mem|Mux8~51_combout\,
	combout => \mem|Mux8~83_combout\);

-- Location: LCCOMB_X12_Y13_N0
\mem|Mux8~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux8~84_combout\ = (\mar1|ou_MAR\(6) & (\mem|Mux8~41_combout\)) # (!\mar1|ou_MAR\(6) & ((\mem|Mux8~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mar1|ou_MAR\(6),
	datac => \mem|Mux8~41_combout\,
	datad => \mem|Mux8~83_combout\,
	combout => \mem|Mux8~84_combout\);

-- Location: FF_X21_Y14_N19
\mem|Mem[86][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[86][17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[86][10]~q\);

-- Location: FF_X23_Y12_N23
\mem|Mem[83][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[83][10]~feeder_combout\,
	ena => \mem|Mem[83][17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[83][10]~q\);

-- Location: FF_X21_Y14_N21
\mem|Mem[82][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[82][17]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[82][10]~q\);

-- Location: LCCOMB_X21_Y14_N20
\mem|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~0_combout\ = (\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2)) # ((\mem|Mem[83][10]~q\)))) # (!\mar1|ou_MAR\(0) & (!\mar1|ou_MAR\(2) & (\mem|Mem[82][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[82][10]~q\,
	datad => \mem|Mem[83][10]~q\,
	combout => \mem|Mux7~0_combout\);

-- Location: FF_X24_Y14_N29
\mem|Mem[87][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[87][10]~feeder_combout\,
	ena => \mem|Mem[87][17]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[87][10]~q\);

-- Location: LCCOMB_X21_Y14_N18
\mem|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~1_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux7~0_combout\ & (\mem|Mem[87][10]~q\)) # (!\mem|Mux7~0_combout\ & ((\mem|Mem[86][10]~q\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[87][10]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[86][10]~q\,
	datad => \mem|Mux7~0_combout\,
	combout => \mem|Mux7~1_combout\);

-- Location: FF_X8_Y13_N25
\mem|Mem[89][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[89][10]~feeder_combout\,
	ena => \mem|Mem[89][17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[89][10]~q\);

-- Location: FF_X17_Y13_N11
\mem|Mem[92][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[92][10]~feeder_combout\,
	ena => \mem|Mem[92][17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[92][10]~q\);

-- Location: FF_X23_Y16_N21
\mem|Mem[88][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[88][17]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[88][10]~q\);

-- Location: LCCOMB_X23_Y16_N20
\mem|Mux7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~2_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & ((\mem|Mem[92][10]~q\))) # (!\mar1|ou_MAR\(2) & (\mem|Mem[88][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[88][10]~q\,
	datad => \mem|Mem[92][10]~q\,
	combout => \mem|Mux7~2_combout\);

-- Location: FF_X23_Y14_N15
\mem|Mem[93][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[93][17]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[93][10]~q\);

-- Location: LCCOMB_X23_Y14_N14
\mem|Mux7~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~3_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux7~2_combout\ & ((\mem|Mem[93][10]~q\))) # (!\mem|Mux7~2_combout\ & (\mem|Mem[89][10]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[89][10]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[93][10]~q\,
	datad => \mem|Mux7~2_combout\,
	combout => \mem|Mux7~3_combout\);

-- Location: FF_X22_Y15_N11
\mem|Mem[81][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[81][10]~feeder_combout\,
	ena => \mem|Mem[81][17]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[81][10]~q\);

-- Location: FF_X22_Y17_N19
\mem|Mem[84][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[84][10]~feeder_combout\,
	ena => \mem|Mem[84][17]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[84][10]~q\);

-- Location: FF_X20_Y16_N19
\mem|Mem[80][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[80][17]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[80][10]~q\);

-- Location: LCCOMB_X20_Y16_N18
\mem|Mux7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~4_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0)) # ((\mem|Mem[84][10]~q\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & (\mem|Mem[80][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[80][10]~q\,
	datad => \mem|Mem[84][10]~q\,
	combout => \mem|Mux7~4_combout\);

-- Location: FF_X22_Y15_N29
\mem|Mem[85][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[85][17]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[85][10]~q\);

-- Location: LCCOMB_X22_Y15_N28
\mem|Mux7~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~5_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux7~4_combout\ & ((\mem|Mem[85][10]~q\))) # (!\mem|Mux7~4_combout\ & (\mem|Mem[81][10]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[81][10]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[85][10]~q\,
	datad => \mem|Mux7~4_combout\,
	combout => \mem|Mux7~5_combout\);

-- Location: LCCOMB_X20_Y18_N18
\mem|Mux7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~6_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1)) # ((\mem|Mux7~3_combout\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(1) & ((\mem|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux7~3_combout\,
	datad => \mem|Mux7~5_combout\,
	combout => \mem|Mux7~6_combout\);

-- Location: FF_X24_Y17_N27
\mem|Mem[94][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[94][17]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[94][10]~q\);

-- Location: FF_X22_Y11_N31
\mem|Mem[91][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[91][10]~feeder_combout\,
	ena => \mem|Mem[91][17]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[91][10]~q\);

-- Location: FF_X23_Y16_N7
\mem|Mem[90][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[90][17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[90][10]~q\);

-- Location: LCCOMB_X23_Y16_N6
\mem|Mux7~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~7_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mem[91][10]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[90][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[91][10]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[90][10]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux7~7_combout\);

-- Location: FF_X23_Y15_N17
\mem|Mem[95][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[95][10]~feeder_combout\,
	ena => \mem|Mem[95][17]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[95][10]~q\);

-- Location: LCCOMB_X24_Y17_N26
\mem|Mux7~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~8_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux7~7_combout\ & (\mem|Mem[95][10]~q\)) # (!\mem|Mux7~7_combout\ & ((\mem|Mem[94][10]~q\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[95][10]~q\,
	datac => \mem|Mem[94][10]~q\,
	datad => \mem|Mux7~7_combout\,
	combout => \mem|Mux7~8_combout\);

-- Location: LCCOMB_X20_Y18_N4
\mem|Mux7~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~9_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux7~6_combout\ & (\mem|Mux7~8_combout\)) # (!\mem|Mux7~6_combout\ & ((\mem|Mux7~1_combout\))))) # (!\mar1|ou_MAR\(1) & (\mem|Mux7~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux7~6_combout\,
	datac => \mem|Mux7~8_combout\,
	datad => \mem|Mux7~1_combout\,
	combout => \mem|Mux7~9_combout\);

-- Location: FF_X10_Y9_N11
\mem|Mem[102][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[102][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[102][10]~q\);

-- Location: FF_X14_Y12_N31
\mem|Mem[101][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[101][10]~feeder_combout\,
	ena => \mem|Mem[101][17]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[101][10]~q\);

-- Location: FF_X9_Y14_N15
\mem|Mem[100][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[100][17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[100][10]~q\);

-- Location: LCCOMB_X9_Y14_N14
\mem|Mux7~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~10_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(0) & (\mem|Mem[101][10]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[100][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[101][10]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[100][10]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux7~10_combout\);

-- Location: FF_X10_Y9_N5
\mem|Mem[103][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[103][10]~feeder_combout\,
	ena => \mem|Mem[103][17]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[103][10]~q\);

-- Location: LCCOMB_X10_Y9_N10
\mem|Mux7~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~11_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux7~10_combout\ & (\mem|Mem[103][10]~q\)) # (!\mem|Mux7~10_combout\ & ((\mem|Mem[102][10]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[103][10]~q\,
	datac => \mem|Mem[102][10]~q\,
	datad => \mem|Mux7~10_combout\,
	combout => \mem|Mux7~11_combout\);

-- Location: FF_X12_Y11_N5
\mem|Mem[105][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[105][10]~feeder_combout\,
	ena => \mem|Mem[105][17]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[105][10]~q\);

-- Location: FF_X12_Y10_N23
\mem|Mem[106][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[106][10]~feeder_combout\,
	ena => \mem|Mem[106][17]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[106][10]~q\);

-- Location: FF_X12_Y10_N1
\mem|Mem[104][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[104][17]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[104][10]~q\);

-- Location: LCCOMB_X12_Y10_N0
\mem|Mux7~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~12_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(1) & (\mem|Mem[106][10]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[104][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[106][10]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[104][10]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux7~12_combout\);

-- Location: FF_X12_Y11_N7
\mem|Mem[107][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[107][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[107][10]~q\);

-- Location: LCCOMB_X12_Y11_N6
\mem|Mux7~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~13_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux7~12_combout\ & ((\mem|Mem[107][10]~q\))) # (!\mem|Mux7~12_combout\ & (\mem|Mem[105][10]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[105][10]~q\,
	datac => \mem|Mem[107][10]~q\,
	datad => \mem|Mux7~12_combout\,
	combout => \mem|Mux7~13_combout\);

-- Location: FF_X14_Y10_N19
\mem|Mem[97][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[97][10]~feeder_combout\,
	ena => \mem|Mem[97][17]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[97][10]~q\);

-- Location: FF_X11_Y10_N15
\mem|Mem[98][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[98][10]~feeder_combout\,
	ena => \mem|Mem[98][17]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[98][10]~q\);

-- Location: FF_X16_Y10_N1
\mem|Mem[96][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[96][17]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[96][10]~q\);

-- Location: LCCOMB_X16_Y10_N0
\mem|Mux7~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~14_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(1) & ((\mem|Mem[98][10]~q\))) # (!\mar1|ou_MAR\(1) & (\mem|Mem[96][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[96][10]~q\,
	datad => \mem|Mem[98][10]~q\,
	combout => \mem|Mux7~14_combout\);

-- Location: FF_X16_Y10_N3
\mem|Mem[99][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[99][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[99][10]~q\);

-- Location: LCCOMB_X16_Y10_N2
\mem|Mux7~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~15_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux7~14_combout\ & ((\mem|Mem[99][10]~q\))) # (!\mem|Mux7~14_combout\ & (\mem|Mem[97][10]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[97][10]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[99][10]~q\,
	datad => \mem|Mux7~14_combout\,
	combout => \mem|Mux7~15_combout\);

-- Location: LCCOMB_X17_Y17_N26
\mem|Mux7~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~16_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(2)) # (\mem|Mux7~13_combout\)))) # (!\mar1|ou_MAR\(3) & (\mem|Mux7~15_combout\ & (!\mar1|ou_MAR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux7~15_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mar1|ou_MAR\(2),
	datad => \mem|Mux7~13_combout\,
	combout => \mem|Mux7~16_combout\);

-- Location: FF_X14_Y13_N21
\mem|Mem[110][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[110][10]~feeder_combout\,
	ena => \mem|Mem[110][17]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[110][10]~q\);

-- Location: FF_X19_Y12_N13
\mem|Mem[109][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[109][10]~feeder_combout\,
	ena => \mem|Mem[109][17]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[109][10]~q\);

-- Location: FF_X14_Y13_N31
\mem|Mem[108][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[108][17]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[108][10]~q\);

-- Location: LCCOMB_X14_Y13_N30
\mem|Mux7~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~17_combout\ = (\mar1|ou_MAR\(1) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(0) & ((\mem|Mem[109][10]~q\))) # (!\mar1|ou_MAR\(0) & (\mem|Mem[108][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[108][10]~q\,
	datad => \mem|Mem[109][10]~q\,
	combout => \mem|Mux7~17_combout\);

-- Location: FF_X14_Y9_N19
\mem|Mem[111][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[111][17]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[111][10]~q\);

-- Location: LCCOMB_X14_Y9_N18
\mem|Mux7~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~18_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux7~17_combout\ & (\mem|Mem[111][10]~q\)) # (!\mem|Mux7~17_combout\ & ((\mem|Mem[110][10]~q\))))) # (!\mar1|ou_MAR\(1) & (\mem|Mux7~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux7~17_combout\,
	datac => \mem|Mem[111][10]~q\,
	datad => \mem|Mem[110][10]~q\,
	combout => \mem|Mux7~18_combout\);

-- Location: LCCOMB_X17_Y17_N28
\mem|Mux7~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~19_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux7~16_combout\ & (\mem|Mux7~18_combout\)) # (!\mem|Mux7~16_combout\ & ((\mem|Mux7~11_combout\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux7~18_combout\,
	datac => \mem|Mux7~16_combout\,
	datad => \mem|Mux7~11_combout\,
	combout => \mem|Mux7~19_combout\);

-- Location: FF_X15_Y11_N21
\mem|Mem[67][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[67][17]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[67][10]~q\);

-- Location: FF_X12_Y9_N17
\mem|Mem[70][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[70][10]~feeder_combout\,
	ena => \mem|Mem[70][17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[70][10]~q\);

-- Location: FF_X16_Y11_N23
\mem|Mem[66][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[66][17]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[66][10]~q\);

-- Location: LCCOMB_X16_Y11_N22
\mem|Mux7~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~20_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0)) # ((\mem|Mem[70][10]~q\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & (\mem|Mem[66][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[66][10]~q\,
	datad => \mem|Mem[70][10]~q\,
	combout => \mem|Mux7~20_combout\);

-- Location: FF_X23_Y13_N9
\mem|Mem[71][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[71][10]~feeder_combout\,
	ena => \mem|Mem[71][17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[71][10]~q\);

-- Location: LCCOMB_X15_Y11_N20
\mem|Mux7~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~21_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux7~20_combout\ & (\mem|Mem[71][10]~q\)) # (!\mem|Mux7~20_combout\ & ((\mem|Mem[67][10]~q\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux7~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[71][10]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[67][10]~q\,
	datad => \mem|Mux7~20_combout\,
	combout => \mem|Mux7~21_combout\);

-- Location: FF_X10_Y13_N13
\mem|Mem[73][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[73][10]~feeder_combout\,
	ena => \mem|Mem[73][17]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[73][10]~q\);

-- Location: FF_X19_Y13_N31
\mem|Mem[76][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[76][10]~feeder_combout\,
	ena => \mem|Mem[76][17]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[76][10]~q\);

-- Location: FF_X15_Y13_N7
\mem|Mem[72][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[72][17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[72][10]~q\);

-- Location: LCCOMB_X15_Y13_N6
\mem|Mux7~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~22_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0)) # ((\mem|Mem[76][10]~q\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & (\mem|Mem[72][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[72][10]~q\,
	datad => \mem|Mem[76][10]~q\,
	combout => \mem|Mux7~22_combout\);

-- Location: FF_X15_Y13_N17
\mem|Mem[77][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[77][17]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[77][10]~q\);

-- Location: LCCOMB_X15_Y13_N16
\mem|Mux7~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~23_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux7~22_combout\ & ((\mem|Mem[77][10]~q\))) # (!\mem|Mux7~22_combout\ & (\mem|Mem[73][10]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux7~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[73][10]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[77][10]~q\,
	datad => \mem|Mux7~22_combout\,
	combout => \mem|Mux7~23_combout\);

-- Location: FF_X22_Y14_N1
\mem|Mem[65][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[65][10]~feeder_combout\,
	ena => \mem|Mem[65][17]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[65][10]~q\);

-- Location: FF_X17_Y14_N9
\mem|Mem[68][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[68][10]~feeder_combout\,
	ena => \mem|Mem[68][17]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[68][10]~q\);

-- Location: FF_X17_Y11_N15
\mem|Mem[64][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[64][17]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[64][10]~q\);

-- Location: LCCOMB_X17_Y11_N14
\mem|Mux7~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~24_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[68][10]~q\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[64][10]~q\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[68][10]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[64][10]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux7~24_combout\);

-- Location: FF_X22_Y14_N27
\mem|Mem[69][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[69][17]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[69][10]~q\);

-- Location: LCCOMB_X22_Y14_N26
\mem|Mux7~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~25_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux7~24_combout\ & ((\mem|Mem[69][10]~q\))) # (!\mem|Mux7~24_combout\ & (\mem|Mem[65][10]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux7~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[65][10]~q\,
	datac => \mem|Mem[69][10]~q\,
	datad => \mem|Mux7~24_combout\,
	combout => \mem|Mux7~25_combout\);

-- Location: LCCOMB_X17_Y17_N6
\mem|Mux7~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~26_combout\ = (\mar1|ou_MAR\(1) & (\mar1|ou_MAR\(3))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mux7~23_combout\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mux7~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux7~23_combout\,
	datad => \mem|Mux7~25_combout\,
	combout => \mem|Mux7~26_combout\);

-- Location: FF_X17_Y12_N15
\mem|Mem[75][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[75][10]~feeder_combout\,
	ena => \mem|Mem[75][17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[75][10]~q\);

-- Location: FF_X16_Y9_N5
\mem|Mem[78][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[78][10]~feeder_combout\,
	ena => \mem|Mem[78][17]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[78][10]~q\);

-- Location: FF_X11_Y11_N13
\mem|Mem[74][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[74][17]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[74][10]~q\);

-- Location: LCCOMB_X11_Y11_N12
\mem|Mux7~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~27_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mem[78][10]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[74][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[78][10]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[74][10]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux7~27_combout\);

-- Location: FF_X21_Y12_N23
\mem|Mem[79][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[79][17]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[79][10]~q\);

-- Location: LCCOMB_X21_Y12_N22
\mem|Mux7~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~28_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux7~27_combout\ & ((\mem|Mem[79][10]~q\))) # (!\mem|Mux7~27_combout\ & (\mem|Mem[75][10]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux7~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[75][10]~q\,
	datac => \mem|Mem[79][10]~q\,
	datad => \mem|Mux7~27_combout\,
	combout => \mem|Mux7~28_combout\);

-- Location: LCCOMB_X17_Y17_N24
\mem|Mux7~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~29_combout\ = (\mem|Mux7~26_combout\ & (((\mem|Mux7~28_combout\)) # (!\mar1|ou_MAR\(1)))) # (!\mem|Mux7~26_combout\ & (\mar1|ou_MAR\(1) & (\mem|Mux7~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux7~26_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux7~21_combout\,
	datad => \mem|Mux7~28_combout\,
	combout => \mem|Mux7~29_combout\);

-- Location: LCCOMB_X17_Y17_N10
\mem|Mux7~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~30_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mux7~19_combout\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mux7~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux7~19_combout\,
	datac => \mar1|ou_MAR\(5),
	datad => \mem|Mux7~29_combout\,
	combout => \mem|Mux7~30_combout\);

-- Location: FF_X17_Y13_N5
\mem|Mem[124][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[124][17]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[124][10]~q\);

-- Location: FF_X7_Y14_N29
\mem|Mem[121][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[121][10]~feeder_combout\,
	ena => \mem|Mem[121][17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[121][10]~q\);

-- Location: FF_X11_Y14_N31
\mem|Mem[120][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[120][17]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[120][10]~q\);

-- Location: LCCOMB_X11_Y14_N30
\mem|Mux7~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~31_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[121][10]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[120][10]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[121][10]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[120][10]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux7~31_combout\);

-- Location: FF_X15_Y12_N27
\mem|Mem[125][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[125][10]~feeder_combout\,
	ena => \mem|Mem[125][17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[125][10]~q\);

-- Location: LCCOMB_X17_Y13_N4
\mem|Mux7~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~32_combout\ = (\mem|Mux7~31_combout\ & ((\mem|Mem[125][10]~q\) # ((!\mar1|ou_MAR\(2))))) # (!\mem|Mux7~31_combout\ & (((\mem|Mem[124][10]~q\ & \mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[125][10]~q\,
	datab => \mem|Mux7~31_combout\,
	datac => \mem|Mem[124][10]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux7~32_combout\);

-- Location: FF_X10_Y13_N7
\mem|Mem[118][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[118][10]~feeder_combout\,
	ena => \mem|Mem[118][17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[118][10]~q\);

-- Location: FF_X10_Y12_N7
\mem|Mem[115][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[115][10]~feeder_combout\,
	ena => \mem|Mem[115][17]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[115][10]~q\);

-- Location: FF_X11_Y12_N3
\mem|Mem[114][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[114][17]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[114][10]~q\);

-- Location: LCCOMB_X11_Y12_N2
\mem|Mux7~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~33_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mem[115][10]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[114][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[115][10]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[114][10]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux7~33_combout\);

-- Location: FF_X8_Y14_N25
\mem|Mem[119][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[119][17]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[119][10]~q\);

-- Location: LCCOMB_X8_Y14_N24
\mem|Mux7~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~34_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux7~33_combout\ & ((\mem|Mem[119][10]~q\))) # (!\mem|Mux7~33_combout\ & (\mem|Mem[118][10]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux7~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[118][10]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[119][10]~q\,
	datad => \mem|Mux7~33_combout\,
	combout => \mem|Mux7~34_combout\);

-- Location: FF_X17_Y14_N3
\mem|Mem[116][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[116][10]~feeder_combout\,
	ena => \mem|Mem[116][17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[116][10]~q\);

-- Location: FF_X12_Y14_N15
\mem|Mem[113][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[113][10]~feeder_combout\,
	ena => \mem|Mem[113][17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[113][10]~q\);

-- Location: FF_X14_Y14_N1
\mem|Mem[112][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[112][17]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[112][10]~q\);

-- Location: LCCOMB_X14_Y14_N0
\mem|Mux7~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~35_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[113][10]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[112][10]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[113][10]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[112][10]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux7~35_combout\);

-- Location: FF_X15_Y14_N15
\mem|Mem[117][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[117][17]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[117][10]~q\);

-- Location: LCCOMB_X15_Y14_N14
\mem|Mux7~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~36_combout\ = (\mem|Mux7~35_combout\ & (((\mem|Mem[117][10]~q\) # (!\mar1|ou_MAR\(2))))) # (!\mem|Mux7~35_combout\ & (\mem|Mem[116][10]~q\ & ((\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux7~35_combout\,
	datab => \mem|Mem[116][10]~q\,
	datac => \mem|Mem[117][10]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux7~36_combout\);

-- Location: LCCOMB_X19_Y14_N12
\mem|Mux7~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~37_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & ((\mem|Mux7~34_combout\))) # (!\mar1|ou_MAR\(1) & (\mem|Mux7~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux7~36_combout\,
	datad => \mem|Mux7~34_combout\,
	combout => \mem|Mux7~37_combout\);

-- Location: FF_X12_Y12_N13
\mem|Mem[126][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[126][10]~feeder_combout\,
	ena => \mem|Mem[126][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[126][10]~q\);

-- Location: FF_X9_Y12_N11
\mem|Mem[123][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[123][10]~feeder_combout\,
	ena => \mem|Mem[123][17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[123][10]~q\);

-- Location: FF_X12_Y16_N5
\mem|Mem[122][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[122][17]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[122][10]~q\);

-- Location: LCCOMB_X12_Y16_N4
\mem|Mux7~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~38_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[123][10]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[122][10]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[123][10]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[122][10]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux7~38_combout\);

-- Location: FF_X23_Y15_N27
\mem|Mem[127][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[127][17]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[127][10]~q\);

-- Location: LCCOMB_X23_Y15_N26
\mem|Mux7~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~39_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux7~38_combout\ & ((\mem|Mem[127][10]~q\))) # (!\mem|Mux7~38_combout\ & (\mem|Mem[126][10]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux7~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[126][10]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[127][10]~q\,
	datad => \mem|Mux7~38_combout\,
	combout => \mem|Mux7~39_combout\);

-- Location: LCCOMB_X19_Y14_N14
\mem|Mux7~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~40_combout\ = (\mem|Mux7~37_combout\ & (((\mem|Mux7~39_combout\)) # (!\mar1|ou_MAR\(3)))) # (!\mem|Mux7~37_combout\ & (\mar1|ou_MAR\(3) & ((\mem|Mux7~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux7~37_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux7~39_combout\,
	datad => \mem|Mux7~32_combout\,
	combout => \mem|Mux7~40_combout\);

-- Location: LCCOMB_X17_Y17_N4
\mem|Mux7~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~41_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux7~30_combout\ & ((\mem|Mux7~40_combout\))) # (!\mem|Mux7~30_combout\ & (\mem|Mux7~9_combout\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux7~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux7~9_combout\,
	datac => \mem|Mux7~40_combout\,
	datad => \mem|Mux7~30_combout\,
	combout => \mem|Mux7~41_combout\);

-- Location: FF_X9_Y21_N17
\mem|Mem[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[22][17]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[22][10]~q\);

-- Location: FF_X12_Y20_N31
\mem|Mem[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[28][10]~feeder_combout\,
	ena => \mem|Mem[28][17]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[28][10]~q\);

-- Location: FF_X16_Y18_N3
\mem|Mem[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~12_combout\,
	sload => VCC,
	ena => \mem|Mem[20][5]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[20][10]~q\);

-- Location: LCCOMB_X16_Y18_N2
\mem|Mux7~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~42_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[28][10]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[20][10]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[28][10]~q\,
	datac => \mem|Mem[20][10]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux7~42_combout\);

-- Location: FF_X9_Y21_N27
\mem|Mem[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[30][10]~feeder_combout\,
	ena => \mem|Mem[30][17]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[30][10]~q\);

-- Location: LCCOMB_X9_Y21_N16
\mem|Mux7~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~43_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux7~42_combout\ & (\mem|Mem[30][10]~q\)) # (!\mem|Mux7~42_combout\ & ((\mem|Mem[22][10]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux7~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[30][10]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[22][10]~q\,
	datad => \mem|Mux7~42_combout\,
	combout => \mem|Mux7~43_combout\);

-- Location: FF_X17_Y24_N21
\mem|Mem[44][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[44][10]~feeder_combout\,
	ena => \mem|Mem[44][17]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[44][10]~q\);

-- Location: FF_X17_Y25_N15
\mem|Mem[38][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[38][10]~feeder_combout\,
	ena => \mem|Mem[38][17]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[38][10]~q\);

-- Location: FF_X17_Y25_N17
\mem|Mem[36][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[36][17]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[36][10]~q\);

-- Location: LCCOMB_X17_Y25_N16
\mem|Mux7~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~44_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mem[38][10]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[36][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[38][10]~q\,
	datac => \mem|Mem[36][10]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux7~44_combout\);

-- Location: FF_X14_Y24_N17
\mem|Mem[46][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[46][17]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[46][10]~q\);

-- Location: LCCOMB_X14_Y24_N16
\mem|Mux7~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~45_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux7~44_combout\ & ((\mem|Mem[46][10]~q\))) # (!\mem|Mux7~44_combout\ & (\mem|Mem[44][10]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux7~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[44][10]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[46][10]~q\,
	datad => \mem|Mux7~44_combout\,
	combout => \mem|Mux7~45_combout\);

-- Location: FF_X17_Y21_N1
\mem|Mem[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem~134_combout\,
	ena => \mem|Mem[12][3]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[12][10]~q\);

-- Location: FF_X14_Y19_N1
\mem|Mem[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[6][10]~feeder_combout\,
	ena => \mem|Mem[6][1]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[6][10]~q\);

-- Location: FF_X17_Y19_N23
\mem|Mem[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~12_combout\,
	sload => VCC,
	ena => \mem|Mem[4][11]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[4][10]~q\);

-- Location: LCCOMB_X17_Y19_N22
\mem|Mux7~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~46_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & ((\mem|Mem[6][10]~q\))) # (!\mar1|ou_MAR\(1) & (\mem|Mem[4][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[4][10]~q\,
	datad => \mem|Mem[6][10]~q\,
	combout => \mem|Mux7~46_combout\);

-- Location: FF_X17_Y21_N19
\mem|Mem[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[14][17]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[14][10]~q\);

-- Location: LCCOMB_X17_Y21_N18
\mem|Mux7~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~47_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux7~46_combout\ & ((\mem|Mem[14][10]~q\))) # (!\mem|Mux7~46_combout\ & (\mem|Mem[12][10]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux7~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[12][10]~q\,
	datac => \mem|Mem[14][10]~q\,
	datad => \mem|Mux7~46_combout\,
	combout => \mem|Mux7~47_combout\);

-- Location: LCCOMB_X17_Y21_N28
\mem|Mux7~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~48_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mux7~45_combout\))) # (!\mar1|ou_MAR\(5) & (\mem|Mux7~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux7~47_combout\,
	datac => \mem|Mux7~45_combout\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux7~48_combout\);

-- Location: FF_X19_Y24_N21
\mem|Mem[54][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[54][17]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[54][10]~q\);

-- Location: FF_X16_Y25_N31
\mem|Mem[60][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[60][10]~feeder_combout\,
	ena => \mem|Mem[60][17]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[60][10]~q\);

-- Location: FF_X19_Y20_N7
\mem|Mem[52][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[52][17]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[52][10]~q\);

-- Location: LCCOMB_X19_Y20_N6
\mem|Mux7~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~49_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[60][10]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[52][10]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[60][10]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[52][10]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux7~49_combout\);

-- Location: FF_X19_Y24_N7
\mem|Mem[62][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[62][10]~feeder_combout\,
	ena => \mem|Mem[62][17]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[62][10]~q\);

-- Location: LCCOMB_X19_Y24_N20
\mem|Mux7~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~50_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux7~49_combout\ & (\mem|Mem[62][10]~q\)) # (!\mem|Mux7~49_combout\ & ((\mem|Mem[54][10]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux7~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[62][10]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[54][10]~q\,
	datad => \mem|Mux7~49_combout\,
	combout => \mem|Mux7~50_combout\);

-- Location: LCCOMB_X17_Y21_N14
\mem|Mux7~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~51_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux7~48_combout\ & (\mem|Mux7~50_combout\)) # (!\mem|Mux7~48_combout\ & ((\mem|Mux7~43_combout\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux7~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux7~50_combout\,
	datac => \mem|Mux7~43_combout\,
	datad => \mem|Mux7~48_combout\,
	combout => \mem|Mux7~51_combout\);

-- Location: FF_X11_Y21_N17
\mem|Mem[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[19][17]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[19][10]~q\);

-- Location: FF_X19_Y22_N21
\mem|Mem[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[25][10]~feeder_combout\,
	ena => \mem|Mem[25][17]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[25][10]~q\);

-- Location: FF_X11_Y17_N23
\mem|Mem[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[17][17]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[17][10]~q\);

-- Location: LCCOMB_X11_Y17_N22
\mem|Mux7~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~52_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mem[25][10]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[17][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[25][10]~q\,
	datac => \mem|Mem[17][10]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux7~52_combout\);

-- Location: FF_X8_Y21_N21
\mem|Mem[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[27][10]~feeder_combout\,
	ena => \mem|Mem[27][17]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[27][10]~q\);

-- Location: LCCOMB_X11_Y21_N16
\mem|Mux7~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~53_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux7~52_combout\ & (\mem|Mem[27][10]~q\)) # (!\mem|Mux7~52_combout\ & ((\mem|Mem[19][10]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux7~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[27][10]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[19][10]~q\,
	datad => \mem|Mux7~52_combout\,
	combout => \mem|Mux7~53_combout\);

-- Location: FF_X19_Y12_N7
\mem|Mem[41][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[41][10]~feeder_combout\,
	ena => \mem|Mem[41][17]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[41][10]~q\);

-- Location: FF_X21_Y20_N3
\mem|Mem[35][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[35][10]~feeder_combout\,
	ena => \mem|Mem[35][17]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[35][10]~q\);

-- Location: FF_X19_Y14_N1
\mem|Mem[33][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[33][17]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[33][10]~q\);

-- Location: LCCOMB_X19_Y14_N0
\mem|Mux7~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~54_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[35][10]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[33][10]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[35][10]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[33][10]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux7~54_combout\);

-- Location: FF_X12_Y18_N17
\mem|Mem[43][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[43][17]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[43][10]~q\);

-- Location: LCCOMB_X12_Y18_N16
\mem|Mux7~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~55_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux7~54_combout\ & ((\mem|Mem[43][10]~q\))) # (!\mem|Mux7~54_combout\ & (\mem|Mem[41][10]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux7~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[41][10]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[43][10]~q\,
	datad => \mem|Mux7~54_combout\,
	combout => \mem|Mux7~55_combout\);

-- Location: FF_X16_Y16_N15
\mem|Mem[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[9][10]~feeder_combout\,
	ena => \mem|Mem[9][5]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[9][10]~q\);

-- Location: FF_X15_Y18_N9
\mem|Mem[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[3][10]~feeder_combout\,
	ena => \mem|Mem[3][16]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[3][10]~q\);

-- Location: FF_X16_Y19_N31
\mem|Mem[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~12_combout\,
	sload => VCC,
	ena => \mem|Mem[1][11]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[1][10]~q\);

-- Location: LCCOMB_X16_Y19_N30
\mem|Mux7~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~56_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mem[3][10]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[1][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[3][10]~q\,
	datac => \mem|Mem[1][10]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux7~56_combout\);

-- Location: FF_X12_Y18_N11
\mem|Mem[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~12_combout\,
	sload => VCC,
	ena => \mem|Mem[11][13]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[11][10]~q\);

-- Location: LCCOMB_X12_Y18_N10
\mem|Mux7~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~57_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux7~56_combout\ & ((\mem|Mem[11][10]~q\))) # (!\mem|Mux7~56_combout\ & (\mem|Mem[9][10]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux7~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[9][10]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[11][10]~q\,
	datad => \mem|Mux7~56_combout\,
	combout => \mem|Mux7~57_combout\);

-- Location: LCCOMB_X17_Y17_N22
\mem|Mux7~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~58_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mux7~55_combout\))) # (!\mar1|ou_MAR\(5) & (\mem|Mux7~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mux7~57_combout\,
	datad => \mem|Mux7~55_combout\,
	combout => \mem|Mux7~58_combout\);

-- Location: FF_X12_Y22_N25
\mem|Mem[51][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[51][10]~feeder_combout\,
	ena => \mem|Mem[51][17]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[51][10]~q\);

-- Location: FF_X19_Y22_N15
\mem|Mem[57][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[57][10]~feeder_combout\,
	ena => \mem|Mem[57][17]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[57][10]~q\);

-- Location: FF_X19_Y18_N21
\mem|Mem[49][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[49][17]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[49][10]~q\);

-- Location: LCCOMB_X19_Y18_N20
\mem|Mux7~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~59_combout\ = (\mar1|ou_MAR\(1) & (\mar1|ou_MAR\(3))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & ((\mem|Mem[57][10]~q\))) # (!\mar1|ou_MAR\(3) & (\mem|Mem[49][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[49][10]~q\,
	datad => \mem|Mem[57][10]~q\,
	combout => \mem|Mux7~59_combout\);

-- Location: FF_X12_Y22_N19
\mem|Mem[59][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[59][17]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[59][10]~q\);

-- Location: LCCOMB_X12_Y22_N18
\mem|Mux7~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~60_combout\ = (\mem|Mux7~59_combout\ & (((\mem|Mem[59][10]~q\)) # (!\mar1|ou_MAR\(1)))) # (!\mem|Mux7~59_combout\ & (\mar1|ou_MAR\(1) & ((\mem|Mem[51][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux7~59_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[59][10]~q\,
	datad => \mem|Mem[51][10]~q\,
	combout => \mem|Mux7~60_combout\);

-- Location: LCCOMB_X17_Y17_N0
\mem|Mux7~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~61_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux7~58_combout\ & (\mem|Mux7~60_combout\)) # (!\mem|Mux7~58_combout\ & ((\mem|Mux7~53_combout\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux7~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux7~60_combout\,
	datac => \mem|Mux7~58_combout\,
	datad => \mem|Mux7~53_combout\,
	combout => \mem|Mux7~61_combout\);

-- Location: FF_X12_Y21_N9
\mem|Mem[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[18][17]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[18][10]~q\);

-- Location: FF_X9_Y20_N3
\mem|Mem[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[24][10]~feeder_combout\,
	ena => \mem|Mem[24][17]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[24][10]~q\);

-- Location: FF_X12_Y17_N5
\mem|Mem[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[16][17]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[16][10]~q\);

-- Location: LCCOMB_X12_Y17_N4
\mem|Mux7~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~62_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[24][10]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[16][10]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[24][10]~q\,
	datac => \mem|Mem[16][10]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux7~62_combout\);

-- Location: FF_X12_Y21_N11
\mem|Mem[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[26][10]~feeder_combout\,
	ena => \mem|Mem[26][17]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[26][10]~q\);

-- Location: LCCOMB_X12_Y21_N8
\mem|Mux7~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~63_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux7~62_combout\ & (\mem|Mem[26][10]~q\)) # (!\mem|Mux7~62_combout\ & ((\mem|Mem[18][10]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux7~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[26][10]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[18][10]~q\,
	datad => \mem|Mux7~62_combout\,
	combout => \mem|Mux7~63_combout\);

-- Location: FF_X23_Y21_N27
\mem|Mem[40][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[40][10]~feeder_combout\,
	ena => \mem|Mem[40][17]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[40][10]~q\);

-- Location: FF_X23_Y20_N11
\mem|Mem[34][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[34][10]~feeder_combout\,
	ena => \mem|Mem[34][17]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[34][10]~q\);

-- Location: FF_X22_Y20_N3
\mem|Mem[32][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[32][17]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[32][10]~q\);

-- Location: LCCOMB_X22_Y20_N2
\mem|Mux7~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~64_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[34][10]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[32][10]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[34][10]~q\,
	datac => \mem|Mem[32][10]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux7~64_combout\);

-- Location: FF_X22_Y20_N13
\mem|Mem[42][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[42][17]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[42][10]~q\);

-- Location: LCCOMB_X22_Y20_N12
\mem|Mux7~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~65_combout\ = (\mem|Mux7~64_combout\ & (((\mem|Mem[42][10]~q\) # (!\mar1|ou_MAR\(3))))) # (!\mem|Mux7~64_combout\ & (\mem|Mem[40][10]~q\ & ((\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[40][10]~q\,
	datab => \mem|Mux7~64_combout\,
	datac => \mem|Mem[42][10]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux7~65_combout\);

-- Location: FF_X15_Y16_N15
\mem|Mem[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[8][10]~feeder_combout\,
	ena => \mem|Mem[8][3]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[8][10]~q\);

-- Location: FF_X17_Y18_N21
\mem|Mem[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~12_combout\,
	sload => VCC,
	ena => \mem|Mem[2][11]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[2][10]~q\);

-- Location: FF_X16_Y19_N27
\mem|Mem[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR~12_combout\,
	ena => \mem|Mem[0][14]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[0][10]~q\);

-- Location: LCCOMB_X17_Y18_N20
\mem|Mux7~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~66_combout\ = (\mar1|ou_MAR\(1) & (((\mem|Mem[2][10]~q\) # (\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (\mem|Mem[0][10]~q\ & ((!\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[0][10]~q\,
	datac => \mem|Mem[2][10]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux7~66_combout\);

-- Location: FF_X17_Y17_N19
\mem|Mem[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~12_combout\,
	sload => VCC,
	ena => \mem|Mem[10][11]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[10][10]~q\);

-- Location: LCCOMB_X17_Y17_N18
\mem|Mux7~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~67_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux7~66_combout\ & ((\mem|Mem[10][10]~q\))) # (!\mem|Mux7~66_combout\ & (\mem|Mem[8][10]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux7~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[8][10]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[10][10]~q\,
	datad => \mem|Mux7~66_combout\,
	combout => \mem|Mux7~67_combout\);

-- Location: LCCOMB_X17_Y17_N20
\mem|Mux7~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~68_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux7~65_combout\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & (((!\mar1|ou_MAR\(4) & \mem|Mux7~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux7~65_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mar1|ou_MAR\(4),
	datad => \mem|Mux7~67_combout\,
	combout => \mem|Mux7~68_combout\);

-- Location: FF_X12_Y16_N15
\mem|Mem[50][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[50][10]~feeder_combout\,
	ena => \mem|Mem[50][17]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[50][10]~q\);

-- Location: FF_X24_Y21_N11
\mem|Mem[56][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[56][10]~feeder_combout\,
	ena => \mem|Mem[56][17]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[56][10]~q\);

-- Location: FF_X23_Y19_N3
\mem|Mem[48][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[48][17]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[48][10]~q\);

-- Location: LCCOMB_X23_Y19_N2
\mem|Mux7~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~69_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1)) # ((\mem|Mem[56][10]~q\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(1) & (\mem|Mem[48][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[48][10]~q\,
	datad => \mem|Mem[56][10]~q\,
	combout => \mem|Mux7~69_combout\);

-- Location: FF_X23_Y20_N13
\mem|Mem[58][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[58][17]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[58][10]~q\);

-- Location: LCCOMB_X23_Y20_N12
\mem|Mux7~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~70_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux7~69_combout\ & ((\mem|Mem[58][10]~q\))) # (!\mem|Mux7~69_combout\ & (\mem|Mem[50][10]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux7~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[50][10]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[58][10]~q\,
	datad => \mem|Mux7~69_combout\,
	combout => \mem|Mux7~70_combout\);

-- Location: LCCOMB_X17_Y17_N30
\mem|Mux7~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~71_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux7~68_combout\ & ((\mem|Mux7~70_combout\))) # (!\mem|Mux7~68_combout\ & (\mem|Mux7~63_combout\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux7~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux7~63_combout\,
	datac => \mem|Mux7~70_combout\,
	datad => \mem|Mux7~68_combout\,
	combout => \mem|Mux7~71_combout\);

-- Location: LCCOMB_X17_Y17_N8
\mem|Mux7~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~72_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & ((\mem|Mux7~61_combout\))) # (!\mar1|ou_MAR\(0) & (\mem|Mux7~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux7~71_combout\,
	datad => \mem|Mux7~61_combout\,
	combout => \mem|Mux7~72_combout\);

-- Location: FF_X10_Y20_N21
\mem|Mem[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[23][17]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[23][10]~q\);

-- Location: FF_X14_Y21_N25
\mem|Mem[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[15][10]~feeder_combout\,
	ena => \mem|Mem[15][17]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[15][10]~q\);

-- Location: FF_X16_Y20_N3
\mem|Mem[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~12_combout\,
	sload => VCC,
	ena => \mem|Mem[7][16]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[7][10]~q\);

-- Location: LCCOMB_X16_Y20_N2
\mem|Mux7~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~73_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[15][10]~q\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[7][10]~q\ & !\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[15][10]~q\,
	datac => \mem|Mem[7][10]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux7~73_combout\);

-- Location: FF_X19_Y21_N13
\mem|Mem[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[31][10]~feeder_combout\,
	ena => \mem|Mem[31][17]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[31][10]~q\);

-- Location: LCCOMB_X10_Y20_N20
\mem|Mux7~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~74_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux7~73_combout\ & (\mem|Mem[31][10]~q\)) # (!\mem|Mux7~73_combout\ & ((\mem|Mem[23][10]~q\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux7~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[31][10]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[23][10]~q\,
	datad => \mem|Mux7~73_combout\,
	combout => \mem|Mux7~74_combout\);

-- Location: FF_X10_Y23_N25
\mem|Mem[45][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[45][10]~feeder_combout\,
	ena => \mem|Mem[45][17]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[45][10]~q\);

-- Location: FF_X12_Y25_N17
\mem|Mem[53][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[53][10]~feeder_combout\,
	ena => \mem|Mem[53][17]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[53][10]~q\);

-- Location: FF_X10_Y23_N11
\mem|Mem[37][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[37][17]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[37][10]~q\);

-- Location: LCCOMB_X10_Y23_N10
\mem|Mux7~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~75_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(4) & (\mem|Mem[53][10]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[37][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[53][10]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[37][10]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux7~75_combout\);

-- Location: FF_X14_Y25_N5
\mem|Mem[61][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[61][17]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[61][10]~q\);

-- Location: LCCOMB_X14_Y25_N4
\mem|Mux7~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~76_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux7~75_combout\ & ((\mem|Mem[61][10]~q\))) # (!\mem|Mux7~75_combout\ & (\mem|Mem[45][10]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux7~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[45][10]~q\,
	datac => \mem|Mem[61][10]~q\,
	datad => \mem|Mux7~75_combout\,
	combout => \mem|Mux7~76_combout\);

-- Location: FF_X16_Y18_N5
\mem|Mem[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[21][10]~feeder_combout\,
	ena => \mem|Mem[21][3]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[21][10]~q\);

-- Location: FF_X11_Y23_N23
\mem|Mem[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[13][10]~feeder_combout\,
	ena => \mem|Mem[13][17]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[13][10]~q\);

-- Location: FF_X11_Y19_N13
\mem|Mem[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~12_combout\,
	sload => VCC,
	ena => \mem|Mem[5][1]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[5][10]~q\);

-- Location: LCCOMB_X11_Y19_N12
\mem|Mux7~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~77_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(3))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(3) & ((\mem|Mem[13][10]~q\))) # (!\mar1|ou_MAR\(3) & (\mem|Mem[5][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[5][10]~q\,
	datad => \mem|Mem[13][10]~q\,
	combout => \mem|Mux7~77_combout\);

-- Location: FF_X12_Y20_N17
\mem|Mem[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[29][17]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[29][10]~q\);

-- Location: LCCOMB_X12_Y20_N16
\mem|Mux7~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~78_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux7~77_combout\ & ((\mem|Mem[29][10]~q\))) # (!\mem|Mux7~77_combout\ & (\mem|Mem[21][10]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux7~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[21][10]~q\,
	datac => \mem|Mem[29][10]~q\,
	datad => \mem|Mux7~77_combout\,
	combout => \mem|Mux7~78_combout\);

-- Location: LCCOMB_X17_Y21_N16
\mem|Mux7~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~79_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(1)) # ((\mem|Mux7~76_combout\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(1) & ((\mem|Mux7~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux7~76_combout\,
	datad => \mem|Mux7~78_combout\,
	combout => \mem|Mux7~79_combout\);

-- Location: FF_X21_Y21_N3
\mem|Mem[47][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[47][10]~feeder_combout\,
	ena => \mem|Mem[47][17]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[47][10]~q\);

-- Location: FF_X12_Y24_N15
\mem|Mem[55][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[55][10]~feeder_combout\,
	ena => \mem|Mem[55][17]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[55][10]~q\);

-- Location: FF_X14_Y22_N13
\mem|Mem[39][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[39][17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[39][10]~q\);

-- Location: LCCOMB_X14_Y22_N12
\mem|Mux7~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~80_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[55][10]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[39][10]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[55][10]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[39][10]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux7~80_combout\);

-- Location: FF_X19_Y21_N31
\mem|Mem[63][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \mem|Mem[63][17]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[63][10]~q\);

-- Location: LCCOMB_X19_Y21_N30
\mem|Mux7~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~81_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux7~80_combout\ & (\mem|Mem[63][10]~q\)) # (!\mem|Mux7~80_combout\ & ((\mem|Mem[47][10]~q\))))) # (!\mar1|ou_MAR\(3) & (\mem|Mux7~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mux7~80_combout\,
	datac => \mem|Mem[63][10]~q\,
	datad => \mem|Mem[47][10]~q\,
	combout => \mem|Mux7~81_combout\);

-- Location: LCCOMB_X17_Y21_N26
\mem|Mux7~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~82_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux7~79_combout\ & (\mem|Mux7~81_combout\)) # (!\mem|Mux7~79_combout\ & ((\mem|Mux7~74_combout\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux7~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux7~81_combout\,
	datac => \mem|Mux7~74_combout\,
	datad => \mem|Mux7~79_combout\,
	combout => \mem|Mux7~82_combout\);

-- Location: LCCOMB_X17_Y17_N2
\mem|Mux7~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~83_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux7~72_combout\ & ((\mem|Mux7~82_combout\))) # (!\mem|Mux7~72_combout\ & (\mem|Mux7~51_combout\)))) # (!\mar1|ou_MAR\(2) & (\mem|Mux7~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux7~72_combout\,
	datac => \mem|Mux7~51_combout\,
	datad => \mem|Mux7~82_combout\,
	combout => \mem|Mux7~83_combout\);

-- Location: LCCOMB_X17_Y17_N16
\mem|Mux7~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux7~84_combout\ = (\mar1|ou_MAR\(6) & (\mem|Mux7~41_combout\)) # (!\mar1|ou_MAR\(6) & ((\mem|Mux7~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(6),
	datac => \mem|Mux7~41_combout\,
	datad => \mem|Mux7~83_combout\,
	combout => \mem|Mux7~84_combout\);

-- Location: FF_X8_Y13_N11
\mem|Mem[89][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[89][17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[89][11]~q\);

-- Location: FF_X10_Y10_N19
\mem|Mem[105][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[105][11]~feeder_combout\,
	ena => \mem|Mem[105][17]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[105][11]~q\);

-- Location: FF_X10_Y10_N13
\mem|Mem[73][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[73][17]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[73][11]~q\);

-- Location: LCCOMB_X10_Y10_N12
\mem|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~0_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mem[105][11]~q\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mem[73][11]~q\ & !\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[105][11]~q\,
	datac => \mem|Mem[73][11]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux6~0_combout\);

-- Location: FF_X7_Y14_N31
\mem|Mem[121][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[121][11]~feeder_combout\,
	ena => \mem|Mem[121][17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[121][11]~q\);

-- Location: LCCOMB_X8_Y13_N10
\mem|Mux6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~1_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux6~0_combout\ & (\mem|Mem[121][11]~q\)) # (!\mem|Mux6~0_combout\ & ((\mem|Mem[89][11]~q\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[121][11]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[89][11]~q\,
	datad => \mem|Mux6~0_combout\,
	combout => \mem|Mux6~1_combout\);

-- Location: FF_X14_Y13_N17
\mem|Mem[108][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[108][11]~feeder_combout\,
	ena => \mem|Mem[108][17]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[108][11]~q\);

-- Location: FF_X17_Y13_N7
\mem|Mem[92][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[92][11]~feeder_combout\,
	ena => \mem|Mem[92][17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[92][11]~q\);

-- Location: FF_X19_Y13_N25
\mem|Mem[76][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[76][17]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[76][11]~q\);

-- Location: LCCOMB_X19_Y13_N24
\mem|Mux6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~2_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5)) # ((\mem|Mem[92][11]~q\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(5) & (\mem|Mem[76][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[76][11]~q\,
	datad => \mem|Mem[92][11]~q\,
	combout => \mem|Mux6~2_combout\);

-- Location: FF_X17_Y13_N17
\mem|Mem[124][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[124][17]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[124][11]~q\);

-- Location: LCCOMB_X17_Y13_N16
\mem|Mux6~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~3_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux6~2_combout\ & ((\mem|Mem[124][11]~q\))) # (!\mem|Mux6~2_combout\ & (\mem|Mem[108][11]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[108][11]~q\,
	datac => \mem|Mem[124][11]~q\,
	datad => \mem|Mux6~2_combout\,
	combout => \mem|Mux6~3_combout\);

-- Location: FF_X23_Y16_N17
\mem|Mem[88][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[88][11]~feeder_combout\,
	ena => \mem|Mem[88][17]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[88][11]~q\);

-- Location: FF_X10_Y14_N9
\mem|Mem[104][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[104][11]~feeder_combout\,
	ena => \mem|Mem[104][17]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[104][11]~q\);

-- Location: FF_X15_Y13_N3
\mem|Mem[72][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[72][17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[72][11]~q\);

-- Location: LCCOMB_X15_Y13_N2
\mem|Mux6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~4_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mem[104][11]~q\))) # (!\mar1|ou_MAR\(5) & (\mem|Mem[72][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[72][11]~q\,
	datad => \mem|Mem[104][11]~q\,
	combout => \mem|Mux6~4_combout\);

-- Location: FF_X10_Y15_N17
\mem|Mem[120][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[120][17]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[120][11]~q\);

-- Location: LCCOMB_X10_Y15_N16
\mem|Mux6~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~5_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux6~4_combout\ & ((\mem|Mem[120][11]~q\))) # (!\mem|Mux6~4_combout\ & (\mem|Mem[88][11]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[88][11]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[120][11]~q\,
	datad => \mem|Mux6~4_combout\,
	combout => \mem|Mux6~5_combout\);

-- Location: LCCOMB_X14_Y13_N2
\mem|Mux6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~6_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mux6~3_combout\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mux6~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux6~3_combout\,
	datad => \mem|Mux6~5_combout\,
	combout => \mem|Mux6~6_combout\);

-- Location: FF_X22_Y13_N21
\mem|Mem[109][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[109][17]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[109][11]~q\);

-- Location: FF_X19_Y13_N19
\mem|Mem[93][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[93][11]~feeder_combout\,
	ena => \mem|Mem[93][17]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[93][11]~q\);

-- Location: FF_X22_Y13_N7
\mem|Mem[77][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[77][17]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[77][11]~q\);

-- Location: LCCOMB_X22_Y13_N6
\mem|Mux6~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~7_combout\ = (\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(4))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & ((\mem|Mem[93][11]~q\))) # (!\mar1|ou_MAR\(4) & (\mem|Mem[77][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[77][11]~q\,
	datad => \mem|Mem[93][11]~q\,
	combout => \mem|Mux6~7_combout\);

-- Location: FF_X23_Y14_N17
\mem|Mem[125][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[125][11]~feeder_combout\,
	ena => \mem|Mem[125][17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[125][11]~q\);

-- Location: LCCOMB_X22_Y13_N20
\mem|Mux6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~8_combout\ = (\mem|Mux6~7_combout\ & (((\mem|Mem[125][11]~q\)) # (!\mar1|ou_MAR\(5)))) # (!\mem|Mux6~7_combout\ & (\mar1|ou_MAR\(5) & (\mem|Mem[109][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux6~7_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[109][11]~q\,
	datad => \mem|Mem[125][11]~q\,
	combout => \mem|Mux6~8_combout\);

-- Location: LCCOMB_X14_Y13_N12
\mem|Mux6~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~9_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux6~6_combout\ & (\mem|Mux6~8_combout\)) # (!\mem|Mux6~6_combout\ & ((\mem|Mux6~1_combout\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux6~8_combout\,
	datac => \mem|Mux6~1_combout\,
	datad => \mem|Mux6~6_combout\,
	combout => \mem|Mux6~9_combout\);

-- Location: FF_X10_Y9_N15
\mem|Mem[102][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[102][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[102][11]~q\);

-- Location: FF_X11_Y9_N15
\mem|Mem[86][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[86][11]~feeder_combout\,
	ena => \mem|Mem[86][17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[86][11]~q\);

-- Location: FF_X12_Y9_N19
\mem|Mem[70][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[70][17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[70][11]~q\);

-- Location: LCCOMB_X12_Y9_N18
\mem|Mux6~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~10_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[86][11]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[70][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[86][11]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[70][11]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux6~10_combout\);

-- Location: FF_X12_Y9_N29
\mem|Mem[118][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[118][11]~feeder_combout\,
	ena => \mem|Mem[118][17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[118][11]~q\);

-- Location: LCCOMB_X10_Y9_N14
\mem|Mux6~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~11_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux6~10_combout\ & (\mem|Mem[118][11]~q\)) # (!\mem|Mux6~10_combout\ & ((\mem|Mem[102][11]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[118][11]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[102][11]~q\,
	datad => \mem|Mux6~10_combout\,
	combout => \mem|Mux6~11_combout\);

-- Location: FF_X23_Y12_N25
\mem|Mem[83][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[83][11]~feeder_combout\,
	ena => \mem|Mem[83][17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[83][11]~q\);

-- Location: FF_X14_Y11_N11
\mem|Mem[99][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[99][11]~feeder_combout\,
	ena => \mem|Mem[99][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[99][11]~q\);

-- Location: FF_X15_Y11_N31
\mem|Mem[67][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[67][17]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[67][11]~q\);

-- Location: LCCOMB_X15_Y11_N30
\mem|Mux6~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~12_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mem[99][11]~q\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mem[67][11]~q\ & !\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[99][11]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[67][11]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux6~12_combout\);

-- Location: FF_X15_Y11_N9
\mem|Mem[115][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[115][17]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[115][11]~q\);

-- Location: LCCOMB_X15_Y11_N8
\mem|Mux6~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~13_combout\ = (\mem|Mux6~12_combout\ & (((\mem|Mem[115][11]~q\)) # (!\mar1|ou_MAR\(4)))) # (!\mem|Mux6~12_combout\ & (\mar1|ou_MAR\(4) & ((\mem|Mem[83][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux6~12_combout\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[115][11]~q\,
	datad => \mem|Mem[83][11]~q\,
	combout => \mem|Mux6~13_combout\);

-- Location: FF_X11_Y12_N29
\mem|Mem[82][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[82][11]~feeder_combout\,
	ena => \mem|Mem[82][17]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[82][11]~q\);

-- Location: FF_X11_Y10_N9
\mem|Mem[98][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[98][11]~feeder_combout\,
	ena => \mem|Mem[98][17]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[98][11]~q\);

-- Location: FF_X10_Y11_N25
\mem|Mem[66][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[66][17]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[66][11]~q\);

-- Location: LCCOMB_X10_Y11_N24
\mem|Mux6~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~14_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mem[98][11]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[66][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[98][11]~q\,
	datac => \mem|Mem[66][11]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux6~14_combout\);

-- Location: FF_X11_Y12_N31
\mem|Mem[114][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[114][17]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[114][11]~q\);

-- Location: LCCOMB_X11_Y12_N30
\mem|Mux6~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~15_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux6~14_combout\ & ((\mem|Mem[114][11]~q\))) # (!\mem|Mux6~14_combout\ & (\mem|Mem[82][11]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[82][11]~q\,
	datac => \mem|Mem[114][11]~q\,
	datad => \mem|Mux6~14_combout\,
	combout => \mem|Mux6~15_combout\);

-- Location: LCCOMB_X16_Y15_N26
\mem|Mux6~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~16_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mux6~13_combout\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mux6~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux6~13_combout\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux6~15_combout\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux6~16_combout\);

-- Location: FF_X10_Y9_N9
\mem|Mem[103][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[103][11]~feeder_combout\,
	ena => \mem|Mem[103][17]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[103][11]~q\);

-- Location: FF_X24_Y14_N31
\mem|Mem[87][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[87][11]~feeder_combout\,
	ena => \mem|Mem[87][17]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[87][11]~q\);

-- Location: FF_X23_Y13_N19
\mem|Mem[71][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[71][17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[71][11]~q\);

-- Location: LCCOMB_X23_Y13_N18
\mem|Mux6~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~17_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[87][11]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[71][11]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[87][11]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[71][11]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux6~17_combout\);

-- Location: FF_X8_Y14_N27
\mem|Mem[119][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[119][17]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[119][11]~q\);

-- Location: LCCOMB_X8_Y14_N26
\mem|Mux6~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~18_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux6~17_combout\ & ((\mem|Mem[119][11]~q\))) # (!\mem|Mux6~17_combout\ & (\mem|Mem[103][11]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[103][11]~q\,
	datac => \mem|Mem[119][11]~q\,
	datad => \mem|Mux6~17_combout\,
	combout => \mem|Mux6~18_combout\);

-- Location: LCCOMB_X16_Y15_N4
\mem|Mux6~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~19_combout\ = (\mem|Mux6~16_combout\ & (((\mem|Mux6~18_combout\)) # (!\mar1|ou_MAR\(2)))) # (!\mem|Mux6~16_combout\ & (\mar1|ou_MAR\(2) & (\mem|Mux6~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux6~16_combout\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux6~11_combout\,
	datad => \mem|Mux6~18_combout\,
	combout => \mem|Mux6~19_combout\);

-- Location: FF_X14_Y10_N29
\mem|Mem[97][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[97][17]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[97][11]~q\);

-- Location: FF_X22_Y15_N15
\mem|Mem[81][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[81][11]~feeder_combout\,
	ena => \mem|Mem[81][17]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[81][11]~q\);

-- Location: FF_X19_Y15_N17
\mem|Mem[65][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[65][17]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[65][11]~q\);

-- Location: LCCOMB_X19_Y15_N16
\mem|Mux6~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~20_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[81][11]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[65][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[81][11]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[65][11]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux6~20_combout\);

-- Location: FF_X17_Y15_N27
\mem|Mem[113][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[113][11]~feeder_combout\,
	ena => \mem|Mem[113][17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[113][11]~q\);

-- Location: LCCOMB_X14_Y10_N28
\mem|Mux6~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~21_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux6~20_combout\ & (\mem|Mem[113][11]~q\)) # (!\mem|Mux6~20_combout\ & ((\mem|Mem[97][11]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux6~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[113][11]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[97][11]~q\,
	datad => \mem|Mux6~20_combout\,
	combout => \mem|Mux6~21_combout\);

-- Location: FF_X9_Y14_N9
\mem|Mem[100][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[100][11]~feeder_combout\,
	ena => \mem|Mem[100][17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[100][11]~q\);

-- Location: FF_X22_Y17_N29
\mem|Mem[84][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[84][11]~feeder_combout\,
	ena => \mem|Mem[84][17]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[84][11]~q\);

-- Location: FF_X17_Y14_N29
\mem|Mem[68][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[68][17]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[68][11]~q\);

-- Location: LCCOMB_X17_Y14_N28
\mem|Mux6~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~22_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[84][11]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[68][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[84][11]~q\,
	datac => \mem|Mem[68][11]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux6~22_combout\);

-- Location: FF_X17_Y14_N15
\mem|Mem[116][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[116][17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[116][11]~q\);

-- Location: LCCOMB_X17_Y14_N14
\mem|Mux6~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~23_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux6~22_combout\ & ((\mem|Mem[116][11]~q\))) # (!\mem|Mux6~22_combout\ & (\mem|Mem[100][11]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux6~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[100][11]~q\,
	datac => \mem|Mem[116][11]~q\,
	datad => \mem|Mux6~22_combout\,
	combout => \mem|Mux6~23_combout\);

-- Location: FF_X14_Y14_N19
\mem|Mem[96][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[96][11]~feeder_combout\,
	ena => \mem|Mem[96][17]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[96][11]~q\);

-- Location: FF_X20_Y16_N29
\mem|Mem[80][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[80][11]~feeder_combout\,
	ena => \mem|Mem[80][17]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[80][11]~q\);

-- Location: FF_X17_Y11_N25
\mem|Mem[64][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[64][17]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[64][11]~q\);

-- Location: LCCOMB_X17_Y11_N24
\mem|Mux6~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~24_combout\ = (\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(4))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & ((\mem|Mem[80][11]~q\))) # (!\mar1|ou_MAR\(4) & (\mem|Mem[64][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[64][11]~q\,
	datad => \mem|Mem[80][11]~q\,
	combout => \mem|Mux6~24_combout\);

-- Location: FF_X14_Y14_N29
\mem|Mem[112][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[112][17]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[112][11]~q\);

-- Location: LCCOMB_X14_Y14_N28
\mem|Mux6~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~25_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux6~24_combout\ & ((\mem|Mem[112][11]~q\))) # (!\mem|Mux6~24_combout\ & (\mem|Mem[96][11]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux6~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[96][11]~q\,
	datac => \mem|Mem[112][11]~q\,
	datad => \mem|Mux6~24_combout\,
	combout => \mem|Mux6~25_combout\);

-- Location: LCCOMB_X16_Y15_N22
\mem|Mux6~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~26_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux6~23_combout\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & (((!\mar1|ou_MAR\(0) & \mem|Mux6~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux6~23_combout\,
	datab => \mar1|ou_MAR\(2),
	datac => \mar1|ou_MAR\(0),
	datad => \mem|Mux6~25_combout\,
	combout => \mem|Mux6~26_combout\);

-- Location: FF_X20_Y15_N25
\mem|Mem[101][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[101][11]~feeder_combout\,
	ena => \mem|Mem[101][17]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[101][11]~q\);

-- Location: FF_X22_Y15_N9
\mem|Mem[85][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[85][11]~feeder_combout\,
	ena => \mem|Mem[85][17]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[85][11]~q\);

-- Location: FF_X22_Y14_N29
\mem|Mem[69][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[69][17]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[69][11]~q\);

-- Location: LCCOMB_X22_Y14_N28
\mem|Mux6~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~27_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5)) # ((\mem|Mem[85][11]~q\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(5) & (\mem|Mem[69][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[69][11]~q\,
	datad => \mem|Mem[85][11]~q\,
	combout => \mem|Mux6~27_combout\);

-- Location: FF_X20_Y15_N27
\mem|Mem[117][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[117][17]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[117][11]~q\);

-- Location: LCCOMB_X20_Y15_N26
\mem|Mux6~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~28_combout\ = (\mem|Mux6~27_combout\ & (((\mem|Mem[117][11]~q\)) # (!\mar1|ou_MAR\(5)))) # (!\mem|Mux6~27_combout\ & (\mar1|ou_MAR\(5) & ((\mem|Mem[101][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux6~27_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[117][11]~q\,
	datad => \mem|Mem[101][11]~q\,
	combout => \mem|Mux6~28_combout\);

-- Location: LCCOMB_X16_Y15_N0
\mem|Mux6~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~29_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux6~26_combout\ & ((\mem|Mux6~28_combout\))) # (!\mem|Mux6~26_combout\ & (\mem|Mux6~21_combout\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux6~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux6~21_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux6~26_combout\,
	datad => \mem|Mux6~28_combout\,
	combout => \mem|Mux6~29_combout\);

-- Location: LCCOMB_X16_Y15_N2
\mem|Mux6~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~30_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mux6~19_combout\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mux6~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux6~19_combout\,
	datad => \mem|Mux6~29_combout\,
	combout => \mem|Mux6~30_combout\);

-- Location: FF_X8_Y13_N21
\mem|Mem[79][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[79][17]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[79][11]~q\);

-- Location: FF_X9_Y11_N9
\mem|Mem[107][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[107][11]~feeder_combout\,
	ena => \mem|Mem[107][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[107][11]~q\);

-- Location: FF_X10_Y11_N27
\mem|Mem[75][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[75][17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[75][11]~q\);

-- Location: LCCOMB_X10_Y11_N26
\mem|Mux6~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~31_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mem[107][11]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mem[75][11]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[107][11]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[75][11]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux6~31_combout\);

-- Location: FF_X14_Y9_N13
\mem|Mem[111][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[111][11]~feeder_combout\,
	ena => \mem|Mem[111][17]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[111][11]~q\);

-- Location: LCCOMB_X8_Y13_N20
\mem|Mux6~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~32_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux6~31_combout\ & (\mem|Mem[111][11]~q\)) # (!\mem|Mux6~31_combout\ & ((\mem|Mem[79][11]~q\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux6~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[111][11]~q\,
	datac => \mem|Mem[79][11]~q\,
	datad => \mem|Mux6~31_combout\,
	combout => \mem|Mux6~32_combout\);

-- Location: FF_X24_Y17_N29
\mem|Mem[94][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[94][11]~feeder_combout\,
	ena => \mem|Mem[94][17]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[94][11]~q\);

-- Location: FF_X12_Y16_N17
\mem|Mem[122][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[122][11]~feeder_combout\,
	ena => \mem|Mem[122][17]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[122][11]~q\);

-- Location: FF_X23_Y16_N27
\mem|Mem[90][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[90][17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[90][11]~q\);

-- Location: LCCOMB_X23_Y16_N26
\mem|Mux6~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~33_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(5) & (\mem|Mem[122][11]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[90][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[122][11]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[90][11]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux6~33_combout\);

-- Location: FF_X24_Y17_N23
\mem|Mem[126][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[126][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[126][11]~q\);

-- Location: LCCOMB_X24_Y17_N22
\mem|Mux6~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~34_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux6~33_combout\ & ((\mem|Mem[126][11]~q\))) # (!\mem|Mux6~33_combout\ & (\mem|Mem[94][11]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux6~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[94][11]~q\,
	datac => \mem|Mem[126][11]~q\,
	datad => \mem|Mux6~33_combout\,
	combout => \mem|Mux6~34_combout\);

-- Location: FF_X16_Y9_N31
\mem|Mem[78][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[78][11]~feeder_combout\,
	ena => \mem|Mem[78][17]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[78][11]~q\);

-- Location: FF_X12_Y10_N3
\mem|Mem[106][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[106][11]~feeder_combout\,
	ena => \mem|Mem[106][17]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[106][11]~q\);

-- Location: FF_X11_Y11_N7
\mem|Mem[74][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[74][17]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[74][11]~q\);

-- Location: LCCOMB_X11_Y11_N6
\mem|Mux6~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~35_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mem[106][11]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mem[74][11]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[106][11]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[74][11]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux6~35_combout\);

-- Location: FF_X14_Y13_N7
\mem|Mem[110][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[110][17]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[110][11]~q\);

-- Location: LCCOMB_X14_Y13_N6
\mem|Mux6~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~36_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux6~35_combout\ & ((\mem|Mem[110][11]~q\))) # (!\mem|Mux6~35_combout\ & (\mem|Mem[78][11]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux6~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[78][11]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[110][11]~q\,
	datad => \mem|Mux6~35_combout\,
	combout => \mem|Mux6~36_combout\);

-- Location: LCCOMB_X14_Y13_N24
\mem|Mux6~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~37_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(4) & ((\mem|Mux6~34_combout\))) # (!\mar1|ou_MAR\(4) & (\mem|Mux6~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux6~36_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mar1|ou_MAR\(4),
	datad => \mem|Mux6~34_combout\,
	combout => \mem|Mux6~37_combout\);

-- Location: FF_X9_Y12_N13
\mem|Mem[123][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[123][11]~feeder_combout\,
	ena => \mem|Mem[123][17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[123][11]~q\);

-- Location: FF_X23_Y15_N29
\mem|Mem[95][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[95][11]~feeder_combout\,
	ena => \mem|Mem[95][17]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[95][11]~q\);

-- Location: FF_X22_Y11_N25
\mem|Mem[91][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[91][17]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[91][11]~q\);

-- Location: LCCOMB_X22_Y11_N24
\mem|Mux6~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~38_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[95][11]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[91][11]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[95][11]~q\,
	datac => \mem|Mem[91][11]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux6~38_combout\);

-- Location: FF_X23_Y15_N15
\mem|Mem[127][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[127][17]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[127][11]~q\);

-- Location: LCCOMB_X23_Y15_N14
\mem|Mux6~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~39_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux6~38_combout\ & ((\mem|Mem[127][11]~q\))) # (!\mem|Mux6~38_combout\ & (\mem|Mem[123][11]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux6~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[123][11]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[127][11]~q\,
	datad => \mem|Mux6~38_combout\,
	combout => \mem|Mux6~39_combout\);

-- Location: LCCOMB_X14_Y13_N26
\mem|Mux6~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~40_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux6~37_combout\ & (\mem|Mux6~39_combout\)) # (!\mem|Mux6~37_combout\ & ((\mem|Mux6~32_combout\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux6~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux6~39_combout\,
	datac => \mem|Mux6~32_combout\,
	datad => \mem|Mux6~37_combout\,
	combout => \mem|Mux6~40_combout\);

-- Location: LCCOMB_X16_Y15_N28
\mem|Mux6~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~41_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux6~30_combout\ & (\mem|Mux6~40_combout\)) # (!\mem|Mux6~30_combout\ & ((\mem|Mux6~9_combout\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux6~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux6~40_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux6~9_combout\,
	datad => \mem|Mux6~30_combout\,
	combout => \mem|Mux6~41_combout\);

-- Location: FF_X11_Y21_N3
\mem|Mem[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[19][17]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[19][11]~q\);

-- Location: FF_X9_Y21_N5
\mem|Mem[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[22][11]~feeder_combout\,
	ena => \mem|Mem[22][17]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[22][11]~q\);

-- Location: FF_X10_Y21_N21
\mem|Mem[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[18][17]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[18][11]~q\);

-- Location: LCCOMB_X10_Y21_N20
\mem|Mux6~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~42_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[22][11]~q\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[18][11]~q\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[22][11]~q\,
	datac => \mem|Mem[18][11]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux6~42_combout\);

-- Location: FF_X10_Y20_N15
\mem|Mem[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[23][11]~feeder_combout\,
	ena => \mem|Mem[23][17]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[23][11]~q\);

-- Location: LCCOMB_X11_Y21_N2
\mem|Mux6~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~43_combout\ = (\mem|Mux6~42_combout\ & ((\mem|Mem[23][11]~q\) # ((!\mar1|ou_MAR\(0))))) # (!\mem|Mux6~42_combout\ & (((\mem|Mem[19][11]~q\ & \mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[23][11]~q\,
	datab => \mem|Mux6~42_combout\,
	datac => \mem|Mem[19][11]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux6~43_combout\);

-- Location: FF_X9_Y20_N5
\mem|Mem[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[25][11]~feeder_combout\,
	ena => \mem|Mem[25][17]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[25][11]~q\);

-- Location: FF_X10_Y17_N1
\mem|Mem[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[28][11]~feeder_combout\,
	ena => \mem|Mem[28][17]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[28][11]~q\);

-- Location: FF_X9_Y20_N7
\mem|Mem[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[24][17]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[24][11]~q\);

-- Location: LCCOMB_X9_Y20_N6
\mem|Mux6~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~44_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mem[28][11]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[24][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[28][11]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[24][11]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux6~44_combout\);

-- Location: FF_X12_Y20_N27
\mem|Mem[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[29][17]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[29][11]~q\);

-- Location: LCCOMB_X12_Y20_N26
\mem|Mux6~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~45_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux6~44_combout\ & ((\mem|Mem[29][11]~q\))) # (!\mem|Mux6~44_combout\ & (\mem|Mem[25][11]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux6~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[25][11]~q\,
	datac => \mem|Mem[29][11]~q\,
	datad => \mem|Mux6~44_combout\,
	combout => \mem|Mux6~45_combout\);

-- Location: FF_X11_Y17_N17
\mem|Mem[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[17][11]~feeder_combout\,
	ena => \mem|Mem[17][17]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[17][11]~q\);

-- Location: FF_X16_Y18_N15
\mem|Mem[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[20][11]~feeder_combout\,
	ena => \mem|Mem[20][5]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[20][11]~q\);

-- Location: FF_X10_Y17_N3
\mem|Mem[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[16][17]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[16][11]~q\);

-- Location: LCCOMB_X10_Y17_N2
\mem|Mux6~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~46_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mem[20][11]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[16][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[20][11]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[16][11]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux6~46_combout\);

-- Location: FF_X16_Y18_N17
\mem|Mem[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~13_combout\,
	sload => VCC,
	ena => \mem|Mem[21][3]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[21][11]~q\);

-- Location: LCCOMB_X16_Y18_N16
\mem|Mux6~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~47_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux6~46_combout\ & ((\mem|Mem[21][11]~q\))) # (!\mem|Mux6~46_combout\ & (\mem|Mem[17][11]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux6~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[17][11]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[21][11]~q\,
	datad => \mem|Mux6~46_combout\,
	combout => \mem|Mux6~47_combout\);

-- Location: LCCOMB_X16_Y18_N26
\mem|Mux6~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~48_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & ((\mem|Mux6~45_combout\))) # (!\mar1|ou_MAR\(3) & (\mem|Mux6~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux6~47_combout\,
	datac => \mar1|ou_MAR\(3),
	datad => \mem|Mux6~45_combout\,
	combout => \mem|Mux6~48_combout\);

-- Location: FF_X8_Y21_N23
\mem|Mem[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[27][17]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[27][11]~q\);

-- Location: FF_X9_Y21_N31
\mem|Mem[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[30][11]~feeder_combout\,
	ena => \mem|Mem[30][17]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[30][11]~q\);

-- Location: FF_X8_Y14_N13
\mem|Mem[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[26][17]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[26][11]~q\);

-- Location: LCCOMB_X8_Y14_N12
\mem|Mux6~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~49_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mem[30][11]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[26][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[30][11]~q\,
	datac => \mem|Mem[26][11]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux6~49_combout\);

-- Location: FF_X19_Y21_N17
\mem|Mem[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[31][11]~feeder_combout\,
	ena => \mem|Mem[31][17]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[31][11]~q\);

-- Location: LCCOMB_X8_Y21_N22
\mem|Mux6~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~50_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux6~49_combout\ & (\mem|Mem[31][11]~q\)) # (!\mem|Mux6~49_combout\ & ((\mem|Mem[27][11]~q\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux6~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[31][11]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[27][11]~q\,
	datad => \mem|Mux6~49_combout\,
	combout => \mem|Mux6~50_combout\);

-- Location: LCCOMB_X20_Y15_N12
\mem|Mux6~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~51_combout\ = (\mem|Mux6~48_combout\ & (((\mem|Mux6~50_combout\) # (!\mar1|ou_MAR\(1))))) # (!\mem|Mux6~48_combout\ & (\mem|Mux6~43_combout\ & ((\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux6~43_combout\,
	datab => \mem|Mux6~50_combout\,
	datac => \mem|Mux6~48_combout\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux6~51_combout\);

-- Location: FF_X17_Y25_N3
\mem|Mem[38][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[38][17]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[38][11]~q\);

-- Location: FF_X10_Y23_N13
\mem|Mem[37][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[37][11]~feeder_combout\,
	ena => \mem|Mem[37][17]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[37][11]~q\);

-- Location: FF_X17_Y25_N29
\mem|Mem[36][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[36][17]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[36][11]~q\);

-- Location: LCCOMB_X17_Y25_N28
\mem|Mux6~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~52_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[37][11]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[36][11]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[37][11]~q\,
	datac => \mem|Mem[36][11]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux6~52_combout\);

-- Location: FF_X14_Y22_N23
\mem|Mem[39][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[39][11]~feeder_combout\,
	ena => \mem|Mem[39][17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[39][11]~q\);

-- Location: LCCOMB_X17_Y25_N2
\mem|Mux6~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~53_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux6~52_combout\ & ((\mem|Mem[39][11]~q\))) # (!\mem|Mux6~52_combout\ & (\mem|Mem[38][11]~q\)))) # (!\mar1|ou_MAR\(1) & (\mem|Mux6~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux6~52_combout\,
	datac => \mem|Mem[38][11]~q\,
	datad => \mem|Mem[39][11]~q\,
	combout => \mem|Mux6~53_combout\);

-- Location: FF_X15_Y25_N27
\mem|Mem[41][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[41][11]~feeder_combout\,
	ena => \mem|Mem[41][17]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[41][11]~q\);

-- Location: FF_X20_Y21_N7
\mem|Mem[42][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[42][11]~feeder_combout\,
	ena => \mem|Mem[42][17]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[42][11]~q\);

-- Location: FF_X23_Y21_N29
\mem|Mem[40][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[40][17]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[40][11]~q\);

-- Location: LCCOMB_X23_Y21_N28
\mem|Mux6~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~54_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(1) & (\mem|Mem[42][11]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[40][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[42][11]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[40][11]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux6~54_combout\);

-- Location: FF_X15_Y25_N29
\mem|Mem[43][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[43][17]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[43][11]~q\);

-- Location: LCCOMB_X15_Y25_N28
\mem|Mux6~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~55_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux6~54_combout\ & ((\mem|Mem[43][11]~q\))) # (!\mem|Mux6~54_combout\ & (\mem|Mem[41][11]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux6~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[41][11]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[43][11]~q\,
	datad => \mem|Mux6~54_combout\,
	combout => \mem|Mux6~55_combout\);

-- Location: FF_X21_Y20_N5
\mem|Mem[33][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[33][11]~feeder_combout\,
	ena => \mem|Mem[33][17]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[33][11]~q\);

-- Location: FF_X22_Y24_N9
\mem|Mem[34][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[34][11]~feeder_combout\,
	ena => \mem|Mem[34][17]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[34][11]~q\);

-- Location: FF_X22_Y20_N23
\mem|Mem[32][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[32][17]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[32][11]~q\);

-- Location: LCCOMB_X22_Y20_N22
\mem|Mux6~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~56_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(1) & (\mem|Mem[34][11]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[32][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[34][11]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[32][11]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux6~56_combout\);

-- Location: FF_X21_Y20_N31
\mem|Mem[35][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[35][17]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[35][11]~q\);

-- Location: LCCOMB_X21_Y20_N30
\mem|Mux6~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~57_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux6~56_combout\ & ((\mem|Mem[35][11]~q\))) # (!\mem|Mux6~56_combout\ & (\mem|Mem[33][11]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux6~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[33][11]~q\,
	datac => \mem|Mem[35][11]~q\,
	datad => \mem|Mux6~56_combout\,
	combout => \mem|Mux6~57_combout\);

-- Location: LCCOMB_X16_Y15_N30
\mem|Mux6~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~58_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(2)) # ((\mem|Mux6~55_combout\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(2) & (\mem|Mux6~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux6~57_combout\,
	datad => \mem|Mux6~55_combout\,
	combout => \mem|Mux6~58_combout\);

-- Location: FF_X14_Y24_N3
\mem|Mem[46][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[46][11]~feeder_combout\,
	ena => \mem|Mem[46][17]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[46][11]~q\);

-- Location: FF_X11_Y24_N9
\mem|Mem[45][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[45][11]~feeder_combout\,
	ena => \mem|Mem[45][17]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[45][11]~q\);

-- Location: FF_X17_Y24_N15
\mem|Mem[44][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[44][17]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[44][11]~q\);

-- Location: LCCOMB_X17_Y24_N14
\mem|Mux6~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~59_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[45][11]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[44][11]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[45][11]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[44][11]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux6~59_combout\);

-- Location: FF_X21_Y21_N21
\mem|Mem[47][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[47][17]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[47][11]~q\);

-- Location: LCCOMB_X21_Y21_N20
\mem|Mux6~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~60_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux6~59_combout\ & ((\mem|Mem[47][11]~q\))) # (!\mem|Mux6~59_combout\ & (\mem|Mem[46][11]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux6~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[46][11]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[47][11]~q\,
	datad => \mem|Mux6~59_combout\,
	combout => \mem|Mux6~60_combout\);

-- Location: LCCOMB_X16_Y15_N24
\mem|Mux6~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~61_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux6~58_combout\ & ((\mem|Mux6~60_combout\))) # (!\mem|Mux6~58_combout\ & (\mem|Mux6~53_combout\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux6~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux6~53_combout\,
	datac => \mem|Mux6~58_combout\,
	datad => \mem|Mux6~60_combout\,
	combout => \mem|Mux6~61_combout\);

-- Location: FF_X15_Y18_N27
\mem|Mem[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~13_combout\,
	sload => VCC,
	ena => \mem|Mem[3][16]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[3][11]~q\);

-- Location: FF_X14_Y19_N19
\mem|Mem[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[6][11]~feeder_combout\,
	ena => \mem|Mem[6][1]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[6][11]~q\);

-- Location: FF_X17_Y18_N31
\mem|Mem[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~13_combout\,
	sload => VCC,
	ena => \mem|Mem[2][11]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[2][11]~q\);

-- Location: LCCOMB_X17_Y18_N30
\mem|Mux6~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~62_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & ((\mem|Mem[6][11]~q\))) # (!\mar1|ou_MAR\(2) & (\mem|Mem[2][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[2][11]~q\,
	datad => \mem|Mem[6][11]~q\,
	combout => \mem|Mux6~62_combout\);

-- Location: FF_X16_Y20_N21
\mem|Mem[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[7][11]~feeder_combout\,
	ena => \mem|Mem[7][16]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[7][11]~q\);

-- Location: LCCOMB_X15_Y18_N26
\mem|Mux6~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~63_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux6~62_combout\ & (\mem|Mem[7][11]~q\)) # (!\mem|Mux6~62_combout\ & ((\mem|Mem[3][11]~q\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux6~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[7][11]~q\,
	datac => \mem|Mem[3][11]~q\,
	datad => \mem|Mux6~62_combout\,
	combout => \mem|Mux6~63_combout\);

-- Location: FF_X16_Y16_N1
\mem|Mem[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[9][11]~feeder_combout\,
	ena => \mem|Mem[9][5]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[9][11]~q\);

-- Location: FF_X17_Y21_N5
\mem|Mem[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem~135_combout\,
	ena => \mem|Mem[12][3]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[12][11]~q\);

-- Location: FF_X15_Y21_N17
\mem|Mem[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~13_combout\,
	sload => VCC,
	ena => \mem|Mem[8][3]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[8][11]~q\);

-- Location: LCCOMB_X15_Y21_N16
\mem|Mux6~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~64_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[12][11]~q\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[8][11]~q\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[12][11]~q\,
	datac => \mem|Mem[8][11]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux6~64_combout\);

-- Location: FF_X11_Y23_N17
\mem|Mem[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[13][17]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[13][11]~q\);

-- Location: LCCOMB_X11_Y23_N16
\mem|Mux6~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~65_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux6~64_combout\ & ((\mem|Mem[13][11]~q\))) # (!\mem|Mux6~64_combout\ & (\mem|Mem[9][11]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux6~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[9][11]~q\,
	datac => \mem|Mem[13][11]~q\,
	datad => \mem|Mux6~64_combout\,
	combout => \mem|Mux6~65_combout\);

-- Location: FF_X16_Y19_N25
\mem|Mem[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[1][11]~feeder_combout\,
	ena => \mem|Mem[1][11]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[1][11]~q\);

-- Location: FF_X17_Y19_N9
\mem|Mem[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~13_combout\,
	sload => VCC,
	ena => \mem|Mem[4][11]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[4][11]~q\);

-- Location: FF_X16_Y19_N3
\mem|Mem[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~13_combout\,
	sload => VCC,
	ena => \mem|Mem[0][14]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[0][11]~q\);

-- Location: LCCOMB_X16_Y19_N2
\mem|Mux6~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~66_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0)) # ((\mem|Mem[4][11]~q\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & (\mem|Mem[0][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[0][11]~q\,
	datad => \mem|Mem[4][11]~q\,
	combout => \mem|Mux6~66_combout\);

-- Location: FF_X16_Y15_N11
\mem|Mem[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~13_combout\,
	sload => VCC,
	ena => \mem|Mem[5][1]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[5][11]~q\);

-- Location: LCCOMB_X16_Y15_N10
\mem|Mux6~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~67_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux6~66_combout\ & (\mem|Mem[5][11]~q\)) # (!\mem|Mux6~66_combout\ & ((\mem|Mem[1][11]~q\))))) # (!\mar1|ou_MAR\(0) & (\mem|Mux6~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux6~66_combout\,
	datac => \mem|Mem[5][11]~q\,
	datad => \mem|Mem[1][11]~q\,
	combout => \mem|Mux6~67_combout\);

-- Location: LCCOMB_X16_Y15_N12
\mem|Mux6~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~68_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1)) # (\mem|Mux6~65_combout\)))) # (!\mar1|ou_MAR\(3) & (\mem|Mux6~67_combout\ & (!\mar1|ou_MAR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux6~67_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mar1|ou_MAR\(1),
	datad => \mem|Mux6~65_combout\,
	combout => \mem|Mux6~68_combout\);

-- Location: FF_X12_Y18_N5
\mem|Mem[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[11][11]~feeder_combout\,
	ena => \mem|Mem[11][13]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[11][11]~q\);

-- Location: FF_X17_Y21_N7
\mem|Mem[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[14][11]~feeder_combout\,
	ena => \mem|Mem[14][17]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[14][11]~q\);

-- Location: FF_X15_Y21_N3
\mem|Mem[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~13_combout\,
	sload => VCC,
	ena => \mem|Mem[10][11]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[10][11]~q\);

-- Location: LCCOMB_X15_Y21_N2
\mem|Mux6~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~69_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & ((\mem|Mem[14][11]~q\))) # (!\mar1|ou_MAR\(2) & (\mem|Mem[10][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[10][11]~q\,
	datad => \mem|Mem[14][11]~q\,
	combout => \mem|Mux6~69_combout\);

-- Location: FF_X14_Y21_N19
\mem|Mem[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[15][17]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[15][11]~q\);

-- Location: LCCOMB_X14_Y21_N18
\mem|Mux6~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~70_combout\ = (\mem|Mux6~69_combout\ & (((\mem|Mem[15][11]~q\) # (!\mar1|ou_MAR\(0))))) # (!\mem|Mux6~69_combout\ & (\mem|Mem[11][11]~q\ & ((\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[11][11]~q\,
	datab => \mem|Mux6~69_combout\,
	datac => \mem|Mem[15][11]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux6~70_combout\);

-- Location: LCCOMB_X16_Y15_N6
\mem|Mux6~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~71_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux6~68_combout\ & (\mem|Mux6~70_combout\)) # (!\mem|Mux6~68_combout\ & ((\mem|Mux6~63_combout\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux6~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux6~70_combout\,
	datab => \mem|Mux6~63_combout\,
	datac => \mar1|ou_MAR\(1),
	datad => \mem|Mux6~68_combout\,
	combout => \mem|Mux6~71_combout\);

-- Location: LCCOMB_X16_Y15_N16
\mem|Mux6~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~72_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux6~61_combout\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & (((!\mar1|ou_MAR\(4) & \mem|Mux6~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mux6~61_combout\,
	datac => \mar1|ou_MAR\(4),
	datad => \mem|Mux6~71_combout\,
	combout => \mem|Mux6~72_combout\);

-- Location: FF_X20_Y17_N25
\mem|Mem[60][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[60][17]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[60][11]~q\);

-- Location: FF_X19_Y22_N17
\mem|Mem[57][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[57][11]~feeder_combout\,
	ena => \mem|Mem[57][17]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[57][11]~q\);

-- Location: FF_X24_Y21_N5
\mem|Mem[56][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[56][17]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[56][11]~q\);

-- Location: LCCOMB_X24_Y21_N4
\mem|Mux6~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~73_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[57][11]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[56][11]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[57][11]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[56][11]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux6~73_combout\);

-- Location: FF_X20_Y17_N19
\mem|Mem[61][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[61][11]~feeder_combout\,
	ena => \mem|Mem[61][17]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[61][11]~q\);

-- Location: LCCOMB_X20_Y17_N24
\mem|Mux6~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~74_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux6~73_combout\ & (\mem|Mem[61][11]~q\)) # (!\mem|Mux6~73_combout\ & ((\mem|Mem[60][11]~q\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux6~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[61][11]~q\,
	datac => \mem|Mem[60][11]~q\,
	datad => \mem|Mux6~73_combout\,
	combout => \mem|Mux6~74_combout\);

-- Location: FF_X10_Y24_N23
\mem|Mem[54][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[54][11]~feeder_combout\,
	ena => \mem|Mem[54][17]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[54][11]~q\);

-- Location: FF_X11_Y20_N3
\mem|Mem[51][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[51][11]~feeder_combout\,
	ena => \mem|Mem[51][17]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[51][11]~q\);

-- Location: FF_X11_Y20_N5
\mem|Mem[50][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[50][17]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[50][11]~q\);

-- Location: LCCOMB_X11_Y20_N4
\mem|Mux6~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~75_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & ((\mem|Mem[51][11]~q\))) # (!\mar1|ou_MAR\(0) & (\mem|Mem[50][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[50][11]~q\,
	datad => \mem|Mem[51][11]~q\,
	combout => \mem|Mux6~75_combout\);

-- Location: FF_X12_Y24_N17
\mem|Mem[55][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[55][17]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[55][11]~q\);

-- Location: LCCOMB_X12_Y24_N16
\mem|Mux6~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~76_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux6~75_combout\ & ((\mem|Mem[55][11]~q\))) # (!\mem|Mux6~75_combout\ & (\mem|Mem[54][11]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux6~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[54][11]~q\,
	datac => \mem|Mem[55][11]~q\,
	datad => \mem|Mux6~75_combout\,
	combout => \mem|Mux6~76_combout\);

-- Location: FF_X10_Y24_N1
\mem|Mem[52][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[52][11]~feeder_combout\,
	ena => \mem|Mem[52][17]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[52][11]~q\);

-- Location: FF_X19_Y18_N31
\mem|Mem[49][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[49][11]~feeder_combout\,
	ena => \mem|Mem[49][17]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[49][11]~q\);

-- Location: FF_X23_Y19_N13
\mem|Mem[48][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[48][17]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[48][11]~q\);

-- Location: LCCOMB_X23_Y19_N12
\mem|Mux6~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~77_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mem[49][11]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[48][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[49][11]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[48][11]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux6~77_combout\);

-- Location: FF_X12_Y25_N11
\mem|Mem[53][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[53][17]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[53][11]~q\);

-- Location: LCCOMB_X12_Y25_N10
\mem|Mux6~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~78_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux6~77_combout\ & ((\mem|Mem[53][11]~q\))) # (!\mem|Mux6~77_combout\ & (\mem|Mem[52][11]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux6~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[52][11]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[53][11]~q\,
	datad => \mem|Mux6~77_combout\,
	combout => \mem|Mux6~78_combout\);

-- Location: LCCOMB_X19_Y14_N18
\mem|Mux6~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~79_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & ((\mem|Mux6~76_combout\))) # (!\mar1|ou_MAR\(1) & (\mem|Mux6~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux6~78_combout\,
	datad => \mem|Mux6~76_combout\,
	combout => \mem|Mux6~79_combout\);

-- Location: FF_X19_Y24_N17
\mem|Mem[62][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[62][11]~feeder_combout\,
	ena => \mem|Mem[62][17]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[62][11]~q\);

-- Location: FF_X8_Y21_N17
\mem|Mem[59][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[59][11]~feeder_combout\,
	ena => \mem|Mem[59][17]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[59][11]~q\);

-- Location: FF_X20_Y21_N25
\mem|Mem[58][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[58][17]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[58][11]~q\);

-- Location: LCCOMB_X20_Y21_N24
\mem|Mux6~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~80_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[59][11]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[58][11]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[59][11]~q\,
	datac => \mem|Mem[58][11]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux6~80_combout\);

-- Location: FF_X19_Y21_N27
\mem|Mem[63][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \mem|Mem[63][17]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[63][11]~q\);

-- Location: LCCOMB_X19_Y21_N26
\mem|Mux6~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~81_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux6~80_combout\ & ((\mem|Mem[63][11]~q\))) # (!\mem|Mux6~80_combout\ & (\mem|Mem[62][11]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux6~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[62][11]~q\,
	datac => \mem|Mem[63][11]~q\,
	datad => \mem|Mux6~80_combout\,
	combout => \mem|Mux6~81_combout\);

-- Location: LCCOMB_X19_Y14_N20
\mem|Mux6~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~82_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux6~79_combout\ & ((\mem|Mux6~81_combout\))) # (!\mem|Mux6~79_combout\ & (\mem|Mux6~74_combout\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux6~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mux6~74_combout\,
	datac => \mem|Mux6~81_combout\,
	datad => \mem|Mux6~79_combout\,
	combout => \mem|Mux6~82_combout\);

-- Location: LCCOMB_X16_Y15_N18
\mem|Mux6~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~83_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux6~72_combout\ & ((\mem|Mux6~82_combout\))) # (!\mem|Mux6~72_combout\ & (\mem|Mux6~51_combout\)))) # (!\mar1|ou_MAR\(4) & (\mem|Mux6~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux6~72_combout\,
	datac => \mem|Mux6~51_combout\,
	datad => \mem|Mux6~82_combout\,
	combout => \mem|Mux6~83_combout\);

-- Location: LCCOMB_X16_Y15_N8
\mem|Mux6~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux6~84_combout\ = (\mar1|ou_MAR\(6) & (\mem|Mux6~41_combout\)) # (!\mar1|ou_MAR\(6) & ((\mem|Mux6~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|Mux6~41_combout\,
	datac => \mar1|ou_MAR\(6),
	datad => \mem|Mux6~83_combout\,
	combout => \mem|Mux6~84_combout\);

-- Location: FF_X14_Y11_N5
\mem|Mem[99][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[99][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[99][12]~q\);

-- Location: FF_X10_Y10_N15
\mem|Mem[105][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[105][12]~feeder_combout\,
	ena => \mem|Mem[105][17]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[105][12]~q\);

-- Location: FF_X14_Y10_N15
\mem|Mem[97][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[97][17]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[97][12]~q\);

-- Location: LCCOMB_X14_Y10_N14
\mem|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~0_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[105][12]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[97][12]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[105][12]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[97][12]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux5~0_combout\);

-- Location: FF_X9_Y11_N11
\mem|Mem[107][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[107][12]~feeder_combout\,
	ena => \mem|Mem[107][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[107][12]~q\);

-- Location: LCCOMB_X14_Y11_N4
\mem|Mux5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~1_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux5~0_combout\ & (\mem|Mem[107][12]~q\)) # (!\mem|Mux5~0_combout\ & ((\mem|Mem[99][12]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[107][12]~q\,
	datac => \mem|Mem[99][12]~q\,
	datad => \mem|Mux5~0_combout\,
	combout => \mem|Mux5~1_combout\);

-- Location: FF_X8_Y13_N15
\mem|Mem[89][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[89][12]~feeder_combout\,
	ena => \mem|Mem[89][17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[89][12]~q\);

-- Location: FF_X23_Y12_N3
\mem|Mem[83][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[83][12]~feeder_combout\,
	ena => \mem|Mem[83][17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[83][12]~q\);

-- Location: FF_X22_Y15_N19
\mem|Mem[81][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[81][17]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[81][12]~q\);

-- Location: LCCOMB_X22_Y15_N18
\mem|Mux5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~2_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & ((\mem|Mem[83][12]~q\))) # (!\mar1|ou_MAR\(1) & (\mem|Mem[81][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[81][12]~q\,
	datad => \mem|Mem[83][12]~q\,
	combout => \mem|Mux5~2_combout\);

-- Location: FF_X22_Y11_N11
\mem|Mem[91][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[91][17]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[91][12]~q\);

-- Location: LCCOMB_X22_Y11_N10
\mem|Mux5~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~3_combout\ = (\mem|Mux5~2_combout\ & (((\mem|Mem[91][12]~q\) # (!\mar1|ou_MAR\(3))))) # (!\mem|Mux5~2_combout\ & (\mem|Mem[89][12]~q\ & ((\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux5~2_combout\,
	datab => \mem|Mem[89][12]~q\,
	datac => \mem|Mem[91][12]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux5~3_combout\);

-- Location: FF_X15_Y11_N3
\mem|Mem[67][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[67][12]~feeder_combout\,
	ena => \mem|Mem[67][17]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[67][12]~q\);

-- Location: FF_X10_Y13_N25
\mem|Mem[73][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[73][12]~feeder_combout\,
	ena => \mem|Mem[73][17]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[73][12]~q\);

-- Location: FF_X17_Y15_N5
\mem|Mem[65][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[65][17]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[65][12]~q\);

-- Location: LCCOMB_X17_Y15_N4
\mem|Mux5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~4_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[73][12]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[65][12]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[73][12]~q\,
	datac => \mem|Mem[65][12]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux5~4_combout\);

-- Location: FF_X10_Y11_N21
\mem|Mem[75][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[75][17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[75][12]~q\);

-- Location: LCCOMB_X10_Y11_N20
\mem|Mux5~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~5_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux5~4_combout\ & ((\mem|Mem[75][12]~q\))) # (!\mem|Mux5~4_combout\ & (\mem|Mem[67][12]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[67][12]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[75][12]~q\,
	datad => \mem|Mux5~4_combout\,
	combout => \mem|Mux5~5_combout\);

-- Location: LCCOMB_X16_Y12_N12
\mem|Mux5~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~6_combout\ = (\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(4))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & ((\mem|Mux5~3_combout\))) # (!\mar1|ou_MAR\(4) & (\mem|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux5~5_combout\,
	datad => \mem|Mux5~3_combout\,
	combout => \mem|Mux5~6_combout\);

-- Location: FF_X7_Y14_N1
\mem|Mem[121][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[121][17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[121][12]~q\);

-- Location: FF_X10_Y12_N9
\mem|Mem[115][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[115][12]~feeder_combout\,
	ena => \mem|Mem[115][17]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[115][12]~q\);

-- Location: FF_X17_Y15_N23
\mem|Mem[113][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[113][17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[113][12]~q\);

-- Location: LCCOMB_X17_Y15_N22
\mem|Mux5~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~7_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & ((\mem|Mem[115][12]~q\))) # (!\mar1|ou_MAR\(1) & (\mem|Mem[113][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[113][12]~q\,
	datad => \mem|Mem[115][12]~q\,
	combout => \mem|Mux5~7_combout\);

-- Location: FF_X9_Y12_N31
\mem|Mem[123][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[123][12]~feeder_combout\,
	ena => \mem|Mem[123][17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[123][12]~q\);

-- Location: LCCOMB_X7_Y14_N0
\mem|Mux5~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~8_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux5~7_combout\ & (\mem|Mem[123][12]~q\)) # (!\mem|Mux5~7_combout\ & ((\mem|Mem[121][12]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[123][12]~q\,
	datac => \mem|Mem[121][12]~q\,
	datad => \mem|Mux5~7_combout\,
	combout => \mem|Mux5~8_combout\);

-- Location: LCCOMB_X16_Y12_N6
\mem|Mux5~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~9_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux5~6_combout\ & ((\mem|Mux5~8_combout\))) # (!\mem|Mux5~6_combout\ & (\mem|Mux5~1_combout\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mux5~1_combout\,
	datac => \mem|Mux5~8_combout\,
	datad => \mem|Mux5~6_combout\,
	combout => \mem|Mux5~9_combout\);

-- Location: FF_X17_Y13_N19
\mem|Mem[92][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[92][17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[92][12]~q\);

-- Location: FF_X22_Y17_N23
\mem|Mem[86][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[86][12]~feeder_combout\,
	ena => \mem|Mem[86][17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[86][12]~q\);

-- Location: FF_X22_Y17_N25
\mem|Mem[84][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[84][17]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[84][12]~q\);

-- Location: LCCOMB_X22_Y17_N24
\mem|Mux5~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~10_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mem[86][12]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[84][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[86][12]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[84][12]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux5~10_combout\);

-- Location: FF_X17_Y9_N17
\mem|Mem[94][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[94][12]~feeder_combout\,
	ena => \mem|Mem[94][17]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[94][12]~q\);

-- Location: LCCOMB_X17_Y13_N18
\mem|Mux5~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~11_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux5~10_combout\ & (\mem|Mem[94][12]~q\)) # (!\mem|Mux5~10_combout\ & ((\mem|Mem[92][12]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[94][12]~q\,
	datac => \mem|Mem[92][12]~q\,
	datad => \mem|Mux5~10_combout\,
	combout => \mem|Mux5~11_combout\);

-- Location: FF_X10_Y9_N27
\mem|Mem[102][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[102][12]~feeder_combout\,
	ena => \mem|Mem[102][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[102][12]~q\);

-- Location: FF_X9_Y14_N27
\mem|Mem[108][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[108][12]~feeder_combout\,
	ena => \mem|Mem[108][17]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[108][12]~q\);

-- Location: FF_X9_Y14_N29
\mem|Mem[100][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[100][17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[100][12]~q\);

-- Location: LCCOMB_X9_Y14_N28
\mem|Mux5~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~12_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mem[108][12]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[100][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[108][12]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[100][12]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux5~12_combout\);

-- Location: FF_X14_Y13_N29
\mem|Mem[110][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[110][17]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[110][12]~q\);

-- Location: LCCOMB_X14_Y13_N28
\mem|Mux5~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~13_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux5~12_combout\ & ((\mem|Mem[110][12]~q\))) # (!\mem|Mux5~12_combout\ & (\mem|Mem[102][12]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[102][12]~q\,
	datac => \mem|Mem[110][12]~q\,
	datad => \mem|Mux5~12_combout\,
	combout => \mem|Mux5~13_combout\);

-- Location: FF_X16_Y9_N1
\mem|Mem[70][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[70][12]~feeder_combout\,
	ena => \mem|Mem[70][17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[70][12]~q\);

-- Location: FF_X19_Y13_N13
\mem|Mem[76][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[76][12]~feeder_combout\,
	ena => \mem|Mem[76][17]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[76][12]~q\);

-- Location: FF_X17_Y14_N25
\mem|Mem[68][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[68][17]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[68][12]~q\);

-- Location: LCCOMB_X17_Y14_N24
\mem|Mux5~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~14_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mem[76][12]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[68][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[76][12]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[68][12]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux5~14_combout\);

-- Location: FF_X16_Y9_N27
\mem|Mem[78][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[78][17]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[78][12]~q\);

-- Location: LCCOMB_X16_Y9_N26
\mem|Mux5~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~15_combout\ = (\mem|Mux5~14_combout\ & (((\mem|Mem[78][12]~q\)) # (!\mar1|ou_MAR\(1)))) # (!\mem|Mux5~14_combout\ & (\mar1|ou_MAR\(1) & ((\mem|Mem[70][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux5~14_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[78][12]~q\,
	datad => \mem|Mem[70][12]~q\,
	combout => \mem|Mux5~15_combout\);

-- Location: LCCOMB_X19_Y16_N18
\mem|Mux5~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~16_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mux5~13_combout\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mux5~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mux5~13_combout\,
	datad => \mem|Mux5~15_combout\,
	combout => \mem|Mux5~16_combout\);

-- Location: FF_X17_Y13_N13
\mem|Mem[124][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[124][12]~feeder_combout\,
	ena => \mem|Mem[124][17]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[124][12]~q\);

-- Location: FF_X10_Y13_N19
\mem|Mem[118][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[118][12]~feeder_combout\,
	ena => \mem|Mem[118][17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[118][12]~q\);

-- Location: FF_X17_Y14_N19
\mem|Mem[116][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[116][17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[116][12]~q\);

-- Location: LCCOMB_X17_Y14_N18
\mem|Mux5~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~17_combout\ = (\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3)) # ((\mem|Mem[118][12]~q\)))) # (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(3) & (\mem|Mem[116][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[116][12]~q\,
	datad => \mem|Mem[118][12]~q\,
	combout => \mem|Mux5~17_combout\);

-- Location: FF_X17_Y9_N3
\mem|Mem[126][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[126][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[126][12]~q\);

-- Location: LCCOMB_X17_Y9_N2
\mem|Mux5~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~18_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux5~17_combout\ & ((\mem|Mem[126][12]~q\))) # (!\mem|Mux5~17_combout\ & (\mem|Mem[124][12]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[124][12]~q\,
	datac => \mem|Mem[126][12]~q\,
	datad => \mem|Mux5~17_combout\,
	combout => \mem|Mux5~18_combout\);

-- Location: LCCOMB_X19_Y16_N28
\mem|Mux5~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~19_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux5~16_combout\ & ((\mem|Mux5~18_combout\))) # (!\mem|Mux5~16_combout\ & (\mem|Mux5~11_combout\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux5~11_combout\,
	datac => \mem|Mux5~18_combout\,
	datad => \mem|Mux5~16_combout\,
	combout => \mem|Mux5~19_combout\);

-- Location: FF_X12_Y10_N5
\mem|Mem[104][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[104][17]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[104][12]~q\);

-- Location: FF_X11_Y10_N27
\mem|Mem[98][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[98][12]~feeder_combout\,
	ena => \mem|Mem[98][17]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[98][12]~q\);

-- Location: FF_X16_Y10_N21
\mem|Mem[96][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[96][17]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[96][12]~q\);

-- Location: LCCOMB_X16_Y10_N20
\mem|Mux5~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~20_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & ((\mem|Mem[98][12]~q\))) # (!\mar1|ou_MAR\(1) & (\mem|Mem[96][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[96][12]~q\,
	datad => \mem|Mem[98][12]~q\,
	combout => \mem|Mux5~20_combout\);

-- Location: FF_X12_Y10_N15
\mem|Mem[106][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[106][12]~feeder_combout\,
	ena => \mem|Mem[106][17]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[106][12]~q\);

-- Location: LCCOMB_X12_Y10_N4
\mem|Mux5~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~21_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux5~20_combout\ & (\mem|Mem[106][12]~q\)) # (!\mem|Mux5~20_combout\ & ((\mem|Mem[104][12]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux5~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[106][12]~q\,
	datac => \mem|Mem[104][12]~q\,
	datad => \mem|Mux5~20_combout\,
	combout => \mem|Mux5~21_combout\);

-- Location: FF_X23_Y16_N13
\mem|Mem[88][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[88][12]~feeder_combout\,
	ena => \mem|Mem[88][17]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[88][12]~q\);

-- Location: FF_X21_Y14_N7
\mem|Mem[82][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[82][12]~feeder_combout\,
	ena => \mem|Mem[82][17]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[82][12]~q\);

-- Location: FF_X21_Y16_N17
\mem|Mem[80][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[80][17]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[80][12]~q\);

-- Location: LCCOMB_X21_Y16_N16
\mem|Mux5~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~22_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[82][12]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[80][12]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[82][12]~q\,
	datac => \mem|Mem[80][12]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux5~22_combout\);

-- Location: FF_X21_Y16_N3
\mem|Mem[90][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[90][17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[90][12]~q\);

-- Location: LCCOMB_X21_Y16_N2
\mem|Mux5~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~23_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux5~22_combout\ & ((\mem|Mem[90][12]~q\))) # (!\mem|Mux5~22_combout\ & (\mem|Mem[88][12]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux5~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[88][12]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[90][12]~q\,
	datad => \mem|Mux5~22_combout\,
	combout => \mem|Mux5~23_combout\);

-- Location: FF_X11_Y11_N1
\mem|Mem[72][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[72][12]~feeder_combout\,
	ena => \mem|Mem[72][17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[72][12]~q\);

-- Location: FF_X10_Y11_N23
\mem|Mem[66][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[66][12]~feeder_combout\,
	ena => \mem|Mem[66][17]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[66][12]~q\);

-- Location: FF_X17_Y11_N11
\mem|Mem[64][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[64][17]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[64][12]~q\);

-- Location: LCCOMB_X17_Y11_N10
\mem|Mux5~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~24_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[66][12]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[64][12]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[66][12]~q\,
	datac => \mem|Mem[64][12]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux5~24_combout\);

-- Location: FF_X11_Y11_N11
\mem|Mem[74][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[74][17]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[74][12]~q\);

-- Location: LCCOMB_X11_Y11_N10
\mem|Mux5~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~25_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux5~24_combout\ & (\mem|Mem[74][12]~q\)) # (!\mem|Mux5~24_combout\ & ((\mem|Mem[72][12]~q\))))) # (!\mar1|ou_MAR\(3) & (\mem|Mux5~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mux5~24_combout\,
	datac => \mem|Mem[74][12]~q\,
	datad => \mem|Mem[72][12]~q\,
	combout => \mem|Mux5~25_combout\);

-- Location: LCCOMB_X19_Y16_N30
\mem|Mux5~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~26_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux5~23_combout\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux5~25_combout\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux5~23_combout\,
	datac => \mem|Mux5~25_combout\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux5~26_combout\);

-- Location: FF_X11_Y14_N25
\mem|Mem[120][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[120][12]~feeder_combout\,
	ena => \mem|Mem[120][17]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[120][12]~q\);

-- Location: FF_X11_Y12_N9
\mem|Mem[114][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[114][12]~feeder_combout\,
	ena => \mem|Mem[114][17]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[114][12]~q\);

-- Location: FF_X14_Y14_N7
\mem|Mem[112][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[112][17]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[112][12]~q\);

-- Location: LCCOMB_X14_Y14_N6
\mem|Mux5~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~27_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & ((\mem|Mem[114][12]~q\))) # (!\mar1|ou_MAR\(1) & (\mem|Mem[112][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[112][12]~q\,
	datad => \mem|Mem[114][12]~q\,
	combout => \mem|Mux5~27_combout\);

-- Location: FF_X12_Y16_N27
\mem|Mem[122][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[122][17]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[122][12]~q\);

-- Location: LCCOMB_X12_Y16_N26
\mem|Mux5~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~28_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux5~27_combout\ & ((\mem|Mem[122][12]~q\))) # (!\mem|Mux5~27_combout\ & (\mem|Mem[120][12]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux5~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[120][12]~q\,
	datac => \mem|Mem[122][12]~q\,
	datad => \mem|Mux5~27_combout\,
	combout => \mem|Mux5~28_combout\);

-- Location: LCCOMB_X19_Y16_N0
\mem|Mux5~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~29_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux5~26_combout\ & (\mem|Mux5~28_combout\)) # (!\mem|Mux5~26_combout\ & ((\mem|Mux5~21_combout\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux5~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mux5~28_combout\,
	datac => \mem|Mux5~26_combout\,
	datad => \mem|Mux5~21_combout\,
	combout => \mem|Mux5~29_combout\);

-- Location: LCCOMB_X19_Y16_N26
\mem|Mux5~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~30_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mux5~19_combout\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mux5~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux5~19_combout\,
	datac => \mar1|ou_MAR\(2),
	datad => \mem|Mux5~29_combout\,
	combout => \mem|Mux5~30_combout\);

-- Location: FF_X24_Y14_N1
\mem|Mem[87][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[87][17]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[87][12]~q\);

-- Location: FF_X21_Y12_N1
\mem|Mem[79][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[79][12]~feeder_combout\,
	ena => \mem|Mem[79][17]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[79][12]~q\);

-- Location: FF_X23_Y13_N5
\mem|Mem[71][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[71][17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[71][12]~q\);

-- Location: LCCOMB_X23_Y13_N4
\mem|Mux5~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~31_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(3) & (\mem|Mem[79][12]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[71][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[79][12]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[71][12]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux5~31_combout\);

-- Location: FF_X23_Y15_N1
\mem|Mem[95][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[95][12]~feeder_combout\,
	ena => \mem|Mem[95][17]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[95][12]~q\);

-- Location: LCCOMB_X24_Y14_N0
\mem|Mux5~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~32_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux5~31_combout\ & (\mem|Mem[95][12]~q\)) # (!\mem|Mux5~31_combout\ & ((\mem|Mem[87][12]~q\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux5~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[95][12]~q\,
	datac => \mem|Mem[87][12]~q\,
	datad => \mem|Mux5~31_combout\,
	combout => \mem|Mux5~32_combout\);

-- Location: FF_X22_Y13_N17
\mem|Mem[109][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[109][12]~feeder_combout\,
	ena => \mem|Mem[109][17]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[109][12]~q\);

-- Location: FF_X20_Y15_N7
\mem|Mem[117][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[117][12]~feeder_combout\,
	ena => \mem|Mem[117][17]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[117][12]~q\);

-- Location: FF_X20_Y15_N9
\mem|Mem[101][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[101][17]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[101][12]~q\);

-- Location: LCCOMB_X20_Y15_N8
\mem|Mux5~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~33_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(4))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(4) & ((\mem|Mem[117][12]~q\))) # (!\mar1|ou_MAR\(4) & (\mem|Mem[101][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[101][12]~q\,
	datad => \mem|Mem[117][12]~q\,
	combout => \mem|Mux5~33_combout\);

-- Location: FF_X23_Y14_N27
\mem|Mem[125][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[125][17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[125][12]~q\);

-- Location: LCCOMB_X23_Y14_N26
\mem|Mux5~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~34_combout\ = (\mem|Mux5~33_combout\ & (((\mem|Mem[125][12]~q\) # (!\mar1|ou_MAR\(3))))) # (!\mem|Mux5~33_combout\ & (\mem|Mem[109][12]~q\ & ((\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[109][12]~q\,
	datab => \mem|Mux5~33_combout\,
	datac => \mem|Mem[125][12]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux5~34_combout\);

-- Location: FF_X22_Y13_N27
\mem|Mem[77][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[77][12]~feeder_combout\,
	ena => \mem|Mem[77][17]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[77][12]~q\);

-- Location: FF_X22_Y15_N5
\mem|Mem[85][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[85][12]~feeder_combout\,
	ena => \mem|Mem[85][17]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[85][12]~q\);

-- Location: FF_X22_Y14_N23
\mem|Mem[69][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[69][17]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[69][12]~q\);

-- Location: LCCOMB_X22_Y14_N22
\mem|Mux5~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~35_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[85][12]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[69][12]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[85][12]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[69][12]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux5~35_combout\);

-- Location: FF_X23_Y14_N29
\mem|Mem[93][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[93][17]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[93][12]~q\);

-- Location: LCCOMB_X23_Y14_N28
\mem|Mux5~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~36_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux5~35_combout\ & (\mem|Mem[93][12]~q\)) # (!\mem|Mux5~35_combout\ & ((\mem|Mem[77][12]~q\))))) # (!\mar1|ou_MAR\(3) & (\mem|Mux5~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mux5~35_combout\,
	datac => \mem|Mem[93][12]~q\,
	datad => \mem|Mem[77][12]~q\,
	combout => \mem|Mux5~36_combout\);

-- Location: LCCOMB_X20_Y15_N2
\mem|Mux5~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~37_combout\ = (\mar1|ou_MAR\(1) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(5) & (\mem|Mux5~34_combout\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mux5~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mux5~34_combout\,
	datad => \mem|Mux5~36_combout\,
	combout => \mem|Mux5~37_combout\);

-- Location: FF_X14_Y9_N15
\mem|Mem[111][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[111][12]~feeder_combout\,
	ena => \mem|Mem[111][17]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[111][12]~q\);

-- Location: FF_X10_Y12_N27
\mem|Mem[119][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[119][12]~feeder_combout\,
	ena => \mem|Mem[119][17]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[119][12]~q\);

-- Location: FF_X10_Y9_N29
\mem|Mem[103][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[103][17]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[103][12]~q\);

-- Location: LCCOMB_X10_Y9_N28
\mem|Mux5~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~38_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[119][12]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[103][12]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[119][12]~q\,
	datac => \mem|Mem[103][12]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux5~38_combout\);

-- Location: FF_X23_Y15_N19
\mem|Mem[127][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[127][17]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[127][12]~q\);

-- Location: LCCOMB_X23_Y15_N18
\mem|Mux5~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~39_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux5~38_combout\ & ((\mem|Mem[127][12]~q\))) # (!\mem|Mux5~38_combout\ & (\mem|Mem[111][12]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux5~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[111][12]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[127][12]~q\,
	datad => \mem|Mux5~38_combout\,
	combout => \mem|Mux5~39_combout\);

-- Location: LCCOMB_X20_Y15_N4
\mem|Mux5~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~40_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux5~37_combout\ & (\mem|Mux5~39_combout\)) # (!\mem|Mux5~37_combout\ & ((\mem|Mux5~32_combout\))))) # (!\mar1|ou_MAR\(1) & (\mem|Mux5~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux5~37_combout\,
	datac => \mem|Mux5~39_combout\,
	datad => \mem|Mux5~32_combout\,
	combout => \mem|Mux5~40_combout\);

-- Location: LCCOMB_X19_Y16_N4
\mem|Mux5~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~41_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux5~30_combout\ & (\mem|Mux5~40_combout\)) # (!\mem|Mux5~30_combout\ & ((\mem|Mux5~9_combout\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux5~40_combout\,
	datac => \mem|Mux5~30_combout\,
	datad => \mem|Mux5~9_combout\,
	combout => \mem|Mux5~41_combout\);

-- Location: FF_X11_Y25_N5
\mem|Mem[38][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[38][17]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[38][12]~q\);

-- Location: FF_X9_Y21_N9
\mem|Mem[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[22][17]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[22][12]~q\);

-- Location: FF_X14_Y19_N21
\mem|Mem[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[6][12]~feeder_combout\,
	ena => \mem|Mem[6][1]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[6][12]~q\);

-- Location: LCCOMB_X9_Y21_N8
\mem|Mux5~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~42_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & ((\mem|Mem[22][12]~q\))) # (!\mar1|ou_MAR\(4) & (\mem|Mem[6][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[6][12]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[22][12]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux5~42_combout\);

-- Location: FF_X10_Y24_N19
\mem|Mem[54][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[54][12]~feeder_combout\,
	ena => \mem|Mem[54][17]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[54][12]~q\);

-- Location: LCCOMB_X11_Y25_N4
\mem|Mux5~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~43_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux5~42_combout\ & (\mem|Mem[54][12]~q\)) # (!\mem|Mux5~42_combout\ & ((\mem|Mem[38][12]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux5~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[54][12]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[38][12]~q\,
	datad => \mem|Mux5~42_combout\,
	combout => \mem|Mux5~43_combout\);

-- Location: FF_X11_Y21_N29
\mem|Mem[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[19][12]~feeder_combout\,
	ena => \mem|Mem[19][17]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[19][12]~q\);

-- Location: FF_X20_Y18_N23
\mem|Mem[35][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[35][12]~feeder_combout\,
	ena => \mem|Mem[35][17]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[35][12]~q\);

-- Location: FF_X15_Y18_N13
\mem|Mem[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~14_combout\,
	sload => VCC,
	ena => \mem|Mem[3][16]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[3][12]~q\);

-- Location: LCCOMB_X15_Y18_N12
\mem|Mux5~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~44_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mem[35][12]~q\))) # (!\mar1|ou_MAR\(5) & (\mem|Mem[3][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[3][12]~q\,
	datad => \mem|Mem[35][12]~q\,
	combout => \mem|Mux5~44_combout\);

-- Location: FF_X11_Y20_N7
\mem|Mem[51][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[51][17]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[51][12]~q\);

-- Location: LCCOMB_X11_Y20_N6
\mem|Mux5~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~45_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux5~44_combout\ & ((\mem|Mem[51][12]~q\))) # (!\mem|Mux5~44_combout\ & (\mem|Mem[19][12]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux5~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[19][12]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[51][12]~q\,
	datad => \mem|Mux5~44_combout\,
	combout => \mem|Mux5~45_combout\);

-- Location: FF_X10_Y21_N31
\mem|Mem[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[18][12]~feeder_combout\,
	ena => \mem|Mem[18][17]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[18][12]~q\);

-- Location: FF_X17_Y20_N3
\mem|Mem[34][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[34][12]~feeder_combout\,
	ena => \mem|Mem[34][17]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[34][12]~q\);

-- Location: FF_X17_Y20_N21
\mem|Mem[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~14_combout\,
	sload => VCC,
	ena => \mem|Mem[2][11]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[2][12]~q\);

-- Location: LCCOMB_X17_Y20_N20
\mem|Mux5~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~46_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mem[34][12]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[2][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[34][12]~q\,
	datac => \mem|Mem[2][12]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux5~46_combout\);

-- Location: FF_X11_Y20_N9
\mem|Mem[50][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[50][17]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[50][12]~q\);

-- Location: LCCOMB_X11_Y20_N8
\mem|Mux5~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~47_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux5~46_combout\ & ((\mem|Mem[50][12]~q\))) # (!\mem|Mux5~46_combout\ & (\mem|Mem[18][12]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux5~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[18][12]~q\,
	datac => \mem|Mem[50][12]~q\,
	datad => \mem|Mux5~46_combout\,
	combout => \mem|Mux5~47_combout\);

-- Location: LCCOMB_X23_Y16_N30
\mem|Mux5~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~48_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux5~45_combout\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((!\mar1|ou_MAR\(2) & \mem|Mux5~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux5~45_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mar1|ou_MAR\(2),
	datad => \mem|Mux5~47_combout\,
	combout => \mem|Mux5~48_combout\);

-- Location: FF_X14_Y22_N17
\mem|Mem[39][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[39][17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[39][12]~q\);

-- Location: FF_X10_Y20_N1
\mem|Mem[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[23][12]~feeder_combout\,
	ena => \mem|Mem[23][17]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[23][12]~q\);

-- Location: FF_X15_Y18_N23
\mem|Mem[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~14_combout\,
	sload => VCC,
	ena => \mem|Mem[7][16]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[7][12]~q\);

-- Location: LCCOMB_X15_Y18_N22
\mem|Mux5~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~49_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5)) # ((\mem|Mem[23][12]~q\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(5) & (\mem|Mem[7][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[7][12]~q\,
	datad => \mem|Mem[23][12]~q\,
	combout => \mem|Mux5~49_combout\);

-- Location: FF_X12_Y24_N3
\mem|Mem[55][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[55][12]~feeder_combout\,
	ena => \mem|Mem[55][17]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[55][12]~q\);

-- Location: LCCOMB_X14_Y22_N16
\mem|Mux5~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~50_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux5~49_combout\ & (\mem|Mem[55][12]~q\)) # (!\mem|Mux5~49_combout\ & ((\mem|Mem[39][12]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux5~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[55][12]~q\,
	datac => \mem|Mem[39][12]~q\,
	datad => \mem|Mux5~49_combout\,
	combout => \mem|Mux5~50_combout\);

-- Location: LCCOMB_X23_Y16_N8
\mem|Mux5~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~51_combout\ = (\mem|Mux5~48_combout\ & (((\mem|Mux5~50_combout\)) # (!\mar1|ou_MAR\(2)))) # (!\mem|Mux5~48_combout\ & (\mar1|ou_MAR\(2) & ((\mem|Mux5~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux5~48_combout\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux5~50_combout\,
	datad => \mem|Mux5~43_combout\,
	combout => \mem|Mux5~51_combout\);

-- Location: FF_X11_Y23_N3
\mem|Mem[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[13][17]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[13][12]~q\);

-- Location: FF_X16_Y16_N3
\mem|Mem[41][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[41][12]~feeder_combout\,
	ena => \mem|Mem[41][17]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[41][12]~q\);

-- Location: FF_X16_Y16_N29
\mem|Mem[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~14_combout\,
	sload => VCC,
	ena => \mem|Mem[9][5]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[9][12]~q\);

-- Location: LCCOMB_X16_Y16_N28
\mem|Mux5~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~52_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(5) & (\mem|Mem[41][12]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[9][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[41][12]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[9][12]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux5~52_combout\);

-- Location: FF_X11_Y24_N3
\mem|Mem[45][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[45][12]~feeder_combout\,
	ena => \mem|Mem[45][17]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[45][12]~q\);

-- Location: LCCOMB_X11_Y23_N2
\mem|Mux5~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~53_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux5~52_combout\ & (\mem|Mem[45][12]~q\)) # (!\mem|Mux5~52_combout\ & ((\mem|Mem[13][12]~q\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux5~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[45][12]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[13][12]~q\,
	datad => \mem|Mux5~52_combout\,
	combout => \mem|Mux5~53_combout\);

-- Location: FF_X10_Y17_N21
\mem|Mem[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[28][12]~feeder_combout\,
	ena => \mem|Mem[28][17]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[28][12]~q\);

-- Location: FF_X24_Y21_N7
\mem|Mem[56][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[56][12]~feeder_combout\,
	ena => \mem|Mem[56][17]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[56][12]~q\);

-- Location: FF_X9_Y20_N9
\mem|Mem[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[24][17]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[24][12]~q\);

-- Location: LCCOMB_X9_Y20_N8
\mem|Mux5~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~54_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(5) & (\mem|Mem[56][12]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[24][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[56][12]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[24][12]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux5~54_combout\);

-- Location: FF_X20_Y17_N29
\mem|Mem[60][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[60][17]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[60][12]~q\);

-- Location: LCCOMB_X20_Y17_N28
\mem|Mux5~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~55_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux5~54_combout\ & ((\mem|Mem[60][12]~q\))) # (!\mem|Mux5~54_combout\ & (\mem|Mem[28][12]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux5~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[28][12]~q\,
	datac => \mem|Mem[60][12]~q\,
	datad => \mem|Mux5~54_combout\,
	combout => \mem|Mux5~55_combout\);

-- Location: FF_X17_Y24_N17
\mem|Mem[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem~136_combout\,
	ena => \mem|Mem[12][3]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[12][12]~q\);

-- Location: FF_X14_Y25_N15
\mem|Mem[40][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[40][12]~feeder_combout\,
	ena => \mem|Mem[40][17]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[40][12]~q\);

-- Location: FF_X15_Y21_N29
\mem|Mem[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~14_combout\,
	sload => VCC,
	ena => \mem|Mem[8][3]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[8][12]~q\);

-- Location: LCCOMB_X15_Y21_N28
\mem|Mux5~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~56_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(5) & (\mem|Mem[40][12]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[8][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[40][12]~q\,
	datac => \mem|Mem[8][12]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux5~56_combout\);

-- Location: FF_X17_Y24_N11
\mem|Mem[44][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[44][17]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[44][12]~q\);

-- Location: LCCOMB_X17_Y24_N10
\mem|Mux5~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~57_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux5~56_combout\ & ((\mem|Mem[44][12]~q\))) # (!\mem|Mux5~56_combout\ & (\mem|Mem[12][12]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux5~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[12][12]~q\,
	datac => \mem|Mem[44][12]~q\,
	datad => \mem|Mux5~56_combout\,
	combout => \mem|Mux5~57_combout\);

-- Location: LCCOMB_X19_Y16_N14
\mem|Mux5~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~58_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(0)) # (\mem|Mux5~55_combout\)))) # (!\mar1|ou_MAR\(4) & (\mem|Mux5~57_combout\ & (!\mar1|ou_MAR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux5~57_combout\,
	datac => \mar1|ou_MAR\(0),
	datad => \mem|Mux5~55_combout\,
	combout => \mem|Mux5~58_combout\);

-- Location: FF_X12_Y20_N5
\mem|Mem[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[29][12]~feeder_combout\,
	ena => \mem|Mem[29][17]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[29][12]~q\);

-- Location: FF_X19_Y22_N11
\mem|Mem[57][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[57][12]~feeder_combout\,
	ena => \mem|Mem[57][17]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[57][12]~q\);

-- Location: FF_X19_Y22_N5
\mem|Mem[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[25][17]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[25][12]~q\);

-- Location: LCCOMB_X19_Y22_N4
\mem|Mux5~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~59_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(5) & ((\mem|Mem[57][12]~q\))) # (!\mar1|ou_MAR\(5) & (\mem|Mem[25][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[25][12]~q\,
	datad => \mem|Mem[57][12]~q\,
	combout => \mem|Mux5~59_combout\);

-- Location: FF_X20_Y17_N23
\mem|Mem[61][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[61][17]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[61][12]~q\);

-- Location: LCCOMB_X20_Y17_N22
\mem|Mux5~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~60_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux5~59_combout\ & ((\mem|Mem[61][12]~q\))) # (!\mem|Mux5~59_combout\ & (\mem|Mem[29][12]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux5~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[29][12]~q\,
	datac => \mem|Mem[61][12]~q\,
	datad => \mem|Mux5~59_combout\,
	combout => \mem|Mux5~60_combout\);

-- Location: LCCOMB_X19_Y16_N24
\mem|Mux5~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~61_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux5~58_combout\ & ((\mem|Mux5~60_combout\))) # (!\mem|Mux5~58_combout\ & (\mem|Mux5~53_combout\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux5~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux5~53_combout\,
	datac => \mem|Mux5~58_combout\,
	datad => \mem|Mux5~60_combout\,
	combout => \mem|Mux5~61_combout\);

-- Location: FF_X17_Y25_N7
\mem|Mem[36][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[36][17]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[36][12]~q\);

-- Location: FF_X12_Y19_N11
\mem|Mem[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[20][12]~feeder_combout\,
	ena => \mem|Mem[20][5]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[20][12]~q\);

-- Location: FF_X17_Y19_N27
\mem|Mem[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~14_combout\,
	sload => VCC,
	ena => \mem|Mem[4][11]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[4][12]~q\);

-- Location: LCCOMB_X17_Y19_N26
\mem|Mux5~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~62_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5)) # ((\mem|Mem[20][12]~q\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(5) & (\mem|Mem[4][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[4][12]~q\,
	datad => \mem|Mem[20][12]~q\,
	combout => \mem|Mux5~62_combout\);

-- Location: FF_X10_Y24_N29
\mem|Mem[52][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[52][12]~feeder_combout\,
	ena => \mem|Mem[52][17]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[52][12]~q\);

-- Location: LCCOMB_X17_Y25_N6
\mem|Mux5~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~63_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux5~62_combout\ & (\mem|Mem[52][12]~q\)) # (!\mem|Mux5~62_combout\ & ((\mem|Mem[36][12]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux5~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[52][12]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[36][12]~q\,
	datad => \mem|Mux5~62_combout\,
	combout => \mem|Mux5~63_combout\);

-- Location: FF_X19_Y18_N9
\mem|Mem[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[17][12]~feeder_combout\,
	ena => \mem|Mem[17][17]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[17][12]~q\);

-- Location: FF_X19_Y19_N31
\mem|Mem[33][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[33][12]~feeder_combout\,
	ena => \mem|Mem[33][17]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[33][12]~q\);

-- Location: FF_X19_Y19_N17
\mem|Mem[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~14_combout\,
	sload => VCC,
	ena => \mem|Mem[1][11]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[1][12]~q\);

-- Location: LCCOMB_X19_Y19_N16
\mem|Mux5~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~64_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mem[33][12]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[1][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[33][12]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[1][12]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux5~64_combout\);

-- Location: FF_X19_Y18_N3
\mem|Mem[49][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[49][17]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[49][12]~q\);

-- Location: LCCOMB_X19_Y18_N2
\mem|Mux5~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~65_combout\ = (\mem|Mux5~64_combout\ & (((\mem|Mem[49][12]~q\) # (!\mar1|ou_MAR\(4))))) # (!\mem|Mux5~64_combout\ & (\mem|Mem[17][12]~q\ & ((\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux5~64_combout\,
	datab => \mem|Mem[17][12]~q\,
	datac => \mem|Mem[49][12]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux5~65_combout\);

-- Location: FF_X10_Y17_N23
\mem|Mem[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[16][12]~feeder_combout\,
	ena => \mem|Mem[16][17]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[16][12]~q\);

-- Location: FF_X22_Y20_N25
\mem|Mem[32][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[32][12]~feeder_combout\,
	ena => \mem|Mem[32][17]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[32][12]~q\);

-- Location: FF_X17_Y19_N29
\mem|Mem[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~14_combout\,
	sload => VCC,
	ena => \mem|Mem[0][14]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[0][12]~q\);

-- Location: LCCOMB_X17_Y19_N28
\mem|Mux5~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~66_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mem[32][12]~q\))) # (!\mar1|ou_MAR\(5) & (\mem|Mem[0][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[0][12]~q\,
	datad => \mem|Mem[32][12]~q\,
	combout => \mem|Mux5~66_combout\);

-- Location: FF_X19_Y16_N11
\mem|Mem[48][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[48][17]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[48][12]~q\);

-- Location: LCCOMB_X19_Y16_N10
\mem|Mux5~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~67_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux5~66_combout\ & ((\mem|Mem[48][12]~q\))) # (!\mem|Mux5~66_combout\ & (\mem|Mem[16][12]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux5~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[16][12]~q\,
	datac => \mem|Mem[48][12]~q\,
	datad => \mem|Mux5~66_combout\,
	combout => \mem|Mux5~67_combout\);

-- Location: LCCOMB_X19_Y16_N20
\mem|Mux5~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~68_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux5~65_combout\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((!\mar1|ou_MAR\(2) & \mem|Mux5~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux5~65_combout\,
	datac => \mar1|ou_MAR\(2),
	datad => \mem|Mux5~67_combout\,
	combout => \mem|Mux5~68_combout\);

-- Location: FF_X10_Y23_N7
\mem|Mem[37][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[37][12]~feeder_combout\,
	ena => \mem|Mem[37][17]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[37][12]~q\);

-- Location: FF_X12_Y17_N7
\mem|Mem[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[21][12]~feeder_combout\,
	ena => \mem|Mem[21][3]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[21][12]~q\);

-- Location: FF_X11_Y19_N23
\mem|Mem[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~14_combout\,
	sload => VCC,
	ena => \mem|Mem[5][1]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[5][12]~q\);

-- Location: LCCOMB_X11_Y19_N22
\mem|Mux5~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~69_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[21][12]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[5][12]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[21][12]~q\,
	datac => \mem|Mem[5][12]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux5~69_combout\);

-- Location: FF_X11_Y19_N9
\mem|Mem[53][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[53][17]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[53][12]~q\);

-- Location: LCCOMB_X11_Y19_N8
\mem|Mux5~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~70_combout\ = (\mem|Mux5~69_combout\ & (((\mem|Mem[53][12]~q\)) # (!\mar1|ou_MAR\(5)))) # (!\mem|Mux5~69_combout\ & (\mar1|ou_MAR\(5) & ((\mem|Mem[37][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux5~69_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[53][12]~q\,
	datad => \mem|Mem[37][12]~q\,
	combout => \mem|Mux5~70_combout\);

-- Location: LCCOMB_X19_Y16_N6
\mem|Mux5~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~71_combout\ = (\mem|Mux5~68_combout\ & ((\mem|Mux5~70_combout\) # ((!\mar1|ou_MAR\(2))))) # (!\mem|Mux5~68_combout\ & (((\mar1|ou_MAR\(2) & \mem|Mux5~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux5~70_combout\,
	datab => \mem|Mux5~68_combout\,
	datac => \mar1|ou_MAR\(2),
	datad => \mem|Mux5~63_combout\,
	combout => \mem|Mux5~71_combout\);

-- Location: LCCOMB_X19_Y16_N16
\mem|Mux5~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~72_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mux5~61_combout\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mux5~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux5~61_combout\,
	datac => \mar1|ou_MAR\(3),
	datad => \mem|Mux5~71_combout\,
	combout => \mem|Mux5~72_combout\);

-- Location: FF_X14_Y21_N21
\mem|Mem[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[15][17]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[15][12]~q\);

-- Location: FF_X8_Y21_N11
\mem|Mem[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[27][12]~feeder_combout\,
	ena => \mem|Mem[27][17]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[27][12]~q\);

-- Location: FF_X12_Y18_N7
\mem|Mem[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~14_combout\,
	sload => VCC,
	ena => \mem|Mem[11][13]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[11][12]~q\);

-- Location: LCCOMB_X12_Y18_N6
\mem|Mux5~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~73_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(4) & (\mem|Mem[27][12]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[11][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[27][12]~q\,
	datac => \mem|Mem[11][12]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux5~73_combout\);

-- Location: FF_X19_Y21_N29
\mem|Mem[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[31][12]~feeder_combout\,
	ena => \mem|Mem[31][17]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[31][12]~q\);

-- Location: LCCOMB_X14_Y21_N20
\mem|Mux5~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~74_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux5~73_combout\ & (\mem|Mem[31][12]~q\)) # (!\mem|Mux5~73_combout\ & ((\mem|Mem[15][12]~q\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux5~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[31][12]~q\,
	datac => \mem|Mem[15][12]~q\,
	datad => \mem|Mux5~73_combout\,
	combout => \mem|Mux5~74_combout\);

-- Location: FF_X20_Y21_N3
\mem|Mem[58][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[58][12]~feeder_combout\,
	ena => \mem|Mem[58][17]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[58][12]~q\);

-- Location: FF_X14_Y24_N13
\mem|Mem[46][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[46][12]~feeder_combout\,
	ena => \mem|Mem[46][17]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[46][12]~q\);

-- Location: FF_X20_Y21_N5
\mem|Mem[42][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[42][17]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[42][12]~q\);

-- Location: LCCOMB_X20_Y21_N4
\mem|Mux5~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~75_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[46][12]~q\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[42][12]~q\ & !\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[46][12]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[42][12]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux5~75_combout\);

-- Location: FF_X19_Y24_N3
\mem|Mem[62][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[62][17]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[62][12]~q\);

-- Location: LCCOMB_X19_Y24_N2
\mem|Mux5~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~76_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux5~75_combout\ & ((\mem|Mem[62][12]~q\))) # (!\mem|Mux5~75_combout\ & (\mem|Mem[58][12]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux5~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[58][12]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[62][12]~q\,
	datad => \mem|Mux5~75_combout\,
	combout => \mem|Mux5~76_combout\);

-- Location: FF_X9_Y23_N7
\mem|Mem[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[14][12]~feeder_combout\,
	ena => \mem|Mem[14][17]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[14][12]~q\);

-- Location: FF_X8_Y14_N7
\mem|Mem[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[26][12]~feeder_combout\,
	ena => \mem|Mem[26][17]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[26][12]~q\);

-- Location: FF_X15_Y21_N31
\mem|Mem[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~14_combout\,
	sload => VCC,
	ena => \mem|Mem[10][11]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[10][12]~q\);

-- Location: LCCOMB_X15_Y21_N30
\mem|Mux5~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~77_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(4))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(4) & ((\mem|Mem[26][12]~q\))) # (!\mar1|ou_MAR\(4) & (\mem|Mem[10][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[10][12]~q\,
	datad => \mem|Mem[26][12]~q\,
	combout => \mem|Mux5~77_combout\);

-- Location: FF_X9_Y21_N3
\mem|Mem[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[30][17]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[30][12]~q\);

-- Location: LCCOMB_X9_Y21_N2
\mem|Mux5~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~78_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux5~77_combout\ & ((\mem|Mem[30][12]~q\))) # (!\mem|Mux5~77_combout\ & (\mem|Mem[14][12]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux5~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[14][12]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[30][12]~q\,
	datad => \mem|Mux5~77_combout\,
	combout => \mem|Mux5~78_combout\);

-- Location: LCCOMB_X20_Y15_N30
\mem|Mux5~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~79_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(5) & ((\mem|Mux5~76_combout\))) # (!\mar1|ou_MAR\(5) & (\mem|Mux5~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mux5~78_combout\,
	datad => \mem|Mux5~76_combout\,
	combout => \mem|Mux5~79_combout\);

-- Location: FF_X21_Y21_N7
\mem|Mem[47][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[47][12]~feeder_combout\,
	ena => \mem|Mem[47][17]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[47][12]~q\);

-- Location: FF_X8_Y21_N29
\mem|Mem[59][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[59][12]~feeder_combout\,
	ena => \mem|Mem[59][17]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[59][12]~q\);

-- Location: FF_X15_Y25_N23
\mem|Mem[43][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[43][17]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[43][12]~q\);

-- Location: LCCOMB_X15_Y25_N22
\mem|Mux5~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~80_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[59][12]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[43][12]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[59][12]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[43][12]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux5~80_combout\);

-- Location: FF_X19_Y21_N7
\mem|Mem[63][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(12),
	sload => VCC,
	ena => \mem|Mem[63][17]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[63][12]~q\);

-- Location: LCCOMB_X19_Y21_N6
\mem|Mux5~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~81_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux5~80_combout\ & ((\mem|Mem[63][12]~q\))) # (!\mem|Mux5~80_combout\ & (\mem|Mem[47][12]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux5~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[47][12]~q\,
	datac => \mem|Mem[63][12]~q\,
	datad => \mem|Mux5~80_combout\,
	combout => \mem|Mux5~81_combout\);

-- Location: LCCOMB_X23_Y16_N10
\mem|Mux5~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~82_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux5~79_combout\ & (\mem|Mux5~81_combout\)) # (!\mem|Mux5~79_combout\ & ((\mem|Mux5~74_combout\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux5~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux5~81_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux5~74_combout\,
	datad => \mem|Mux5~79_combout\,
	combout => \mem|Mux5~82_combout\);

-- Location: LCCOMB_X19_Y16_N2
\mem|Mux5~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~83_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux5~72_combout\ & ((\mem|Mux5~82_combout\))) # (!\mem|Mux5~72_combout\ & (\mem|Mux5~51_combout\)))) # (!\mar1|ou_MAR\(1) & (\mem|Mux5~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux5~72_combout\,
	datac => \mem|Mux5~51_combout\,
	datad => \mem|Mux5~82_combout\,
	combout => \mem|Mux5~83_combout\);

-- Location: LCCOMB_X19_Y16_N8
\mem|Mux5~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux5~84_combout\ = (\mar1|ou_MAR\(6) & (\mem|Mux5~41_combout\)) # (!\mar1|ou_MAR\(6) & ((\mem|Mux5~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(6),
	datac => \mem|Mux5~41_combout\,
	datad => \mem|Mux5~83_combout\,
	combout => \mem|Mux5~84_combout\);

-- Location: FF_X9_Y14_N7
\mem|Mem[108][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[108][17]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[108][13]~q\);

-- Location: FF_X10_Y10_N17
\mem|Mem[105][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[105][13]~feeder_combout\,
	ena => \mem|Mem[105][17]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[105][13]~q\);

-- Location: FF_X10_Y14_N27
\mem|Mem[104][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[104][17]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[104][13]~q\);

-- Location: LCCOMB_X10_Y14_N26
\mem|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~0_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[105][13]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[104][13]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[105][13]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[104][13]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux4~0_combout\);

-- Location: FF_X19_Y12_N1
\mem|Mem[109][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[109][13]~feeder_combout\,
	ena => \mem|Mem[109][17]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[109][13]~q\);

-- Location: LCCOMB_X9_Y14_N6
\mem|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~1_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux4~0_combout\ & (\mem|Mem[109][13]~q\)) # (!\mem|Mux4~0_combout\ & ((\mem|Mem[108][13]~q\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[109][13]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[108][13]~q\,
	datad => \mem|Mux4~0_combout\,
	combout => \mem|Mux4~1_combout\);

-- Location: FF_X14_Y11_N31
\mem|Mem[99][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[99][13]~feeder_combout\,
	ena => \mem|Mem[99][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[99][13]~q\);

-- Location: FF_X11_Y10_N29
\mem|Mem[102][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[102][13]~feeder_combout\,
	ena => \mem|Mem[102][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[102][13]~q\);

-- Location: FF_X11_Y10_N7
\mem|Mem[98][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[98][17]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[98][13]~q\);

-- Location: LCCOMB_X11_Y10_N6
\mem|Mux4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~2_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mem[102][13]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[98][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[102][13]~q\,
	datac => \mem|Mem[98][13]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux4~2_combout\);

-- Location: FF_X17_Y10_N3
\mem|Mem[103][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[103][17]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[103][13]~q\);

-- Location: LCCOMB_X17_Y10_N2
\mem|Mux4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~3_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux4~2_combout\ & ((\mem|Mem[103][13]~q\))) # (!\mem|Mux4~2_combout\ & (\mem|Mem[99][13]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[99][13]~q\,
	datac => \mem|Mem[103][13]~q\,
	datad => \mem|Mux4~2_combout\,
	combout => \mem|Mux4~3_combout\);

-- Location: FF_X9_Y14_N1
\mem|Mem[100][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[100][13]~feeder_combout\,
	ena => \mem|Mem[100][17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[100][13]~q\);

-- Location: FF_X14_Y10_N25
\mem|Mem[97][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[97][13]~feeder_combout\,
	ena => \mem|Mem[97][17]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[97][13]~q\);

-- Location: FF_X16_Y10_N31
\mem|Mem[96][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[96][17]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[96][13]~q\);

-- Location: LCCOMB_X16_Y10_N30
\mem|Mux4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~4_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[97][13]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[96][13]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[97][13]~q\,
	datac => \mem|Mem[96][13]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux4~4_combout\);

-- Location: FF_X20_Y15_N17
\mem|Mem[101][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[101][17]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[101][13]~q\);

-- Location: LCCOMB_X20_Y15_N16
\mem|Mux4~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~5_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux4~4_combout\ & ((\mem|Mem[101][13]~q\))) # (!\mem|Mux4~4_combout\ & (\mem|Mem[100][13]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[100][13]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[101][13]~q\,
	datad => \mem|Mux4~4_combout\,
	combout => \mem|Mux4~5_combout\);

-- Location: LCCOMB_X19_Y14_N22
\mem|Mux4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~6_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mux4~3_combout\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mux4~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux4~3_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux4~5_combout\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux4~6_combout\);

-- Location: FF_X9_Y11_N29
\mem|Mem[107][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[107][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[107][13]~q\);

-- Location: FF_X14_Y13_N15
\mem|Mem[110][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[110][13]~feeder_combout\,
	ena => \mem|Mem[110][17]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[110][13]~q\);

-- Location: FF_X11_Y13_N29
\mem|Mem[106][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[106][17]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[106][13]~q\);

-- Location: LCCOMB_X11_Y13_N28
\mem|Mux4~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~7_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[110][13]~q\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[106][13]~q\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[110][13]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[106][13]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux4~7_combout\);

-- Location: FF_X14_Y9_N25
\mem|Mem[111][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[111][13]~feeder_combout\,
	ena => \mem|Mem[111][17]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[111][13]~q\);

-- Location: LCCOMB_X9_Y11_N28
\mem|Mux4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~8_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux4~7_combout\ & ((\mem|Mem[111][13]~q\))) # (!\mem|Mux4~7_combout\ & (\mem|Mem[107][13]~q\)))) # (!\mar1|ou_MAR\(0) & (\mem|Mux4~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux4~7_combout\,
	datac => \mem|Mem[107][13]~q\,
	datad => \mem|Mem[111][13]~q\,
	combout => \mem|Mux4~8_combout\);

-- Location: LCCOMB_X19_Y14_N16
\mem|Mux4~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~9_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux4~6_combout\ & ((\mem|Mux4~8_combout\))) # (!\mem|Mux4~6_combout\ & (\mem|Mux4~1_combout\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux4~1_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux4~6_combout\,
	datad => \mem|Mux4~8_combout\,
	combout => \mem|Mux4~9_combout\);

-- Location: FF_X23_Y12_N5
\mem|Mem[83][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[83][17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[83][13]~q\);

-- Location: FF_X21_Y14_N25
\mem|Mem[86][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[86][13]~feeder_combout\,
	ena => \mem|Mem[86][17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[86][13]~q\);

-- Location: FF_X21_Y14_N27
\mem|Mem[82][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[82][17]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[82][13]~q\);

-- Location: LCCOMB_X21_Y14_N26
\mem|Mux4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~10_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & ((\mem|Mem[86][13]~q\))) # (!\mar1|ou_MAR\(2) & (\mem|Mem[82][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[82][13]~q\,
	datad => \mem|Mem[86][13]~q\,
	combout => \mem|Mux4~10_combout\);

-- Location: FF_X23_Y12_N15
\mem|Mem[87][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[87][13]~feeder_combout\,
	ena => \mem|Mem[87][17]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[87][13]~q\);

-- Location: LCCOMB_X23_Y12_N4
\mem|Mux4~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~11_combout\ = (\mem|Mux4~10_combout\ & ((\mem|Mem[87][13]~q\) # ((!\mar1|ou_MAR\(0))))) # (!\mem|Mux4~10_combout\ & (((\mem|Mem[83][13]~q\ & \mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux4~10_combout\,
	datab => \mem|Mem[87][13]~q\,
	datac => \mem|Mem[83][13]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux4~11_combout\);

-- Location: FF_X17_Y13_N15
\mem|Mem[92][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[92][13]~feeder_combout\,
	ena => \mem|Mem[92][17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[92][13]~q\);

-- Location: FF_X8_Y13_N17
\mem|Mem[89][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[89][13]~feeder_combout\,
	ena => \mem|Mem[89][17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[89][13]~q\);

-- Location: FF_X21_Y13_N29
\mem|Mem[88][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[88][17]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[88][13]~q\);

-- Location: LCCOMB_X21_Y13_N28
\mem|Mux4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~12_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[89][13]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[88][13]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[89][13]~q\,
	datac => \mem|Mem[88][13]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux4~12_combout\);

-- Location: FF_X21_Y13_N7
\mem|Mem[93][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[93][17]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[93][13]~q\);

-- Location: LCCOMB_X21_Y13_N6
\mem|Mux4~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~13_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux4~12_combout\ & (\mem|Mem[93][13]~q\)) # (!\mem|Mux4~12_combout\ & ((\mem|Mem[92][13]~q\))))) # (!\mar1|ou_MAR\(2) & (\mem|Mux4~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux4~12_combout\,
	datac => \mem|Mem[93][13]~q\,
	datad => \mem|Mem[92][13]~q\,
	combout => \mem|Mux4~13_combout\);

-- Location: FF_X20_Y14_N29
\mem|Mem[84][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[84][13]~feeder_combout\,
	ena => \mem|Mem[84][17]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[84][13]~q\);

-- Location: FF_X22_Y15_N31
\mem|Mem[81][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[81][13]~feeder_combout\,
	ena => \mem|Mem[81][17]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[81][13]~q\);

-- Location: FF_X21_Y16_N29
\mem|Mem[80][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[80][17]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[80][13]~q\);

-- Location: LCCOMB_X21_Y16_N28
\mem|Mux4~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~14_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[81][13]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[80][13]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[81][13]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[80][13]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux4~14_combout\);

-- Location: FF_X20_Y14_N23
\mem|Mem[85][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[85][17]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[85][13]~q\);

-- Location: LCCOMB_X20_Y14_N22
\mem|Mux4~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~15_combout\ = (\mem|Mux4~14_combout\ & (((\mem|Mem[85][13]~q\) # (!\mar1|ou_MAR\(2))))) # (!\mem|Mux4~14_combout\ & (\mem|Mem[84][13]~q\ & ((\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux4~14_combout\,
	datab => \mem|Mem[84][13]~q\,
	datac => \mem|Mem[85][13]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux4~15_combout\);

-- Location: LCCOMB_X19_Y17_N10
\mem|Mux4~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~16_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1)) # ((\mem|Mux4~13_combout\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(1) & ((\mem|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux4~13_combout\,
	datad => \mem|Mux4~15_combout\,
	combout => \mem|Mux4~16_combout\);

-- Location: FF_X22_Y11_N5
\mem|Mem[91][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[91][13]~feeder_combout\,
	ena => \mem|Mem[91][17]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[91][13]~q\);

-- Location: FF_X17_Y9_N29
\mem|Mem[94][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[94][13]~feeder_combout\,
	ena => \mem|Mem[94][17]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[94][13]~q\);

-- Location: FF_X21_Y16_N7
\mem|Mem[90][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[90][17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[90][13]~q\);

-- Location: LCCOMB_X21_Y16_N6
\mem|Mux4~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~17_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mem[94][13]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[90][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[94][13]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[90][13]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux4~17_combout\);

-- Location: FF_X23_Y15_N5
\mem|Mem[95][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[95][17]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[95][13]~q\);

-- Location: LCCOMB_X23_Y15_N4
\mem|Mux4~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~18_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux4~17_combout\ & ((\mem|Mem[95][13]~q\))) # (!\mem|Mux4~17_combout\ & (\mem|Mem[91][13]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[91][13]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[95][13]~q\,
	datad => \mem|Mux4~17_combout\,
	combout => \mem|Mux4~18_combout\);

-- Location: LCCOMB_X19_Y17_N20
\mem|Mux4~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~19_combout\ = (\mem|Mux4~16_combout\ & ((\mem|Mux4~18_combout\) # ((!\mar1|ou_MAR\(1))))) # (!\mem|Mux4~16_combout\ & (((\mar1|ou_MAR\(1) & \mem|Mux4~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux4~16_combout\,
	datab => \mem|Mux4~18_combout\,
	datac => \mar1|ou_MAR\(1),
	datad => \mem|Mux4~11_combout\,
	combout => \mem|Mux4~19_combout\);

-- Location: FF_X19_Y13_N23
\mem|Mem[76][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[76][17]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[76][13]~q\);

-- Location: FF_X16_Y13_N7
\mem|Mem[73][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[73][13]~feeder_combout\,
	ena => \mem|Mem[73][17]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[73][13]~q\);

-- Location: FF_X15_Y13_N29
\mem|Mem[72][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[72][17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[72][13]~q\);

-- Location: LCCOMB_X15_Y13_N28
\mem|Mux4~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~20_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & ((\mem|Mem[73][13]~q\))) # (!\mar1|ou_MAR\(0) & (\mem|Mem[72][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[72][13]~q\,
	datad => \mem|Mem[73][13]~q\,
	combout => \mem|Mux4~20_combout\);

-- Location: FF_X15_Y13_N15
\mem|Mem[77][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[77][13]~feeder_combout\,
	ena => \mem|Mem[77][17]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[77][13]~q\);

-- Location: LCCOMB_X19_Y13_N22
\mem|Mux4~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~21_combout\ = (\mem|Mux4~20_combout\ & ((\mem|Mem[77][13]~q\) # ((!\mar1|ou_MAR\(2))))) # (!\mem|Mux4~20_combout\ & (((\mem|Mem[76][13]~q\ & \mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[77][13]~q\,
	datab => \mem|Mux4~20_combout\,
	datac => \mem|Mem[76][13]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux4~21_combout\);

-- Location: FF_X23_Y18_N13
\mem|Mem[67][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[67][13]~feeder_combout\,
	ena => \mem|Mem[67][17]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[67][13]~q\);

-- Location: FF_X12_Y9_N7
\mem|Mem[70][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[70][13]~feeder_combout\,
	ena => \mem|Mem[70][17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[70][13]~q\);

-- Location: FF_X10_Y11_N9
\mem|Mem[66][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[66][17]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[66][13]~q\);

-- Location: LCCOMB_X10_Y11_N8
\mem|Mux4~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~22_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mem[70][13]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[66][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[70][13]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[66][13]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux4~22_combout\);

-- Location: FF_X23_Y18_N31
\mem|Mem[71][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[71][17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[71][13]~q\);

-- Location: LCCOMB_X23_Y18_N30
\mem|Mux4~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~23_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux4~22_combout\ & ((\mem|Mem[71][13]~q\))) # (!\mem|Mux4~22_combout\ & (\mem|Mem[67][13]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[67][13]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[71][13]~q\,
	datad => \mem|Mux4~22_combout\,
	combout => \mem|Mux4~23_combout\);

-- Location: FF_X17_Y14_N21
\mem|Mem[68][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[68][13]~feeder_combout\,
	ena => \mem|Mem[68][17]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[68][13]~q\);

-- Location: FF_X22_Y14_N9
\mem|Mem[65][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[65][13]~feeder_combout\,
	ena => \mem|Mem[65][17]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[65][13]~q\);

-- Location: FF_X16_Y13_N1
\mem|Mem[64][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[64][17]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[64][13]~q\);

-- Location: LCCOMB_X16_Y13_N0
\mem|Mux4~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~24_combout\ = (\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2)) # ((\mem|Mem[65][13]~q\)))) # (!\mar1|ou_MAR\(0) & (!\mar1|ou_MAR\(2) & (\mem|Mem[64][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[64][13]~q\,
	datad => \mem|Mem[65][13]~q\,
	combout => \mem|Mux4~24_combout\);

-- Location: FF_X22_Y14_N11
\mem|Mem[69][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[69][17]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[69][13]~q\);

-- Location: LCCOMB_X22_Y14_N10
\mem|Mux4~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~25_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux4~24_combout\ & ((\mem|Mem[69][13]~q\))) # (!\mem|Mux4~24_combout\ & (\mem|Mem[68][13]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux4~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[68][13]~q\,
	datac => \mem|Mem[69][13]~q\,
	datad => \mem|Mux4~24_combout\,
	combout => \mem|Mux4~25_combout\);

-- Location: LCCOMB_X19_Y17_N30
\mem|Mux4~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~26_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & ((\mem|Mux4~23_combout\))) # (!\mar1|ou_MAR\(1) & (\mem|Mux4~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mux4~25_combout\,
	datac => \mar1|ou_MAR\(1),
	datad => \mem|Mux4~23_combout\,
	combout => \mem|Mux4~26_combout\);

-- Location: FF_X10_Y11_N11
\mem|Mem[75][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[75][13]~feeder_combout\,
	ena => \mem|Mem[75][17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[75][13]~q\);

-- Location: FF_X16_Y9_N21
\mem|Mem[78][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[78][13]~feeder_combout\,
	ena => \mem|Mem[78][17]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[78][13]~q\);

-- Location: FF_X11_Y11_N5
\mem|Mem[74][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[74][17]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[74][13]~q\);

-- Location: LCCOMB_X11_Y11_N4
\mem|Mux4~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~27_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mem[78][13]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[74][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[78][13]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[74][13]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux4~27_combout\);

-- Location: FF_X8_Y13_N19
\mem|Mem[79][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[79][17]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[79][13]~q\);

-- Location: LCCOMB_X8_Y13_N18
\mem|Mux4~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~28_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux4~27_combout\ & ((\mem|Mem[79][13]~q\))) # (!\mem|Mux4~27_combout\ & (\mem|Mem[75][13]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux4~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[75][13]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[79][13]~q\,
	datad => \mem|Mux4~27_combout\,
	combout => \mem|Mux4~28_combout\);

-- Location: LCCOMB_X19_Y17_N16
\mem|Mux4~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~29_combout\ = (\mem|Mux4~26_combout\ & ((\mem|Mux4~28_combout\) # ((!\mar1|ou_MAR\(3))))) # (!\mem|Mux4~26_combout\ & (((\mem|Mux4~21_combout\ & \mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux4~28_combout\,
	datab => \mem|Mux4~21_combout\,
	datac => \mem|Mux4~26_combout\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux4~29_combout\);

-- Location: LCCOMB_X19_Y17_N18
\mem|Mux4~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~30_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux4~19_combout\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & (((!\mar1|ou_MAR\(5) & \mem|Mux4~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux4~19_combout\,
	datac => \mar1|ou_MAR\(5),
	datad => \mem|Mux4~29_combout\,
	combout => \mem|Mux4~30_combout\);

-- Location: FF_X10_Y13_N29
\mem|Mem[118][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[118][17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[118][13]~q\);

-- Location: FF_X20_Y15_N19
\mem|Mem[117][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[117][13]~feeder_combout\,
	ena => \mem|Mem[117][17]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[117][13]~q\);

-- Location: FF_X17_Y14_N7
\mem|Mem[116][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[116][17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[116][13]~q\);

-- Location: LCCOMB_X17_Y14_N6
\mem|Mux4~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~31_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(0) & (\mem|Mem[117][13]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[116][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[117][13]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[116][13]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux4~31_combout\);

-- Location: FF_X10_Y12_N21
\mem|Mem[119][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[119][13]~feeder_combout\,
	ena => \mem|Mem[119][17]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[119][13]~q\);

-- Location: LCCOMB_X10_Y13_N28
\mem|Mux4~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~32_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux4~31_combout\ & (\mem|Mem[119][13]~q\)) # (!\mem|Mux4~31_combout\ & ((\mem|Mem[118][13]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux4~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[119][13]~q\,
	datac => \mem|Mem[118][13]~q\,
	datad => \mem|Mux4~31_combout\,
	combout => \mem|Mux4~32_combout\);

-- Location: FF_X7_Y14_N3
\mem|Mem[121][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[121][13]~feeder_combout\,
	ena => \mem|Mem[121][17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[121][13]~q\);

-- Location: FF_X11_Y13_N23
\mem|Mem[122][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[122][13]~feeder_combout\,
	ena => \mem|Mem[122][17]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[122][13]~q\);

-- Location: FF_X10_Y15_N27
\mem|Mem[120][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[120][17]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[120][13]~q\);

-- Location: LCCOMB_X10_Y15_N26
\mem|Mux4~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~33_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(1) & (\mem|Mem[122][13]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[120][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[122][13]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[120][13]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux4~33_combout\);

-- Location: FF_X9_Y12_N25
\mem|Mem[123][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[123][17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[123][13]~q\);

-- Location: LCCOMB_X9_Y12_N24
\mem|Mux4~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~34_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux4~33_combout\ & ((\mem|Mem[123][13]~q\))) # (!\mem|Mux4~33_combout\ & (\mem|Mem[121][13]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux4~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[121][13]~q\,
	datac => \mem|Mem[123][13]~q\,
	datad => \mem|Mux4~33_combout\,
	combout => \mem|Mux4~34_combout\);

-- Location: FF_X17_Y15_N17
\mem|Mem[113][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[113][13]~feeder_combout\,
	ena => \mem|Mem[113][17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[113][13]~q\);

-- Location: FF_X11_Y12_N11
\mem|Mem[114][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[114][13]~feeder_combout\,
	ena => \mem|Mem[114][17]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[114][13]~q\);

-- Location: FF_X14_Y14_N17
\mem|Mem[112][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[112][17]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[112][13]~q\);

-- Location: LCCOMB_X14_Y14_N16
\mem|Mux4~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~35_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(1) & ((\mem|Mem[114][13]~q\))) # (!\mar1|ou_MAR\(1) & (\mem|Mem[112][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[112][13]~q\,
	datad => \mem|Mem[114][13]~q\,
	combout => \mem|Mux4~35_combout\);

-- Location: FF_X10_Y12_N23
\mem|Mem[115][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[115][17]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[115][13]~q\);

-- Location: LCCOMB_X10_Y12_N22
\mem|Mux4~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~36_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux4~35_combout\ & ((\mem|Mem[115][13]~q\))) # (!\mem|Mux4~35_combout\ & (\mem|Mem[113][13]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux4~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[113][13]~q\,
	datac => \mem|Mem[115][13]~q\,
	datad => \mem|Mux4~35_combout\,
	combout => \mem|Mux4~36_combout\);

-- Location: LCCOMB_X23_Y16_N28
\mem|Mux4~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~37_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(2)) # ((\mem|Mux4~34_combout\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(2) & ((\mem|Mux4~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux4~34_combout\,
	datad => \mem|Mux4~36_combout\,
	combout => \mem|Mux4~37_combout\);

-- Location: FF_X17_Y9_N31
\mem|Mem[126][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[126][13]~feeder_combout\,
	ena => \mem|Mem[126][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[126][13]~q\);

-- Location: FF_X23_Y14_N31
\mem|Mem[125][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[125][13]~feeder_combout\,
	ena => \mem|Mem[125][17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[125][13]~q\);

-- Location: FF_X17_Y13_N1
\mem|Mem[124][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[124][17]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[124][13]~q\);

-- Location: LCCOMB_X17_Y13_N0
\mem|Mux4~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~38_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[125][13]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[124][13]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[125][13]~q\,
	datac => \mem|Mem[124][13]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux4~38_combout\);

-- Location: FF_X22_Y11_N7
\mem|Mem[127][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[127][17]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[127][13]~q\);

-- Location: LCCOMB_X22_Y11_N6
\mem|Mux4~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~39_combout\ = (\mem|Mux4~38_combout\ & (((\mem|Mem[127][13]~q\) # (!\mar1|ou_MAR\(1))))) # (!\mem|Mux4~38_combout\ & (\mem|Mem[126][13]~q\ & ((\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux4~38_combout\,
	datab => \mem|Mem[126][13]~q\,
	datac => \mem|Mem[127][13]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux4~39_combout\);

-- Location: LCCOMB_X23_Y16_N22
\mem|Mux4~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~40_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux4~37_combout\ & (\mem|Mux4~39_combout\)) # (!\mem|Mux4~37_combout\ & ((\mem|Mux4~32_combout\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux4~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux4~39_combout\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux4~32_combout\,
	datad => \mem|Mux4~37_combout\,
	combout => \mem|Mux4~40_combout\);

-- Location: LCCOMB_X19_Y17_N4
\mem|Mux4~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~41_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux4~30_combout\ & ((\mem|Mux4~40_combout\))) # (!\mem|Mux4~30_combout\ & (\mem|Mux4~9_combout\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux4~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mux4~9_combout\,
	datac => \mem|Mux4~40_combout\,
	datad => \mem|Mux4~30_combout\,
	combout => \mem|Mux4~41_combout\);

-- Location: FF_X20_Y18_N1
\mem|Mem[35][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[35][17]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[35][13]~q\);

-- Location: FF_X19_Y12_N27
\mem|Mem[41][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[41][13]~feeder_combout\,
	ena => \mem|Mem[41][17]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[41][13]~q\);

-- Location: FF_X19_Y14_N11
\mem|Mem[33][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[33][17]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[33][13]~q\);

-- Location: LCCOMB_X19_Y14_N10
\mem|Mux4~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~42_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[41][13]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[33][13]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[41][13]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[33][13]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux4~42_combout\);

-- Location: FF_X22_Y21_N15
\mem|Mem[43][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[43][13]~feeder_combout\,
	ena => \mem|Mem[43][17]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[43][13]~q\);

-- Location: LCCOMB_X20_Y18_N0
\mem|Mux4~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~43_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux4~42_combout\ & ((\mem|Mem[43][13]~q\))) # (!\mem|Mux4~42_combout\ & (\mem|Mem[35][13]~q\)))) # (!\mar1|ou_MAR\(1) & (\mem|Mux4~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux4~42_combout\,
	datac => \mem|Mem[35][13]~q\,
	datad => \mem|Mem[43][13]~q\,
	combout => \mem|Mux4~43_combout\);

-- Location: FF_X19_Y22_N31
\mem|Mem[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[25][13]~feeder_combout\,
	ena => \mem|Mem[25][17]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[25][13]~q\);

-- Location: FF_X11_Y21_N23
\mem|Mem[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[19][13]~feeder_combout\,
	ena => \mem|Mem[19][17]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[19][13]~q\);

-- Location: FF_X11_Y17_N19
\mem|Mem[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[17][17]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[17][13]~q\);

-- Location: LCCOMB_X11_Y17_N18
\mem|Mux4~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~44_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[19][13]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[17][13]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[19][13]~q\,
	datac => \mem|Mem[17][13]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux4~44_combout\);

-- Location: FF_X8_Y21_N15
\mem|Mem[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[27][17]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[27][13]~q\);

-- Location: LCCOMB_X8_Y21_N14
\mem|Mux4~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~45_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux4~44_combout\ & ((\mem|Mem[27][13]~q\))) # (!\mem|Mux4~44_combout\ & (\mem|Mem[25][13]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux4~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[25][13]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[27][13]~q\,
	datad => \mem|Mux4~44_combout\,
	combout => \mem|Mux4~45_combout\);

-- Location: FF_X15_Y18_N25
\mem|Mem[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[3][13]~feeder_combout\,
	ena => \mem|Mem[3][16]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[3][13]~q\);

-- Location: FF_X16_Y16_N23
\mem|Mem[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[9][13]~feeder_combout\,
	ena => \mem|Mem[9][5]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[9][13]~q\);

-- Location: FF_X19_Y19_N19
\mem|Mem[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~15_combout\,
	sload => VCC,
	ena => \mem|Mem[1][11]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[1][13]~q\);

-- Location: LCCOMB_X19_Y19_N18
\mem|Mux4~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~46_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mem[9][13]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[1][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[9][13]~q\,
	datac => \mem|Mem[1][13]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux4~46_combout\);

-- Location: FF_X12_Y18_N1
\mem|Mem[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~15_combout\,
	sload => VCC,
	ena => \mem|Mem[11][13]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[11][13]~q\);

-- Location: LCCOMB_X12_Y18_N0
\mem|Mux4~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~47_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux4~46_combout\ & ((\mem|Mem[11][13]~q\))) # (!\mem|Mux4~46_combout\ & (\mem|Mem[3][13]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux4~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[3][13]~q\,
	datac => \mem|Mem[11][13]~q\,
	datad => \mem|Mux4~46_combout\,
	combout => \mem|Mux4~47_combout\);

-- Location: LCCOMB_X11_Y19_N2
\mem|Mux4~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~48_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5)) # (\mem|Mux4~45_combout\)))) # (!\mar1|ou_MAR\(4) & (\mem|Mux4~47_combout\ & (!\mar1|ou_MAR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux4~47_combout\,
	datac => \mar1|ou_MAR\(5),
	datad => \mem|Mux4~45_combout\,
	combout => \mem|Mux4~48_combout\);

-- Location: FF_X19_Y22_N1
\mem|Mem[57][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[57][17]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[57][13]~q\);

-- Location: FF_X11_Y20_N11
\mem|Mem[51][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[51][13]~feeder_combout\,
	ena => \mem|Mem[51][17]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[51][13]~q\);

-- Location: FF_X19_Y18_N5
\mem|Mem[49][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[49][17]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[49][13]~q\);

-- Location: LCCOMB_X19_Y18_N4
\mem|Mux4~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~49_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & ((\mem|Mem[51][13]~q\))) # (!\mar1|ou_MAR\(1) & (\mem|Mem[49][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[49][13]~q\,
	datad => \mem|Mem[51][13]~q\,
	combout => \mem|Mux4~49_combout\);

-- Location: FF_X8_Y21_N1
\mem|Mem[59][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[59][13]~feeder_combout\,
	ena => \mem|Mem[59][17]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[59][13]~q\);

-- Location: LCCOMB_X19_Y22_N0
\mem|Mux4~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~50_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux4~49_combout\ & (\mem|Mem[59][13]~q\)) # (!\mem|Mux4~49_combout\ & ((\mem|Mem[57][13]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux4~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[59][13]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[57][13]~q\,
	datad => \mem|Mux4~49_combout\,
	combout => \mem|Mux4~50_combout\);

-- Location: LCCOMB_X11_Y19_N20
\mem|Mux4~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~51_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux4~48_combout\ & ((\mem|Mux4~50_combout\))) # (!\mem|Mux4~48_combout\ & (\mem|Mux4~43_combout\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux4~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mux4~43_combout\,
	datac => \mem|Mux4~50_combout\,
	datad => \mem|Mux4~48_combout\,
	combout => \mem|Mux4~51_combout\);

-- Location: FF_X10_Y17_N17
\mem|Mem[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[28][17]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[28][13]~q\);

-- Location: FF_X9_Y21_N13
\mem|Mem[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[22][13]~feeder_combout\,
	ena => \mem|Mem[22][17]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[22][13]~q\);

-- Location: FF_X15_Y19_N23
\mem|Mem[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~15_combout\,
	sload => VCC,
	ena => \mem|Mem[20][5]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[20][13]~q\);

-- Location: LCCOMB_X15_Y19_N22
\mem|Mux4~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~52_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mem[22][13]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[20][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[22][13]~q\,
	datac => \mem|Mem[20][13]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux4~52_combout\);

-- Location: FF_X9_Y21_N15
\mem|Mem[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[30][13]~feeder_combout\,
	ena => \mem|Mem[30][17]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[30][13]~q\);

-- Location: LCCOMB_X10_Y17_N16
\mem|Mux4~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~53_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux4~52_combout\ & (\mem|Mem[30][13]~q\)) # (!\mem|Mux4~52_combout\ & ((\mem|Mem[28][13]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux4~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[30][13]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[28][13]~q\,
	datad => \mem|Mux4~52_combout\,
	combout => \mem|Mux4~53_combout\);

-- Location: FF_X17_Y25_N25
\mem|Mem[38][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[38][13]~feeder_combout\,
	ena => \mem|Mem[38][17]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[38][13]~q\);

-- Location: FF_X17_Y24_N13
\mem|Mem[44][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[44][13]~feeder_combout\,
	ena => \mem|Mem[44][17]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[44][13]~q\);

-- Location: FF_X17_Y25_N27
\mem|Mem[36][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[36][17]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[36][13]~q\);

-- Location: LCCOMB_X17_Y25_N26
\mem|Mux4~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~54_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[44][13]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[36][13]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[44][13]~q\,
	datac => \mem|Mem[36][13]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux4~54_combout\);

-- Location: FF_X14_Y23_N5
\mem|Mem[46][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[46][17]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[46][13]~q\);

-- Location: LCCOMB_X14_Y23_N4
\mem|Mux4~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~55_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux4~54_combout\ & ((\mem|Mem[46][13]~q\))) # (!\mem|Mux4~54_combout\ & (\mem|Mem[38][13]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux4~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[38][13]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[46][13]~q\,
	datad => \mem|Mux4~54_combout\,
	combout => \mem|Mux4~55_combout\);

-- Location: FF_X14_Y19_N15
\mem|Mem[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[6][13]~feeder_combout\,
	ena => \mem|Mem[6][1]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[6][13]~q\);

-- Location: FF_X17_Y21_N9
\mem|Mem[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem~137_combout\,
	ena => \mem|Mem[12][3]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[12][13]~q\);

-- Location: FF_X17_Y19_N31
\mem|Mem[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~15_combout\,
	sload => VCC,
	ena => \mem|Mem[4][11]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[4][13]~q\);

-- Location: LCCOMB_X17_Y19_N30
\mem|Mux4~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~56_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mem[12][13]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[4][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[12][13]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[4][13]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux4~56_combout\);

-- Location: FF_X14_Y23_N31
\mem|Mem[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[14][17]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[14][13]~q\);

-- Location: LCCOMB_X14_Y23_N30
\mem|Mux4~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~57_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux4~56_combout\ & ((\mem|Mem[14][13]~q\))) # (!\mem|Mux4~56_combout\ & (\mem|Mem[6][13]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux4~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[6][13]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[14][13]~q\,
	datad => \mem|Mux4~56_combout\,
	combout => \mem|Mux4~57_combout\);

-- Location: LCCOMB_X19_Y17_N14
\mem|Mux4~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~58_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4)) # ((\mem|Mux4~55_combout\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & (\mem|Mux4~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux4~57_combout\,
	datad => \mem|Mux4~55_combout\,
	combout => \mem|Mux4~58_combout\);

-- Location: FF_X20_Y17_N9
\mem|Mem[60][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[60][13]~feeder_combout\,
	ena => \mem|Mem[60][17]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[60][13]~q\);

-- Location: FF_X10_Y24_N7
\mem|Mem[54][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[54][13]~feeder_combout\,
	ena => \mem|Mem[54][17]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[54][13]~q\);

-- Location: FF_X10_Y24_N17
\mem|Mem[52][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[52][17]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[52][13]~q\);

-- Location: LCCOMB_X10_Y24_N16
\mem|Mux4~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~59_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[54][13]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[52][13]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[54][13]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[52][13]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux4~59_combout\);

-- Location: FF_X19_Y24_N29
\mem|Mem[62][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[62][17]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[62][13]~q\);

-- Location: LCCOMB_X19_Y24_N28
\mem|Mux4~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~60_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux4~59_combout\ & ((\mem|Mem[62][13]~q\))) # (!\mem|Mux4~59_combout\ & (\mem|Mem[60][13]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux4~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[60][13]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[62][13]~q\,
	datad => \mem|Mux4~59_combout\,
	combout => \mem|Mux4~60_combout\);

-- Location: LCCOMB_X19_Y17_N24
\mem|Mux4~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~61_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux4~58_combout\ & ((\mem|Mux4~60_combout\))) # (!\mem|Mux4~58_combout\ & (\mem|Mux4~53_combout\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux4~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux4~53_combout\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux4~58_combout\,
	datad => \mem|Mux4~60_combout\,
	combout => \mem|Mux4~61_combout\);

-- Location: FF_X23_Y20_N31
\mem|Mem[34][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[34][17]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[34][13]~q\);

-- Location: FF_X23_Y21_N31
\mem|Mem[40][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[40][13]~feeder_combout\,
	ena => \mem|Mem[40][17]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[40][13]~q\);

-- Location: FF_X22_Y20_N19
\mem|Mem[32][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[32][17]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[32][13]~q\);

-- Location: LCCOMB_X22_Y20_N18
\mem|Mux4~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~62_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[40][13]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[32][13]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[40][13]~q\,
	datac => \mem|Mem[32][13]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux4~62_combout\);

-- Location: FF_X22_Y20_N21
\mem|Mem[42][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[42][13]~feeder_combout\,
	ena => \mem|Mem[42][17]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[42][13]~q\);

-- Location: LCCOMB_X23_Y20_N30
\mem|Mux4~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~63_combout\ = (\mem|Mux4~62_combout\ & (((\mem|Mem[42][13]~q\)) # (!\mar1|ou_MAR\(1)))) # (!\mem|Mux4~62_combout\ & (\mar1|ou_MAR\(1) & (\mem|Mem[34][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux4~62_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[34][13]~q\,
	datad => \mem|Mem[42][13]~q\,
	combout => \mem|Mux4~63_combout\);

-- Location: FF_X12_Y21_N29
\mem|Mem[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[18][13]~feeder_combout\,
	ena => \mem|Mem[18][17]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[18][13]~q\);

-- Location: FF_X9_Y20_N11
\mem|Mem[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[24][13]~feeder_combout\,
	ena => \mem|Mem[24][17]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[24][13]~q\);

-- Location: FF_X10_Y17_N27
\mem|Mem[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[16][17]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[16][13]~q\);

-- Location: LCCOMB_X10_Y17_N26
\mem|Mux4~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~64_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mem[24][13]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[16][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[24][13]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[16][13]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux4~64_combout\);

-- Location: FF_X12_Y21_N15
\mem|Mem[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[26][17]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[26][13]~q\);

-- Location: LCCOMB_X12_Y21_N14
\mem|Mux4~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~65_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux4~64_combout\ & ((\mem|Mem[26][13]~q\))) # (!\mem|Mux4~64_combout\ & (\mem|Mem[18][13]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux4~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[18][13]~q\,
	datac => \mem|Mem[26][13]~q\,
	datad => \mem|Mux4~64_combout\,
	combout => \mem|Mux4~65_combout\);

-- Location: FF_X17_Y20_N31
\mem|Mem[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[2][13]~feeder_combout\,
	ena => \mem|Mem[2][11]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[2][13]~q\);

-- Location: FF_X15_Y16_N25
\mem|Mem[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[8][13]~feeder_combout\,
	ena => \mem|Mem[8][3]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[8][13]~q\);

-- Location: FF_X17_Y19_N1
\mem|Mem[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~15_combout\,
	sload => VCC,
	ena => \mem|Mem[0][14]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[0][13]~q\);

-- Location: LCCOMB_X17_Y19_N0
\mem|Mux4~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~66_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1)) # ((\mem|Mem[8][13]~q\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(1) & (\mem|Mem[0][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[0][13]~q\,
	datad => \mem|Mem[8][13]~q\,
	combout => \mem|Mux4~66_combout\);

-- Location: FF_X19_Y17_N27
\mem|Mem[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~15_combout\,
	sload => VCC,
	ena => \mem|Mem[10][11]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[10][13]~q\);

-- Location: LCCOMB_X19_Y17_N26
\mem|Mux4~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~67_combout\ = (\mem|Mux4~66_combout\ & (((\mem|Mem[10][13]~q\) # (!\mar1|ou_MAR\(1))))) # (!\mem|Mux4~66_combout\ & (\mem|Mem[2][13]~q\ & ((\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[2][13]~q\,
	datab => \mem|Mux4~66_combout\,
	datac => \mem|Mem[10][13]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux4~67_combout\);

-- Location: LCCOMB_X19_Y17_N12
\mem|Mux4~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~68_combout\ = (\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(4))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & ((\mem|Mux4~65_combout\))) # (!\mar1|ou_MAR\(4) & (\mem|Mux4~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux4~67_combout\,
	datad => \mem|Mux4~65_combout\,
	combout => \mem|Mux4~68_combout\);

-- Location: FF_X23_Y21_N17
\mem|Mem[56][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[56][13]~feeder_combout\,
	ena => \mem|Mem[56][17]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[56][13]~q\);

-- Location: FF_X23_Y19_N31
\mem|Mem[50][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[50][13]~feeder_combout\,
	ena => \mem|Mem[50][17]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[50][13]~q\);

-- Location: FF_X23_Y19_N1
\mem|Mem[48][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[48][17]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[48][13]~q\);

-- Location: LCCOMB_X23_Y19_N0
\mem|Mux4~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~69_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[50][13]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[48][13]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[50][13]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[48][13]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux4~69_combout\);

-- Location: FF_X23_Y20_N1
\mem|Mem[58][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[58][17]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[58][13]~q\);

-- Location: LCCOMB_X23_Y20_N0
\mem|Mux4~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~70_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux4~69_combout\ & ((\mem|Mem[58][13]~q\))) # (!\mem|Mux4~69_combout\ & (\mem|Mem[56][13]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux4~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[56][13]~q\,
	datac => \mem|Mem[58][13]~q\,
	datad => \mem|Mux4~69_combout\,
	combout => \mem|Mux4~70_combout\);

-- Location: LCCOMB_X19_Y17_N6
\mem|Mux4~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~71_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux4~68_combout\ & (\mem|Mux4~70_combout\)) # (!\mem|Mux4~68_combout\ & ((\mem|Mux4~63_combout\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux4~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mux4~70_combout\,
	datac => \mem|Mux4~63_combout\,
	datad => \mem|Mux4~68_combout\,
	combout => \mem|Mux4~71_combout\);

-- Location: LCCOMB_X19_Y17_N8
\mem|Mux4~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~72_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux4~61_combout\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & (((!\mar1|ou_MAR\(0) & \mem|Mux4~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux4~61_combout\,
	datac => \mar1|ou_MAR\(0),
	datad => \mem|Mux4~71_combout\,
	combout => \mem|Mux4~72_combout\);

-- Location: FF_X14_Y22_N19
\mem|Mem[39][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[39][17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[39][13]~q\);

-- Location: FF_X10_Y20_N19
\mem|Mem[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[23][13]~feeder_combout\,
	ena => \mem|Mem[23][17]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[23][13]~q\);

-- Location: FF_X15_Y18_N3
\mem|Mem[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~15_combout\,
	sload => VCC,
	ena => \mem|Mem[7][16]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[7][13]~q\);

-- Location: LCCOMB_X15_Y18_N2
\mem|Mux4~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~73_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[23][13]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[7][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[23][13]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[7][13]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux4~73_combout\);

-- Location: FF_X14_Y22_N29
\mem|Mem[55][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[55][13]~feeder_combout\,
	ena => \mem|Mem[55][17]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[55][13]~q\);

-- Location: LCCOMB_X14_Y22_N18
\mem|Mux4~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~74_combout\ = (\mem|Mux4~73_combout\ & ((\mem|Mem[55][13]~q\) # ((!\mar1|ou_MAR\(5))))) # (!\mem|Mux4~73_combout\ & (((\mem|Mem[39][13]~q\ & \mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux4~73_combout\,
	datab => \mem|Mem[55][13]~q\,
	datac => \mem|Mem[39][13]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux4~74_combout\);

-- Location: FF_X11_Y23_N29
\mem|Mem[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[29][13]~feeder_combout\,
	ena => \mem|Mem[29][17]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[29][13]~q\);

-- Location: FF_X10_Y23_N9
\mem|Mem[45][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[45][13]~feeder_combout\,
	ena => \mem|Mem[45][17]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[45][13]~q\);

-- Location: FF_X11_Y23_N15
\mem|Mem[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[13][17]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[13][13]~q\);

-- Location: LCCOMB_X11_Y23_N14
\mem|Mux4~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~75_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mem[45][13]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[13][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[45][13]~q\,
	datac => \mem|Mem[13][13]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux4~75_combout\);

-- Location: FF_X20_Y17_N11
\mem|Mem[61][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[61][17]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[61][13]~q\);

-- Location: LCCOMB_X20_Y17_N10
\mem|Mux4~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~76_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux4~75_combout\ & ((\mem|Mem[61][13]~q\))) # (!\mem|Mux4~75_combout\ & (\mem|Mem[29][13]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux4~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[29][13]~q\,
	datac => \mem|Mem[61][13]~q\,
	datad => \mem|Mux4~75_combout\,
	combout => \mem|Mux4~76_combout\);

-- Location: FF_X12_Y17_N1
\mem|Mem[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[21][13]~feeder_combout\,
	ena => \mem|Mem[21][3]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[21][13]~q\);

-- Location: FF_X10_Y23_N19
\mem|Mem[37][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[37][13]~feeder_combout\,
	ena => \mem|Mem[37][17]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[37][13]~q\);

-- Location: FF_X11_Y19_N15
\mem|Mem[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~15_combout\,
	sload => VCC,
	ena => \mem|Mem[5][1]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[5][13]~q\);

-- Location: LCCOMB_X11_Y19_N14
\mem|Mux4~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~77_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4)) # ((\mem|Mem[37][13]~q\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & (\mem|Mem[5][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[5][13]~q\,
	datad => \mem|Mem[37][13]~q\,
	combout => \mem|Mux4~77_combout\);

-- Location: FF_X11_Y19_N1
\mem|Mem[53][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[53][17]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[53][13]~q\);

-- Location: LCCOMB_X11_Y19_N0
\mem|Mux4~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~78_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux4~77_combout\ & (\mem|Mem[53][13]~q\)) # (!\mem|Mux4~77_combout\ & ((\mem|Mem[21][13]~q\))))) # (!\mar1|ou_MAR\(4) & (\mem|Mux4~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux4~77_combout\,
	datac => \mem|Mem[53][13]~q\,
	datad => \mem|Mem[21][13]~q\,
	combout => \mem|Mux4~78_combout\);

-- Location: LCCOMB_X11_Y19_N10
\mem|Mux4~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~79_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & ((\mem|Mux4~76_combout\))) # (!\mar1|ou_MAR\(3) & (\mem|Mux4~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux4~78_combout\,
	datac => \mar1|ou_MAR\(3),
	datad => \mem|Mux4~76_combout\,
	combout => \mem|Mux4~79_combout\);

-- Location: FF_X11_Y24_N21
\mem|Mem[47][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[47][13]~feeder_combout\,
	ena => \mem|Mem[47][17]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[47][13]~q\);

-- Location: FF_X15_Y24_N29
\mem|Mem[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[31][13]~feeder_combout\,
	ena => \mem|Mem[31][17]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[31][13]~q\);

-- Location: FF_X15_Y24_N15
\mem|Mem[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[15][17]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[15][13]~q\);

-- Location: LCCOMB_X15_Y24_N14
\mem|Mux4~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~80_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[31][13]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[15][13]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[31][13]~q\,
	datac => \mem|Mem[15][13]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux4~80_combout\);

-- Location: FF_X19_Y21_N9
\mem|Mem[63][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(13),
	sload => VCC,
	ena => \mem|Mem[63][17]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[63][13]~q\);

-- Location: LCCOMB_X19_Y21_N8
\mem|Mux4~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~81_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux4~80_combout\ & ((\mem|Mem[63][13]~q\))) # (!\mem|Mux4~80_combout\ & (\mem|Mem[47][13]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux4~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[47][13]~q\,
	datac => \mem|Mem[63][13]~q\,
	datad => \mem|Mux4~80_combout\,
	combout => \mem|Mux4~81_combout\);

-- Location: LCCOMB_X11_Y19_N28
\mem|Mux4~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~82_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux4~79_combout\ & ((\mem|Mux4~81_combout\))) # (!\mem|Mux4~79_combout\ & (\mem|Mux4~74_combout\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux4~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux4~74_combout\,
	datac => \mem|Mux4~81_combout\,
	datad => \mem|Mux4~79_combout\,
	combout => \mem|Mux4~82_combout\);

-- Location: LCCOMB_X19_Y17_N2
\mem|Mux4~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~83_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux4~72_combout\ & ((\mem|Mux4~82_combout\))) # (!\mem|Mux4~72_combout\ & (\mem|Mux4~51_combout\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux4~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux4~51_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux4~72_combout\,
	datad => \mem|Mux4~82_combout\,
	combout => \mem|Mux4~83_combout\);

-- Location: LCCOMB_X19_Y17_N0
\mem|Mux4~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux4~84_combout\ = (\mar1|ou_MAR\(6) & (\mem|Mux4~41_combout\)) # (!\mar1|ou_MAR\(6) & ((\mem|Mux4~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mar1|ou_MAR\(6),
	datac => \mem|Mux4~41_combout\,
	datad => \mem|Mux4~83_combout\,
	combout => \mem|Mux4~84_combout\);

-- Location: FF_X9_Y12_N3
\mem|Mem[83][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[83][14]~feeder_combout\,
	ena => \mem|Mem[83][17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[83][14]~q\);

-- Location: FF_X15_Y11_N7
\mem|Mem[115][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[115][14]~feeder_combout\,
	ena => \mem|Mem[115][17]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[115][14]~q\);

-- Location: FF_X11_Y9_N1
\mem|Mem[86][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[86][14]~feeder_combout\,
	ena => \mem|Mem[86][17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[86][14]~q\);

-- Location: FF_X10_Y9_N23
\mem|Mem[102][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[102][14]~feeder_combout\,
	ena => \mem|Mem[102][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[102][14]~q\);

-- Location: FF_X9_Y13_N9
\mem|Mem[70][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[70][17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[70][14]~q\);

-- Location: LCCOMB_X9_Y13_N8
\mem|Mux3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~2_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mem[102][14]~q\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mem[70][14]~q\ & !\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[102][14]~q\,
	datac => \mem|Mem[70][14]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux3~2_combout\);

-- Location: FF_X10_Y13_N15
\mem|Mem[118][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[118][17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[118][14]~q\);

-- Location: LCCOMB_X10_Y13_N14
\mem|Mux3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~3_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux3~2_combout\ & ((\mem|Mem[118][14]~q\))) # (!\mem|Mux3~2_combout\ & (\mem|Mem[86][14]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[86][14]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[118][14]~q\,
	datad => \mem|Mux3~2_combout\,
	combout => \mem|Mux3~3_combout\);

-- Location: FF_X11_Y10_N1
\mem|Mem[98][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[98][14]~feeder_combout\,
	ena => \mem|Mem[98][17]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[98][14]~q\);

-- Location: FF_X21_Y14_N29
\mem|Mem[82][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[82][14]~feeder_combout\,
	ena => \mem|Mem[82][17]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[82][14]~q\);

-- Location: FF_X10_Y11_N5
\mem|Mem[66][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[66][17]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[66][14]~q\);

-- Location: LCCOMB_X10_Y11_N4
\mem|Mux3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~4_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5)) # ((\mem|Mem[82][14]~q\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(5) & (\mem|Mem[66][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[66][14]~q\,
	datad => \mem|Mem[82][14]~q\,
	combout => \mem|Mux3~4_combout\);

-- Location: FF_X11_Y12_N13
\mem|Mem[114][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[114][17]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[114][14]~q\);

-- Location: LCCOMB_X11_Y12_N12
\mem|Mux3~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~5_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux3~4_combout\ & ((\mem|Mem[114][14]~q\))) # (!\mem|Mux3~4_combout\ & (\mem|Mem[98][14]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[98][14]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[114][14]~q\,
	datad => \mem|Mux3~4_combout\,
	combout => \mem|Mux3~5_combout\);

-- Location: LCCOMB_X11_Y12_N22
\mem|Mux3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~6_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mux3~3_combout\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mux3~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux3~3_combout\,
	datad => \mem|Mux3~5_combout\,
	combout => \mem|Mux3~6_combout\);

-- Location: FF_X10_Y9_N25
\mem|Mem[103][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[103][14]~feeder_combout\,
	ena => \mem|Mem[103][17]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[103][14]~q\);

-- Location: FF_X8_Y14_N17
\mem|Mem[119][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[119][14]~feeder_combout\,
	ena => \mem|Mem[119][17]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[119][14]~q\);

-- Location: FF_X17_Y13_N3
\mem|Mem[92][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[92][17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[92][14]~q\);

-- Location: FF_X9_Y14_N19
\mem|Mem[108][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[108][14]~feeder_combout\,
	ena => \mem|Mem[108][17]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[108][14]~q\);

-- Location: FF_X19_Y13_N17
\mem|Mem[76][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[76][17]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[76][14]~q\);

-- Location: LCCOMB_X19_Y13_N16
\mem|Mux3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~10_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mem[108][14]~q\))) # (!\mar1|ou_MAR\(5) & (\mem|Mem[76][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[76][14]~q\,
	datad => \mem|Mem[108][14]~q\,
	combout => \mem|Mux3~10_combout\);

-- Location: FF_X17_Y13_N21
\mem|Mem[124][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[124][14]~feeder_combout\,
	ena => \mem|Mem[124][17]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[124][14]~q\);

-- Location: LCCOMB_X17_Y13_N2
\mem|Mux3~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~11_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux3~10_combout\ & (\mem|Mem[124][14]~q\)) # (!\mem|Mux3~10_combout\ & ((\mem|Mem[92][14]~q\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[124][14]~q\,
	datac => \mem|Mem[92][14]~q\,
	datad => \mem|Mux3~10_combout\,
	combout => \mem|Mux3~11_combout\);

-- Location: FF_X7_Y14_N13
\mem|Mem[105][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[105][14]~feeder_combout\,
	ena => \mem|Mem[105][17]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[105][14]~q\);

-- Location: FF_X22_Y12_N21
\mem|Mem[89][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[89][14]~feeder_combout\,
	ena => \mem|Mem[89][17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[89][14]~q\);

-- Location: FF_X16_Y13_N19
\mem|Mem[73][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[73][17]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[73][14]~q\);

-- Location: LCCOMB_X16_Y13_N18
\mem|Mux3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~12_combout\ = (\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(4))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & ((\mem|Mem[89][14]~q\))) # (!\mar1|ou_MAR\(4) & (\mem|Mem[73][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[73][14]~q\,
	datad => \mem|Mem[89][14]~q\,
	combout => \mem|Mux3~12_combout\);

-- Location: FF_X7_Y14_N7
\mem|Mem[121][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[121][17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[121][14]~q\);

-- Location: LCCOMB_X7_Y14_N6
\mem|Mux3~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~13_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux3~12_combout\ & ((\mem|Mem[121][14]~q\))) # (!\mem|Mux3~12_combout\ & (\mem|Mem[105][14]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[105][14]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[121][14]~q\,
	datad => \mem|Mux3~12_combout\,
	combout => \mem|Mux3~13_combout\);

-- Location: FF_X11_Y14_N27
\mem|Mem[104][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[104][14]~feeder_combout\,
	ena => \mem|Mem[104][17]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[104][14]~q\);

-- Location: FF_X23_Y16_N25
\mem|Mem[88][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[88][14]~feeder_combout\,
	ena => \mem|Mem[88][17]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[88][14]~q\);

-- Location: FF_X22_Y12_N15
\mem|Mem[72][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[72][17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[72][14]~q\);

-- Location: LCCOMB_X22_Y12_N14
\mem|Mux3~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~14_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5)) # ((\mem|Mem[88][14]~q\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(5) & (\mem|Mem[72][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[72][14]~q\,
	datad => \mem|Mem[88][14]~q\,
	combout => \mem|Mux3~14_combout\);

-- Location: FF_X11_Y14_N29
\mem|Mem[120][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[120][17]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[120][14]~q\);

-- Location: LCCOMB_X11_Y14_N28
\mem|Mux3~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~15_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux3~14_combout\ & ((\mem|Mem[120][14]~q\))) # (!\mem|Mux3~14_combout\ & (\mem|Mem[104][14]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[104][14]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[120][14]~q\,
	datad => \mem|Mux3~14_combout\,
	combout => \mem|Mux3~15_combout\);

-- Location: LCCOMB_X12_Y15_N10
\mem|Mux3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~16_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux3~13_combout\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((!\mar1|ou_MAR\(2) & \mem|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux3~13_combout\,
	datac => \mar1|ou_MAR\(2),
	datad => \mem|Mux3~15_combout\,
	combout => \mem|Mux3~16_combout\);

-- Location: FF_X23_Y14_N9
\mem|Mem[93][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[93][14]~feeder_combout\,
	ena => \mem|Mem[93][17]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[93][14]~q\);

-- Location: FF_X19_Y12_N21
\mem|Mem[109][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[109][14]~feeder_combout\,
	ena => \mem|Mem[109][17]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[109][14]~q\);

-- Location: FF_X15_Y12_N13
\mem|Mem[77][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[77][17]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[77][14]~q\);

-- Location: LCCOMB_X15_Y12_N12
\mem|Mux3~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~17_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mem[109][14]~q\))) # (!\mar1|ou_MAR\(5) & (\mem|Mem[77][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[77][14]~q\,
	datad => \mem|Mem[109][14]~q\,
	combout => \mem|Mux3~17_combout\);

-- Location: FF_X15_Y12_N15
\mem|Mem[125][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[125][17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[125][14]~q\);

-- Location: LCCOMB_X15_Y12_N14
\mem|Mux3~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~18_combout\ = (\mem|Mux3~17_combout\ & (((\mem|Mem[125][14]~q\)) # (!\mar1|ou_MAR\(4)))) # (!\mem|Mux3~17_combout\ & (\mar1|ou_MAR\(4) & ((\mem|Mem[93][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux3~17_combout\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[125][14]~q\,
	datad => \mem|Mem[93][14]~q\,
	combout => \mem|Mux3~18_combout\);

-- Location: LCCOMB_X12_Y15_N12
\mem|Mux3~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~19_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux3~16_combout\ & ((\mem|Mux3~18_combout\))) # (!\mem|Mux3~16_combout\ & (\mem|Mux3~11_combout\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux3~11_combout\,
	datac => \mem|Mux3~18_combout\,
	datad => \mem|Mux3~16_combout\,
	combout => \mem|Mux3~19_combout\);

-- Location: FF_X22_Y17_N27
\mem|Mem[84][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[84][17]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[84][14]~q\);

-- Location: FF_X9_Y14_N5
\mem|Mem[100][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[100][14]~feeder_combout\,
	ena => \mem|Mem[100][17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[100][14]~q\);

-- Location: FF_X17_Y14_N17
\mem|Mem[68][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[68][17]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[68][14]~q\);

-- Location: LCCOMB_X17_Y14_N16
\mem|Mux3~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~20_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mem[100][14]~q\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mem[68][14]~q\ & !\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[100][14]~q\,
	datac => \mem|Mem[68][14]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux3~20_combout\);

-- Location: FF_X17_Y14_N11
\mem|Mem[116][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[116][14]~feeder_combout\,
	ena => \mem|Mem[116][17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[116][14]~q\);

-- Location: LCCOMB_X22_Y17_N26
\mem|Mux3~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~21_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux3~20_combout\ & (\mem|Mem[116][14]~q\)) # (!\mem|Mux3~20_combout\ & ((\mem|Mem[84][14]~q\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux3~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[116][14]~q\,
	datac => \mem|Mem[84][14]~q\,
	datad => \mem|Mux3~20_combout\,
	combout => \mem|Mux3~21_combout\);

-- Location: FF_X14_Y10_N27
\mem|Mem[97][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[97][14]~feeder_combout\,
	ena => \mem|Mem[97][17]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[97][14]~q\);

-- Location: FF_X22_Y15_N25
\mem|Mem[81][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[81][14]~feeder_combout\,
	ena => \mem|Mem[81][17]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[81][14]~q\);

-- Location: FF_X17_Y15_N19
\mem|Mem[65][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[65][17]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[65][14]~q\);

-- Location: LCCOMB_X17_Y15_N18
\mem|Mux3~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~22_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[81][14]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[65][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[81][14]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[65][14]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux3~22_combout\);

-- Location: FF_X17_Y15_N21
\mem|Mem[113][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[113][17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[113][14]~q\);

-- Location: LCCOMB_X17_Y15_N20
\mem|Mux3~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~23_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux3~22_combout\ & ((\mem|Mem[113][14]~q\))) # (!\mem|Mux3~22_combout\ & (\mem|Mem[97][14]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[97][14]~q\,
	datac => \mem|Mem[113][14]~q\,
	datad => \mem|Mux3~22_combout\,
	combout => \mem|Mux3~23_combout\);

-- Location: FF_X20_Y16_N7
\mem|Mem[80][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[80][14]~feeder_combout\,
	ena => \mem|Mem[80][17]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[80][14]~q\);

-- Location: FF_X23_Y15_N9
\mem|Mem[95][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[95][14]~feeder_combout\,
	ena => \mem|Mem[95][17]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[95][14]~q\);

-- Location: FF_X21_Y12_N27
\mem|Mem[111][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[111][14]~feeder_combout\,
	ena => \mem|Mem[111][17]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[111][14]~q\);

-- Location: FF_X21_Y12_N29
\mem|Mem[79][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[79][17]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[79][14]~q\);

-- Location: LCCOMB_X21_Y12_N28
\mem|Mux3~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~38_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mem[111][14]~q\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mem[79][14]~q\ & !\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[111][14]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[79][14]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux3~38_combout\);

-- Location: FF_X23_Y15_N11
\mem|Mem[127][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[127][17]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[127][14]~q\);

-- Location: LCCOMB_X23_Y15_N10
\mem|Mux3~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~39_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux3~38_combout\ & ((\mem|Mem[127][14]~q\))) # (!\mem|Mux3~38_combout\ & (\mem|Mem[95][14]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux3~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[95][14]~q\,
	datac => \mem|Mem[127][14]~q\,
	datad => \mem|Mux3~38_combout\,
	combout => \mem|Mux3~39_combout\);

-- Location: FF_X20_Y24_N7
\mem|Mem[39][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[39][14]~feeder_combout\,
	ena => \mem|Mem[39][17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[39][14]~q\);

-- Location: FF_X15_Y25_N9
\mem|Mem[41][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[41][14]~feeder_combout\,
	ena => \mem|Mem[41][17]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[41][14]~q\);

-- Location: FF_X20_Y21_N15
\mem|Mem[42][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[42][14]~feeder_combout\,
	ena => \mem|Mem[42][17]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[42][14]~q\);

-- Location: FF_X23_Y21_N3
\mem|Mem[40][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[40][17]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[40][14]~q\);

-- Location: LCCOMB_X23_Y21_N2
\mem|Mux3~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~44_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(1) & (\mem|Mem[42][14]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[40][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[42][14]~q\,
	datac => \mem|Mem[40][14]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux3~44_combout\);

-- Location: FF_X15_Y25_N11
\mem|Mem[43][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[43][17]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[43][14]~q\);

-- Location: LCCOMB_X15_Y25_N10
\mem|Mux3~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~45_combout\ = (\mem|Mux3~44_combout\ & (((\mem|Mem[43][14]~q\) # (!\mar1|ou_MAR\(0))))) # (!\mem|Mux3~44_combout\ & (\mem|Mem[41][14]~q\ & ((\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux3~44_combout\,
	datab => \mem|Mem[41][14]~q\,
	datac => \mem|Mem[43][14]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux3~45_combout\);

-- Location: FF_X19_Y14_N5
\mem|Mem[33][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[33][14]~feeder_combout\,
	ena => \mem|Mem[33][17]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[33][14]~q\);

-- Location: FF_X11_Y24_N23
\mem|Mem[45][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[45][17]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[45][14]~q\);

-- Location: FF_X14_Y24_N23
\mem|Mem[46][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[46][14]~feeder_combout\,
	ena => \mem|Mem[46][17]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[46][14]~q\);

-- Location: FF_X17_Y24_N23
\mem|Mem[44][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[44][17]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[44][14]~q\);

-- Location: LCCOMB_X17_Y24_N22
\mem|Mux3~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~49_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[46][14]~q\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[44][14]~q\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[46][14]~q\,
	datac => \mem|Mem[44][14]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux3~49_combout\);

-- Location: FF_X11_Y24_N25
\mem|Mem[47][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[47][14]~feeder_combout\,
	ena => \mem|Mem[47][17]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[47][14]~q\);

-- Location: LCCOMB_X11_Y24_N22
\mem|Mux3~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~50_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux3~49_combout\ & (\mem|Mem[47][14]~q\)) # (!\mem|Mux3~49_combout\ & ((\mem|Mem[45][14]~q\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux3~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[47][14]~q\,
	datac => \mem|Mem[45][14]~q\,
	datad => \mem|Mux3~49_combout\,
	combout => \mem|Mux3~50_combout\);

-- Location: FF_X12_Y20_N15
\mem|Mem[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[28][14]~feeder_combout\,
	ena => \mem|Mem[28][17]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[28][14]~q\);

-- Location: FF_X9_Y20_N29
\mem|Mem[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[25][14]~feeder_combout\,
	ena => \mem|Mem[25][17]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[25][14]~q\);

-- Location: FF_X9_Y20_N31
\mem|Mem[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[24][17]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[24][14]~q\);

-- Location: LCCOMB_X9_Y20_N30
\mem|Mux3~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~54_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & ((\mem|Mem[25][14]~q\))) # (!\mar1|ou_MAR\(0) & (\mem|Mem[24][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[24][14]~q\,
	datad => \mem|Mem[25][14]~q\,
	combout => \mem|Mux3~54_combout\);

-- Location: FF_X12_Y20_N1
\mem|Mem[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[29][17]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[29][14]~q\);

-- Location: LCCOMB_X12_Y20_N0
\mem|Mux3~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~55_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux3~54_combout\ & ((\mem|Mem[29][14]~q\))) # (!\mem|Mux3~54_combout\ & (\mem|Mem[28][14]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux3~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[28][14]~q\,
	datac => \mem|Mem[29][14]~q\,
	datad => \mem|Mux3~54_combout\,
	combout => \mem|Mux3~55_combout\);

-- Location: FF_X11_Y17_N21
\mem|Mem[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[17][14]~feeder_combout\,
	ena => \mem|Mem[17][17]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[17][14]~q\);

-- Location: FF_X12_Y17_N27
\mem|Mem[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[16][17]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[16][14]~q\);

-- Location: LCCOMB_X12_Y17_N26
\mem|Mux3~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~56_combout\ = (\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2)) # ((\mem|Mem[17][14]~q\)))) # (!\mar1|ou_MAR\(0) & (!\mar1|ou_MAR\(2) & (\mem|Mem[16][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[16][14]~q\,
	datad => \mem|Mem[17][14]~q\,
	combout => \mem|Mux3~56_combout\);

-- Location: FF_X8_Y21_N3
\mem|Mem[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[27][14]~feeder_combout\,
	ena => \mem|Mem[27][17]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[27][14]~q\);

-- Location: FF_X15_Y18_N21
\mem|Mem[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~16_combout\,
	sload => VCC,
	ena => \mem|Mem[3][16]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[3][14]~q\);

-- Location: FF_X14_Y19_N17
\mem|Mem[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[6][14]~feeder_combout\,
	ena => \mem|Mem[6][1]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[6][14]~q\);

-- Location: FF_X17_Y20_N9
\mem|Mem[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~16_combout\,
	sload => VCC,
	ena => \mem|Mem[2][11]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[2][14]~q\);

-- Location: LCCOMB_X17_Y20_N8
\mem|Mux3~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~62_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mem[6][14]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[2][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[6][14]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[2][14]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux3~62_combout\);

-- Location: FF_X15_Y18_N1
\mem|Mem[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~16_combout\,
	sload => VCC,
	ena => \mem|Mem[7][16]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[7][14]~q\);

-- Location: LCCOMB_X15_Y18_N20
\mem|Mux3~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~63_combout\ = (\mem|Mux3~62_combout\ & ((\mem|Mem[7][14]~q\) # ((!\mar1|ou_MAR\(0))))) # (!\mem|Mux3~62_combout\ & (((\mem|Mem[3][14]~q\ & \mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux3~62_combout\,
	datab => \mem|Mem[7][14]~q\,
	datac => \mem|Mem[3][14]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux3~63_combout\);

-- Location: FF_X17_Y21_N3
\mem|Mem[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem~138_combout\,
	ena => \mem|Mem[12][3]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[12][14]~q\);

-- Location: FF_X16_Y16_N9
\mem|Mem[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[9][14]~feeder_combout\,
	ena => \mem|Mem[9][5]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[9][14]~q\);

-- Location: FF_X15_Y16_N27
\mem|Mem[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~16_combout\,
	sload => VCC,
	ena => \mem|Mem[8][3]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[8][14]~q\);

-- Location: LCCOMB_X15_Y16_N26
\mem|Mux3~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~64_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mem[9][14]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[8][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[9][14]~q\,
	datac => \mem|Mem[8][14]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux3~64_combout\);

-- Location: FF_X15_Y16_N13
\mem|Mem[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \alu1|out\(14),
	ena => \mem|Mem[13][17]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[13][14]~q\);

-- Location: LCCOMB_X15_Y16_N22
\mem|Mux3~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~65_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux3~64_combout\ & ((\mem|Mem[13][14]~q\))) # (!\mem|Mux3~64_combout\ & (\mem|Mem[12][14]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux3~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[12][14]~q\,
	datac => \mem|Mux3~64_combout\,
	datad => \mem|Mem[13][14]~q\,
	combout => \mem|Mux3~65_combout\);

-- Location: FF_X17_Y19_N3
\mem|Mem[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[4][14]~feeder_combout\,
	ena => \mem|Mem[4][11]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[4][14]~q\);

-- Location: FF_X19_Y19_N13
\mem|Mem[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[1][14]~feeder_combout\,
	ena => \mem|Mem[1][11]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[1][14]~q\);

-- Location: FF_X17_Y19_N5
\mem|Mem[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~16_combout\,
	sload => VCC,
	ena => \mem|Mem[0][14]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[0][14]~q\);

-- Location: LCCOMB_X17_Y19_N4
\mem|Mux3~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~66_combout\ = (\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2)) # ((\mem|Mem[1][14]~q\)))) # (!\mar1|ou_MAR\(0) & (!\mar1|ou_MAR\(2) & (\mem|Mem[0][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[0][14]~q\,
	datad => \mem|Mem[1][14]~q\,
	combout => \mem|Mux3~66_combout\);

-- Location: FF_X12_Y15_N3
\mem|Mem[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~16_combout\,
	sload => VCC,
	ena => \mem|Mem[5][1]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[5][14]~q\);

-- Location: LCCOMB_X12_Y15_N2
\mem|Mux3~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~67_combout\ = (\mem|Mux3~66_combout\ & (((\mem|Mem[5][14]~q\)) # (!\mar1|ou_MAR\(2)))) # (!\mem|Mux3~66_combout\ & (\mar1|ou_MAR\(2) & ((\mem|Mem[4][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux3~66_combout\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[5][14]~q\,
	datad => \mem|Mem[4][14]~q\,
	combout => \mem|Mux3~67_combout\);

-- Location: LCCOMB_X12_Y15_N28
\mem|Mux3~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~68_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & ((\mem|Mux3~65_combout\))) # (!\mar1|ou_MAR\(3) & (\mem|Mux3~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux3~67_combout\,
	datac => \mem|Mux3~65_combout\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux3~68_combout\);

-- Location: FF_X12_Y18_N3
\mem|Mem[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[11][14]~feeder_combout\,
	ena => \mem|Mem[11][13]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[11][14]~q\);

-- Location: FF_X17_Y21_N21
\mem|Mem[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[14][17]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[14][14]~q\);

-- Location: FF_X16_Y17_N9
\mem|Mem[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR~16_combout\,
	ena => \mem|Mem[10][11]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[10][14]~q\);

-- Location: LCCOMB_X17_Y21_N20
\mem|Mux3~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~69_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mem[14][14]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[10][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[14][14]~q\,
	datad => \mem|Mem[10][14]~q\,
	combout => \mem|Mux3~69_combout\);

-- Location: FF_X14_Y21_N23
\mem|Mem[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[15][17]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[15][14]~q\);

-- Location: LCCOMB_X14_Y21_N22
\mem|Mux3~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~70_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux3~69_combout\ & (\mem|Mem[15][14]~q\)) # (!\mem|Mux3~69_combout\ & ((\mem|Mem[11][14]~q\))))) # (!\mar1|ou_MAR\(0) & (\mem|Mux3~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux3~69_combout\,
	datac => \mem|Mem[15][14]~q\,
	datad => \mem|Mem[11][14]~q\,
	combout => \mem|Mux3~70_combout\);

-- Location: LCCOMB_X12_Y15_N6
\mem|Mux3~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~71_combout\ = (\mem|Mux3~68_combout\ & ((\mem|Mux3~70_combout\) # ((!\mar1|ou_MAR\(1))))) # (!\mem|Mux3~68_combout\ & (((\mar1|ou_MAR\(1) & \mem|Mux3~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux3~70_combout\,
	datab => \mem|Mux3~68_combout\,
	datac => \mar1|ou_MAR\(1),
	datad => \mem|Mux3~63_combout\,
	combout => \mem|Mux3~71_combout\);

-- Location: FF_X20_Y17_N5
\mem|Mem[61][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[61][14]~feeder_combout\,
	ena => \mem|Mem[61][17]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[61][14]~q\);

-- Location: FF_X23_Y20_N5
\mem|Mem[58][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[58][14]~feeder_combout\,
	ena => \mem|Mem[58][17]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[58][14]~q\);

-- Location: FF_X10_Y24_N13
\mem|Mem[52][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[52][14]~feeder_combout\,
	ena => \mem|Mem[52][17]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[52][14]~q\);

-- Location: FF_X14_Y22_N7
\mem|Mem[55][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[55][14]~feeder_combout\,
	ena => \mem|Mem[55][17]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[55][14]~q\);

-- Location: FF_X10_Y11_N17
\mem|Mem[75][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[75][17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[75][15]~q\);

-- Location: FF_X14_Y11_N19
\mem|Mem[99][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[99][15]~feeder_combout\,
	ena => \mem|Mem[99][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[99][15]~q\);

-- Location: FF_X9_Y11_N1
\mem|Mem[67][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[67][17]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[67][15]~q\);

-- Location: LCCOMB_X9_Y11_N0
\mem|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~0_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(5) & (\mem|Mem[99][15]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[67][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[99][15]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[67][15]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux2~0_combout\);

-- Location: FF_X9_Y11_N3
\mem|Mem[107][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[107][15]~feeder_combout\,
	ena => \mem|Mem[107][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[107][15]~q\);

-- Location: LCCOMB_X10_Y11_N16
\mem|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~1_combout\ = (\mem|Mux2~0_combout\ & (((\mem|Mem[107][15]~q\)) # (!\mar1|ou_MAR\(3)))) # (!\mem|Mux2~0_combout\ & (\mar1|ou_MAR\(3) & (\mem|Mem[75][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux2~0_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[75][15]~q\,
	datad => \mem|Mem[107][15]~q\,
	combout => \mem|Mux2~1_combout\);

-- Location: FF_X17_Y15_N15
\mem|Mem[113][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[113][15]~feeder_combout\,
	ena => \mem|Mem[113][17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[113][15]~q\);

-- Location: FF_X8_Y13_N13
\mem|Mem[89][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[89][15]~feeder_combout\,
	ena => \mem|Mem[89][17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[89][15]~q\);

-- Location: FF_X22_Y15_N21
\mem|Mem[81][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[81][17]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[81][15]~q\);

-- Location: LCCOMB_X22_Y15_N20
\mem|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~2_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(3) & (\mem|Mem[89][15]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[81][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[89][15]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[81][15]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux2~2_combout\);

-- Location: FF_X10_Y15_N21
\mem|Mem[121][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[121][17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[121][15]~q\);

-- Location: LCCOMB_X10_Y15_N20
\mem|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~3_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux2~2_combout\ & ((\mem|Mem[121][15]~q\))) # (!\mem|Mux2~2_combout\ & (\mem|Mem[113][15]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[113][15]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[121][15]~q\,
	datad => \mem|Mux2~2_combout\,
	combout => \mem|Mux2~3_combout\);

-- Location: FF_X16_Y13_N31
\mem|Mem[73][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[73][15]~feeder_combout\,
	ena => \mem|Mem[73][17]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[73][15]~q\);

-- Location: FF_X14_Y10_N21
\mem|Mem[97][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[97][15]~feeder_combout\,
	ena => \mem|Mem[97][17]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[97][15]~q\);

-- Location: FF_X17_Y15_N9
\mem|Mem[65][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[65][17]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[65][15]~q\);

-- Location: LCCOMB_X17_Y15_N8
\mem|Mux2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~4_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mem[97][15]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mem[65][15]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[97][15]~q\,
	datac => \mem|Mem[65][15]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux2~4_combout\);

-- Location: FF_X10_Y10_N3
\mem|Mem[105][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[105][17]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[105][15]~q\);

-- Location: LCCOMB_X10_Y10_N2
\mem|Mux2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~5_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux2~4_combout\ & ((\mem|Mem[105][15]~q\))) # (!\mem|Mux2~4_combout\ & (\mem|Mem[73][15]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[73][15]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[105][15]~q\,
	datad => \mem|Mux2~4_combout\,
	combout => \mem|Mux2~5_combout\);

-- Location: LCCOMB_X10_Y11_N2
\mem|Mux2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~6_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(1)) # ((\mem|Mux2~3_combout\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(1) & ((\mem|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux2~3_combout\,
	datad => \mem|Mux2~5_combout\,
	combout => \mem|Mux2~6_combout\);

-- Location: FF_X10_Y12_N25
\mem|Mem[115][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[115][17]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[115][15]~q\);

-- Location: FF_X22_Y11_N3
\mem|Mem[91][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[91][15]~feeder_combout\,
	ena => \mem|Mem[91][17]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[91][15]~q\);

-- Location: FF_X9_Y12_N15
\mem|Mem[83][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[83][17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[83][15]~q\);

-- Location: LCCOMB_X9_Y12_N14
\mem|Mux2~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~7_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(3) & (\mem|Mem[91][15]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[83][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[91][15]~q\,
	datac => \mem|Mem[83][15]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux2~7_combout\);

-- Location: FF_X9_Y12_N17
\mem|Mem[123][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[123][15]~feeder_combout\,
	ena => \mem|Mem[123][17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[123][15]~q\);

-- Location: LCCOMB_X10_Y12_N24
\mem|Mux2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~8_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux2~7_combout\ & (\mem|Mem[123][15]~q\)) # (!\mem|Mux2~7_combout\ & ((\mem|Mem[115][15]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[123][15]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[115][15]~q\,
	datad => \mem|Mux2~7_combout\,
	combout => \mem|Mux2~8_combout\);

-- Location: LCCOMB_X10_Y11_N28
\mem|Mux2~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~9_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux2~6_combout\ & (\mem|Mux2~8_combout\)) # (!\mem|Mux2~6_combout\ & ((\mem|Mux2~1_combout\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux2~8_combout\,
	datab => \mem|Mux2~1_combout\,
	datac => \mar1|ou_MAR\(1),
	datad => \mem|Mux2~6_combout\,
	combout => \mem|Mux2~9_combout\);

-- Location: FF_X16_Y9_N9
\mem|Mem[78][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[78][17]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[78][15]~q\);

-- Location: FF_X11_Y9_N11
\mem|Mem[86][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[86][15]~feeder_combout\,
	ena => \mem|Mem[86][17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[86][15]~q\);

-- Location: FF_X16_Y9_N3
\mem|Mem[70][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[70][17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[70][15]~q\);

-- Location: LCCOMB_X16_Y9_N2
\mem|Mux2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~10_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[86][15]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[70][15]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[86][15]~q\,
	datac => \mem|Mem[70][15]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux2~10_combout\);

-- Location: FF_X17_Y9_N5
\mem|Mem[94][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[94][15]~feeder_combout\,
	ena => \mem|Mem[94][17]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[94][15]~q\);

-- Location: LCCOMB_X16_Y9_N8
\mem|Mux2~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~11_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux2~10_combout\ & (\mem|Mem[94][15]~q\)) # (!\mem|Mux2~10_combout\ & ((\mem|Mem[78][15]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[94][15]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[78][15]~q\,
	datad => \mem|Mux2~10_combout\,
	combout => \mem|Mux2~11_combout\);

-- Location: FF_X9_Y14_N23
\mem|Mem[108][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[108][15]~feeder_combout\,
	ena => \mem|Mem[108][17]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[108][15]~q\);

-- Location: FF_X17_Y14_N13
\mem|Mem[116][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[116][15]~feeder_combout\,
	ena => \mem|Mem[116][17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[116][15]~q\);

-- Location: FF_X9_Y14_N17
\mem|Mem[100][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[100][17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[100][15]~q\);

-- Location: LCCOMB_X9_Y14_N16
\mem|Mux2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~12_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(4))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(4) & ((\mem|Mem[116][15]~q\))) # (!\mar1|ou_MAR\(4) & (\mem|Mem[100][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[100][15]~q\,
	datad => \mem|Mem[116][15]~q\,
	combout => \mem|Mux2~12_combout\);

-- Location: FF_X8_Y12_N7
\mem|Mem[124][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[124][17]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[124][15]~q\);

-- Location: LCCOMB_X8_Y12_N6
\mem|Mux2~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~13_combout\ = (\mem|Mux2~12_combout\ & (((\mem|Mem[124][15]~q\) # (!\mar1|ou_MAR\(3))))) # (!\mem|Mux2~12_combout\ & (\mem|Mem[108][15]~q\ & ((\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux2~12_combout\,
	datab => \mem|Mem[108][15]~q\,
	datac => \mem|Mem[124][15]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux2~13_combout\);

-- Location: FF_X15_Y9_N5
\mem|Mem[76][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[76][15]~feeder_combout\,
	ena => \mem|Mem[76][17]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[76][15]~q\);

-- Location: FF_X22_Y17_N5
\mem|Mem[84][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[84][15]~feeder_combout\,
	ena => \mem|Mem[84][17]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[84][15]~q\);

-- Location: FF_X17_Y14_N31
\mem|Mem[68][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[68][17]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[68][15]~q\);

-- Location: LCCOMB_X17_Y14_N30
\mem|Mux2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~14_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(3)) # ((\mem|Mem[84][15]~q\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(3) & (\mem|Mem[68][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[68][15]~q\,
	datad => \mem|Mem[84][15]~q\,
	combout => \mem|Mux2~14_combout\);

-- Location: FF_X15_Y9_N23
\mem|Mem[92][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[92][17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[92][15]~q\);

-- Location: LCCOMB_X15_Y9_N22
\mem|Mux2~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~15_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux2~14_combout\ & ((\mem|Mem[92][15]~q\))) # (!\mem|Mux2~14_combout\ & (\mem|Mem[76][15]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[76][15]~q\,
	datac => \mem|Mem[92][15]~q\,
	datad => \mem|Mux2~14_combout\,
	combout => \mem|Mux2~15_combout\);

-- Location: LCCOMB_X11_Y16_N2
\mem|Mux2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~16_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(1)) # ((\mem|Mux2~13_combout\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(1) & ((\mem|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux2~13_combout\,
	datad => \mem|Mux2~15_combout\,
	combout => \mem|Mux2~16_combout\);

-- Location: FF_X14_Y13_N11
\mem|Mem[110][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[110][15]~feeder_combout\,
	ena => \mem|Mem[110][17]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[110][15]~q\);

-- Location: FF_X10_Y13_N17
\mem|Mem[118][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[118][15]~feeder_combout\,
	ena => \mem|Mem[118][17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[118][15]~q\);

-- Location: FF_X10_Y9_N19
\mem|Mem[102][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[102][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[102][15]~q\);

-- Location: LCCOMB_X10_Y9_N18
\mem|Mux2~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~17_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[118][15]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[102][15]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[118][15]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[102][15]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux2~17_combout\);

-- Location: FF_X17_Y9_N23
\mem|Mem[126][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[126][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[126][15]~q\);

-- Location: LCCOMB_X17_Y9_N22
\mem|Mux2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~18_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux2~17_combout\ & ((\mem|Mem[126][15]~q\))) # (!\mem|Mux2~17_combout\ & (\mem|Mem[110][15]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[110][15]~q\,
	datac => \mem|Mem[126][15]~q\,
	datad => \mem|Mux2~17_combout\,
	combout => \mem|Mux2~18_combout\);

-- Location: LCCOMB_X11_Y16_N4
\mem|Mux2~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~19_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux2~16_combout\ & (\mem|Mux2~18_combout\)) # (!\mem|Mux2~16_combout\ & ((\mem|Mux2~11_combout\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux2~18_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux2~11_combout\,
	datad => \mem|Mux2~16_combout\,
	combout => \mem|Mux2~19_combout\);

-- Location: FF_X10_Y14_N23
\mem|Mem[104][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[104][17]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[104][15]~q\);

-- Location: FF_X11_Y10_N11
\mem|Mem[98][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[98][15]~feeder_combout\,
	ena => \mem|Mem[98][17]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[98][15]~q\);

-- Location: FF_X10_Y14_N25
\mem|Mem[96][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[96][17]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[96][15]~q\);

-- Location: LCCOMB_X10_Y14_N24
\mem|Mux2~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~20_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mem[98][15]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[96][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[98][15]~q\,
	datac => \mem|Mem[96][15]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux2~20_combout\);

-- Location: FF_X11_Y13_N5
\mem|Mem[106][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[106][15]~feeder_combout\,
	ena => \mem|Mem[106][17]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[106][15]~q\);

-- Location: LCCOMB_X10_Y14_N22
\mem|Mux2~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~21_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux2~20_combout\ & (\mem|Mem[106][15]~q\)) # (!\mem|Mux2~20_combout\ & ((\mem|Mem[104][15]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[106][15]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[104][15]~q\,
	datad => \mem|Mux2~20_combout\,
	combout => \mem|Mux2~21_combout\);

-- Location: FF_X21_Y14_N31
\mem|Mem[82][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[82][15]~feeder_combout\,
	ena => \mem|Mem[82][17]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[82][15]~q\);

-- Location: FF_X23_Y16_N5
\mem|Mem[88][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[88][15]~feeder_combout\,
	ena => \mem|Mem[88][17]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[88][15]~q\);

-- Location: FF_X21_Y16_N25
\mem|Mem[80][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[80][17]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[80][15]~q\);

-- Location: LCCOMB_X21_Y16_N24
\mem|Mux2~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~22_combout\ = (\mar1|ou_MAR\(1) & (\mar1|ou_MAR\(3))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & ((\mem|Mem[88][15]~q\))) # (!\mar1|ou_MAR\(3) & (\mem|Mem[80][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[80][15]~q\,
	datad => \mem|Mem[88][15]~q\,
	combout => \mem|Mux2~22_combout\);

-- Location: FF_X21_Y16_N19
\mem|Mem[90][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[90][17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[90][15]~q\);

-- Location: LCCOMB_X21_Y16_N18
\mem|Mux2~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~23_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux2~22_combout\ & ((\mem|Mem[90][15]~q\))) # (!\mem|Mux2~22_combout\ & (\mem|Mem[82][15]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[82][15]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[90][15]~q\,
	datad => \mem|Mux2~22_combout\,
	combout => \mem|Mux2~23_combout\);

-- Location: FF_X10_Y11_N15
\mem|Mem[66][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[66][15]~feeder_combout\,
	ena => \mem|Mem[66][17]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[66][15]~q\);

-- Location: FF_X11_Y11_N17
\mem|Mem[72][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[72][15]~feeder_combout\,
	ena => \mem|Mem[72][17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[72][15]~q\);

-- Location: FF_X16_Y13_N25
\mem|Mem[64][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[64][17]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[64][15]~q\);

-- Location: LCCOMB_X16_Y13_N24
\mem|Mux2~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~24_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[72][15]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[64][15]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[72][15]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[64][15]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux2~24_combout\);

-- Location: FF_X11_Y11_N3
\mem|Mem[74][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[74][17]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[74][15]~q\);

-- Location: LCCOMB_X11_Y11_N2
\mem|Mux2~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~25_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux2~24_combout\ & ((\mem|Mem[74][15]~q\))) # (!\mem|Mux2~24_combout\ & (\mem|Mem[66][15]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[66][15]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[74][15]~q\,
	datad => \mem|Mux2~24_combout\,
	combout => \mem|Mux2~25_combout\);

-- Location: LCCOMB_X11_Y16_N6
\mem|Mux2~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~26_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5)) # ((\mem|Mux2~23_combout\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(5) & (\mem|Mux2~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mux2~25_combout\,
	datad => \mem|Mux2~23_combout\,
	combout => \mem|Mux2~26_combout\);

-- Location: FF_X11_Y12_N27
\mem|Mem[114][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[114][15]~feeder_combout\,
	ena => \mem|Mem[114][17]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[114][15]~q\);

-- Location: FF_X11_Y14_N7
\mem|Mem[120][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[120][15]~feeder_combout\,
	ena => \mem|Mem[120][17]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[120][15]~q\);

-- Location: FF_X14_Y14_N27
\mem|Mem[112][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[112][17]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[112][15]~q\);

-- Location: LCCOMB_X14_Y14_N26
\mem|Mux2~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~27_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[120][15]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[112][15]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[120][15]~q\,
	datac => \mem|Mem[112][15]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux2~27_combout\);

-- Location: FF_X11_Y13_N15
\mem|Mem[122][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[122][17]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[122][15]~q\);

-- Location: LCCOMB_X11_Y13_N14
\mem|Mux2~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~28_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux2~27_combout\ & ((\mem|Mem[122][15]~q\))) # (!\mem|Mux2~27_combout\ & (\mem|Mem[114][15]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux2~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[114][15]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[122][15]~q\,
	datad => \mem|Mux2~27_combout\,
	combout => \mem|Mux2~28_combout\);

-- Location: LCCOMB_X11_Y16_N16
\mem|Mux2~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~29_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux2~26_combout\ & ((\mem|Mux2~28_combout\))) # (!\mem|Mux2~26_combout\ & (\mem|Mux2~21_combout\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux2~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux2~21_combout\,
	datab => \mem|Mux2~28_combout\,
	datac => \mar1|ou_MAR\(5),
	datad => \mem|Mux2~26_combout\,
	combout => \mem|Mux2~29_combout\);

-- Location: LCCOMB_X11_Y16_N10
\mem|Mux2~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~30_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mux2~19_combout\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mux2~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux2~19_combout\,
	datad => \mem|Mux2~29_combout\,
	combout => \mem|Mux2~30_combout\);

-- Location: FF_X24_Y14_N21
\mem|Mem[87][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[87][17]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[87][15]~q\);

-- Location: FF_X23_Y14_N3
\mem|Mem[93][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[93][15]~feeder_combout\,
	ena => \mem|Mem[93][17]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[93][15]~q\);

-- Location: FF_X24_Y14_N7
\mem|Mem[85][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[85][17]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[85][15]~q\);

-- Location: LCCOMB_X24_Y14_N6
\mem|Mux2~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~31_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1)) # ((\mem|Mem[93][15]~q\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(1) & (\mem|Mem[85][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[85][15]~q\,
	datad => \mem|Mem[93][15]~q\,
	combout => \mem|Mux2~31_combout\);

-- Location: FF_X23_Y15_N23
\mem|Mem[95][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[95][15]~feeder_combout\,
	ena => \mem|Mem[95][17]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[95][15]~q\);

-- Location: LCCOMB_X24_Y14_N20
\mem|Mux2~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~32_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux2~31_combout\ & (\mem|Mem[95][15]~q\)) # (!\mem|Mux2~31_combout\ & ((\mem|Mem[87][15]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux2~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[95][15]~q\,
	datac => \mem|Mem[87][15]~q\,
	datad => \mem|Mux2~31_combout\,
	combout => \mem|Mux2~32_combout\);

-- Location: FF_X10_Y9_N13
\mem|Mem[103][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[103][15]~feeder_combout\,
	ena => \mem|Mem[103][17]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[103][15]~q\);

-- Location: FF_X22_Y13_N13
\mem|Mem[109][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[109][15]~feeder_combout\,
	ena => \mem|Mem[109][17]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[109][15]~q\);

-- Location: FF_X14_Y10_N31
\mem|Mem[101][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[101][17]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[101][15]~q\);

-- Location: LCCOMB_X14_Y10_N30
\mem|Mux2~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~33_combout\ = (\mar1|ou_MAR\(1) & (\mar1|ou_MAR\(3))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & ((\mem|Mem[109][15]~q\))) # (!\mar1|ou_MAR\(3) & (\mem|Mem[101][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[101][15]~q\,
	datad => \mem|Mem[109][15]~q\,
	combout => \mem|Mux2~33_combout\);

-- Location: FF_X14_Y9_N27
\mem|Mem[111][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[111][17]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[111][15]~q\);

-- Location: LCCOMB_X14_Y9_N26
\mem|Mux2~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~34_combout\ = (\mem|Mux2~33_combout\ & (((\mem|Mem[111][15]~q\)) # (!\mar1|ou_MAR\(1)))) # (!\mem|Mux2~33_combout\ & (\mar1|ou_MAR\(1) & ((\mem|Mem[103][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux2~33_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[111][15]~q\,
	datad => \mem|Mem[103][15]~q\,
	combout => \mem|Mux2~34_combout\);

-- Location: FF_X23_Y13_N11
\mem|Mem[71][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[71][15]~feeder_combout\,
	ena => \mem|Mem[71][17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[71][15]~q\);

-- Location: FF_X22_Y13_N31
\mem|Mem[77][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[77][15]~feeder_combout\,
	ena => \mem|Mem[77][17]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[77][15]~q\);

-- Location: FF_X23_Y13_N13
\mem|Mem[69][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[69][17]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[69][15]~q\);

-- Location: LCCOMB_X23_Y13_N12
\mem|Mux2~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~35_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[77][15]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[69][15]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[77][15]~q\,
	datac => \mem|Mem[69][15]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux2~35_combout\);

-- Location: FF_X8_Y13_N31
\mem|Mem[79][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[79][17]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[79][15]~q\);

-- Location: LCCOMB_X8_Y13_N30
\mem|Mux2~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~36_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux2~35_combout\ & ((\mem|Mem[79][15]~q\))) # (!\mem|Mux2~35_combout\ & (\mem|Mem[71][15]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux2~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[71][15]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[79][15]~q\,
	datad => \mem|Mux2~35_combout\,
	combout => \mem|Mux2~36_combout\);

-- Location: LCCOMB_X16_Y12_N0
\mem|Mux2~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~37_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4)) # ((\mem|Mux2~34_combout\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & ((\mem|Mux2~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux2~34_combout\,
	datad => \mem|Mux2~36_combout\,
	combout => \mem|Mux2~37_combout\);

-- Location: FF_X8_Y14_N21
\mem|Mem[119][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[119][15]~feeder_combout\,
	ena => \mem|Mem[119][17]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[119][15]~q\);

-- Location: FF_X23_Y14_N13
\mem|Mem[125][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[125][15]~feeder_combout\,
	ena => \mem|Mem[125][17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[125][15]~q\);

-- Location: FF_X20_Y15_N1
\mem|Mem[117][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[117][17]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[117][15]~q\);

-- Location: LCCOMB_X20_Y15_N0
\mem|Mux2~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~38_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1)) # ((\mem|Mem[125][15]~q\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(1) & (\mem|Mem[117][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[117][15]~q\,
	datad => \mem|Mem[125][15]~q\,
	combout => \mem|Mux2~38_combout\);

-- Location: FF_X22_Y11_N29
\mem|Mem[127][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[127][17]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[127][15]~q\);

-- Location: LCCOMB_X22_Y11_N28
\mem|Mux2~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~39_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux2~38_combout\ & ((\mem|Mem[127][15]~q\))) # (!\mem|Mux2~38_combout\ & (\mem|Mem[119][15]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux2~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[119][15]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[127][15]~q\,
	datad => \mem|Mux2~38_combout\,
	combout => \mem|Mux2~39_combout\);

-- Location: LCCOMB_X16_Y12_N10
\mem|Mux2~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~40_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux2~37_combout\ & ((\mem|Mux2~39_combout\))) # (!\mem|Mux2~37_combout\ & (\mem|Mux2~32_combout\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux2~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux2~32_combout\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux2~39_combout\,
	datad => \mem|Mux2~37_combout\,
	combout => \mem|Mux2~40_combout\);

-- Location: LCCOMB_X11_Y16_N28
\mem|Mux2~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~41_combout\ = (\mem|Mux2~30_combout\ & (((\mem|Mux2~40_combout\)) # (!\mar1|ou_MAR\(0)))) # (!\mem|Mux2~30_combout\ & (\mar1|ou_MAR\(0) & ((\mem|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux2~30_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux2~40_combout\,
	datad => \mem|Mux2~9_combout\,
	combout => \mem|Mux2~41_combout\);

-- Location: FF_X9_Y21_N25
\mem|Mem[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[22][17]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[22][15]~q\);

-- Location: FF_X11_Y25_N31
\mem|Mem[38][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[38][15]~feeder_combout\,
	ena => \mem|Mem[38][17]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[38][15]~q\);

-- Location: FF_X14_Y19_N27
\mem|Mem[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~17_combout\,
	sload => VCC,
	ena => \mem|Mem[6][1]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[6][15]~q\);

-- Location: LCCOMB_X14_Y19_N26
\mem|Mux2~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~42_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mem[38][15]~q\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mem[6][15]~q\ & !\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[38][15]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[6][15]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux2~42_combout\);

-- Location: FF_X10_Y24_N15
\mem|Mem[54][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[54][15]~feeder_combout\,
	ena => \mem|Mem[54][17]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[54][15]~q\);

-- Location: LCCOMB_X9_Y21_N24
\mem|Mux2~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~43_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux2~42_combout\ & (\mem|Mem[54][15]~q\)) # (!\mem|Mux2~42_combout\ & ((\mem|Mem[22][15]~q\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux2~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[54][15]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[22][15]~q\,
	datad => \mem|Mux2~42_combout\,
	combout => \mem|Mux2~43_combout\);

-- Location: FF_X10_Y25_N1
\mem|Mem[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[19][15]~feeder_combout\,
	ena => \mem|Mem[19][17]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[19][15]~q\);

-- Location: FF_X20_Y18_N13
\mem|Mem[35][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[35][15]~feeder_combout\,
	ena => \mem|Mem[35][17]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[35][15]~q\);

-- Location: FF_X15_Y18_N31
\mem|Mem[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mem|Mem~139_combout\,
	sload => VCC,
	ena => \mem|Mem[3][16]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[3][15]~q\);

-- Location: LCCOMB_X15_Y18_N30
\mem|Mux2~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~44_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mem[35][15]~q\))) # (!\mar1|ou_MAR\(5) & (\mem|Mem[3][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[3][15]~q\,
	datad => \mem|Mem[35][15]~q\,
	combout => \mem|Mux2~44_combout\);

-- Location: FF_X11_Y20_N23
\mem|Mem[51][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[51][17]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[51][15]~q\);

-- Location: LCCOMB_X11_Y20_N22
\mem|Mux2~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~45_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux2~44_combout\ & ((\mem|Mem[51][15]~q\))) # (!\mem|Mux2~44_combout\ & (\mem|Mem[19][15]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux2~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[19][15]~q\,
	datac => \mem|Mem[51][15]~q\,
	datad => \mem|Mux2~44_combout\,
	combout => \mem|Mux2~45_combout\);

-- Location: FF_X10_Y21_N11
\mem|Mem[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[18][15]~feeder_combout\,
	ena => \mem|Mem[18][17]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[18][15]~q\);

-- Location: FF_X17_Y20_N19
\mem|Mem[34][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[34][15]~feeder_combout\,
	ena => \mem|Mem[34][17]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[34][15]~q\);

-- Location: FF_X17_Y20_N5
\mem|Mem[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mem|Mem~139_combout\,
	sload => VCC,
	ena => \mem|Mem[2][11]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[2][15]~q\);

-- Location: LCCOMB_X17_Y20_N4
\mem|Mux2~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~46_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mem[34][15]~q\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mem[2][15]~q\ & !\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[34][15]~q\,
	datac => \mem|Mem[2][15]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux2~46_combout\);

-- Location: FF_X11_Y20_N17
\mem|Mem[50][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[50][17]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[50][15]~q\);

-- Location: LCCOMB_X11_Y20_N16
\mem|Mux2~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~47_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux2~46_combout\ & ((\mem|Mem[50][15]~q\))) # (!\mem|Mux2~46_combout\ & (\mem|Mem[18][15]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[18][15]~q\,
	datac => \mem|Mem[50][15]~q\,
	datad => \mem|Mux2~46_combout\,
	combout => \mem|Mux2~47_combout\);

-- Location: LCCOMB_X10_Y14_N2
\mem|Mux2~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~48_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mux2~45_combout\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mux2~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux2~45_combout\,
	datad => \mem|Mux2~47_combout\,
	combout => \mem|Mux2~48_combout\);

-- Location: FF_X9_Y24_N27
\mem|Mem[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[23][17]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[23][15]~q\);

-- Location: FF_X14_Y22_N25
\mem|Mem[39][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[39][17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[39][15]~q\);

-- Location: FF_X15_Y18_N17
\mem|Mem[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[7][15]~feeder_combout\,
	ena => \mem|Mem[7][16]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[7][15]~q\);

-- Location: LCCOMB_X14_Y22_N24
\mem|Mux2~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~49_combout\ = (\mar1|ou_MAR\(5) & (((\mem|Mem[39][15]~q\) # (\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & (\mem|Mem[7][15]~q\ & ((!\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[7][15]~q\,
	datac => \mem|Mem[39][15]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux2~49_combout\);

-- Location: FF_X14_Y22_N27
\mem|Mem[55][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[55][15]~feeder_combout\,
	ena => \mem|Mem[55][17]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[55][15]~q\);

-- Location: LCCOMB_X9_Y24_N26
\mem|Mux2~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~50_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux2~49_combout\ & (\mem|Mem[55][15]~q\)) # (!\mem|Mux2~49_combout\ & ((\mem|Mem[23][15]~q\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux2~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[55][15]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[23][15]~q\,
	datad => \mem|Mux2~49_combout\,
	combout => \mem|Mux2~50_combout\);

-- Location: LCCOMB_X12_Y18_N20
\mem|Mux2~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~51_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux2~48_combout\ & ((\mem|Mux2~50_combout\))) # (!\mem|Mux2~48_combout\ & (\mem|Mux2~43_combout\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux2~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux2~43_combout\,
	datac => \mem|Mux2~48_combout\,
	datad => \mem|Mux2~50_combout\,
	combout => \mem|Mux2~51_combout\);

-- Location: FF_X10_Y17_N13
\mem|Mem[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[28][17]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[28][15]~q\);

-- Location: FF_X23_Y23_N17
\mem|Mem[44][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[44][15]~feeder_combout\,
	ena => \mem|Mem[44][17]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[44][15]~q\);

-- Location: FF_X17_Y21_N31
\mem|Mem[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mem|Mem~139_combout\,
	sload => VCC,
	ena => \mem|Mem[12][3]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[12][15]~q\);

-- Location: LCCOMB_X17_Y21_N30
\mem|Mux2~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~52_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mem[44][15]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[12][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[44][15]~q\,
	datac => \mem|Mem[12][15]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux2~52_combout\);

-- Location: FF_X20_Y17_N17
\mem|Mem[60][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[60][15]~feeder_combout\,
	ena => \mem|Mem[60][17]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[60][15]~q\);

-- Location: LCCOMB_X10_Y17_N12
\mem|Mux2~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~53_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux2~52_combout\ & (\mem|Mem[60][15]~q\)) # (!\mem|Mux2~52_combout\ & ((\mem|Mem[28][15]~q\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux2~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[60][15]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[28][15]~q\,
	datad => \mem|Mux2~52_combout\,
	combout => \mem|Mux2~53_combout\);

-- Location: FF_X16_Y16_N11
\mem|Mem[41][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[41][15]~feeder_combout\,
	ena => \mem|Mem[41][17]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[41][15]~q\);

-- Location: FF_X22_Y19_N13
\mem|Mem[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[25][15]~feeder_combout\,
	ena => \mem|Mem[25][17]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[25][15]~q\);

-- Location: FF_X16_Y16_N5
\mem|Mem[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~17_combout\,
	sload => VCC,
	ena => \mem|Mem[9][5]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[9][15]~q\);

-- Location: LCCOMB_X16_Y16_N4
\mem|Mux2~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~54_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5)) # ((\mem|Mem[25][15]~q\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(5) & (\mem|Mem[9][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[9][15]~q\,
	datad => \mem|Mem[25][15]~q\,
	combout => \mem|Mux2~54_combout\);

-- Location: FF_X22_Y19_N31
\mem|Mem[57][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[57][17]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[57][15]~q\);

-- Location: LCCOMB_X22_Y19_N30
\mem|Mux2~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~55_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux2~54_combout\ & ((\mem|Mem[57][15]~q\))) # (!\mem|Mux2~54_combout\ & (\mem|Mem[41][15]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux2~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[41][15]~q\,
	datac => \mem|Mem[57][15]~q\,
	datad => \mem|Mux2~54_combout\,
	combout => \mem|Mux2~55_combout\);

-- Location: FF_X23_Y21_N15
\mem|Mem[40][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[40][15]~feeder_combout\,
	ena => \mem|Mem[40][17]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[40][15]~q\);

-- Location: FF_X9_Y13_N19
\mem|Mem[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[24][15]~feeder_combout\,
	ena => \mem|Mem[24][17]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[24][15]~q\);

-- Location: FF_X15_Y21_N25
\mem|Mem[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~17_combout\,
	sload => VCC,
	ena => \mem|Mem[8][3]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[8][15]~q\);

-- Location: LCCOMB_X15_Y21_N24
\mem|Mux2~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~56_combout\ = (\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(4))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & ((\mem|Mem[24][15]~q\))) # (!\mar1|ou_MAR\(4) & (\mem|Mem[8][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[8][15]~q\,
	datad => \mem|Mem[24][15]~q\,
	combout => \mem|Mux2~56_combout\);

-- Location: FF_X23_Y21_N25
\mem|Mem[56][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[56][17]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[56][15]~q\);

-- Location: LCCOMB_X23_Y21_N24
\mem|Mux2~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~57_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux2~56_combout\ & ((\mem|Mem[56][15]~q\))) # (!\mem|Mux2~56_combout\ & (\mem|Mem[40][15]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux2~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[40][15]~q\,
	datac => \mem|Mem[56][15]~q\,
	datad => \mem|Mux2~56_combout\,
	combout => \mem|Mux2~57_combout\);

-- Location: LCCOMB_X11_Y16_N22
\mem|Mux2~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~58_combout\ = (\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2)) # ((\mem|Mux2~55_combout\)))) # (!\mar1|ou_MAR\(0) & (!\mar1|ou_MAR\(2) & ((\mem|Mux2~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux2~55_combout\,
	datad => \mem|Mux2~57_combout\,
	combout => \mem|Mux2~58_combout\);

-- Location: FF_X12_Y20_N19
\mem|Mem[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[29][15]~feeder_combout\,
	ena => \mem|Mem[29][17]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[29][15]~q\);

-- Location: FF_X11_Y24_N27
\mem|Mem[45][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[45][15]~feeder_combout\,
	ena => \mem|Mem[45][17]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[45][15]~q\);

-- Location: FF_X14_Y21_N9
\mem|Mem[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[13][17]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[13][15]~q\);

-- Location: LCCOMB_X14_Y21_N8
\mem|Mux2~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~59_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mem[45][15]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[13][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[45][15]~q\,
	datac => \mem|Mem[13][15]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux2~59_combout\);

-- Location: FF_X20_Y17_N3
\mem|Mem[61][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[61][17]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[61][15]~q\);

-- Location: LCCOMB_X20_Y17_N2
\mem|Mux2~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~60_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux2~59_combout\ & ((\mem|Mem[61][15]~q\))) # (!\mem|Mux2~59_combout\ & (\mem|Mem[29][15]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux2~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[29][15]~q\,
	datac => \mem|Mem[61][15]~q\,
	datad => \mem|Mux2~59_combout\,
	combout => \mem|Mux2~60_combout\);

-- Location: LCCOMB_X11_Y16_N0
\mem|Mux2~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~61_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux2~58_combout\ & (\mem|Mux2~60_combout\)) # (!\mem|Mux2~58_combout\ & ((\mem|Mux2~53_combout\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux2~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux2~60_combout\,
	datac => \mem|Mux2~58_combout\,
	datad => \mem|Mux2~53_combout\,
	combout => \mem|Mux2~61_combout\);

-- Location: FF_X12_Y19_N7
\mem|Mem[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~17_combout\,
	sload => VCC,
	ena => \mem|Mem[20][5]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[20][15]~q\);

-- Location: FF_X11_Y25_N1
\mem|Mem[36][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[36][17]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[36][15]~q\);

-- Location: FF_X17_Y19_N15
\mem|Mem[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[4][15]~feeder_combout\,
	ena => \mem|Mem[4][11]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[4][15]~q\);

-- Location: LCCOMB_X11_Y25_N0
\mem|Mux2~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~62_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mem[36][15]~q\))) # (!\mar1|ou_MAR\(5) & (\mem|Mem[4][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[4][15]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[36][15]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux2~62_combout\);

-- Location: FF_X10_Y24_N9
\mem|Mem[52][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[52][15]~feeder_combout\,
	ena => \mem|Mem[52][17]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[52][15]~q\);

-- Location: LCCOMB_X12_Y19_N6
\mem|Mux2~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~63_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux2~62_combout\ & (\mem|Mem[52][15]~q\)) # (!\mem|Mux2~62_combout\ & ((\mem|Mem[20][15]~q\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux2~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[52][15]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[20][15]~q\,
	datad => \mem|Mux2~62_combout\,
	combout => \mem|Mux2~63_combout\);

-- Location: FF_X11_Y17_N31
\mem|Mem[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[17][15]~feeder_combout\,
	ena => \mem|Mem[17][17]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[17][15]~q\);

-- Location: FF_X19_Y19_N15
\mem|Mem[33][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[33][15]~feeder_combout\,
	ena => \mem|Mem[33][17]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[33][15]~q\);

-- Location: FF_X19_Y19_N1
\mem|Mem[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~17_combout\,
	sload => VCC,
	ena => \mem|Mem[1][11]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[1][15]~q\);

-- Location: LCCOMB_X19_Y19_N0
\mem|Mux2~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~64_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mem[33][15]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[1][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[33][15]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[1][15]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux2~64_combout\);

-- Location: FF_X11_Y17_N1
\mem|Mem[49][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[49][17]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[49][15]~q\);

-- Location: LCCOMB_X11_Y17_N0
\mem|Mux2~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~65_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux2~64_combout\ & ((\mem|Mem[49][15]~q\))) # (!\mem|Mux2~64_combout\ & (\mem|Mem[17][15]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux2~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[17][15]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[49][15]~q\,
	datad => \mem|Mux2~64_combout\,
	combout => \mem|Mux2~65_combout\);

-- Location: FF_X10_Y17_N15
\mem|Mem[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[16][15]~feeder_combout\,
	ena => \mem|Mem[16][17]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[16][15]~q\);

-- Location: FF_X20_Y18_N7
\mem|Mem[32][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[32][15]~feeder_combout\,
	ena => \mem|Mem[32][17]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[32][15]~q\);

-- Location: FF_X17_Y19_N17
\mem|Mem[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mem|Mem~139_combout\,
	sload => VCC,
	ena => \mem|Mem[0][14]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[0][15]~q\);

-- Location: LCCOMB_X17_Y19_N16
\mem|Mux2~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~66_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mem[32][15]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[0][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[32][15]~q\,
	datac => \mem|Mem[0][15]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux2~66_combout\);

-- Location: FF_X11_Y16_N27
\mem|Mem[48][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[48][17]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[48][15]~q\);

-- Location: LCCOMB_X11_Y16_N26
\mem|Mux2~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~67_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux2~66_combout\ & ((\mem|Mem[48][15]~q\))) # (!\mem|Mux2~66_combout\ & (\mem|Mem[16][15]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux2~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[16][15]~q\,
	datac => \mem|Mem[48][15]~q\,
	datad => \mem|Mux2~66_combout\,
	combout => \mem|Mux2~67_combout\);

-- Location: LCCOMB_X11_Y16_N12
\mem|Mux2~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~68_combout\ = (\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2)) # ((\mem|Mux2~65_combout\)))) # (!\mar1|ou_MAR\(0) & (!\mar1|ou_MAR\(2) & (\mem|Mux2~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux2~67_combout\,
	datad => \mem|Mux2~65_combout\,
	combout => \mem|Mux2~68_combout\);

-- Location: FF_X12_Y17_N23
\mem|Mem[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[21][15]~feeder_combout\,
	ena => \mem|Mem[21][3]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[21][15]~q\);

-- Location: FF_X10_Y23_N21
\mem|Mem[37][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[37][15]~feeder_combout\,
	ena => \mem|Mem[37][17]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[37][15]~q\);

-- Location: FF_X11_Y19_N7
\mem|Mem[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~17_combout\,
	sload => VCC,
	ena => \mem|Mem[5][1]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[5][15]~q\);

-- Location: LCCOMB_X11_Y19_N6
\mem|Mux2~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~69_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4)) # ((\mem|Mem[37][15]~q\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & (\mem|Mem[5][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[5][15]~q\,
	datad => \mem|Mem[37][15]~q\,
	combout => \mem|Mux2~69_combout\);

-- Location: FF_X11_Y19_N17
\mem|Mem[53][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[53][17]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[53][15]~q\);

-- Location: LCCOMB_X11_Y19_N16
\mem|Mux2~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~70_combout\ = (\mem|Mux2~69_combout\ & (((\mem|Mem[53][15]~q\)) # (!\mar1|ou_MAR\(4)))) # (!\mem|Mux2~69_combout\ & (\mar1|ou_MAR\(4) & ((\mem|Mem[21][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux2~69_combout\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[53][15]~q\,
	datad => \mem|Mem[21][15]~q\,
	combout => \mem|Mux2~70_combout\);

-- Location: LCCOMB_X11_Y16_N30
\mem|Mux2~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~71_combout\ = (\mem|Mux2~68_combout\ & (((\mem|Mux2~70_combout\)) # (!\mar1|ou_MAR\(2)))) # (!\mem|Mux2~68_combout\ & (\mar1|ou_MAR\(2) & ((\mem|Mux2~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux2~68_combout\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux2~70_combout\,
	datad => \mem|Mux2~63_combout\,
	combout => \mem|Mux2~71_combout\);

-- Location: LCCOMB_X11_Y16_N24
\mem|Mux2~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~72_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1)) # ((\mem|Mux2~61_combout\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(1) & (\mem|Mux2~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux2~71_combout\,
	datad => \mem|Mux2~61_combout\,
	combout => \mem|Mux2~72_combout\);

-- Location: FF_X12_Y18_N23
\mem|Mem[43][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[43][17]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[43][15]~q\);

-- Location: FF_X8_Y21_N5
\mem|Mem[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[27][15]~feeder_combout\,
	ena => \mem|Mem[27][17]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[27][15]~q\);

-- Location: FF_X12_Y18_N25
\mem|Mem[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~17_combout\,
	sload => VCC,
	ena => \mem|Mem[11][13]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[11][15]~q\);

-- Location: LCCOMB_X12_Y18_N24
\mem|Mux2~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~73_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5)) # ((\mem|Mem[27][15]~q\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(5) & (\mem|Mem[11][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[11][15]~q\,
	datad => \mem|Mem[27][15]~q\,
	combout => \mem|Mux2~73_combout\);

-- Location: FF_X8_Y21_N31
\mem|Mem[59][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[59][15]~feeder_combout\,
	ena => \mem|Mem[59][17]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[59][15]~q\);

-- Location: LCCOMB_X12_Y18_N22
\mem|Mux2~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~74_combout\ = (\mem|Mux2~73_combout\ & (((\mem|Mem[59][15]~q\)) # (!\mar1|ou_MAR\(5)))) # (!\mem|Mux2~73_combout\ & (\mar1|ou_MAR\(5) & (\mem|Mem[43][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux2~73_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[43][15]~q\,
	datad => \mem|Mem[59][15]~q\,
	combout => \mem|Mux2~74_combout\);

-- Location: FF_X9_Y21_N11
\mem|Mem[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[30][15]~feeder_combout\,
	ena => \mem|Mem[30][17]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[30][15]~q\);

-- Location: FF_X14_Y24_N27
\mem|Mem[46][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[46][15]~feeder_combout\,
	ena => \mem|Mem[46][17]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[46][15]~q\);

-- Location: FF_X9_Y23_N1
\mem|Mem[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[14][17]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[14][15]~q\);

-- Location: LCCOMB_X9_Y23_N0
\mem|Mux2~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~75_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4)) # ((\mem|Mem[46][15]~q\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & (\mem|Mem[14][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[14][15]~q\,
	datad => \mem|Mem[46][15]~q\,
	combout => \mem|Mux2~75_combout\);

-- Location: FF_X9_Y23_N27
\mem|Mem[62][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[62][17]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[62][15]~q\);

-- Location: LCCOMB_X9_Y23_N26
\mem|Mux2~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~76_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux2~75_combout\ & ((\mem|Mem[62][15]~q\))) # (!\mem|Mux2~75_combout\ & (\mem|Mem[30][15]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux2~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[30][15]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[62][15]~q\,
	datad => \mem|Mux2~75_combout\,
	combout => \mem|Mux2~76_combout\);

-- Location: FF_X20_Y21_N1
\mem|Mem[42][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[42][15]~feeder_combout\,
	ena => \mem|Mem[42][17]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[42][15]~q\);

-- Location: FF_X8_Y14_N15
\mem|Mem[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[26][15]~feeder_combout\,
	ena => \mem|Mem[26][17]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[26][15]~q\);

-- Location: FF_X15_Y21_N27
\mem|Mem[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~17_combout\,
	sload => VCC,
	ena => \mem|Mem[10][11]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[10][15]~q\);

-- Location: LCCOMB_X15_Y21_N26
\mem|Mux2~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~77_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[26][15]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[10][15]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[26][15]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[10][15]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux2~77_combout\);

-- Location: FF_X20_Y21_N19
\mem|Mem[58][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[58][17]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[58][15]~q\);

-- Location: LCCOMB_X20_Y21_N18
\mem|Mux2~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~78_combout\ = (\mem|Mux2~77_combout\ & (((\mem|Mem[58][15]~q\) # (!\mar1|ou_MAR\(5))))) # (!\mem|Mux2~77_combout\ & (\mem|Mem[42][15]~q\ & ((\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux2~77_combout\,
	datab => \mem|Mem[42][15]~q\,
	datac => \mem|Mem[58][15]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux2~78_combout\);

-- Location: LCCOMB_X12_Y18_N18
\mem|Mux2~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~79_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0)) # ((\mem|Mux2~76_combout\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & (\mem|Mux2~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux2~78_combout\,
	datad => \mem|Mux2~76_combout\,
	combout => \mem|Mux2~79_combout\);

-- Location: FF_X19_Y21_N19
\mem|Mem[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[31][15]~feeder_combout\,
	ena => \mem|Mem[31][17]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[31][15]~q\);

-- Location: FF_X11_Y24_N29
\mem|Mem[47][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[47][15]~feeder_combout\,
	ena => \mem|Mem[47][17]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[47][15]~q\);

-- Location: FF_X14_Y21_N11
\mem|Mem[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[15][17]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[15][15]~q\);

-- Location: LCCOMB_X14_Y21_N10
\mem|Mux2~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~80_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mem[47][15]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[15][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[47][15]~q\,
	datac => \mem|Mem[15][15]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux2~80_combout\);

-- Location: FF_X19_Y21_N5
\mem|Mem[63][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \mem|Mem[63][17]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[63][15]~q\);

-- Location: LCCOMB_X19_Y21_N4
\mem|Mux2~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~81_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux2~80_combout\ & ((\mem|Mem[63][15]~q\))) # (!\mem|Mux2~80_combout\ & (\mem|Mem[31][15]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux2~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[31][15]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[63][15]~q\,
	datad => \mem|Mux2~80_combout\,
	combout => \mem|Mux2~81_combout\);

-- Location: LCCOMB_X12_Y18_N28
\mem|Mux2~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~82_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux2~79_combout\ & ((\mem|Mux2~81_combout\))) # (!\mem|Mux2~79_combout\ & (\mem|Mux2~74_combout\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux2~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux2~74_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux2~81_combout\,
	datad => \mem|Mux2~79_combout\,
	combout => \mem|Mux2~82_combout\);

-- Location: LCCOMB_X11_Y16_N18
\mem|Mux2~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~83_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux2~72_combout\ & ((\mem|Mux2~82_combout\))) # (!\mem|Mux2~72_combout\ & (\mem|Mux2~51_combout\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux2~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux2~51_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux2~82_combout\,
	datad => \mem|Mux2~72_combout\,
	combout => \mem|Mux2~83_combout\);

-- Location: LCCOMB_X11_Y16_N8
\mem|Mux2~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux2~84_combout\ = (\mar1|ou_MAR\(6) & ((\mem|Mux2~41_combout\))) # (!\mar1|ou_MAR\(6) & (\mem|Mux2~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|Mux2~83_combout\,
	datac => \mar1|ou_MAR\(6),
	datad => \mem|Mux2~41_combout\,
	combout => \mem|Mux2~84_combout\);

-- Location: FF_X21_Y11_N23
\mar1|ou_MAR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|ou_MAR~10_combout\,
	ena => \mar1|MAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|ou_MAR\(10));

-- Location: LCCOMB_X16_Y22_N28
\mem|Mem[116][17]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[116][17]~30_combout\ = (\mem|Decoder0~8_combout\ & (!\rst~input_o\ & (\mem|Decoder0~11_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~8_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~11_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[116][17]~30_combout\);

-- Location: LCCOMB_X21_Y19_N26
\mem|Mem~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem~86_combout\ = (\rst~input_o\) # (\alu1|out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~input_o\,
	datad => \alu1|out\(0),
	combout => \mem|Mem~86_combout\);

-- Location: FF_X16_Y14_N11
\mar1|MAR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|MAR[6]~feeder_combout\,
	ena => \mar1|MAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|MAR\(6));

-- Location: LCCOMB_X24_Y15_N12
\cb|Mux8~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux8~6_combout\ = (!\rst~input_o\ & \cb|re_mem~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \cb|re_mem~q\,
	combout => \cb|Mux8~6_combout\);

-- Location: LCCOMB_X12_Y19_N20
\mem|Mem~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem~129_combout\ = (\rst~input_o\) # (\alu1|out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \alu1|out\(3),
	combout => \mem|Mem~129_combout\);

-- Location: LCCOMB_X12_Y19_N26
\mem|Mem~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem~130_combout\ = (\rst~input_o\) # (\alu1|out\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datac => \alu1|out\(6),
	combout => \mem|Mem~130_combout\);

-- Location: LCCOMB_X12_Y19_N12
\mem|Mem~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem~131_combout\ = (\alu1|out\(7)) # (\rst~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	datad => \rst~input_o\,
	combout => \mem|Mem~131_combout\);

-- Location: LCCOMB_X12_Y19_N22
\mem|Mem~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem~132_combout\ = (\rst~input_o\) # (\alu1|out\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \alu1|out\(8),
	combout => \mem|Mem~132_combout\);

-- Location: LCCOMB_X12_Y19_N8
\mem|Mem~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem~133_combout\ = (\rst~input_o\) # (\alu1|out\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datac => \alu1|out\(9),
	combout => \mem|Mem~133_combout\);

-- Location: LCCOMB_X17_Y21_N0
\mem|Mem~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem~134_combout\ = (\rst~input_o\) # (\alu1|out\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datac => \alu1|out\(10),
	combout => \mem|Mem~134_combout\);

-- Location: LCCOMB_X17_Y21_N4
\mem|Mem~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem~135_combout\ = (\rst~input_o\) # (\alu1|out\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datac => \alu1|out\(11),
	combout => \mem|Mem~135_combout\);

-- Location: LCCOMB_X17_Y24_N16
\mem|Mem~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem~136_combout\ = (\rst~input_o\) # (\alu1|out\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datac => \alu1|out\(12),
	combout => \mem|Mem~136_combout\);

-- Location: LCCOMB_X17_Y21_N8
\mem|Mem~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem~137_combout\ = (\rst~input_o\) # (\alu1|out\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datad => \alu1|out\(13),
	combout => \mem|Mem~137_combout\);

-- Location: LCCOMB_X17_Y21_N2
\mem|Mem~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem~138_combout\ = (\rst~input_o\) # (\alu1|out\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datac => \alu1|out\(14),
	combout => \mem|Mem~138_combout\);

-- Location: LCCOMB_X17_Y19_N8
\mem|Mem~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem~139_combout\ = (\rst~input_o\) # (\alu1|out\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \alu1|out\(15),
	combout => \mem|Mem~139_combout\);

-- Location: FF_X16_Y14_N1
\mar1|MAR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|MAR[9]~feeder_combout\,
	ena => \mar1|MAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|MAR\(9));

-- Location: FF_X16_Y14_N19
\mar1|MAR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|MAR[10]~feeder_combout\,
	ena => \mar1|MAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|MAR\(10));

-- Location: LCCOMB_X21_Y11_N22
\mar1|ou_MAR~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|ou_MAR~10_combout\ = (!\rst~input_o\ & \mar1|MAR\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~input_o\,
	datad => \mar1|MAR\(10),
	combout => \mar1|ou_MAR~10_combout\);

-- Location: FF_X14_Y10_N9
\mem|Mem[101][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[101][17]~feeder_combout\,
	ena => \mem|Mem[101][17]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[101][17]~q\);

-- Location: FF_X14_Y10_N11
\mem|Mem[97][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[97][17]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[97][17]~q\);

-- Location: LCCOMB_X14_Y10_N10
\mem|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~0_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(2) & (\mem|Mem[101][17]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[97][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[101][17]~q\,
	datac => \mem|Mem[97][17]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux0~0_combout\);

-- Location: FF_X11_Y12_N21
\mem|Mem[114][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[114][17]~feeder_combout\,
	ena => \mem|Mem[114][17]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[114][17]~q\);

-- Location: FF_X11_Y10_N5
\mem|Mem[102][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[102][17]~feeder_combout\,
	ena => \mem|Mem[102][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[102][17]~q\);

-- Location: FF_X11_Y10_N23
\mem|Mem[98][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[98][17]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[98][17]~q\);

-- Location: LCCOMB_X11_Y10_N22
\mem|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~2_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(2) & (\mem|Mem[102][17]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[98][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[102][17]~q\,
	datac => \mem|Mem[98][17]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux0~2_combout\);

-- Location: FF_X10_Y13_N27
\mem|Mem[118][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[118][17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[118][17]~q\);

-- Location: LCCOMB_X10_Y13_N26
\mem|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~3_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux0~2_combout\ & ((\mem|Mem[118][17]~q\))) # (!\mem|Mux0~2_combout\ & (\mem|Mem[114][17]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[114][17]~q\,
	datac => \mem|Mem[118][17]~q\,
	datad => \mem|Mux0~2_combout\,
	combout => \mem|Mux0~3_combout\);

-- Location: FF_X20_Y12_N21
\mem|Mem[112][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[112][17]~feeder_combout\,
	ena => \mem|Mem[112][17]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[112][17]~q\);

-- Location: FF_X9_Y14_N3
\mem|Mem[100][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[100][17]~feeder_combout\,
	ena => \mem|Mem[100][17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[100][17]~q\);

-- Location: FF_X10_Y14_N21
\mem|Mem[96][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[96][17]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[96][17]~q\);

-- Location: LCCOMB_X10_Y14_N20
\mem|Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~4_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[100][17]~q\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[96][17]~q\ & !\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[100][17]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[96][17]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux0~4_combout\);

-- Location: FF_X17_Y14_N1
\mem|Mem[116][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[116][17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[116][17]~q\);

-- Location: LCCOMB_X17_Y14_N0
\mem|Mux0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~5_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux0~4_combout\ & ((\mem|Mem[116][17]~q\))) # (!\mem|Mux0~4_combout\ & (\mem|Mem[112][17]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[112][17]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[116][17]~q\,
	datad => \mem|Mux0~4_combout\,
	combout => \mem|Mux0~5_combout\);

-- Location: LCCOMB_X16_Y17_N30
\mem|Mux0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~6_combout\ = (\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(0)) # ((\mem|Mux0~3_combout\)))) # (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(0) & ((\mem|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux0~3_combout\,
	datad => \mem|Mux0~5_combout\,
	combout => \mem|Mux0~6_combout\);

-- Location: FF_X10_Y11_N1
\mem|Mem[75][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[75][17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[75][17]~q\);

-- Location: FF_X21_Y16_N5
\mem|Mem[90][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[90][17]~feeder_combout\,
	ena => \mem|Mem[90][17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[90][17]~q\);

-- Location: FF_X11_Y11_N29
\mem|Mem[74][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[74][17]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[74][17]~q\);

-- Location: LCCOMB_X11_Y11_N28
\mem|Mux0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~10_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(0)) # ((\mem|Mem[90][17]~q\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(0) & (\mem|Mem[74][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[74][17]~q\,
	datad => \mem|Mem[90][17]~q\,
	combout => \mem|Mux0~10_combout\);

-- Location: FF_X22_Y11_N15
\mem|Mem[91][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[91][17]~feeder_combout\,
	ena => \mem|Mem[91][17]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[91][17]~q\);

-- Location: LCCOMB_X10_Y11_N0
\mem|Mux0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~11_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux0~10_combout\ & (\mem|Mem[91][17]~q\)) # (!\mem|Mux0~10_combout\ & ((\mem|Mem[75][17]~q\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[91][17]~q\,
	datac => \mem|Mem[75][17]~q\,
	datad => \mem|Mux0~10_combout\,
	combout => \mem|Mux0~11_combout\);

-- Location: FF_X22_Y13_N9
\mem|Mem[77][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[77][17]~feeder_combout\,
	ena => \mem|Mem[77][17]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[77][17]~q\);

-- Location: FF_X17_Y13_N23
\mem|Mem[92][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[92][17]~feeder_combout\,
	ena => \mem|Mem[92][17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[92][17]~q\);

-- Location: FF_X19_Y13_N3
\mem|Mem[76][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[76][17]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[76][17]~q\);

-- Location: LCCOMB_X19_Y13_N2
\mem|Mux0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~12_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[92][17]~q\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[76][17]~q\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[92][17]~q\,
	datac => \mem|Mem[76][17]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux0~12_combout\);

-- Location: FF_X19_Y13_N5
\mem|Mem[93][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[93][17]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[93][17]~q\);

-- Location: LCCOMB_X19_Y13_N4
\mem|Mux0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~13_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux0~12_combout\ & ((\mem|Mem[93][17]~q\))) # (!\mem|Mux0~12_combout\ & (\mem|Mem[77][17]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[77][17]~q\,
	datac => \mem|Mem[93][17]~q\,
	datad => \mem|Mux0~12_combout\,
	combout => \mem|Mux0~13_combout\);

-- Location: FF_X10_Y13_N21
\mem|Mem[73][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[73][17]~feeder_combout\,
	ena => \mem|Mem[73][17]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[73][17]~q\);

-- Location: FF_X23_Y16_N15
\mem|Mem[88][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[88][17]~feeder_combout\,
	ena => \mem|Mem[88][17]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[88][17]~q\);

-- Location: FF_X22_Y12_N25
\mem|Mem[72][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[72][17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[72][17]~q\);

-- Location: LCCOMB_X22_Y12_N24
\mem|Mux0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~14_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(0)) # ((\mem|Mem[88][17]~q\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(0) & (\mem|Mem[72][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[72][17]~q\,
	datad => \mem|Mem[88][17]~q\,
	combout => \mem|Mux0~14_combout\);

-- Location: FF_X22_Y12_N19
\mem|Mem[89][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[89][17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[89][17]~q\);

-- Location: LCCOMB_X22_Y12_N18
\mem|Mux0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~15_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux0~14_combout\ & ((\mem|Mem[89][17]~q\))) # (!\mem|Mux0~14_combout\ & (\mem|Mem[73][17]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[73][17]~q\,
	datac => \mem|Mem[89][17]~q\,
	datad => \mem|Mux0~14_combout\,
	combout => \mem|Mux0~15_combout\);

-- Location: LCCOMB_X21_Y17_N14
\mem|Mux0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~16_combout\ = (\mar1|ou_MAR\(1) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(2) & (\mem|Mux0~13_combout\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mux0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux0~13_combout\,
	datad => \mem|Mux0~15_combout\,
	combout => \mem|Mux0~16_combout\);

-- Location: FF_X21_Y12_N31
\mem|Mem[79][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[79][17]~feeder_combout\,
	ena => \mem|Mem[79][17]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[79][17]~q\);

-- Location: FF_X17_Y9_N25
\mem|Mem[94][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[94][17]~feeder_combout\,
	ena => \mem|Mem[94][17]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[94][17]~q\);

-- Location: FF_X16_Y9_N29
\mem|Mem[78][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[78][17]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[78][17]~q\);

-- Location: LCCOMB_X16_Y9_N28
\mem|Mux0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~17_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[94][17]~q\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[78][17]~q\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[94][17]~q\,
	datac => \mem|Mem[78][17]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux0~17_combout\);

-- Location: FF_X23_Y15_N25
\mem|Mem[95][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[95][17]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[95][17]~q\);

-- Location: LCCOMB_X23_Y15_N24
\mem|Mux0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~18_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux0~17_combout\ & ((\mem|Mem[95][17]~q\))) # (!\mem|Mux0~17_combout\ & (\mem|Mem[79][17]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[79][17]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[95][17]~q\,
	datad => \mem|Mux0~17_combout\,
	combout => \mem|Mux0~18_combout\);

-- Location: LCCOMB_X21_Y17_N16
\mem|Mux0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~19_combout\ = (\mem|Mux0~16_combout\ & ((\mem|Mux0~18_combout\) # ((!\mar1|ou_MAR\(1))))) # (!\mem|Mux0~16_combout\ & (((\mar1|ou_MAR\(1) & \mem|Mux0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux0~18_combout\,
	datab => \mem|Mux0~16_combout\,
	datac => \mar1|ou_MAR\(1),
	datad => \mem|Mux0~11_combout\,
	combout => \mem|Mux0~19_combout\);

-- Location: FF_X22_Y17_N7
\mem|Mem[84][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[84][17]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[84][17]~q\);

-- Location: FF_X9_Y13_N5
\mem|Mem[70][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[70][17]~feeder_combout\,
	ena => \mem|Mem[70][17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[70][17]~q\);

-- Location: FF_X17_Y14_N27
\mem|Mem[68][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[68][17]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[68][17]~q\);

-- Location: LCCOMB_X17_Y14_N26
\mem|Mux0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~20_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[70][17]~q\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[68][17]~q\ & !\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[70][17]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[68][17]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux0~20_combout\);

-- Location: FF_X11_Y9_N13
\mem|Mem[86][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[86][17]~feeder_combout\,
	ena => \mem|Mem[86][17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[86][17]~q\);

-- Location: LCCOMB_X22_Y17_N6
\mem|Mux0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~21_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux0~20_combout\ & (\mem|Mem[86][17]~q\)) # (!\mem|Mux0~20_combout\ & ((\mem|Mem[84][17]~q\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[86][17]~q\,
	datac => \mem|Mem[84][17]~q\,
	datad => \mem|Mux0~20_combout\,
	combout => \mem|Mux0~21_combout\);

-- Location: FF_X22_Y15_N23
\mem|Mem[81][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[81][17]~feeder_combout\,
	ena => \mem|Mem[81][17]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[81][17]~q\);

-- Location: FF_X9_Y11_N13
\mem|Mem[67][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[67][17]~feeder_combout\,
	ena => \mem|Mem[67][17]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[67][17]~q\);

-- Location: FF_X19_Y15_N19
\mem|Mem[65][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[65][17]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[65][17]~q\);

-- Location: LCCOMB_X19_Y15_N18
\mem|Mux0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~22_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(1) & (\mem|Mem[67][17]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[65][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[67][17]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[65][17]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux0~22_combout\);

-- Location: FF_X19_Y15_N5
\mem|Mem[83][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[83][17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[83][17]~q\);

-- Location: LCCOMB_X19_Y15_N4
\mem|Mux0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~23_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux0~22_combout\ & ((\mem|Mem[83][17]~q\))) # (!\mem|Mux0~22_combout\ & (\mem|Mem[81][17]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[81][17]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[83][17]~q\,
	datad => \mem|Mux0~22_combout\,
	combout => \mem|Mux0~23_combout\);

-- Location: FF_X21_Y16_N23
\mem|Mem[80][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[80][17]~feeder_combout\,
	ena => \mem|Mem[80][17]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[80][17]~q\);

-- Location: FF_X10_Y11_N19
\mem|Mem[66][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[66][17]~feeder_combout\,
	ena => \mem|Mem[66][17]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[66][17]~q\);

-- Location: FF_X17_Y11_N13
\mem|Mem[64][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[64][17]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[64][17]~q\);

-- Location: LCCOMB_X17_Y11_N12
\mem|Mux0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~24_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(1) & ((\mem|Mem[66][17]~q\))) # (!\mar1|ou_MAR\(1) & (\mem|Mem[64][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[64][17]~q\,
	datad => \mem|Mem[66][17]~q\,
	combout => \mem|Mux0~24_combout\);

-- Location: FF_X17_Y11_N7
\mem|Mem[82][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[82][17]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[82][17]~q\);

-- Location: LCCOMB_X17_Y11_N6
\mem|Mux0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~25_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux0~24_combout\ & ((\mem|Mem[82][17]~q\))) # (!\mem|Mux0~24_combout\ & (\mem|Mem[80][17]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[80][17]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[82][17]~q\,
	datad => \mem|Mux0~24_combout\,
	combout => \mem|Mux0~25_combout\);

-- Location: LCCOMB_X21_Y17_N18
\mem|Mux0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~26_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux0~23_combout\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((!\mar1|ou_MAR\(2) & \mem|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux0~23_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mar1|ou_MAR\(2),
	datad => \mem|Mux0~25_combout\,
	combout => \mem|Mux0~26_combout\);

-- Location: FF_X24_Y14_N25
\mem|Mem[85][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[85][17]~feeder_combout\,
	ena => \mem|Mem[85][17]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[85][17]~q\);

-- Location: FF_X23_Y13_N23
\mem|Mem[71][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[71][17]~feeder_combout\,
	ena => \mem|Mem[71][17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[71][17]~q\);

-- Location: FF_X23_Y13_N1
\mem|Mem[69][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[69][17]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[69][17]~q\);

-- Location: LCCOMB_X23_Y13_N0
\mem|Mux0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~27_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[71][17]~q\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[69][17]~q\ & !\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[71][17]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[69][17]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux0~27_combout\);

-- Location: FF_X24_Y14_N19
\mem|Mem[87][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[87][17]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[87][17]~q\);

-- Location: LCCOMB_X24_Y14_N18
\mem|Mux0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~28_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux0~27_combout\ & ((\mem|Mem[87][17]~q\))) # (!\mem|Mux0~27_combout\ & (\mem|Mem[85][17]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[85][17]~q\,
	datac => \mem|Mem[87][17]~q\,
	datad => \mem|Mux0~27_combout\,
	combout => \mem|Mux0~28_combout\);

-- Location: LCCOMB_X21_Y17_N12
\mem|Mux0~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~29_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux0~26_combout\ & ((\mem|Mux0~28_combout\))) # (!\mem|Mux0~26_combout\ & (\mem|Mux0~21_combout\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux0~21_combout\,
	datab => \mem|Mux0~28_combout\,
	datac => \mar1|ou_MAR\(2),
	datad => \mem|Mux0~26_combout\,
	combout => \mem|Mux0~29_combout\);

-- Location: LCCOMB_X21_Y17_N6
\mem|Mux0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~30_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(3) & ((\mem|Mux0~19_combout\))) # (!\mar1|ou_MAR\(3) & (\mem|Mux0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux0~29_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mar1|ou_MAR\(3),
	datad => \mem|Mux0~19_combout\,
	combout => \mem|Mux0~30_combout\);

-- Location: FF_X14_Y13_N5
\mem|Mem[110][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[110][17]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[110][17]~q\);

-- Location: FF_X17_Y13_N9
\mem|Mem[124][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[124][17]~feeder_combout\,
	ena => \mem|Mem[124][17]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[124][17]~q\);

-- Location: FF_X14_Y13_N23
\mem|Mem[108][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[108][17]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[108][17]~q\);

-- Location: LCCOMB_X14_Y13_N22
\mem|Mux0~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~31_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[124][17]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[108][17]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[124][17]~q\,
	datac => \mem|Mem[108][17]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux0~31_combout\);

-- Location: FF_X17_Y9_N11
\mem|Mem[126][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[126][17]~feeder_combout\,
	ena => \mem|Mem[126][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[126][17]~q\);

-- Location: LCCOMB_X14_Y13_N4
\mem|Mux0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~32_combout\ = (\mem|Mux0~31_combout\ & (((\mem|Mem[126][17]~q\)) # (!\mar1|ou_MAR\(1)))) # (!\mem|Mux0~31_combout\ & (\mar1|ou_MAR\(1) & (\mem|Mem[110][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux0~31_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[110][17]~q\,
	datad => \mem|Mem[126][17]~q\,
	combout => \mem|Mux0~32_combout\);

-- Location: FF_X9_Y11_N15
\mem|Mem[107][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[107][17]~feeder_combout\,
	ena => \mem|Mem[107][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[107][17]~q\);

-- Location: FF_X11_Y13_N9
\mem|Mem[106][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[106][17]~feeder_combout\,
	ena => \mem|Mem[106][17]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[106][17]~q\);

-- Location: FF_X10_Y15_N9
\mem|Mem[120][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[120][17]~feeder_combout\,
	ena => \mem|Mem[120][17]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[120][17]~q\);

-- Location: FF_X14_Y9_N5
\mem|Mem[111][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[111][17]~feeder_combout\,
	ena => \mem|Mem[111][17]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[111][17]~q\);

-- Location: FF_X23_Y14_N23
\mem|Mem[125][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[125][17]~feeder_combout\,
	ena => \mem|Mem[125][17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[125][17]~q\);

-- Location: FF_X14_Y22_N21
\mem|Mem[39][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[39][17]~feeder_combout\,
	ena => \mem|Mem[39][17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[39][17]~q\);

-- Location: FF_X15_Y25_N1
\mem|Mem[41][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[41][17]~feeder_combout\,
	ena => \mem|Mem[41][17]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[41][17]~q\);

-- Location: FF_X20_Y21_N13
\mem|Mem[42][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[42][17]~feeder_combout\,
	ena => \mem|Mem[42][17]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[42][17]~q\);

-- Location: FF_X23_Y21_N11
\mem|Mem[40][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[40][17]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[40][17]~q\);

-- Location: LCCOMB_X23_Y21_N10
\mem|Mux0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~44_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(1) & (\mem|Mem[42][17]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[40][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[42][17]~q\,
	datac => \mem|Mem[40][17]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux0~44_combout\);

-- Location: FF_X15_Y25_N19
\mem|Mem[43][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[43][17]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[43][17]~q\);

-- Location: LCCOMB_X15_Y25_N18
\mem|Mux0~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~45_combout\ = (\mem|Mux0~44_combout\ & (((\mem|Mem[43][17]~q\) # (!\mar1|ou_MAR\(0))))) # (!\mem|Mux0~44_combout\ & (\mem|Mem[41][17]~q\ & ((\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux0~44_combout\,
	datab => \mem|Mem[41][17]~q\,
	datac => \mem|Mem[43][17]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux0~45_combout\);

-- Location: FF_X17_Y10_N7
\mem|Mem[33][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[33][17]~feeder_combout\,
	ena => \mem|Mem[33][17]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[33][17]~q\);

-- Location: FF_X14_Y24_N21
\mem|Mem[46][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[46][17]~feeder_combout\,
	ena => \mem|Mem[46][17]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[46][17]~q\);

-- Location: FF_X4_Y21_N17
\mem|Mem[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[22][17]~feeder_combout\,
	ena => \mem|Mem[22][17]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[22][17]~q\);

-- Location: FF_X8_Y14_N9
\mem|Mem[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[26][17]~feeder_combout\,
	ena => \mem|Mem[26][17]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[26][17]~q\);

-- Location: FF_X10_Y21_N13
\mem|Mem[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[18][17]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[18][17]~q\);

-- Location: LCCOMB_X10_Y21_N12
\mem|Mux0~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~54_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(3))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(3) & ((\mem|Mem[26][17]~q\))) # (!\mar1|ou_MAR\(3) & (\mem|Mem[18][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[18][17]~q\,
	datad => \mem|Mem[26][17]~q\,
	combout => \mem|Mux0~54_combout\);

-- Location: FF_X10_Y21_N23
\mem|Mem[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[30][17]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[30][17]~q\);

-- Location: LCCOMB_X10_Y21_N22
\mem|Mux0~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~55_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux0~54_combout\ & ((\mem|Mem[30][17]~q\))) # (!\mem|Mux0~54_combout\ & (\mem|Mem[22][17]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[22][17]~q\,
	datac => \mem|Mem[30][17]~q\,
	datad => \mem|Mux0~54_combout\,
	combout => \mem|Mux0~55_combout\);

-- Location: FF_X17_Y22_N1
\mem|Mem[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR~18_combout\,
	ena => \mem|Mem[20][5]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[20][17]~q\);

-- Location: FF_X9_Y13_N23
\mem|Mem[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[24][17]~feeder_combout\,
	ena => \mem|Mem[24][17]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[24][17]~q\);

-- Location: FF_X10_Y17_N25
\mem|Mem[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[16][17]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[16][17]~q\);

-- Location: LCCOMB_X10_Y17_N24
\mem|Mux0~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~56_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(2)) # ((\mem|Mem[24][17]~q\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(2) & (\mem|Mem[16][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[16][17]~q\,
	datad => \mem|Mem[24][17]~q\,
	combout => \mem|Mux0~56_combout\);

-- Location: FF_X10_Y17_N19
\mem|Mem[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[28][17]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[28][17]~q\);

-- Location: LCCOMB_X10_Y17_N18
\mem|Mux0~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~57_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux0~56_combout\ & ((\mem|Mem[28][17]~q\))) # (!\mem|Mux0~56_combout\ & (\mem|Mem[20][17]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[20][17]~q\,
	datac => \mem|Mem[28][17]~q\,
	datad => \mem|Mux0~56_combout\,
	combout => \mem|Mux0~57_combout\);

-- Location: LCCOMB_X21_Y17_N10
\mem|Mux0~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~58_combout\ = (\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(0)) # ((\mem|Mux0~55_combout\)))) # (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(0) & (\mem|Mux0~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux0~57_combout\,
	datad => \mem|Mux0~55_combout\,
	combout => \mem|Mux0~58_combout\);

-- Location: FF_X11_Y22_N29
\mem|Mem[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[27][17]~feeder_combout\,
	ena => \mem|Mem[27][17]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[27][17]~q\);

-- Location: FF_X20_Y23_N9
\mem|Mem[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~18_combout\,
	sload => VCC,
	ena => \mem|Mem[5][1]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[5][17]~q\);

-- Location: FF_X14_Y19_N29
\mem|Mem[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[6][17]~feeder_combout\,
	ena => \mem|Mem[6][1]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[6][17]~q\);

-- Location: FF_X20_Y23_N3
\mem|Mem[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mem|Mem~140_combout\,
	sload => VCC,
	ena => \mem|Mem[4][11]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[4][17]~q\);

-- Location: LCCOMB_X20_Y23_N2
\mem|Mux0~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~62_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(1) & (\mem|Mem[6][17]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[4][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[6][17]~q\,
	datac => \mem|Mem[4][17]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux0~62_combout\);

-- Location: FF_X16_Y20_N7
\mem|Mem[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[7][17]~feeder_combout\,
	ena => \mem|Mem[7][16]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[7][17]~q\);

-- Location: LCCOMB_X20_Y23_N8
\mem|Mux0~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~63_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux0~62_combout\ & ((\mem|Mem[7][17]~q\))) # (!\mem|Mux0~62_combout\ & (\mem|Mem[5][17]~q\)))) # (!\mar1|ou_MAR\(0) & (\mem|Mux0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux0~62_combout\,
	datac => \mem|Mem[5][17]~q\,
	datad => \mem|Mem[7][17]~q\,
	combout => \mem|Mux0~63_combout\);

-- Location: FF_X21_Y24_N5
\mem|Mem[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[9][17]~feeder_combout\,
	ena => \mem|Mem[9][5]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[9][17]~q\);

-- Location: FF_X16_Y17_N11
\mem|Mem[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~18_combout\,
	sload => VCC,
	ena => \mem|Mem[10][11]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[10][17]~q\);

-- Location: FF_X17_Y22_N15
\mem|Mem[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[8][17]~feeder_combout\,
	ena => \mem|Mem[8][3]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[8][17]~q\);

-- Location: LCCOMB_X16_Y17_N10
\mem|Mux0~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~64_combout\ = (\mar1|ou_MAR\(1) & (((\mem|Mem[10][17]~q\) # (\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(1) & (\mem|Mem[8][17]~q\ & ((!\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[8][17]~q\,
	datac => \mem|Mem[10][17]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux0~64_combout\);

-- Location: FF_X21_Y24_N7
\mem|Mem[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~18_combout\,
	sload => VCC,
	ena => \mem|Mem[11][13]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[11][17]~q\);

-- Location: LCCOMB_X21_Y24_N6
\mem|Mux0~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~65_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux0~64_combout\ & ((\mem|Mem[11][17]~q\))) # (!\mem|Mux0~64_combout\ & (\mem|Mem[9][17]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux0~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[9][17]~q\,
	datac => \mem|Mem[11][17]~q\,
	datad => \mem|Mux0~64_combout\,
	combout => \mem|Mux0~65_combout\);

-- Location: FF_X16_Y19_N29
\mem|Mem[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[1][17]~feeder_combout\,
	ena => \mem|Mem[1][11]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[1][17]~q\);

-- Location: FF_X17_Y20_N27
\mem|Mem[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem~140_combout\,
	ena => \mem|Mem[2][11]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[2][17]~q\);

-- Location: FF_X16_Y19_N15
\mem|Mem[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~18_combout\,
	sload => VCC,
	ena => \mem|Mem[0][14]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[0][17]~q\);

-- Location: LCCOMB_X16_Y19_N14
\mem|Mux0~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~66_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[2][17]~q\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[0][17]~q\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[2][17]~q\,
	datac => \mem|Mem[0][17]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux0~66_combout\);

-- Location: FF_X21_Y17_N31
\mem|Mem[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mem|Mem~140_combout\,
	sload => VCC,
	ena => \mem|Mem[3][16]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[3][17]~q\);

-- Location: LCCOMB_X21_Y17_N30
\mem|Mux0~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~67_combout\ = (\mem|Mux0~66_combout\ & (((\mem|Mem[3][17]~q\) # (!\mar1|ou_MAR\(0))))) # (!\mem|Mux0~66_combout\ & (\mem|Mem[1][17]~q\ & ((\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux0~66_combout\,
	datab => \mem|Mem[1][17]~q\,
	datac => \mem|Mem[3][17]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux0~67_combout\);

-- Location: LCCOMB_X21_Y17_N0
\mem|Mux0~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~68_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(3) & ((\mem|Mux0~65_combout\))) # (!\mar1|ou_MAR\(3) & (\mem|Mux0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux0~67_combout\,
	datab => \mar1|ou_MAR\(2),
	datac => \mar1|ou_MAR\(3),
	datad => \mem|Mux0~65_combout\,
	combout => \mem|Mux0~68_combout\);

-- Location: FF_X14_Y21_N29
\mem|Mem[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[13][17]~feeder_combout\,
	ena => \mem|Mem[13][17]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[13][17]~q\);

-- Location: FF_X17_Y21_N25
\mem|Mem[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[14][17]~feeder_combout\,
	ena => \mem|Mem[14][17]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[14][17]~q\);

-- Location: FF_X17_Y21_N11
\mem|Mem[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mem|Mem~140_combout\,
	sload => VCC,
	ena => \mem|Mem[12][3]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[12][17]~q\);

-- Location: LCCOMB_X17_Y21_N10
\mem|Mux0~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~69_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(1) & (\mem|Mem[14][17]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[12][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[14][17]~q\,
	datac => \mem|Mem[12][17]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux0~69_combout\);

-- Location: FF_X14_Y21_N7
\mem|Mem[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[15][17]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[15][17]~q\);

-- Location: LCCOMB_X14_Y21_N6
\mem|Mux0~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~70_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux0~69_combout\ & ((\mem|Mem[15][17]~q\))) # (!\mem|Mux0~69_combout\ & (\mem|Mem[13][17]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[13][17]~q\,
	datac => \mem|Mem[15][17]~q\,
	datad => \mem|Mux0~69_combout\,
	combout => \mem|Mux0~70_combout\);

-- Location: LCCOMB_X21_Y17_N26
\mem|Mux0~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~71_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux0~68_combout\ & ((\mem|Mux0~70_combout\))) # (!\mem|Mux0~68_combout\ & (\mem|Mux0~63_combout\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux0~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux0~63_combout\,
	datab => \mem|Mux0~70_combout\,
	datac => \mar1|ou_MAR\(2),
	datad => \mem|Mux0~68_combout\,
	combout => \mem|Mux0~71_combout\);

-- Location: FF_X20_Y21_N23
\mem|Mem[58][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[58][17]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[58][17]~q\);

-- Location: FF_X10_Y24_N11
\mem|Mem[54][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[54][17]~feeder_combout\,
	ena => \mem|Mem[54][17]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[54][17]~q\);

-- Location: FF_X11_Y20_N19
\mem|Mem[50][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[50][17]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[50][17]~q\);

-- Location: LCCOMB_X11_Y20_N18
\mem|Mux0~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~73_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(2) & (\mem|Mem[54][17]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[50][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[54][17]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[50][17]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux0~73_combout\);

-- Location: FF_X19_Y24_N15
\mem|Mem[62][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[62][17]~feeder_combout\,
	ena => \mem|Mem[62][17]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[62][17]~q\);

-- Location: LCCOMB_X20_Y21_N22
\mem|Mux0~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~74_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux0~73_combout\ & (\mem|Mem[62][17]~q\)) # (!\mem|Mux0~73_combout\ & ((\mem|Mem[58][17]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux0~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[62][17]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[58][17]~q\,
	datad => \mem|Mux0~73_combout\,
	combout => \mem|Mux0~74_combout\);

-- Location: FF_X12_Y25_N1
\mem|Mem[53][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[53][17]~feeder_combout\,
	ena => \mem|Mem[53][17]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[53][17]~q\);

-- Location: FF_X19_Y22_N23
\mem|Mem[57][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[57][17]~feeder_combout\,
	ena => \mem|Mem[57][17]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[57][17]~q\);

-- Location: FF_X11_Y17_N3
\mem|Mem[49][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[49][17]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[49][17]~q\);

-- Location: LCCOMB_X11_Y17_N2
\mem|Mux0~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~75_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(3))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(3) & ((\mem|Mem[57][17]~q\))) # (!\mar1|ou_MAR\(3) & (\mem|Mem[49][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[49][17]~q\,
	datad => \mem|Mem[57][17]~q\,
	combout => \mem|Mux0~75_combout\);

-- Location: FF_X20_Y17_N13
\mem|Mem[61][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[61][17]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[61][17]~q\);

-- Location: LCCOMB_X20_Y17_N12
\mem|Mux0~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~76_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux0~75_combout\ & (\mem|Mem[61][17]~q\)) # (!\mem|Mux0~75_combout\ & ((\mem|Mem[53][17]~q\))))) # (!\mar1|ou_MAR\(2) & (\mem|Mux0~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux0~75_combout\,
	datac => \mem|Mem[61][17]~q\,
	datad => \mem|Mem[53][17]~q\,
	combout => \mem|Mux0~76_combout\);

-- Location: FF_X10_Y24_N21
\mem|Mem[52][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[52][17]~feeder_combout\,
	ena => \mem|Mem[52][17]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[52][17]~q\);

-- Location: FF_X23_Y21_N5
\mem|Mem[56][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[56][17]~feeder_combout\,
	ena => \mem|Mem[56][17]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[56][17]~q\);

-- Location: FF_X23_Y19_N21
\mem|Mem[48][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[48][17]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[48][17]~q\);

-- Location: LCCOMB_X23_Y19_N20
\mem|Mux0~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~77_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(3) & (\mem|Mem[56][17]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[48][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[56][17]~q\,
	datac => \mem|Mem[48][17]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux0~77_combout\);

-- Location: FF_X20_Y17_N7
\mem|Mem[60][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[60][17]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[60][17]~q\);

-- Location: LCCOMB_X20_Y17_N6
\mem|Mux0~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~78_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux0~77_combout\ & ((\mem|Mem[60][17]~q\))) # (!\mem|Mux0~77_combout\ & (\mem|Mem[52][17]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[52][17]~q\,
	datac => \mem|Mem[60][17]~q\,
	datad => \mem|Mux0~77_combout\,
	combout => \mem|Mux0~78_combout\);

-- Location: LCCOMB_X16_Y17_N12
\mem|Mux0~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~79_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux0~76_combout\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(0) & (((!\mar1|ou_MAR\(1) & \mem|Mux0~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux0~76_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mar1|ou_MAR\(1),
	datad => \mem|Mux0~78_combout\,
	combout => \mem|Mux0~79_combout\);

-- Location: FF_X14_Y22_N31
\mem|Mem[55][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[55][17]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[55][17]~q\);

-- Location: FF_X8_Y21_N25
\mem|Mem[59][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[59][17]~feeder_combout\,
	ena => \mem|Mem[59][17]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[59][17]~q\);

-- Location: FF_X11_Y20_N21
\mem|Mem[51][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[51][17]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[51][17]~q\);

-- Location: LCCOMB_X11_Y20_N20
\mem|Mux0~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~80_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[59][17]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[51][17]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[59][17]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[51][17]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux0~80_combout\);

-- Location: FF_X14_Y16_N21
\mem|Mem[63][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \alu1|out\(17),
	ena => \mem|Mem[63][17]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[63][17]~q\);

-- Location: LCCOMB_X14_Y22_N30
\mem|Mux0~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~81_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux0~80_combout\ & (\mem|Mem[63][17]~q\)) # (!\mem|Mux0~80_combout\ & ((\mem|Mem[55][17]~q\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux0~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[63][17]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[55][17]~q\,
	datad => \mem|Mux0~80_combout\,
	combout => \mem|Mux0~81_combout\);

-- Location: LCCOMB_X16_Y17_N22
\mem|Mux0~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~82_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux0~79_combout\ & ((\mem|Mux0~81_combout\))) # (!\mem|Mux0~79_combout\ & (\mem|Mux0~74_combout\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux0~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux0~74_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux0~81_combout\,
	datad => \mem|Mux0~79_combout\,
	combout => \mem|Mux0~82_combout\);

-- Location: FF_X10_Y10_N23
\mem|Mem[105][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[105][17]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[105][16]~q\);

-- Location: FF_X14_Y10_N5
\mem|Mem[101][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[101][16]~feeder_combout\,
	ena => \mem|Mem[101][17]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[101][16]~q\);

-- Location: FF_X14_Y10_N7
\mem|Mem[97][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[97][17]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[97][16]~q\);

-- Location: LCCOMB_X14_Y10_N6
\mem|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~0_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(2) & (\mem|Mem[101][16]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[97][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[101][16]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[97][16]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux1~0_combout\);

-- Location: FF_X22_Y13_N29
\mem|Mem[109][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[109][16]~feeder_combout\,
	ena => \mem|Mem[109][17]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[109][16]~q\);

-- Location: LCCOMB_X10_Y10_N22
\mem|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~1_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux1~0_combout\ & (\mem|Mem[109][16]~q\)) # (!\mem|Mux1~0_combout\ & ((\mem|Mem[105][16]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[109][16]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[105][16]~q\,
	datad => \mem|Mux1~0_combout\,
	combout => \mem|Mux1~1_combout\);

-- Location: FF_X11_Y13_N13
\mem|Mem[106][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[106][16]~feeder_combout\,
	ena => \mem|Mem[106][17]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[106][16]~q\);

-- Location: FF_X10_Y9_N7
\mem|Mem[102][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[102][16]~feeder_combout\,
	ena => \mem|Mem[102][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[102][16]~q\);

-- Location: FF_X9_Y9_N1
\mem|Mem[98][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[98][17]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[98][16]~q\);

-- Location: LCCOMB_X9_Y9_N0
\mem|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~2_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[102][16]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[98][16]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[102][16]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[98][16]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux1~2_combout\);

-- Location: FF_X9_Y9_N27
\mem|Mem[110][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[110][17]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[110][16]~q\);

-- Location: LCCOMB_X9_Y9_N26
\mem|Mux1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~3_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux1~2_combout\ & ((\mem|Mem[110][16]~q\))) # (!\mem|Mux1~2_combout\ & (\mem|Mem[106][16]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[106][16]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[110][16]~q\,
	datad => \mem|Mux1~2_combout\,
	combout => \mem|Mux1~3_combout\);

-- Location: FF_X10_Y14_N29
\mem|Mem[104][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[104][16]~feeder_combout\,
	ena => \mem|Mem[104][17]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[104][16]~q\);

-- Location: FF_X9_Y14_N13
\mem|Mem[100][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[100][16]~feeder_combout\,
	ena => \mem|Mem[100][17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[100][16]~q\);

-- Location: FF_X10_Y14_N7
\mem|Mem[96][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[96][17]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[96][16]~q\);

-- Location: LCCOMB_X10_Y14_N6
\mem|Mux1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~4_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[100][16]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[96][16]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[100][16]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[96][16]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux1~4_combout\);

-- Location: FF_X9_Y14_N31
\mem|Mem[108][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[108][17]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[108][16]~q\);

-- Location: LCCOMB_X9_Y14_N30
\mem|Mux1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~5_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux1~4_combout\ & ((\mem|Mem[108][16]~q\))) # (!\mem|Mux1~4_combout\ & (\mem|Mem[104][16]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[104][16]~q\,
	datac => \mem|Mem[108][16]~q\,
	datad => \mem|Mux1~4_combout\,
	combout => \mem|Mux1~5_combout\);

-- Location: LCCOMB_X16_Y17_N0
\mem|Mux1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~6_combout\ = (\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(0)) # ((\mem|Mux1~3_combout\)))) # (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(0) & (\mem|Mux1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux1~5_combout\,
	datad => \mem|Mux1~3_combout\,
	combout => \mem|Mux1~6_combout\);

-- Location: FF_X9_Y11_N17
\mem|Mem[107][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[107][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[107][16]~q\);

-- Location: FF_X17_Y10_N1
\mem|Mem[103][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[103][16]~feeder_combout\,
	ena => \mem|Mem[103][17]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[103][16]~q\);

-- Location: FF_X14_Y11_N7
\mem|Mem[99][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[99][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[99][16]~q\);

-- Location: LCCOMB_X14_Y11_N6
\mem|Mux1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~7_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(2) & (\mem|Mem[103][16]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[99][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[103][16]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[99][16]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux1~7_combout\);

-- Location: FF_X14_Y9_N31
\mem|Mem[111][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[111][16]~feeder_combout\,
	ena => \mem|Mem[111][17]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[111][16]~q\);

-- Location: LCCOMB_X9_Y11_N16
\mem|Mux1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~8_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux1~7_combout\ & (\mem|Mem[111][16]~q\)) # (!\mem|Mux1~7_combout\ & ((\mem|Mem[107][16]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[111][16]~q\,
	datac => \mem|Mem[107][16]~q\,
	datad => \mem|Mux1~7_combout\,
	combout => \mem|Mux1~8_combout\);

-- Location: LCCOMB_X16_Y17_N18
\mem|Mux1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~9_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux1~6_combout\ & ((\mem|Mux1~8_combout\))) # (!\mem|Mux1~6_combout\ & (\mem|Mux1~1_combout\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux1~1_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux1~8_combout\,
	datad => \mem|Mux1~6_combout\,
	combout => \mem|Mux1~9_combout\);

-- Location: FF_X11_Y9_N7
\mem|Mem[86][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[86][16]~feeder_combout\,
	ena => \mem|Mem[86][17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[86][16]~q\);

-- Location: FF_X24_Y14_N13
\mem|Mem[87][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[87][16]~feeder_combout\,
	ena => \mem|Mem[87][17]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[87][16]~q\);

-- Location: FF_X24_Y14_N15
\mem|Mem[85][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[85][17]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[85][16]~q\);

-- Location: LCCOMB_X24_Y14_N14
\mem|Mux1~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~17_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & ((\mem|Mem[87][16]~q\))) # (!\mar1|ou_MAR\(1) & (\mem|Mem[85][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[85][16]~q\,
	datad => \mem|Mem[87][16]~q\,
	combout => \mem|Mux1~17_combout\);

-- Location: FF_X22_Y13_N15
\mem|Mem[77][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[77][16]~feeder_combout\,
	ena => \mem|Mem[77][17]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[77][16]~q\);

-- Location: FF_X9_Y11_N19
\mem|Mem[67][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[67][16]~feeder_combout\,
	ena => \mem|Mem[67][17]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[67][16]~q\);

-- Location: FF_X10_Y11_N13
\mem|Mem[66][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[66][17]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[66][16]~q\);

-- Location: LCCOMB_X10_Y11_N12
\mem|Mux1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~22_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[67][16]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[66][16]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[67][16]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[66][16]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux1~22_combout\);

-- Location: FF_X22_Y12_N31
\mem|Mem[72][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[72][16]~feeder_combout\,
	ena => \mem|Mem[72][17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[72][16]~q\);

-- Location: FF_X19_Y15_N23
\mem|Mem[65][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[65][16]~feeder_combout\,
	ena => \mem|Mem[65][17]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[65][16]~q\);

-- Location: FF_X16_Y13_N13
\mem|Mem[64][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[64][17]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[64][16]~q\);

-- Location: LCCOMB_X16_Y13_N12
\mem|Mux1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~24_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(0) & ((\mem|Mem[65][16]~q\))) # (!\mar1|ou_MAR\(0) & (\mem|Mem[64][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[64][16]~q\,
	datad => \mem|Mem[65][16]~q\,
	combout => \mem|Mux1~24_combout\);

-- Location: FF_X16_Y13_N23
\mem|Mem[73][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[73][17]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[73][16]~q\);

-- Location: LCCOMB_X16_Y13_N22
\mem|Mux1~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~25_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux1~24_combout\ & ((\mem|Mem[73][16]~q\))) # (!\mem|Mux1~24_combout\ & (\mem|Mem[72][16]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[72][16]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[73][16]~q\,
	datad => \mem|Mux1~24_combout\,
	combout => \mem|Mux1~25_combout\);

-- Location: FF_X10_Y12_N15
\mem|Mem[115][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[115][16]~feeder_combout\,
	ena => \mem|Mem[115][17]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[115][16]~q\);

-- Location: FF_X20_Y15_N29
\mem|Mem[117][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[117][16]~feeder_combout\,
	ena => \mem|Mem[117][17]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[117][16]~q\);

-- Location: FF_X17_Y14_N23
\mem|Mem[116][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[116][17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[116][16]~q\);

-- Location: LCCOMB_X17_Y14_N22
\mem|Mux1~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~33_combout\ = (\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(3)) # ((\mem|Mem[117][16]~q\)))) # (!\mar1|ou_MAR\(0) & (!\mar1|ou_MAR\(3) & (\mem|Mem[116][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[116][16]~q\,
	datad => \mem|Mem[117][16]~q\,
	combout => \mem|Mux1~33_combout\);

-- Location: FF_X17_Y15_N13
\mem|Mem[113][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[113][16]~feeder_combout\,
	ena => \mem|Mem[113][17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[113][16]~q\);

-- Location: FF_X8_Y14_N11
\mem|Mem[119][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[119][16]~feeder_combout\,
	ena => \mem|Mem[119][17]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[119][16]~q\);

-- Location: FF_X10_Y25_N3
\mem|Mem[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[19][16]~feeder_combout\,
	ena => \mem|Mem[19][17]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[19][16]~q\);

-- Location: FF_X11_Y17_N5
\mem|Mem[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[17][16]~feeder_combout\,
	ena => \mem|Mem[17][17]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[17][16]~q\);

-- Location: FF_X12_Y24_N7
\mem|Mem[55][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[55][16]~feeder_combout\,
	ena => \mem|Mem[55][17]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[55][16]~q\);

-- Location: FF_X17_Y21_N13
\mem|Mem[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[14][16]~feeder_combout\,
	ena => \mem|Mem[14][17]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[14][16]~q\);

-- Location: FF_X14_Y24_N31
\mem|Mem[46][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[46][16]~feeder_combout\,
	ena => \mem|Mem[46][17]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[46][16]~q\);

-- Location: FF_X16_Y21_N13
\mem|Mem[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[11][16]~feeder_combout\,
	ena => \mem|Mem[11][13]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[11][16]~q\);

-- Location: FF_X16_Y21_N31
\mem|Mem[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~19_combout\,
	sload => VCC,
	ena => \mem|Mem[9][5]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[9][16]~q\);

-- Location: LCCOMB_X16_Y21_N30
\mem|Mux1~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~54_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(1) & (\mem|Mem[11][16]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[9][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[11][16]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[9][16]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux1~54_combout\);

-- Location: FF_X15_Y21_N13
\mem|Mem[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[10][16]~feeder_combout\,
	ena => \mem|Mem[10][11]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[10][16]~q\);

-- Location: FF_X11_Y24_N11
\mem|Mem[45][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[45][16]~feeder_combout\,
	ena => \mem|Mem[45][17]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[45][16]~q\);

-- Location: FF_X19_Y19_N21
\mem|Mem[33][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[33][17]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[33][16]~q\);

-- Location: FF_X15_Y22_N13
\mem|Mem[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[5][16]~feeder_combout\,
	ena => \mem|Mem[5][1]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[5][16]~q\);

-- Location: FF_X19_Y19_N7
\mem|Mem[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~19_combout\,
	sload => VCC,
	ena => \mem|Mem[1][11]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[1][16]~q\);

-- Location: LCCOMB_X19_Y19_N6
\mem|Mux1~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~62_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[5][16]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[1][16]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[5][16]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[1][16]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux1~62_combout\);

-- Location: FF_X9_Y24_N31
\mem|Mem[37][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[37][16]~feeder_combout\,
	ena => \mem|Mem[37][17]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[37][16]~q\);

-- Location: LCCOMB_X19_Y19_N20
\mem|Mux1~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~63_combout\ = (\mem|Mux1~62_combout\ & (((\mem|Mem[37][16]~q\)) # (!\mar1|ou_MAR\(5)))) # (!\mem|Mux1~62_combout\ & (\mar1|ou_MAR\(5) & (\mem|Mem[33][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux1~62_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[33][16]~q\,
	datad => \mem|Mem[37][16]~q\,
	combout => \mem|Mux1~63_combout\);

-- Location: FF_X17_Y20_N13
\mem|Mem[34][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[34][16]~feeder_combout\,
	ena => \mem|Mem[34][17]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[34][16]~q\);

-- Location: FF_X14_Y19_N7
\mem|Mem[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[6][16]~feeder_combout\,
	ena => \mem|Mem[6][1]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[6][16]~q\);

-- Location: FF_X20_Y18_N29
\mem|Mem[32][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[32][16]~feeder_combout\,
	ena => \mem|Mem[32][17]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[32][16]~q\);

-- Location: FF_X17_Y19_N13
\mem|Mem[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem~141_combout\,
	ena => \mem|Mem[4][11]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[4][16]~q\);

-- Location: FF_X20_Y18_N15
\mem|Mem[35][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[35][16]~feeder_combout\,
	ena => \mem|Mem[35][17]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[35][16]~q\);

-- Location: FF_X15_Y18_N11
\mem|Mem[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[7][16]~feeder_combout\,
	ena => \mem|Mem[7][16]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[7][16]~q\);

-- Location: FF_X19_Y22_N25
\mem|Mem[57][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[57][17]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[57][16]~q\);

-- Location: FF_X12_Y20_N23
\mem|Mem[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[29][16]~feeder_combout\,
	ena => \mem|Mem[29][17]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[29][16]~q\);

-- Location: FF_X19_Y22_N3
\mem|Mem[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[25][17]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[25][16]~q\);

-- Location: LCCOMB_X19_Y22_N2
\mem|Mux1~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~73_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[29][16]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[25][16]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[29][16]~q\,
	datac => \mem|Mem[25][16]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux1~73_combout\);

-- Location: FF_X20_Y17_N1
\mem|Mem[61][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[61][16]~feeder_combout\,
	ena => \mem|Mem[61][17]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[61][16]~q\);

-- Location: LCCOMB_X19_Y22_N24
\mem|Mux1~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~74_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux1~73_combout\ & (\mem|Mem[61][16]~q\)) # (!\mem|Mux1~73_combout\ & ((\mem|Mem[57][16]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux1~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[61][16]~q\,
	datac => \mem|Mem[57][16]~q\,
	datad => \mem|Mux1~73_combout\,
	combout => \mem|Mux1~74_combout\);

-- Location: FF_X23_Y20_N23
\mem|Mem[58][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[58][16]~feeder_combout\,
	ena => \mem|Mem[58][17]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[58][16]~q\);

-- Location: FF_X9_Y21_N23
\mem|Mem[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[30][16]~feeder_combout\,
	ena => \mem|Mem[30][17]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[30][16]~q\);

-- Location: FF_X8_Y14_N5
\mem|Mem[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[26][17]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[26][16]~q\);

-- Location: LCCOMB_X8_Y14_N4
\mem|Mux1~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~75_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(2) & (\mem|Mem[30][16]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[26][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[30][16]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[26][16]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux1~75_combout\);

-- Location: FF_X9_Y23_N21
\mem|Mem[62][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[62][17]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[62][16]~q\);

-- Location: LCCOMB_X9_Y23_N20
\mem|Mux1~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~76_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux1~75_combout\ & ((\mem|Mem[62][16]~q\))) # (!\mem|Mux1~75_combout\ & (\mem|Mem[58][16]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux1~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[58][16]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[62][16]~q\,
	datad => \mem|Mux1~75_combout\,
	combout => \mem|Mux1~76_combout\);

-- Location: FF_X23_Y21_N7
\mem|Mem[56][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[56][16]~feeder_combout\,
	ena => \mem|Mem[56][17]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[56][16]~q\);

-- Location: FF_X10_Y17_N31
\mem|Mem[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[28][16]~feeder_combout\,
	ena => \mem|Mem[28][17]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[28][16]~q\);

-- Location: FF_X9_Y13_N11
\mem|Mem[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[24][17]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[24][16]~q\);

-- Location: LCCOMB_X9_Y13_N10
\mem|Mux1~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~77_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[28][16]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[24][16]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[28][16]~q\,
	datac => \mem|Mem[24][16]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux1~77_combout\);

-- Location: FF_X20_Y17_N27
\mem|Mem[60][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[60][17]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[60][16]~q\);

-- Location: LCCOMB_X20_Y17_N26
\mem|Mux1~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~78_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux1~77_combout\ & ((\mem|Mem[60][16]~q\))) # (!\mem|Mux1~77_combout\ & (\mem|Mem[56][16]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux1~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[56][16]~q\,
	datac => \mem|Mem[60][16]~q\,
	datad => \mem|Mux1~77_combout\,
	combout => \mem|Mux1~78_combout\);

-- Location: LCCOMB_X16_Y17_N28
\mem|Mux1~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~79_combout\ = (\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(0)) # ((\mem|Mux1~76_combout\)))) # (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(0) & ((\mem|Mux1~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux1~76_combout\,
	datad => \mem|Mux1~78_combout\,
	combout => \mem|Mux1~79_combout\);

-- Location: FF_X8_Y21_N19
\mem|Mem[59][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[59][17]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[59][16]~q\);

-- Location: FF_X6_Y22_N29
\mem|Mem[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[31][16]~feeder_combout\,
	ena => \mem|Mem[31][17]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[31][16]~q\);

-- Location: FF_X8_Y21_N13
\mem|Mem[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[27][17]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[27][16]~q\);

-- Location: LCCOMB_X8_Y21_N12
\mem|Mux1~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~80_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[31][16]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[27][16]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[31][16]~q\,
	datac => \mem|Mem[27][16]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux1~80_combout\);

-- Location: FF_X14_Y16_N31
\mem|Mem[63][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \alu1|out\(16),
	ena => \mem|Mem[63][17]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[63][16]~q\);

-- Location: LCCOMB_X8_Y21_N18
\mem|Mux1~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~81_combout\ = (\mem|Mux1~80_combout\ & (((\mem|Mem[63][16]~q\)) # (!\mar1|ou_MAR\(5)))) # (!\mem|Mux1~80_combout\ & (\mar1|ou_MAR\(5) & (\mem|Mem[59][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux1~80_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[59][16]~q\,
	datad => \mem|Mem[63][16]~q\,
	combout => \mem|Mux1~81_combout\);

-- Location: LCCOMB_X16_Y17_N6
\mem|Mux1~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~82_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux1~79_combout\ & (\mem|Mux1~81_combout\)) # (!\mem|Mux1~79_combout\ & ((\mem|Mux1~74_combout\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux1~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux1~81_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux1~74_combout\,
	datad => \mem|Mux1~79_combout\,
	combout => \mem|Mux1~82_combout\);

-- Location: LCCOMB_X17_Y20_N26
\mem|Mem~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem~140_combout\ = (\rst~input_o\) # (\alu1|out\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \alu1|out\(17),
	combout => \mem|Mem~140_combout\);

-- Location: LCCOMB_X17_Y16_N22
\cb|Mux10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux10~8_combout\ = (\cb|Mux10~4_combout\) # ((\cb|Equal1~4_combout\ & (!\cb|count\(0) & !\cb|count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Equal1~4_combout\,
	datab => \cb|count\(0),
	datac => \cb|count\(1),
	datad => \cb|Mux10~4_combout\,
	combout => \cb|Mux10~8_combout\);

-- Location: LCCOMB_X24_Y18_N10
\cb|Mux13~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux13~5_combout\ = (\cb|count\(3) & (!\cb|re_ir~0_combout\ & (\cb|count\(1) $ (\cb|count\(0))))) # (!\cb|count\(3) & (((\cb|count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|re_ir~0_combout\,
	datab => \cb|count\(1),
	datac => \cb|count\(3),
	datad => \cb|count\(0),
	combout => \cb|Mux13~5_combout\);

-- Location: LCCOMB_X26_Y16_N22
\cb|Mux4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux4~4_combout\ = (!\cb|count\(2) & (\cb|count~0_combout\ & (\cb|Mux4~1_combout\ $ (\cb|count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(2),
	datab => \cb|Mux4~1_combout\,
	datac => \cb|count~0_combout\,
	datad => \cb|count\(0),
	combout => \cb|Mux4~4_combout\);

-- Location: LCCOMB_X12_Y19_N18
\mem|Mem[20][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[20][0]~feeder_combout\ = \mux|IR~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~0_combout\,
	combout => \mem|Mem[20][0]~feeder_combout\);

-- Location: LCCOMB_X20_Y19_N26
\mem|Mem[5][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[5][0]~feeder_combout\ = \mux|IR~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~0_combout\,
	combout => \mem|Mem[5][0]~feeder_combout\);

-- Location: LCCOMB_X15_Y19_N18
\mem|Mem[20][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[20][1]~feeder_combout\ = \mux|AC~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|AC~1_combout\,
	combout => \mem|Mem[20][1]~feeder_combout\);

-- Location: LCCOMB_X12_Y19_N4
\mem|Mem[12][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[12][1]~feeder_combout\ = \mux|AC~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|AC~1_combout\,
	combout => \mem|Mem[12][1]~feeder_combout\);

-- Location: LCCOMB_X17_Y23_N12
\mem|Mem[8][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[8][1]~feeder_combout\ = \mux|IR~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~3_combout\,
	combout => \mem|Mem[8][1]~feeder_combout\);

-- Location: LCCOMB_X16_Y20_N18
\mem|Mem[7][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[7][2]~feeder_combout\ = \mux|IR~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~4_combout\,
	combout => \mem|Mem[7][2]~feeder_combout\);

-- Location: LCCOMB_X15_Y17_N0
\mem|Mem[6][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[6][2]~feeder_combout\ = \mux|IR~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~4_combout\,
	combout => \mem|Mem[6][2]~feeder_combout\);

-- Location: LCCOMB_X16_Y21_N26
\mem|Mem[9][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[9][2]~feeder_combout\ = \mux|IR~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~4_combout\,
	combout => \mem|Mem[9][2]~feeder_combout\);

-- Location: LCCOMB_X16_Y21_N28
\mem|Mem[11][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[11][2]~feeder_combout\ = \mux|IR~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~4_combout\,
	combout => \mem|Mem[11][2]~feeder_combout\);

-- Location: LCCOMB_X15_Y23_N24
\mem|Mem[21][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[21][3]~feeder_combout\ = \mux|IR~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~5_combout\,
	combout => \mem|Mem[21][3]~feeder_combout\);

-- Location: LCCOMB_X12_Y19_N14
\mem|Mem[12][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[12][4]~feeder_combout\ = \mux|AC~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|AC~3_combout\,
	combout => \mem|Mem[12][4]~feeder_combout\);

-- Location: LCCOMB_X15_Y23_N26
\mem|Mem[21][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[21][4]~feeder_combout\ = \mux|IR~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~6_combout\,
	combout => \mem|Mem[21][4]~feeder_combout\);

-- Location: LCCOMB_X15_Y17_N16
\mem|Mem[6][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[6][4]~feeder_combout\ = \mux|IR~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~6_combout\,
	combout => \mem|Mem[6][4]~feeder_combout\);

-- Location: LCCOMB_X12_Y19_N24
\mem|Mem[12][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[12][5]~feeder_combout\ = \mux|AC~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|AC~4_combout\,
	combout => \mem|Mem[12][5]~feeder_combout\);

-- Location: LCCOMB_X16_Y19_N22
\mem|Mem[1][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[1][5]~feeder_combout\ = \mux|IR~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~7_combout\,
	combout => \mem|Mem[1][5]~feeder_combout\);

-- Location: LCCOMB_X16_Y19_N8
\mem|Mem[0][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[0][5]~feeder_combout\ = \mux|IR~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~7_combout\,
	combout => \mem|Mem[0][5]~feeder_combout\);

-- Location: LCCOMB_X16_Y21_N14
\mem|Mem[9][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[9][5]~feeder_combout\ = \mux|IR~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~7_combout\,
	combout => \mem|Mem[9][5]~feeder_combout\);

-- Location: LCCOMB_X16_Y21_N24
\mem|Mem[11][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[11][5]~feeder_combout\ = \mux|IR~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~7_combout\,
	combout => \mem|Mem[11][5]~feeder_combout\);

-- Location: LCCOMB_X16_Y20_N8
\mem|Mem[7][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[7][5]~feeder_combout\ = \mux|IR~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~7_combout\,
	combout => \mem|Mem[7][5]~feeder_combout\);

-- Location: LCCOMB_X15_Y17_N20
\mem|Mem[6][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[6][5]~feeder_combout\ = \mux|IR~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~7_combout\,
	combout => \mem|Mem[6][5]~feeder_combout\);

-- Location: LCCOMB_X15_Y19_N20
\mem|Mem[20][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[20][6]~feeder_combout\ = \mux|IR~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~8_combout\,
	combout => \mem|Mem[20][6]~feeder_combout\);

-- Location: LCCOMB_X15_Y23_N8
\mem|Mem[21][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[21][6]~feeder_combout\ = \mux|IR~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~8_combout\,
	combout => \mem|Mem[21][6]~feeder_combout\);

-- Location: LCCOMB_X17_Y18_N28
\mem|Mem[2][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[2][7]~feeder_combout\ = \mux|IR~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~9_combout\,
	combout => \mem|Mem[2][7]~feeder_combout\);

-- Location: LCCOMB_X15_Y17_N28
\mem|Mem[6][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[6][7]~feeder_combout\ = \mux|IR~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~9_combout\,
	combout => \mem|Mem[6][7]~feeder_combout\);

-- Location: LCCOMB_X17_Y23_N4
\mem|Mem[8][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[8][7]~feeder_combout\ = \mux|IR~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~9_combout\,
	combout => \mem|Mem[8][7]~feeder_combout\);

-- Location: LCCOMB_X16_Y23_N28
\mem|Mem[3][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[3][7]~feeder_combout\ = \mux|IR~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~9_combout\,
	combout => \mem|Mem[3][7]~feeder_combout\);

-- Location: LCCOMB_X15_Y23_N6
\mem|Mem[21][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[21][7]~feeder_combout\ = \mux|IR~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~9_combout\,
	combout => \mem|Mem[21][7]~feeder_combout\);

-- Location: LCCOMB_X15_Y17_N8
\mem|Mem[6][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[6][8]~feeder_combout\ = \mux|IR~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~10_combout\,
	combout => \mem|Mem[6][8]~feeder_combout\);

-- Location: LCCOMB_X15_Y17_N2
\mem|Mem[4][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[4][8]~feeder_combout\ = \mux|IR~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~10_combout\,
	combout => \mem|Mem[4][8]~feeder_combout\);

-- Location: LCCOMB_X16_Y21_N22
\mem|Mem[9][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[9][8]~feeder_combout\ = \mux|IR~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~10_combout\,
	combout => \mem|Mem[9][8]~feeder_combout\);

-- Location: LCCOMB_X16_Y21_N0
\mem|Mem[11][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[11][8]~feeder_combout\ = \mux|IR~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~10_combout\,
	combout => \mem|Mem[11][8]~feeder_combout\);

-- Location: LCCOMB_X16_Y19_N6
\mem|Mem[1][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[1][8]~feeder_combout\ = \mux|IR~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~10_combout\,
	combout => \mem|Mem[1][8]~feeder_combout\);

-- Location: LCCOMB_X16_Y20_N14
\mem|Mem[7][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[7][8]~feeder_combout\ = \mux|IR~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~10_combout\,
	combout => \mem|Mem[7][8]~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N22
\mem|Mem[20][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[20][9]~feeder_combout\ = \mux|IR~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~11_combout\,
	combout => \mem|Mem[20][9]~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N24
\mem|Mem[21][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[21][9]~feeder_combout\ = \mux|IR~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~11_combout\,
	combout => \mem|Mem[21][9]~feeder_combout\);

-- Location: LCCOMB_X14_Y19_N10
\mux|IR[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR[10]~feeder_combout\ = \mux|IR~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~12_combout\,
	combout => \mux|IR[10]~feeder_combout\);

-- Location: LCCOMB_X14_Y19_N0
\mem|Mem[6][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[6][10]~feeder_combout\ = \mux|IR~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~12_combout\,
	combout => \mem|Mem[6][10]~feeder_combout\);

-- Location: LCCOMB_X16_Y16_N14
\mem|Mem[9][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[9][10]~feeder_combout\ = \mux|IR~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~12_combout\,
	combout => \mem|Mem[9][10]~feeder_combout\);

-- Location: LCCOMB_X15_Y16_N14
\mem|Mem[8][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[8][10]~feeder_combout\ = \mux|IR~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~12_combout\,
	combout => \mem|Mem[8][10]~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N4
\mem|Mem[21][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[21][10]~feeder_combout\ = \mux|IR~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~12_combout\,
	combout => \mem|Mem[21][10]~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N8
\mem|Mem[3][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[3][10]~feeder_combout\ = \mux|IR~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~12_combout\,
	combout => \mem|Mem[3][10]~feeder_combout\);

-- Location: LCCOMB_X16_Y19_N24
\mem|Mem[1][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[1][11]~feeder_combout\ = \mux|IR~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~13_combout\,
	combout => \mem|Mem[1][11]~feeder_combout\);

-- Location: LCCOMB_X16_Y18_N14
\mem|Mem[20][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[20][11]~feeder_combout\ = \mux|IR~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~13_combout\,
	combout => \mem|Mem[20][11]~feeder_combout\);

-- Location: LCCOMB_X16_Y16_N0
\mem|Mem[9][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[9][11]~feeder_combout\ = \mux|IR~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~13_combout\,
	combout => \mem|Mem[9][11]~feeder_combout\);

-- Location: LCCOMB_X12_Y18_N4
\mem|Mem[11][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[11][11]~feeder_combout\ = \mux|IR~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~13_combout\,
	combout => \mem|Mem[11][11]~feeder_combout\);

-- Location: LCCOMB_X16_Y20_N20
\mem|Mem[7][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[7][11]~feeder_combout\ = \mux|IR~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~13_combout\,
	combout => \mem|Mem[7][11]~feeder_combout\);

-- Location: LCCOMB_X14_Y19_N18
\mem|Mem[6][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[6][11]~feeder_combout\ = \mux|IR~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~13_combout\,
	combout => \mem|Mem[6][11]~feeder_combout\);

-- Location: LCCOMB_X12_Y17_N6
\mem|Mem[21][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[21][12]~feeder_combout\ = \mux|IR~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~14_combout\,
	combout => \mem|Mem[21][12]~feeder_combout\);

-- Location: LCCOMB_X12_Y19_N10
\mem|Mem[20][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[20][12]~feeder_combout\ = \mux|IR~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~14_combout\,
	combout => \mem|Mem[20][12]~feeder_combout\);

-- Location: LCCOMB_X15_Y19_N2
\mux|AC[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|AC[12]~feeder_combout\ = \mux|IR~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~14_combout\,
	combout => \mux|AC[12]~feeder_combout\);

-- Location: LCCOMB_X14_Y19_N20
\mem|Mem[6][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[6][12]~feeder_combout\ = \mux|IR~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~14_combout\,
	combout => \mem|Mem[6][12]~feeder_combout\);

-- Location: LCCOMB_X17_Y20_N30
\mem|Mem[2][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[2][13]~feeder_combout\ = \mux|IR~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~15_combout\,
	combout => \mem|Mem[2][13]~feeder_combout\);

-- Location: LCCOMB_X14_Y19_N14
\mem|Mem[6][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[6][13]~feeder_combout\ = \mux|IR~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~15_combout\,
	combout => \mem|Mem[6][13]~feeder_combout\);

-- Location: LCCOMB_X12_Y17_N0
\mem|Mem[21][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[21][13]~feeder_combout\ = \mux|IR~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~15_combout\,
	combout => \mem|Mem[21][13]~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N24
\mem|Mem[3][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[3][13]~feeder_combout\ = \mux|IR~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~15_combout\,
	combout => \mem|Mem[3][13]~feeder_combout\);

-- Location: LCCOMB_X15_Y16_N24
\mem|Mem[8][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[8][13]~feeder_combout\ = \mux|IR~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~15_combout\,
	combout => \mem|Mem[8][13]~feeder_combout\);

-- Location: LCCOMB_X16_Y16_N22
\mem|Mem[9][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[9][13]~feeder_combout\ = \mux|IR~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~15_combout\,
	combout => \mem|Mem[9][13]~feeder_combout\);

-- Location: LCCOMB_X16_Y16_N8
\mem|Mem[9][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[9][14]~feeder_combout\ = \mux|IR~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~16_combout\,
	combout => \mem|Mem[9][14]~feeder_combout\);

-- Location: LCCOMB_X12_Y18_N2
\mem|Mem[11][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[11][14]~feeder_combout\ = \mux|IR~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~16_combout\,
	combout => \mem|Mem[11][14]~feeder_combout\);

-- Location: LCCOMB_X17_Y19_N2
\mem|Mem[4][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[4][14]~feeder_combout\ = \mux|IR~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~16_combout\,
	combout => \mem|Mem[4][14]~feeder_combout\);

-- Location: LCCOMB_X19_Y19_N12
\mem|Mem[1][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[1][14]~feeder_combout\ = \mux|IR~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~16_combout\,
	combout => \mem|Mem[1][14]~feeder_combout\);

-- Location: LCCOMB_X14_Y19_N16
\mem|Mem[6][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[6][14]~feeder_combout\ = \mux|IR~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~16_combout\,
	combout => \mem|Mem[6][14]~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N16
\mem|Mem[7][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[7][15]~feeder_combout\ = \mux|IR~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~17_combout\,
	combout => \mem|Mem[7][15]~feeder_combout\);

-- Location: LCCOMB_X12_Y17_N22
\mem|Mem[21][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[21][15]~feeder_combout\ = \mux|IR~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~17_combout\,
	combout => \mem|Mem[21][15]~feeder_combout\);

-- Location: LCCOMB_X16_Y20_N30
\mux|AC[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|AC[17]~feeder_combout\ = \mux|IR~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~18_combout\,
	combout => \mux|AC[17]~feeder_combout\);

-- Location: LCCOMB_X16_Y20_N6
\mem|Mem[7][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[7][17]~feeder_combout\ = \mux|IR~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~18_combout\,
	combout => \mem|Mem[7][17]~feeder_combout\);

-- Location: LCCOMB_X16_Y19_N28
\mem|Mem[1][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[1][17]~feeder_combout\ = \mux|IR~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~18_combout\,
	combout => \mem|Mem[1][17]~feeder_combout\);

-- Location: LCCOMB_X14_Y19_N28
\mem|Mem[6][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[6][17]~feeder_combout\ = \mux|IR~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~18_combout\,
	combout => \mem|Mem[6][17]~feeder_combout\);

-- Location: LCCOMB_X21_Y24_N4
\mem|Mem[9][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[9][17]~feeder_combout\ = \mux|IR~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~18_combout\,
	combout => \mem|Mem[9][17]~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N14
\mem|Mem[8][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[8][17]~feeder_combout\ = \mux|IR~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~18_combout\,
	combout => \mem|Mem[8][17]~feeder_combout\);

-- Location: LCCOMB_X14_Y19_N6
\mem|Mem[6][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[6][16]~feeder_combout\ = \mux|IR~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~19_combout\,
	combout => \mem|Mem[6][16]~feeder_combout\);

-- Location: LCCOMB_X15_Y22_N12
\mem|Mem[5][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[5][16]~feeder_combout\ = \mux|IR~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~19_combout\,
	combout => \mem|Mem[5][16]~feeder_combout\);

-- Location: LCCOMB_X16_Y21_N12
\mem|Mem[11][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[11][16]~feeder_combout\ = \mux|IR~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~19_combout\,
	combout => \mem|Mem[11][16]~feeder_combout\);

-- Location: LCCOMB_X15_Y21_N12
\mem|Mem[10][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[10][16]~feeder_combout\ = \mux|IR~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~19_combout\,
	combout => \mem|Mem[10][16]~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N10
\mem|Mem[7][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[7][16]~feeder_combout\ = \mux|IR~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~19_combout\,
	combout => \mem|Mem[7][16]~feeder_combout\);

-- Location: LCCOMB_X4_Y20_N24
\mux|AC[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|AC[16]~feeder_combout\ = \mux|IR~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~19_combout\,
	combout => \mux|AC[16]~feeder_combout\);

-- Location: LCCOMB_X12_Y19_N2
\mem|Mem[20][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[20][3]~feeder_combout\ = \mem|Mem~129_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem|Mem~129_combout\,
	combout => \mem|Mem[20][3]~feeder_combout\);

-- Location: LCCOMB_X12_Y19_N0
\mem|Mem[12][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[12][3]~feeder_combout\ = \mem|Mem~129_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem|Mem~129_combout\,
	combout => \mem|Mem[12][3]~feeder_combout\);

-- Location: LCCOMB_X17_Y19_N14
\mem|Mem[4][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[4][15]~feeder_combout\ = \mem|Mem~139_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|Mem~139_combout\,
	combout => \mem|Mem[4][15]~feeder_combout\);

-- Location: LCCOMB_X19_Y15_N24
\mem|Mem[83][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[83][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[83][0]~feeder_combout\);

-- Location: LCCOMB_X21_Y19_N0
\mem|Mem[17][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[17][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[17][0]~feeder_combout\);

-- Location: LCCOMB_X16_Y24_N24
\mem|Mem[59][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[59][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[59][0]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N16
\mem|Mem[87][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[87][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[87][0]~feeder_combout\);

-- Location: LCCOMB_X23_Y18_N16
\mem|Mem[67][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[67][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[67][0]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N24
\mem|Mem[94][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[94][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[94][0]~feeder_combout\);

-- Location: LCCOMB_X23_Y17_N24
\mem|Mem[90][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[90][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[90][0]~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N18
\mem|Mem[57][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[57][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[57][0]~feeder_combout\);

-- Location: LCCOMB_X19_Y20_N10
\mem|Mem[52][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[52][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[52][0]~feeder_combout\);

-- Location: LCCOMB_X21_Y21_N0
\mem|Mem[47][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[47][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[47][0]~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N18
\mem|Mem[123][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[123][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[123][0]~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N24
\mem|Mem[99][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[99][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[99][0]~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N0
\mem|Mem[102][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[102][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[102][0]~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N18
\mem|Mem[119][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[119][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[119][0]~feeder_combout\);

-- Location: LCCOMB_X14_Y9_N16
\mem|Mem[111][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[111][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[111][0]~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N0
\mem|Mem[117][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[117][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[117][0]~feeder_combout\);

-- Location: LCCOMB_X16_Y13_N8
\mem|Mem[73][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[73][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[73][0]~feeder_combout\);

-- Location: LCCOMB_X19_Y11_N24
\mem|Mem[108][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[108][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[108][0]~feeder_combout\);

-- Location: LCCOMB_X15_Y9_N24
\mem|Mem[92][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[92][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[92][0]~feeder_combout\);

-- Location: LCCOMB_X15_Y9_N18
\mem|Mem[76][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[76][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[76][0]~feeder_combout\);

-- Location: LCCOMB_X16_Y16_N24
\mem|Mem[41][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[41][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[41][0]~feeder_combout\);

-- Location: LCCOMB_X21_Y23_N8
\mem|Mem[40][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[40][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[40][0]~feeder_combout\);

-- Location: LCCOMB_X21_Y23_N18
\mem|Mem[42][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[42][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[42][0]~feeder_combout\);

-- Location: LCCOMB_X22_Y12_N16
\mem|Mem[89][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[89][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[89][0]~feeder_combout\);

-- Location: LCCOMB_X17_Y20_N16
\mem|Mem[34][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[34][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[34][0]~feeder_combout\);

-- Location: LCCOMB_X16_Y11_N16
\mem|Mem[66][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[66][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[66][0]~feeder_combout\);

-- Location: LCCOMB_X16_Y11_N2
\mem|Mem[114][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[114][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[114][0]~feeder_combout\);

-- Location: LCCOMB_X11_Y14_N8
\mem|Mem[104][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[104][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[104][0]~feeder_combout\);

-- Location: LCCOMB_X11_Y14_N10
\mem|Mem[120][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[120][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[120][0]~feeder_combout\);

-- Location: LCCOMB_X8_Y12_N0
\mem|Mem[124][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[124][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[124][0]~feeder_combout\);

-- Location: LCCOMB_X11_Y18_N24
\stack1|Stack~36feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~36feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \stack1|Stack~36feeder_combout\);

-- Location: LCCOMB_X11_Y18_N26
\stack1|Stack~0feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~0feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \stack1|Stack~0feeder_combout\);

-- Location: LCCOMB_X12_Y17_N8
\mem|Mem[16][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[16][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[16][0]~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N0
\mem|Mem[105][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[105][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[105][0]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N24
\mem|Mem[70][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[70][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[70][0]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N10
\mem|Mem[118][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[118][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[118][0]~feeder_combout\);

-- Location: LCCOMB_X11_Y10_N24
\mem|Mem[98][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[98][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[98][0]~feeder_combout\);

-- Location: LCCOMB_X10_Y17_N8
\mem|Mem[28][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[28][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[28][0]~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N8
\mem|Mem[109][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[109][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[109][0]~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N24
\mem|Mem[72][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[72][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[72][0]~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N18
\mem|Mem[77][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[77][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[77][0]~feeder_combout\);

-- Location: LCCOMB_X7_Y14_N24
\mem|Mem[121][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[121][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[121][0]~feeder_combout\);

-- Location: LCCOMB_X8_Y20_N26
\mem|Mem[54][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[54][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[54][0]~feeder_combout\);

-- Location: LCCOMB_X10_Y20_N24
\mem|Mem[23][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[23][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[23][0]~feeder_combout\);

-- Location: LCCOMB_X7_Y21_N0
\stack1|Stack~54feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~54feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \stack1|Stack~54feeder_combout\);

-- Location: LCCOMB_X11_Y23_N24
\mem|Mem[29][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[29][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[29][0]~feeder_combout\);

-- Location: LCCOMB_X9_Y22_N16
\mem|Mem[22][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[22][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[22][0]~feeder_combout\);

-- Location: LCCOMB_X9_Y22_N18
\mem|Mem[30][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[30][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[30][0]~feeder_combout\);

-- Location: LCCOMB_X10_Y23_N16
\mem|Mem[45][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[45][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[45][0]~feeder_combout\);

-- Location: LCCOMB_X11_Y22_N0
\mem|Mem[19][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[19][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[19][0]~feeder_combout\);

-- Location: LCCOMB_X17_Y24_N8
\mem|Mem[44][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[44][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[44][0]~feeder_combout\);

-- Location: LCCOMB_X22_Y18_N18
\mem|Mem[95][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[95][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[95][0]~feeder_combout\);

-- Location: LCCOMB_X21_Y20_N24
\mem|Mem[35][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[35][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[35][0]~feeder_combout\);

-- Location: LCCOMB_X20_Y14_N2
\mem|Mem[85][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[85][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[85][0]~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N2
\mem|Mem[82][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[82][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[82][0]~feeder_combout\);

-- Location: LCCOMB_X22_Y20_N0
\mem|Mem[32][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[32][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[32][0]~feeder_combout\);

-- Location: LCCOMB_X24_Y21_N0
\mem|Mem[24][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[24][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[24][0]~feeder_combout\);

-- Location: LCCOMB_X19_Y19_N24
\mem|Mem[33][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[33][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[33][0]~feeder_combout\);

-- Location: LCCOMB_X20_Y24_N2
\mem|Mem[37][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[37][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[37][0]~feeder_combout\);

-- Location: LCCOMB_X12_Y21_N0
\mem|Mem[18][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[18][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[18][0]~feeder_combout\);

-- Location: LCCOMB_X20_Y21_N8
\mem|Mem[58][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[58][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[58][0]~feeder_combout\);

-- Location: LCCOMB_X12_Y24_N24
\mem|Mem[55][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[55][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(0),
	combout => \mem|Mem[55][0]~feeder_combout\);

-- Location: LCCOMB_X15_Y24_N0
\mem|Mem[15][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[15][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[15][0]~feeder_combout\);

-- Location: LCCOMB_X15_Y24_N26
\mem|Mem[31][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[31][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[31][0]~feeder_combout\);

-- Location: LCCOMB_X14_Y23_N16
\mem|Mem[14][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[14][0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mem|Mem[14][0]~feeder_combout\);

-- Location: LCCOMB_X12_Y21_N4
\mem|Mem[18][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[18][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[18][1]~feeder_combout\);

-- Location: LCCOMB_X12_Y21_N30
\mem|Mem[26][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[26][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[26][1]~feeder_combout\);

-- Location: LCCOMB_X12_Y14_N20
\mem|Mem[97][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[97][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[97][1]~feeder_combout\);

-- Location: LCCOMB_X12_Y14_N6
\mem|Mem[113][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[113][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[113][1]~feeder_combout\);

-- Location: LCCOMB_X11_Y22_N30
\mem|Mem[27][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[27][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[27][1]~feeder_combout\);

-- Location: LCCOMB_X9_Y22_N22
\mem|Mem[30][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[30][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[30][1]~feeder_combout\);

-- Location: LCCOMB_X17_Y24_N2
\mem|Mem[44][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[44][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[44][1]~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N20
\mem|Mem[57][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[57][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[57][1]~feeder_combout\);

-- Location: LCCOMB_X7_Y14_N26
\mem|Mem[121][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[121][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[121][1]~feeder_combout\);

-- Location: LCCOMB_X10_Y13_N0
\mem|Mem[118][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[118][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[118][1]~feeder_combout\);

-- Location: LCCOMB_X17_Y20_N10
\mem|Mem[34][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[34][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[34][1]~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N22
\mem|Mem[78][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[78][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[78][1]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N10
\mem|Mem[87][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[87][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[87][1]~feeder_combout\);

-- Location: LCCOMB_X22_Y16_N20
\mem|Mem[81][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[81][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[81][1]~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N12
\mem|Mem[86][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[86][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[86][1]~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N28
\mem|Mem[105][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[105][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[105][1]~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N22
\mem|Mem[107][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[107][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[107][1]~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N18
\mem|Mem[126][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[126][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[126][1]~feeder_combout\);

-- Location: LCCOMB_X15_Y12_N18
\mem|Mem[125][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[125][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[125][1]~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N20
\mem|Mem[75][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[75][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[75][1]~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N6
\mem|Mem[123][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[123][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[123][1]~feeder_combout\);

-- Location: LCCOMB_X8_Y12_N14
\mem|Mem[116][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[116][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[116][1]~feeder_combout\);

-- Location: LCCOMB_X10_Y12_N2
\mem|Mem[115][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[115][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[115][1]~feeder_combout\);

-- Location: LCCOMB_X23_Y18_N6
\mem|Mem[71][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[71][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[71][1]~feeder_combout\);

-- Location: LCCOMB_X23_Y19_N26
\mem|Mem[50][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[50][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[50][1]~feeder_combout\);

-- Location: LCCOMB_X19_Y22_N8
\mem|Mem[25][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[25][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[25][1]~feeder_combout\);

-- Location: LCCOMB_X15_Y24_N22
\mem|Mem[31][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[31][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[31][1]~feeder_combout\);

-- Location: LCCOMB_X24_Y21_N14
\mem|Mem[56][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[56][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[56][1]~feeder_combout\);

-- Location: LCCOMB_X16_Y16_N12
\mem|Mem[41][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[41][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[41][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N22
\mem|Mem[57][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[57][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[57][2]~feeder_combout\);

-- Location: LCCOMB_X19_Y19_N4
\mem|Mem[33][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[33][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[33][2]~feeder_combout\);

-- Location: LCCOMB_X19_Y20_N24
\mem|Mem[52][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[52][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[52][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y18_N30
\mem|Mem[95][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[95][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[95][2]~feeder_combout\);

-- Location: LCCOMB_X21_Y15_N0
\mem|Mem[80][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[80][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[80][2]~feeder_combout\);

-- Location: LCCOMB_X17_Y20_N28
\mem|Mem[34][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[34][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[34][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y17_N16
\mem|Mem[84][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[84][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[84][2]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N12
\mem|Mem[94][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[94][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[94][2]~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N4
\mem|Mem[116][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[116][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[116][2]~feeder_combout\);

-- Location: LCCOMB_X15_Y12_N30
\mem|Mem[125][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[125][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[125][2]~feeder_combout\);

-- Location: LCCOMB_X20_Y13_N6
\mem|Mem[106][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[106][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[106][2]~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N28
\mem|Mem[99][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[99][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[99][2]~feeder_combout\);

-- Location: LCCOMB_X10_Y14_N16
\mem|Mem[104][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[104][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[104][2]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N8
\mem|Mem[118][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[118][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[118][2]~feeder_combout\);

-- Location: LCCOMB_X11_Y10_N2
\mem|Mem[98][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[98][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[98][2]~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N8
\mem|Mem[86][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[86][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[86][2]~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N10
\mem|Mem[82][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[82][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[82][2]~feeder_combout\);

-- Location: LCCOMB_X20_Y14_N16
\mem|Mem[85][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[85][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[85][2]~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N2
\mem|Mem[78][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[78][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[78][2]~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N8
\mem|Mem[88][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[88][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[88][2]~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N2
\mem|Mem[93][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[93][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[93][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y16_N24
\mem|Mem[81][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[81][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[81][2]~feeder_combout\);

-- Location: LCCOMB_X23_Y12_N8
\mem|Mem[83][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[83][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[83][2]~feeder_combout\);

-- Location: LCCOMB_X23_Y12_N10
\mem|Mem[87][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[87][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[87][2]~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N2
\mem|Mem[123][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[123][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[123][2]~feeder_combout\);

-- Location: LCCOMB_X19_Y11_N0
\mem|Mem[108][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[108][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[108][2]~feeder_combout\);

-- Location: LCCOMB_X14_Y23_N0
\mem|Mem[46][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[46][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[46][2]~feeder_combout\);

-- Location: LCCOMB_X20_Y24_N0
\mem|Mem[37][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[37][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[37][2]~feeder_combout\);

-- Location: LCCOMB_X16_Y25_N26
\mem|Mem[61][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[61][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[61][2]~feeder_combout\);

-- Location: LCCOMB_X21_Y21_N30
\mem|Mem[47][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[47][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[47][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y21_N28
\mem|Mem[43][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[43][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[43][2]~feeder_combout\);

-- Location: LCCOMB_X7_Y14_N4
\mem|Mem[121][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[121][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[121][2]~feeder_combout\);

-- Location: LCCOMB_X8_Y20_N30
\mem|Mem[38][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[38][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[38][2]~feeder_combout\);

-- Location: LCCOMB_X10_Y21_N18
\mem|Mem[30][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[30][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[30][2]~feeder_combout\);

-- Location: LCCOMB_X7_Y21_N20
\stack1|Stack~56feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~56feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \stack1|Stack~56feeder_combout\);

-- Location: LCCOMB_X15_Y20_N4
\stack1|Stack~3feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~3feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \stack1|Stack~3feeder_combout\);

-- Location: LCCOMB_X9_Y22_N10
\mem|Mem[22][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[22][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[22][3]~feeder_combout\);

-- Location: LCCOMB_X17_Y20_N14
\mem|Mem[34][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[34][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[34][3]~feeder_combout\);

-- Location: LCCOMB_X17_Y24_N6
\mem|Mem[44][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[44][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[44][3]~feeder_combout\);

-- Location: LCCOMB_X14_Y23_N28
\mem|Mem[14][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[14][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[14][3]~feeder_combout\);

-- Location: LCCOMB_X11_Y23_N0
\mem|Mem[29][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[29][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[29][3]~feeder_combout\);

-- Location: LCCOMB_X15_Y24_N2
\mem|Mem[15][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[15][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[15][3]~feeder_combout\);

-- Location: LCCOMB_X16_Y24_N20
\mem|Mem[59][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[59][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[59][3]~feeder_combout\);

-- Location: LCCOMB_X11_Y17_N24
\mem|Mem[17][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[17][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[17][3]~feeder_combout\);

-- Location: LCCOMB_X10_Y13_N2
\mem|Mem[118][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[118][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[118][3]~feeder_combout\);

-- Location: LCCOMB_X12_Y17_N14
\mem|Mem[16][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[16][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[16][3]~feeder_combout\);

-- Location: LCCOMB_X11_Y14_N16
\mem|Mem[120][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[120][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[120][3]~feeder_combout\);

-- Location: LCCOMB_X8_Y12_N10
\mem|Mem[124][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[124][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[124][3]~feeder_combout\);

-- Location: LCCOMB_X10_Y14_N18
\mem|Mem[104][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[104][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[104][3]~feeder_combout\);

-- Location: LCCOMB_X8_Y20_N18
\mem|Mem[54][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[54][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[54][3]~feeder_combout\);

-- Location: LCCOMB_X7_Y14_N14
\mem|Mem[121][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[121][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[121][3]~feeder_combout\);

-- Location: LCCOMB_X10_Y20_N22
\mem|Mem[23][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[23][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[23][3]~feeder_combout\);

-- Location: LCCOMB_X11_Y21_N4
\mem|Mem[19][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[19][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[19][3]~feeder_combout\);

-- Location: LCCOMB_X12_Y24_N22
\mem|Mem[55][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[55][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[55][3]~feeder_combout\);

-- Location: LCCOMB_X11_Y24_N18
\mem|Mem[45][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[45][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[45][3]~feeder_combout\);

-- Location: LCCOMB_X10_Y21_N4
\mem|Mem[18][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[18][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[18][3]~feeder_combout\);

-- Location: LCCOMB_X10_Y21_N14
\mem|Mem[30][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[30][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[30][3]~feeder_combout\);

-- Location: LCCOMB_X7_Y21_N30
\stack1|Stack~57feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~57feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \stack1|Stack~57feeder_combout\);

-- Location: LCCOMB_X15_Y11_N12
\mem|Mem[67][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[67][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[67][3]~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N26
\mem|Mem[105][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[105][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[105][3]~feeder_combout\);

-- Location: LCCOMB_X16_Y11_N12
\mem|Mem[66][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[66][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[66][3]~feeder_combout\);

-- Location: LCCOMB_X19_Y11_N28
\mem|Mem[108][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[108][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[108][3]~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N24
\mem|Mem[117][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[117][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[117][3]~feeder_combout\);

-- Location: LCCOMB_X16_Y13_N14
\mem|Mem[73][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[73][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[73][3]~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N12
\mem|Mem[90][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[90][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[90][3]~feeder_combout\);

-- Location: LCCOMB_X20_Y14_N26
\mem|Mem[85][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[85][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[85][3]~feeder_combout\);

-- Location: LCCOMB_X19_Y19_N22
\mem|Mem[33][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[33][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[33][3]~feeder_combout\);

-- Location: LCCOMB_X16_Y16_N30
\mem|Mem[41][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[41][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[41][3]~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N26
\mem|Mem[72][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[72][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[72][3]~feeder_combout\);

-- Location: LCCOMB_X15_Y9_N12
\mem|Mem[92][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[92][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[92][3]~feeder_combout\);

-- Location: LCCOMB_X17_Y11_N0
\mem|Mem[82][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[82][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[82][3]~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N30
\mem|Mem[123][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[123][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[123][3]~feeder_combout\);

-- Location: LCCOMB_X14_Y11_N22
\mem|Mem[98][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[98][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[98][3]~feeder_combout\);

-- Location: LCCOMB_X14_Y11_N12
\mem|Mem[99][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[99][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[99][3]~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N16
\mem|Mem[109][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[109][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[109][3]~feeder_combout\);

-- Location: LCCOMB_X14_Y9_N2
\mem|Mem[111][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[111][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[111][3]~feeder_combout\);

-- Location: LCCOMB_X11_Y12_N0
\mem|Mem[114][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[114][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[114][3]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N2
\mem|Mem[70][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[70][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[70][3]~feeder_combout\);

-- Location: LCCOMB_X19_Y20_N4
\mem|Mem[52][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[52][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[52][3]~feeder_combout\);

-- Location: LCCOMB_X22_Y16_N14
\mem|Mem[91][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[91][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[91][3]~feeder_combout\);

-- Location: LCCOMB_X22_Y18_N26
\mem|Mem[95][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[95][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[95][3]~feeder_combout\);

-- Location: LCCOMB_X22_Y20_N14
\mem|Mem[32][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[32][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[32][3]~feeder_combout\);

-- Location: LCCOMB_X24_Y21_N18
\mem|Mem[24][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[24][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[24][3]~feeder_combout\);

-- Location: LCCOMB_X21_Y20_N22
\mem|Mem[35][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[35][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[35][3]~feeder_combout\);

-- Location: LCCOMB_X19_Y21_N0
\mem|Mem[31][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[31][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[31][3]~feeder_combout\);

-- Location: LCCOMB_X20_Y24_N22
\mem|Mem[37][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[37][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[37][3]~feeder_combout\);

-- Location: LCCOMB_X21_Y21_N16
\mem|Mem[47][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[47][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[47][3]~feeder_combout\);

-- Location: LCCOMB_X21_Y23_N14
\mem|Mem[42][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[42][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[42][3]~feeder_combout\);

-- Location: LCCOMB_X23_Y20_N28
\mem|Mem[58][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[58][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[58][3]~feeder_combout\);

-- Location: LCCOMB_X23_Y21_N0
\mem|Mem[40][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[40][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[40][3]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N8
\mem|Mem[94][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[94][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[94][3]~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N12
\mem|Mem[102][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[102][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[102][3]~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N22
\mem|Mem[119][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[119][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[119][3]~feeder_combout\);

-- Location: LCCOMB_X19_Y13_N8
\mem|Mem[76][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[76][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[76][3]~feeder_combout\);

-- Location: LCCOMB_X22_Y12_N6
\mem|Mem[89][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[89][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[89][3]~feeder_combout\);

-- Location: LCCOMB_X23_Y12_N30
\mem|Mem[87][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[87][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(3),
	combout => \mem|Mem[87][3]~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N26
\mem|Mem[57][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[57][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[57][3]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N4
\mem|Mem[77][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[77][3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mem|Mem[77][3]~feeder_combout\);

-- Location: LCCOMB_X24_Y21_N30
\mem|Mem[56][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[56][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[56][4]~feeder_combout\);

-- Location: LCCOMB_X23_Y19_N24
\mem|Mem[50][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[50][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[50][4]~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N28
\mem|Mem[57][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[57][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[57][4]~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N8
\mem|Mem[68][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[68][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[68][4]~feeder_combout\);

-- Location: LCCOMB_X22_Y12_N8
\mem|Mem[89][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[89][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[89][4]~feeder_combout\);

-- Location: LCCOMB_X19_Y15_N2
\mem|Mem[65][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[65][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[65][4]~feeder_combout\);

-- Location: LCCOMB_X22_Y18_N20
\mem|Mem[95][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[95][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[95][4]~feeder_combout\);

-- Location: LCCOMB_X16_Y16_N16
\mem|Mem[41][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[41][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[41][4]~feeder_combout\);

-- Location: LCCOMB_X23_Y12_N26
\mem|Mem[87][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[87][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[87][4]~feeder_combout\);

-- Location: LCCOMB_X7_Y14_N16
\mem|Mem[121][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[121][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[121][4]~feeder_combout\);

-- Location: LCCOMB_X12_Y14_N22
\mem|Mem[113][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[113][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[113][4]~feeder_combout\);

-- Location: LCCOMB_X15_Y12_N10
\mem|Mem[125][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[125][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[125][4]~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N18
\mem|Mem[116][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[116][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[116][4]~feeder_combout\);

-- Location: LCCOMB_X15_Y15_N0
\stack1|Stack~4feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~4feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \stack1|Stack~4feeder_combout\);

-- Location: LCCOMB_X14_Y12_N12
\mem|Mem[101][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[101][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[101][4]~feeder_combout\);

-- Location: LCCOMB_X19_Y13_N14
\mem|Mem[76][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[76][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[76][4]~feeder_combout\);

-- Location: LCCOMB_X20_Y14_N4
\mem|Mem[84][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[84][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[84][4]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N22
\mem|Mem[109][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[109][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[109][4]~feeder_combout\);

-- Location: LCCOMB_X22_Y15_N0
\mem|Mem[81][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[81][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[81][4]~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N30
\mem|Mem[107][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[107][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[107][4]~feeder_combout\);

-- Location: LCCOMB_X11_Y9_N16
\mem|Mem[86][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[86][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[86][4]~feeder_combout\);

-- Location: LCCOMB_X9_Y12_N0
\mem|Mem[123][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[123][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[123][4]~feeder_combout\);

-- Location: LCCOMB_X16_Y13_N16
\mem|Mem[73][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[73][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[73][4]~feeder_combout\);

-- Location: LCCOMB_X15_Y9_N6
\mem|Mem[92][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[92][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[92][4]~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N6
\mem|Mem[126][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[126][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[126][4]~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N2
\mem|Mem[97][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[97][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[97][4]~feeder_combout\);

-- Location: LCCOMB_X11_Y10_N20
\mem|Mem[98][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[98][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[98][4]~feeder_combout\);

-- Location: LCCOMB_X10_Y10_N26
\mem|Mem[105][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[105][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[105][4]~feeder_combout\);

-- Location: LCCOMB_X17_Y24_N24
\mem|Mem[44][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[44][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[44][4]~feeder_combout\);

-- Location: LCCOMB_X9_Y22_N30
\mem|Mem[30][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[30][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[30][4]~feeder_combout\);

-- Location: LCCOMB_X12_Y22_N16
\mem|Mem[51][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[51][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[51][4]~feeder_combout\);

-- Location: LCCOMB_X10_Y21_N8
\mem|Mem[18][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[18][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[18][4]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N2
\mem|Mem[94][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[94][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[94][4]~feeder_combout\);

-- Location: LCCOMB_X19_Y24_N12
\mem|Mem[62][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[62][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[62][4]~feeder_combout\);

-- Location: LCCOMB_X15_Y24_N6
\mem|Mem[31][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[31][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[31][4]~feeder_combout\);

-- Location: LCCOMB_X15_Y22_N18
\mem|Mem[13][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[13][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[13][4]~feeder_combout\);

-- Location: LCCOMB_X11_Y22_N22
\mem|Mem[27][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[27][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[27][4]~feeder_combout\);

-- Location: LCCOMB_X8_Y20_N4
\mem|Mem[38][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[38][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[38][4]~feeder_combout\);

-- Location: LCCOMB_X16_Y24_N28
\mem|Mem[59][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[59][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[59][5]~feeder_combout\);

-- Location: LCCOMB_X14_Y23_N8
\mem|Mem[14][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[14][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[14][5]~feeder_combout\);

-- Location: LCCOMB_X14_Y24_N10
\mem|Mem[62][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[62][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[62][5]~feeder_combout\);

-- Location: LCCOMB_X20_Y24_N10
\mem|Mem[37][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[37][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mem|Mem[37][5]~feeder_combout\);

-- Location: LCCOMB_X19_Y20_N0
\mem|Mem[52][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[52][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mem|Mem[52][5]~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N14
\mem|Mem[57][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[57][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mem|Mem[57][5]~feeder_combout\);

-- Location: LCCOMB_X22_Y18_N22
\mem|Mem[95][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[95][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mem|Mem[95][5]~feeder_combout\);

-- Location: LCCOMB_X20_Y13_N8
\mem|Mem[106][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[106][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[106][5]~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N6
\mem|Mem[116][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[116][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mem|Mem[116][5]~feeder_combout\);

-- Location: LCCOMB_X11_Y13_N2
\mem|Mem[122][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[122][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[122][5]~feeder_combout\);

-- Location: LCCOMB_X15_Y9_N16
\mem|Mem[92][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[92][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[92][5]~feeder_combout\);

-- Location: LCCOMB_X15_Y12_N22
\mem|Mem[125][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[125][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[125][5]~feeder_combout\);

-- Location: LCCOMB_X14_Y11_N2
\mem|Mem[98][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[98][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[98][5]~feeder_combout\);

-- Location: LCCOMB_X14_Y11_N16
\mem|Mem[99][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[99][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[99][5]~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N6
\mem|Mem[78][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[78][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[78][5]~feeder_combout\);

-- Location: LCCOMB_X23_Y20_N8
\mem|Mem[34][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[34][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[34][5]~feeder_combout\);

-- Location: LCCOMB_X22_Y21_N26
\mem|Mem[41][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[41][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[41][5]~feeder_combout\);

-- Location: LCCOMB_X22_Y21_N12
\mem|Mem[43][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[43][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[43][5]~feeder_combout\);

-- Location: LCCOMB_X21_Y12_N2
\mem|Mem[79][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[79][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mem|Mem[79][5]~feeder_combout\);

-- Location: LCCOMB_X22_Y15_N2
\mem|Mem[81][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[81][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mem|Mem[81][5]~feeder_combout\);

-- Location: LCCOMB_X19_Y15_N28
\mem|Mem[83][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[83][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[83][5]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N4
\mem|Mem[87][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[87][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mem|Mem[87][5]~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N24
\mem|Mem[88][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[88][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mem|Mem[88][5]~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N10
\mem|Mem[93][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[93][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mem|Mem[93][5]~feeder_combout\);

-- Location: LCCOMB_X11_Y17_N12
\mem|Mem[17][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[17][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mem|Mem[17][5]~feeder_combout\);

-- Location: LCCOMB_X12_Y20_N10
\mem|Mem[28][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[28][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[28][5]~feeder_combout\);

-- Location: LCCOMB_X7_Y21_N26
\stack1|Stack~59feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~59feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \stack1|Stack~59feeder_combout\);

-- Location: LCCOMB_X7_Y14_N10
\mem|Mem[121][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[121][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[121][5]~feeder_combout\);

-- Location: LCCOMB_X10_Y10_N28
\mem|Mem[105][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[105][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mem|Mem[105][5]~feeder_combout\);

-- Location: LCCOMB_X10_Y14_N12
\mem|Mem[104][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[104][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mem|Mem[104][5]~feeder_combout\);

-- Location: LCCOMB_X10_Y13_N30
\mem|Mem[118][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[118][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mem|Mem[118][5]~feeder_combout\);

-- Location: LCCOMB_X9_Y21_N0
\mem|Mem[30][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[30][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mem|Mem[30][5]~feeder_combout\);

-- Location: LCCOMB_X9_Y22_N24
\mem|Mem[22][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[22][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[22][5]~feeder_combout\);

-- Location: LCCOMB_X9_Y14_N24
\mem|Mem[108][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[108][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mem|Mem[108][5]~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N26
\mem|Mem[117][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[117][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[117][6]~feeder_combout\);

-- Location: LCCOMB_X15_Y15_N28
\stack1|Stack~6feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~6feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \stack1|Stack~6feeder_combout\);

-- Location: LCCOMB_X11_Y17_N14
\mem|Mem[17][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[17][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[17][6]~feeder_combout\);

-- Location: LCCOMB_X19_Y20_N12
\mem|Mem[52][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[52][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[52][6]~feeder_combout\);

-- Location: LCCOMB_X17_Y24_N4
\mem|Mem[44][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[44][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[44][6]~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N8
\mem|Mem[119][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[119][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[119][6]~feeder_combout\);

-- Location: LCCOMB_X23_Y20_N20
\mem|Mem[34][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[34][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[34][6]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N0
\mem|Mem[94][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[94][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[94][6]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N22
\mem|Mem[87][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[87][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[87][6]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N0
\mem|Mem[77][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[77][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[77][6]~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N26
\mem|Mem[90][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[90][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[90][6]~feeder_combout\);

-- Location: LCCOMB_X22_Y16_N22
\mem|Mem[91][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[91][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[91][6]~feeder_combout\);

-- Location: LCCOMB_X19_Y19_N28
\mem|Mem[33][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[33][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[33][6]~feeder_combout\);

-- Location: LCCOMB_X21_Y20_N20
\mem|Mem[35][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[35][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[35][6]~feeder_combout\);

-- Location: LCCOMB_X19_Y21_N10
\mem|Mem[31][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[31][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[31][6]~feeder_combout\);

-- Location: LCCOMB_X22_Y20_N28
\mem|Mem[32][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[32][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[32][6]~feeder_combout\);

-- Location: LCCOMB_X21_Y21_N8
\mem|Mem[47][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[47][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[47][6]~feeder_combout\);

-- Location: LCCOMB_X23_Y21_N18
\mem|Mem[40][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[40][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[40][6]~feeder_combout\);

-- Location: LCCOMB_X22_Y21_N22
\mem|Mem[41][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[41][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[41][6]~feeder_combout\);

-- Location: LCCOMB_X20_Y21_N26
\mem|Mem[58][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[58][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[58][6]~feeder_combout\);

-- Location: LCCOMB_X20_Y21_N20
\mem|Mem[42][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[42][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[42][6]~feeder_combout\);

-- Location: LCCOMB_X22_Y18_N2
\mem|Mem[95][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[95][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[95][6]~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N10
\mem|Mem[57][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[57][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[57][6]~feeder_combout\);

-- Location: LCCOMB_X24_Y21_N2
\mem|Mem[24][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[24][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[24][6]~feeder_combout\);

-- Location: LCCOMB_X16_Y13_N20
\mem|Mem[73][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[73][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[73][6]~feeder_combout\);

-- Location: LCCOMB_X16_Y11_N28
\mem|Mem[66][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[66][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[66][6]~feeder_combout\);

-- Location: LCCOMB_X19_Y11_N30
\mem|Mem[108][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[108][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[108][6]~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N0
\mem|Mem[109][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[109][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[109][6]~feeder_combout\);

-- Location: LCCOMB_X15_Y9_N28
\mem|Mem[92][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[92][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[92][6]~feeder_combout\);

-- Location: LCCOMB_X10_Y9_N16
\mem|Mem[102][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[102][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[102][6]~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N18
\mem|Mem[105][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[105][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[105][6]~feeder_combout\);

-- Location: LCCOMB_X14_Y11_N28
\mem|Mem[99][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[99][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[99][6]~feeder_combout\);

-- Location: LCCOMB_X11_Y11_N8
\mem|Mem[72][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[72][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[72][6]~feeder_combout\);

-- Location: LCCOMB_X11_Y14_N14
\mem|Mem[120][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[120][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[120][6]~feeder_combout\);

-- Location: LCCOMB_X7_Y14_N20
\mem|Mem[121][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[121][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[121][6]~feeder_combout\);

-- Location: LCCOMB_X14_Y9_N8
\mem|Mem[111][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[111][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[111][6]~feeder_combout\);

-- Location: LCCOMB_X15_Y11_N28
\mem|Mem[67][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[67][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[67][6]~feeder_combout\);

-- Location: LCCOMB_X17_Y11_N28
\mem|Mem[82][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[82][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[82][6]~feeder_combout\);

-- Location: LCCOMB_X22_Y12_N4
\mem|Mem[89][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[89][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[89][6]~feeder_combout\);

-- Location: LCCOMB_X9_Y12_N20
\mem|Mem[123][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[123][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[123][6]~feeder_combout\);

-- Location: LCCOMB_X10_Y13_N8
\mem|Mem[118][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[118][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[118][6]~feeder_combout\);

-- Location: LCCOMB_X8_Y12_N18
\mem|Mem[124][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[124][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[124][6]~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N10
\mar1|MAR[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|MAR[6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mar1|MAR[6]~feeder_combout\);

-- Location: LCCOMB_X20_Y14_N10
\mem|Mem[85][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[85][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[85][6]~feeder_combout\);

-- Location: LCCOMB_X19_Y13_N0
\mem|Mem[76][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[76][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[76][6]~feeder_combout\);

-- Location: LCCOMB_X11_Y23_N4
\mem|Mem[29][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[29][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[29][6]~feeder_combout\);

-- Location: LCCOMB_X11_Y21_N26
\mem|Mem[19][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[19][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[19][6]~feeder_combout\);

-- Location: LCCOMB_X11_Y12_N4
\mem|Mem[114][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[114][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[114][6]~feeder_combout\);

-- Location: LCCOMB_X11_Y10_N30
\mem|Mem[98][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[98][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[98][6]~feeder_combout\);

-- Location: LCCOMB_X12_Y10_N24
\mem|Mem[104][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[104][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[104][6]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N20
\mem|Mem[70][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[70][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[70][6]~feeder_combout\);

-- Location: LCCOMB_X10_Y23_N22
\mem|Mem[37][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[37][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[37][6]~feeder_combout\);

-- Location: LCCOMB_X10_Y24_N4
\mem|Mem[54][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[54][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[54][6]~feeder_combout\);

-- Location: LCCOMB_X11_Y24_N12
\mem|Mem[45][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[45][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[45][6]~feeder_combout\);

-- Location: LCCOMB_X16_Y24_N0
\mem|Mem[59][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[59][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[59][6]~feeder_combout\);

-- Location: LCCOMB_X12_Y24_N30
\mem|Mem[55][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[55][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[55][6]~feeder_combout\);

-- Location: LCCOMB_X14_Y23_N10
\mem|Mem[14][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[14][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[14][6]~feeder_combout\);

-- Location: LCCOMB_X7_Y21_N28
\stack1|Stack~60feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~60feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \stack1|Stack~60feeder_combout\);

-- Location: LCCOMB_X10_Y20_N28
\mem|Mem[23][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[23][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[23][6]~feeder_combout\);

-- Location: LCCOMB_X9_Y21_N18
\mem|Mem[30][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[30][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[30][6]~feeder_combout\);

-- Location: LCCOMB_X10_Y21_N28
\mem|Mem[18][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[18][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[18][6]~feeder_combout\);

-- Location: LCCOMB_X9_Y22_N26
\mem|Mem[22][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[22][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[22][6]~feeder_combout\);

-- Location: LCCOMB_X15_Y24_N10
\mem|Mem[15][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[15][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(6),
	combout => \mem|Mem[15][6]~feeder_combout\);

-- Location: LCCOMB_X12_Y17_N20
\mem|Mem[16][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[16][6]~feeder_combout\ = \alu1|out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(6),
	combout => \mem|Mem[16][6]~feeder_combout\);

-- Location: LCCOMB_X19_Y15_N10
\mem|Mem[65][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[65][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[65][7]~feeder_combout\);

-- Location: LCCOMB_X15_Y12_N2
\mem|Mem[125][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[125][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[125][7]~feeder_combout\);

-- Location: LCCOMB_X19_Y11_N26
\mem|Mem[110][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[110][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[110][7]~feeder_combout\);

-- Location: LCCOMB_X22_Y12_N22
\mem|Mem[89][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[89][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[89][7]~feeder_combout\);

-- Location: LCCOMB_X23_Y12_N16
\mem|Mem[87][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[87][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[87][7]~feeder_combout\);

-- Location: LCCOMB_X21_Y20_N14
\mem|Mem[35][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[35][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[35][7]~feeder_combout\);

-- Location: LCCOMB_X23_Y20_N6
\mem|Mem[34][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[34][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[34][7]~feeder_combout\);

-- Location: LCCOMB_X22_Y21_N6
\mem|Mem[41][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[41][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[41][7]~feeder_combout\);

-- Location: LCCOMB_X19_Y22_N26
\mem|Mem[25][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[25][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[25][7]~feeder_combout\);

-- Location: LCCOMB_X21_Y21_N10
\mem|Mem[47][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[47][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[47][7]~feeder_combout\);

-- Location: LCCOMB_X22_Y18_N8
\mem|Mem[95][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[95][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[95][7]~feeder_combout\);

-- Location: LCCOMB_X23_Y18_N22
\mem|Mem[71][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[71][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[71][7]~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N4
\mem|Mem[57][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[57][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[57][7]~feeder_combout\);

-- Location: LCCOMB_X24_Y21_N22
\mem|Mem[56][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[56][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[56][7]~feeder_combout\);

-- Location: LCCOMB_X23_Y21_N20
\mem|Mem[40][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[40][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[40][7]~feeder_combout\);

-- Location: LCCOMB_X12_Y20_N8
\mem|Mem[28][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[28][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[28][7]~feeder_combout\);

-- Location: LCCOMB_X11_Y22_N6
\mem|Mem[27][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[27][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[27][7]~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N14
\mem|Mem[107][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[107][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[107][7]~feeder_combout\);

-- Location: LCCOMB_X10_Y9_N20
\mem|Mem[102][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[102][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[102][7]~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N0
\mem|Mem[68][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[68][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[68][7]~feeder_combout\);

-- Location: LCCOMB_X10_Y10_N6
\mem|Mem[105][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[105][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[105][7]~feeder_combout\);

-- Location: LCCOMB_X10_Y10_N8
\mem|Mem[73][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[73][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[73][7]~feeder_combout\);

-- Location: LCCOMB_X19_Y13_N26
\mem|Mem[76][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[76][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[76][7]~feeder_combout\);

-- Location: LCCOMB_X7_Y14_N22
\mem|Mem[121][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[121][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[121][7]~feeder_combout\);

-- Location: LCCOMB_X10_Y12_N16
\mem|Mem[115][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[115][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[115][7]~feeder_combout\);

-- Location: LCCOMB_X20_Y14_N12
\mem|Mem[84][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[84][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[84][7]~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N4
\mem|Mem[86][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[86][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[86][7]~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N20
\mem|Mem[116][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[116][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[116][7]~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N14
\mem|Mem[109][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[109][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[109][7]~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N4
\mem|Mem[101][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[101][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[101][7]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N30
\mem|Mem[70][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[70][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[70][7]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N0
\mem|Mem[118][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[118][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[118][7]~feeder_combout\);

-- Location: LCCOMB_X15_Y9_N30
\mem|Mem[92][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[92][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[92][7]~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N24
\mem|Mem[78][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[78][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[78][7]~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N22
\mem|Mem[97][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[97][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[97][7]~feeder_combout\);

-- Location: LCCOMB_X11_Y10_N16
\mem|Mem[98][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[98][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[98][7]~feeder_combout\);

-- Location: LCCOMB_X17_Y25_N22
\mem|Mem[38][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[38][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[38][7]~feeder_combout\);

-- Location: LCCOMB_X12_Y16_N18
\mem|Mem[50][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[50][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[50][7]~feeder_combout\);

-- Location: LCCOMB_X12_Y12_N20
\mem|Mem[126][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[126][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[126][7]~feeder_combout\);

-- Location: LCCOMB_X12_Y14_N30
\mem|Mem[113][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[113][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[113][7]~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N22
\mem|Mem[75][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[75][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[75][7]~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N8
\mem|Mem[123][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[123][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[123][7]~feeder_combout\);

-- Location: LCCOMB_X22_Y15_N12
\mem|Mem[81][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[81][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[81][7]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N18
\mem|Mem[94][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[94][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[94][7]~feeder_combout\);

-- Location: LCCOMB_X10_Y21_N6
\mem|Mem[18][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[18][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[18][7]~feeder_combout\);

-- Location: LCCOMB_X12_Y22_N0
\mem|Mem[51][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[51][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[51][7]~feeder_combout\);

-- Location: LCCOMB_X12_Y24_N8
\mem|Mem[55][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[55][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[55][7]~feeder_combout\);

-- Location: LCCOMB_X17_Y24_N30
\mem|Mem[44][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[44][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[44][7]~feeder_combout\);

-- Location: LCCOMB_X15_Y22_N6
\mem|Mem[13][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[13][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[13][7]~feeder_combout\);

-- Location: LCCOMB_X19_Y24_N0
\mem|Mem[62][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[62][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[62][7]~feeder_combout\);

-- Location: LCCOMB_X19_Y23_N4
\mem|Mem[53][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[53][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[53][7]~feeder_combout\);

-- Location: LCCOMB_X16_Y25_N20
\mem|Mem[60][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[60][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[60][7]~feeder_combout\);

-- Location: LCCOMB_X10_Y23_N0
\mem|Mem[45][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[45][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[45][7]~feeder_combout\);

-- Location: LCCOMB_X15_Y24_N30
\mem|Mem[31][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[31][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[31][7]~feeder_combout\);

-- Location: LCCOMB_X11_Y18_N12
\stack1|Stack~7feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~7feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \stack1|Stack~7feeder_combout\);

-- Location: LCCOMB_X10_Y20_N30
\mem|Mem[23][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[23][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[23][7]~feeder_combout\);

-- Location: LCCOMB_X7_Y21_N22
\stack1|Stack~61feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~61feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \stack1|Stack~61feeder_combout\);

-- Location: LCCOMB_X9_Y22_N6
\mem|Mem[30][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[30][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(7),
	combout => \mem|Mem[30][7]~feeder_combout\);

-- Location: LCCOMB_X12_Y21_N2
\mem|Mem[26][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[26][7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mem|Mem[26][7]~feeder_combout\);

-- Location: LCCOMB_X7_Y14_N8
\mem|Mem[121][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[121][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[121][8]~feeder_combout\);

-- Location: LCCOMB_X12_Y14_N16
\mem|Mem[97][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[97][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[97][8]~feeder_combout\);

-- Location: LCCOMB_X11_Y10_N18
\mem|Mem[98][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[98][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[98][8]~feeder_combout\);

-- Location: LCCOMB_X12_Y10_N8
\mem|Mem[106][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[106][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[106][8]~feeder_combout\);

-- Location: LCCOMB_X9_Y14_N10
\mem|Mem[108][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[108][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[108][8]~feeder_combout\);

-- Location: LCCOMB_X10_Y10_N10
\mem|Mem[105][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[105][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[105][8]~feeder_combout\);

-- Location: LCCOMB_X9_Y12_N22
\mem|Mem[123][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[123][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[123][8]~feeder_combout\);

-- Location: LCCOMB_X12_Y20_N2
\mem|Mem[28][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[28][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[28][8]~feeder_combout\);

-- Location: LCCOMB_X7_Y21_N16
\stack1|Stack~62feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~62feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \stack1|Stack~62feeder_combout\);

-- Location: LCCOMB_X8_Y21_N8
\mem|Mem[59][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[59][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[59][8]~feeder_combout\);

-- Location: LCCOMB_X9_Y21_N28
\mem|Mem[30][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[30][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[30][8]~feeder_combout\);

-- Location: LCCOMB_X10_Y23_N28
\mem|Mem[37][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[37][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[37][8]~feeder_combout\);

-- Location: LCCOMB_X9_Y23_N10
\mem|Mem[14][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[14][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[14][8]~feeder_combout\);

-- Location: LCCOMB_X10_Y20_N16
\mem|Mem[23][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[23][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[23][8]~feeder_combout\);

-- Location: LCCOMB_X9_Y22_N0
\mem|Mem[22][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[22][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[22][8]~feeder_combout\);

-- Location: LCCOMB_X9_Y20_N14
\mem|Mem[25][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[25][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[25][8]~feeder_combout\);

-- Location: LCCOMB_X12_Y16_N20
\mem|Mem[122][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[122][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[122][8]~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N30
\mem|Mem[80][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[80][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[80][8]~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N4
\mem|Mem[96][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[96][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[96][8]~feeder_combout\);

-- Location: LCCOMB_X20_Y14_N0
\mem|Mem[85][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[85][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[85][8]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N10
\mem|Mem[93][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[93][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[93][8]~feeder_combout\);

-- Location: LCCOMB_X22_Y15_N6
\mem|Mem[81][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[81][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[81][8]~feeder_combout\);

-- Location: LCCOMB_X19_Y14_N2
\mem|Mem[33][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[33][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[33][8]~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N18
\mem|Mem[88][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[88][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[88][8]~feeder_combout\);

-- Location: LCCOMB_X10_Y14_N30
\mem|Mem[104][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[104][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[104][8]~feeder_combout\);

-- Location: LCCOMB_X11_Y17_N26
\mem|Mem[17][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[17][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[17][8]~feeder_combout\);

-- Location: LCCOMB_X14_Y11_N14
\mem|Mem[99][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[99][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[99][8]~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N24
\mem|Mem[101][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[101][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[101][8]~feeder_combout\);

-- Location: LCCOMB_X15_Y12_N6
\mem|Mem[125][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[125][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[125][8]~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N8
\mem|Mem[116][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[116][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[116][8]~feeder_combout\);

-- Location: LCCOMB_X14_Y9_N6
\mem|Mem[111][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[111][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[111][8]~feeder_combout\);

-- Location: LCCOMB_X14_Y9_N28
\mem|Mem[103][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[103][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[103][8]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N4
\mem|Mem[118][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[118][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[118][8]~feeder_combout\);

-- Location: LCCOMB_X11_Y9_N4
\mem|Mem[86][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[86][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[86][8]~feeder_combout\);

-- Location: LCCOMB_X15_Y9_N0
\mem|Mem[92][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[92][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[92][8]~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N18
\mem|Mem[78][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[78][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[78][8]~feeder_combout\);

-- Location: LCCOMB_X22_Y24_N16
\mem|Mem[34][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[34][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[34][8]~feeder_combout\);

-- Location: LCCOMB_X22_Y24_N18
\mem|Mem[54][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[54][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[54][8]~feeder_combout\);

-- Location: LCCOMB_X19_Y24_N26
\mem|Mem[62][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[62][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[62][8]~feeder_combout\);

-- Location: LCCOMB_X17_Y11_N8
\mem|Mem[82][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[82][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[82][8]~feeder_combout\);

-- Location: LCCOMB_X22_Y17_N20
\mem|Mem[84][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[84][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[84][8]~feeder_combout\);

-- Location: LCCOMB_X22_Y18_N28
\mem|Mem[95][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[95][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[95][8]~feeder_combout\);

-- Location: LCCOMB_X21_Y12_N14
\mem|Mem[79][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[79][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[79][8]~feeder_combout\);

-- Location: LCCOMB_X12_Y22_N12
\mem|Mem[51][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[51][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[51][8]~feeder_combout\);

-- Location: LCCOMB_X11_Y22_N16
\mem|Mem[27][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[27][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[27][8]~feeder_combout\);

-- Location: LCCOMB_X14_Y24_N18
\mem|Mem[46][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[46][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[46][8]~feeder_combout\);

-- Location: LCCOMB_X16_Y25_N0
\mem|Mem[61][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[61][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[61][8]~feeder_combout\);

-- Location: LCCOMB_X17_Y25_N18
\mem|Mem[38][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[38][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[38][8]~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N0
\mem|Mem[49][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[49][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[49][8]~feeder_combout\);

-- Location: LCCOMB_X19_Y20_N16
\mem|Mem[52][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[52][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[52][8]~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N6
\mem|Mem[57][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[57][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[57][8]~feeder_combout\);

-- Location: LCCOMB_X22_Y21_N10
\mem|Mem[41][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[41][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[41][8]~feeder_combout\);

-- Location: LCCOMB_X22_Y21_N20
\mem|Mem[43][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[43][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[43][8]~feeder_combout\);

-- Location: LCCOMB_X21_Y21_N22
\mem|Mem[47][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[47][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[47][8]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N8
\mem|Mem[87][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[87][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[87][8]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N20
\mem|Mem[94][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[94][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \mem|Mem[94][8]~feeder_combout\);

-- Location: LCCOMB_X23_Y12_N18
\mem|Mem[83][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[83][8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mem|Mem[83][8]~feeder_combout\);

-- Location: LCCOMB_X11_Y18_N16
\stack1|Stack~8feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~8feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(8),
	combout => \stack1|Stack~8feeder_combout\);

-- Location: LCCOMB_X15_Y20_N14
\stack1|Stack~9feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~9feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \stack1|Stack~9feeder_combout\);

-- Location: LCCOMB_X22_Y24_N22
\mem|Mem[34][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[34][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[34][9]~feeder_combout\);

-- Location: LCCOMB_X10_Y20_N2
\mem|Mem[23][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[23][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[23][9]~feeder_combout\);

-- Location: LCCOMB_X7_Y14_N18
\mem|Mem[121][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[121][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[121][9]~feeder_combout\);

-- Location: LCCOMB_X8_Y21_N26
\mem|Mem[59][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[59][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[59][9]~feeder_combout\);

-- Location: LCCOMB_X10_Y21_N26
\mem|Mem[18][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[18][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[18][9]~feeder_combout\);

-- Location: LCCOMB_X11_Y21_N6
\mem|Mem[19][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[19][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[19][9]~feeder_combout\);

-- Location: LCCOMB_X9_Y21_N6
\mem|Mem[30][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[30][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[30][9]~feeder_combout\);

-- Location: LCCOMB_X12_Y24_N28
\mem|Mem[55][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[55][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[55][9]~feeder_combout\);

-- Location: LCCOMB_X11_Y24_N6
\mem|Mem[45][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[45][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[45][9]~feeder_combout\);

-- Location: LCCOMB_X7_Y21_N10
\stack1|Stack~63feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~63feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \stack1|Stack~63feeder_combout\);

-- Location: LCCOMB_X9_Y22_N2
\mem|Mem[22][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[22][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[22][9]~feeder_combout\);

-- Location: LCCOMB_X9_Y23_N28
\mem|Mem[14][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[14][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[14][9]~feeder_combout\);

-- Location: LCCOMB_X15_Y24_N18
\mem|Mem[15][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[15][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[15][9]~feeder_combout\);

-- Location: LCCOMB_X10_Y23_N30
\mem|Mem[37][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[37][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[37][9]~feeder_combout\);

-- Location: LCCOMB_X11_Y23_N10
\mem|Mem[29][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[29][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[29][9]~feeder_combout\);

-- Location: LCCOMB_X17_Y24_N26
\mem|Mem[44][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[44][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[44][9]~feeder_combout\);

-- Location: LCCOMB_X20_Y21_N10
\mem|Mem[58][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[58][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[58][9]~feeder_combout\);

-- Location: LCCOMB_X20_Y21_N28
\mem|Mem[42][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[42][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[42][9]~feeder_combout\);

-- Location: LCCOMB_X19_Y21_N24
\mem|Mem[31][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[31][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[31][9]~feeder_combout\);

-- Location: LCCOMB_X22_Y24_N12
\mem|Mem[54][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[54][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[54][9]~feeder_combout\);

-- Location: LCCOMB_X14_Y13_N0
\mem|Mem[108][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[108][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[108][9]~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N10
\mem|Mem[49][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[49][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[49][9]~feeder_combout\);

-- Location: LCCOMB_X22_Y16_N26
\mem|Mem[91][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[91][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[91][9]~feeder_combout\);

-- Location: LCCOMB_X11_Y17_N28
\mem|Mem[17][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[17][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[17][9]~feeder_combout\);

-- Location: LCCOMB_X11_Y14_N20
\mem|Mem[120][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[120][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[120][9]~feeder_combout\);

-- Location: LCCOMB_X14_Y9_N0
\mem|Mem[111][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[111][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[111][9]~feeder_combout\);

-- Location: LCCOMB_X14_Y11_N8
\mem|Mem[99][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[99][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[99][9]~feeder_combout\);

-- Location: LCCOMB_X11_Y11_N24
\mem|Mem[72][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[72][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[72][9]~feeder_combout\);

-- Location: LCCOMB_X19_Y20_N18
\mem|Mem[36][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[36][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[36][9]~feeder_combout\);

-- Location: LCCOMB_X21_Y20_N0
\mem|Mem[35][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[35][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[35][9]~feeder_combout\);

-- Location: LCCOMB_X21_Y21_N24
\mem|Mem[47][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[47][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[47][9]~feeder_combout\);

-- Location: LCCOMB_X23_Y21_N8
\mem|Mem[40][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[40][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[40][9]~feeder_combout\);

-- Location: LCCOMB_X22_Y23_N16
\mem|Mem[24][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[24][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[24][9]~feeder_combout\);

-- Location: LCCOMB_X22_Y20_N8
\mem|Mem[32][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[32][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[32][9]~feeder_combout\);

-- Location: LCCOMB_X22_Y18_N6
\mem|Mem[95][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[95][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[95][9]~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N2
\mem|Mem[57][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[57][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[57][9]~feeder_combout\);

-- Location: LCCOMB_X16_Y16_N26
\mem|Mem[41][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[41][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[41][9]~feeder_combout\);

-- Location: LCCOMB_X12_Y17_N18
\mem|Mem[16][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[16][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[16][9]~feeder_combout\);

-- Location: LCCOMB_X11_Y10_N12
\mem|Mem[98][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[98][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[98][9]~feeder_combout\);

-- Location: LCCOMB_X12_Y10_N18
\mem|Mem[104][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[104][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[104][9]~feeder_combout\);

-- Location: LCCOMB_X10_Y9_N30
\mem|Mem[102][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[102][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[102][9]~feeder_combout\);

-- Location: LCCOMB_X10_Y12_N12
\mem|Mem[119][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[119][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[119][9]~feeder_combout\);

-- Location: LCCOMB_X9_Y12_N8
\mem|Mem[123][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[123][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[123][9]~feeder_combout\);

-- Location: LCCOMB_X8_Y12_N26
\mem|Mem[124][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[124][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[124][9]~feeder_combout\);

-- Location: LCCOMB_X15_Y11_N26
\mem|Mem[67][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[67][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[67][9]~feeder_combout\);

-- Location: LCCOMB_X16_Y11_N20
\mem|Mem[66][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[66][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[66][9]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N22
\mem|Mem[70][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[70][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[70][9]~feeder_combout\);

-- Location: LCCOMB_X19_Y13_N28
\mem|Mem[76][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[76][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[76][9]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N2
\mem|Mem[77][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[77][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[77][9]~feeder_combout\);

-- Location: LCCOMB_X22_Y12_N10
\mem|Mem[89][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[89][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[89][9]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N2
\mem|Mem[87][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[87][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[87][9]~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N26
\mem|Mem[109][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[109][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[109][9]~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N28
\mem|Mem[117][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[117][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[117][9]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N16
\mem|Mem[94][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[94][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[94][9]~feeder_combout\);

-- Location: LCCOMB_X20_Y14_N18
\mem|Mem[85][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[85][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(9),
	combout => \mem|Mem[85][9]~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N0
\mem|Mem[82][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[82][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[82][9]~feeder_combout\);

-- Location: LCCOMB_X10_Y13_N10
\mem|Mem[118][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[118][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[118][9]~feeder_combout\);

-- Location: LCCOMB_X11_Y12_N24
\mem|Mem[114][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[114][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[114][9]~feeder_combout\);

-- Location: LCCOMB_X10_Y10_N30
\mem|Mem[105][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[105][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[105][9]~feeder_combout\);

-- Location: LCCOMB_X10_Y10_N24
\mem|Mem[73][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[73][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[73][9]~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N0
\mar1|MAR[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|MAR[9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mar1|MAR[9]~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N24
\mem|Mem[92][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[92][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[92][9]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N2
\mem|Mem[90][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[90][9]~feeder_combout\ = \alu1|out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(9),
	combout => \mem|Mem[90][9]~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N30
\mem|Mem[101][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[101][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[101][10]~feeder_combout\);

-- Location: LCCOMB_X12_Y14_N14
\mem|Mem[113][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[113][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[113][10]~feeder_combout\);

-- Location: LCCOMB_X7_Y21_N12
\stack1|Stack~64feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~64feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \stack1|Stack~64feeder_combout\);

-- Location: LCCOMB_X8_Y21_N20
\mem|Mem[27][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[27][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[27][10]~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N4
\mem|Mem[105][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[105][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[105][10]~feeder_combout\);

-- Location: LCCOMB_X9_Y12_N10
\mem|Mem[123][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[123][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[123][10]~feeder_combout\);

-- Location: LCCOMB_X17_Y14_N8
\mem|Mem[68][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[68][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[68][10]~feeder_combout\);

-- Location: LCCOMB_X17_Y14_N2
\mem|Mem[116][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[116][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[116][10]~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N10
\mem|Mem[92][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[92][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[92][10]~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N14
\mem|Mem[75][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[75][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[75][10]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N12
\mem|Mem[109][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[109][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[109][10]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N6
\mem|Mem[41][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[41][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[41][10]~feeder_combout\);

-- Location: LCCOMB_X19_Y13_N30
\mem|Mem[76][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[76][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[76][10]~feeder_combout\);

-- Location: LCCOMB_X12_Y10_N22
\mem|Mem[106][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[106][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[106][10]~feeder_combout\);

-- Location: LCCOMB_X12_Y12_N12
\mem|Mem[126][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[126][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[126][10]~feeder_combout\);

-- Location: LCCOMB_X7_Y14_N28
\mem|Mem[121][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[121][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[121][10]~feeder_combout\);

-- Location: LCCOMB_X10_Y13_N6
\mem|Mem[118][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[118][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[118][10]~feeder_combout\);

-- Location: LCCOMB_X10_Y13_N12
\mem|Mem[73][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[73][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[73][10]~feeder_combout\);

-- Location: LCCOMB_X12_Y16_N14
\mem|Mem[50][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[50][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[50][10]~feeder_combout\);

-- Location: LCCOMB_X8_Y13_N24
\mem|Mem[89][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[89][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[89][10]~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N4
\mem|Mem[78][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[78][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[78][10]~feeder_combout\);

-- Location: LCCOMB_X14_Y13_N20
\mem|Mem[110][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[110][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[110][10]~feeder_combout\);

-- Location: LCCOMB_X10_Y9_N4
\mem|Mem[103][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[103][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[103][10]~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N18
\mem|Mem[97][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[97][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[97][10]~feeder_combout\);

-- Location: LCCOMB_X10_Y12_N6
\mem|Mem[115][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[115][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[115][10]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N16
\mem|Mem[70][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[70][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[70][10]~feeder_combout\);

-- Location: LCCOMB_X11_Y10_N14
\mem|Mem[98][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[98][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[98][10]~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N18
\mar1|MAR[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|MAR[10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mar1|MAR[10]~feeder_combout\);

-- Location: LCCOMB_X15_Y12_N26
\mem|Mem[125][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[125][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[125][10]~feeder_combout\);

-- Location: LCCOMB_X10_Y23_N24
\mem|Mem[45][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[45][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[45][10]~feeder_combout\);

-- Location: LCCOMB_X12_Y22_N24
\mem|Mem[51][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[51][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[51][10]~feeder_combout\);

-- Location: LCCOMB_X12_Y24_N14
\mem|Mem[55][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[55][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[55][10]~feeder_combout\);

-- Location: LCCOMB_X16_Y25_N30
\mem|Mem[60][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[60][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[60][10]~feeder_combout\);

-- Location: LCCOMB_X19_Y22_N20
\mem|Mem[25][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[25][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[25][10]~feeder_combout\);

-- Location: LCCOMB_X19_Y22_N14
\mem|Mem[57][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[57][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[57][10]~feeder_combout\);

-- Location: LCCOMB_X17_Y24_N20
\mem|Mem[44][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[44][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[44][10]~feeder_combout\);

-- Location: LCCOMB_X21_Y21_N2
\mem|Mem[47][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[47][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[47][10]~feeder_combout\);

-- Location: LCCOMB_X22_Y11_N30
\mem|Mem[91][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[91][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[91][10]~feeder_combout\);

-- Location: LCCOMB_X23_Y15_N16
\mem|Mem[95][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[95][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[95][10]~feeder_combout\);

-- Location: LCCOMB_X23_Y21_N26
\mem|Mem[40][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[40][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[40][10]~feeder_combout\);

-- Location: LCCOMB_X11_Y18_N6
\stack1|Stack~10feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~10feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \stack1|Stack~10feeder_combout\);

-- Location: LCCOMB_X9_Y21_N26
\mem|Mem[30][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[30][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[30][10]~feeder_combout\);

-- Location: LCCOMB_X23_Y12_N22
\mem|Mem[83][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[83][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[83][10]~feeder_combout\);

-- Location: LCCOMB_X22_Y15_N10
\mem|Mem[81][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[81][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[81][10]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N28
\mem|Mem[87][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[87][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[87][10]~feeder_combout\);

-- Location: LCCOMB_X22_Y14_N0
\mem|Mem[65][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[65][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[65][10]~feeder_combout\);

-- Location: LCCOMB_X23_Y13_N8
\mem|Mem[71][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[71][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[71][10]~feeder_combout\);

-- Location: LCCOMB_X22_Y17_N18
\mem|Mem[84][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[84][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[84][10]~feeder_combout\);

-- Location: LCCOMB_X14_Y21_N24
\mem|Mem[15][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[15][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[15][10]~feeder_combout\);

-- Location: LCCOMB_X19_Y21_N12
\mem|Mem[31][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[31][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[31][10]~feeder_combout\);

-- Location: LCCOMB_X21_Y20_N2
\mem|Mem[35][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[35][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[35][10]~feeder_combout\);

-- Location: LCCOMB_X24_Y21_N10
\mem|Mem[56][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[56][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[56][10]~feeder_combout\);

-- Location: LCCOMB_X23_Y20_N10
\mem|Mem[34][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[34][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[34][10]~feeder_combout\);

-- Location: LCCOMB_X19_Y24_N6
\mem|Mem[62][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[62][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[62][10]~feeder_combout\);

-- Location: LCCOMB_X17_Y25_N14
\mem|Mem[38][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[38][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[38][10]~feeder_combout\);

-- Location: LCCOMB_X12_Y21_N10
\mem|Mem[26][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[26][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[26][10]~feeder_combout\);

-- Location: LCCOMB_X12_Y20_N30
\mem|Mem[28][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[28][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(10),
	combout => \mem|Mem[28][10]~feeder_combout\);

-- Location: LCCOMB_X9_Y20_N2
\mem|Mem[24][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[24][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[24][10]~feeder_combout\);

-- Location: LCCOMB_X11_Y23_N22
\mem|Mem[13][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[13][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[13][10]~feeder_combout\);

-- Location: LCCOMB_X12_Y25_N16
\mem|Mem[53][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[53][10]~feeder_combout\ = \alu1|out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(10),
	combout => \mem|Mem[53][10]~feeder_combout\);

-- Location: LCCOMB_X14_Y11_N10
\mem|Mem[99][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[99][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[99][11]~feeder_combout\);

-- Location: LCCOMB_X11_Y12_N28
\mem|Mem[82][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[82][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[82][11]~feeder_combout\);

-- Location: LCCOMB_X14_Y13_N16
\mem|Mem[108][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[108][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[108][11]~feeder_combout\);

-- Location: LCCOMB_X11_Y17_N16
\mem|Mem[17][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[17][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[17][11]~feeder_combout\);

-- Location: LCCOMB_X12_Y16_N16
\mem|Mem[122][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[122][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[122][11]~feeder_combout\);

-- Location: LCCOMB_X10_Y17_N0
\mem|Mem[28][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[28][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[28][11]~feeder_combout\);

-- Location: LCCOMB_X9_Y12_N12
\mem|Mem[123][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[123][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[123][11]~feeder_combout\);

-- Location: LCCOMB_X9_Y14_N8
\mem|Mem[100][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[100][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[100][11]~feeder_combout\);

-- Location: LCCOMB_X14_Y9_N12
\mem|Mem[111][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[111][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[111][11]~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N30
\mem|Mem[78][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[78][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[78][11]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N28
\mem|Mem[118][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[118][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[118][11]~feeder_combout\);

-- Location: LCCOMB_X14_Y14_N18
\mem|Mem[96][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[96][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[96][11]~feeder_combout\);

-- Location: LCCOMB_X10_Y14_N8
\mem|Mem[104][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[104][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[104][11]~feeder_combout\);

-- Location: LCCOMB_X7_Y14_N30
\mem|Mem[121][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[121][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[121][11]~feeder_combout\);

-- Location: LCCOMB_X11_Y9_N14
\mem|Mem[86][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[86][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[86][11]~feeder_combout\);

-- Location: LCCOMB_X12_Y10_N2
\mem|Mem[106][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[106][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[106][11]~feeder_combout\);

-- Location: LCCOMB_X11_Y10_N8
\mem|Mem[98][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[98][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[98][11]~feeder_combout\);

-- Location: LCCOMB_X10_Y9_N8
\mem|Mem[103][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[103][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[103][11]~feeder_combout\);

-- Location: LCCOMB_X9_Y11_N8
\mem|Mem[107][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[107][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[107][11]~feeder_combout\);

-- Location: LCCOMB_X10_Y10_N18
\mem|Mem[105][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[105][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[105][11]~feeder_combout\);

-- Location: LCCOMB_X10_Y23_N12
\mem|Mem[37][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[37][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[37][11]~feeder_combout\);

-- Location: LCCOMB_X7_Y21_N14
\stack1|Stack~65feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~65feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \stack1|Stack~65feeder_combout\);

-- Location: LCCOMB_X8_Y21_N16
\mem|Mem[59][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[59][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[59][11]~feeder_combout\);

-- Location: LCCOMB_X9_Y21_N30
\mem|Mem[30][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[30][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[30][11]~feeder_combout\);

-- Location: LCCOMB_X9_Y21_N4
\mem|Mem[22][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[22][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[22][11]~feeder_combout\);

-- Location: LCCOMB_X9_Y20_N4
\mem|Mem[25][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[25][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[25][11]~feeder_combout\);

-- Location: LCCOMB_X10_Y24_N22
\mem|Mem[54][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[54][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[54][11]~feeder_combout\);

-- Location: LCCOMB_X10_Y24_N0
\mem|Mem[52][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[52][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[52][11]~feeder_combout\);

-- Location: LCCOMB_X10_Y20_N14
\mem|Mem[23][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[23][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[23][11]~feeder_combout\);

-- Location: LCCOMB_X20_Y15_N24
\mem|Mem[101][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[101][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[101][11]~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N30
\mem|Mem[49][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[49][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[49][11]~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N6
\mem|Mem[92][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[92][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[92][11]~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N28
\mem|Mem[80][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[80][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[80][11]~feeder_combout\);

-- Location: LCCOMB_X23_Y12_N24
\mem|Mem[83][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[83][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[83][11]~feeder_combout\);

-- Location: LCCOMB_X19_Y13_N18
\mem|Mem[93][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[93][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[93][11]~feeder_combout\);

-- Location: LCCOMB_X17_Y15_N26
\mem|Mem[113][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[113][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[113][11]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N30
\mem|Mem[87][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[87][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[87][11]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N16
\mem|Mem[125][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[125][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[125][11]~feeder_combout\);

-- Location: LCCOMB_X20_Y17_N18
\mem|Mem[61][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[61][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[61][11]~feeder_combout\);

-- Location: LCCOMB_X22_Y17_N28
\mem|Mem[84][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[84][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[84][11]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N28
\mem|Mem[94][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[94][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[94][11]~feeder_combout\);

-- Location: LCCOMB_X21_Y20_N4
\mem|Mem[33][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[33][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[33][11]~feeder_combout\);

-- Location: LCCOMB_X11_Y20_N2
\mem|Mem[51][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[51][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[51][11]~feeder_combout\);

-- Location: LCCOMB_X11_Y24_N8
\mem|Mem[45][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[45][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[45][11]~feeder_combout\);

-- Location: LCCOMB_X22_Y15_N14
\mem|Mem[81][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[81][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[81][11]~feeder_combout\);

-- Location: LCCOMB_X22_Y15_N8
\mem|Mem[85][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[85][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[85][11]~feeder_combout\);

-- Location: LCCOMB_X23_Y15_N28
\mem|Mem[95][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[95][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[95][11]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N16
\mem|Mem[88][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[88][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[88][11]~feeder_combout\);

-- Location: LCCOMB_X14_Y22_N22
\mem|Mem[39][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[39][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[39][11]~feeder_combout\);

-- Location: LCCOMB_X19_Y22_N16
\mem|Mem[57][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[57][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[57][11]~feeder_combout\);

-- Location: LCCOMB_X14_Y24_N2
\mem|Mem[46][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[46][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mem|Mem[46][11]~feeder_combout\);

-- Location: LCCOMB_X15_Y25_N26
\mem|Mem[41][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[41][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[41][11]~feeder_combout\);

-- Location: LCCOMB_X17_Y21_N6
\mem|Mem[14][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[14][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[14][11]~feeder_combout\);

-- Location: LCCOMB_X19_Y21_N16
\mem|Mem[31][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[31][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[31][11]~feeder_combout\);

-- Location: LCCOMB_X20_Y21_N6
\mem|Mem[42][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[42][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[42][11]~feeder_combout\);

-- Location: LCCOMB_X19_Y24_N16
\mem|Mem[62][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[62][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[62][11]~feeder_combout\);

-- Location: LCCOMB_X22_Y24_N8
\mem|Mem[34][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[34][11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \mem|Mem[34][11]~feeder_combout\);

-- Location: LCCOMB_X16_Y16_N2
\mem|Mem[41][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[41][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[41][12]~feeder_combout\);

-- Location: LCCOMB_X22_Y20_N24
\mem|Mem[32][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[32][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[32][12]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N12
\mem|Mem[88][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[88][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[88][12]~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N8
\mem|Mem[17][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[17][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[17][12]~feeder_combout\);

-- Location: LCCOMB_X20_Y21_N2
\mem|Mem[58][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[58][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[58][12]~feeder_combout\);

-- Location: LCCOMB_X21_Y21_N6
\mem|Mem[47][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[47][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[47][12]~feeder_combout\);

-- Location: LCCOMB_X12_Y24_N2
\mem|Mem[55][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[55][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[55][12]~feeder_combout\);

-- Location: LCCOMB_X14_Y24_N12
\mem|Mem[46][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[46][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[46][12]~feeder_combout\);

-- Location: LCCOMB_X11_Y24_N2
\mem|Mem[45][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[45][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[45][12]~feeder_combout\);

-- Location: LCCOMB_X14_Y25_N14
\mem|Mem[40][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[40][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[40][12]~feeder_combout\);

-- Location: LCCOMB_X12_Y20_N4
\mem|Mem[29][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[29][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[29][12]~feeder_combout\);

-- Location: LCCOMB_X20_Y18_N22
\mem|Mem[35][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[35][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[35][12]~feeder_combout\);

-- Location: LCCOMB_X19_Y22_N10
\mem|Mem[57][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[57][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[57][12]~feeder_combout\);

-- Location: LCCOMB_X19_Y21_N28
\mem|Mem[31][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[31][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[31][12]~feeder_combout\);

-- Location: LCCOMB_X17_Y20_N2
\mem|Mem[34][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[34][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[34][12]~feeder_combout\);

-- Location: LCCOMB_X22_Y17_N22
\mem|Mem[86][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[86][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[86][12]~feeder_combout\);

-- Location: LCCOMB_X24_Y21_N6
\mem|Mem[56][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[56][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[56][12]~feeder_combout\);

-- Location: LCCOMB_X20_Y15_N6
\mem|Mem[117][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[117][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[117][12]~feeder_combout\);

-- Location: LCCOMB_X23_Y15_N0
\mem|Mem[95][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[95][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[95][12]~feeder_combout\);

-- Location: LCCOMB_X19_Y19_N30
\mem|Mem[33][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[33][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[33][12]~feeder_combout\);

-- Location: LCCOMB_X22_Y15_N4
\mem|Mem[85][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[85][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[85][12]~feeder_combout\);

-- Location: LCCOMB_X23_Y12_N2
\mem|Mem[83][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[83][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[83][12]~feeder_combout\);

-- Location: LCCOMB_X21_Y12_N0
\mem|Mem[79][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[79][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[79][12]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N16
\mem|Mem[109][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[109][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[109][12]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N26
\mem|Mem[77][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[77][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[77][12]~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N6
\mem|Mem[82][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[82][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[82][12]~feeder_combout\);

-- Location: LCCOMB_X11_Y12_N8
\mem|Mem[114][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[114][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[114][12]~feeder_combout\);

-- Location: LCCOMB_X19_Y13_N12
\mem|Mem[76][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[76][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[76][12]~feeder_combout\);

-- Location: LCCOMB_X10_Y9_N26
\mem|Mem[102][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[102][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[102][12]~feeder_combout\);

-- Location: LCCOMB_X11_Y11_N0
\mem|Mem[72][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[72][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[72][12]~feeder_combout\);

-- Location: LCCOMB_X10_Y11_N22
\mem|Mem[66][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[66][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[66][12]~feeder_combout\);

-- Location: LCCOMB_X15_Y11_N2
\mem|Mem[67][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[67][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[67][12]~feeder_combout\);

-- Location: LCCOMB_X14_Y9_N14
\mem|Mem[111][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[111][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[111][12]~feeder_combout\);

-- Location: LCCOMB_X12_Y10_N14
\mem|Mem[106][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[106][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[106][12]~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N0
\mem|Mem[70][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[70][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[70][12]~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N16
\mem|Mem[94][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[94][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[94][12]~feeder_combout\);

-- Location: LCCOMB_X11_Y14_N24
\mem|Mem[120][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[120][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[120][12]~feeder_combout\);

-- Location: LCCOMB_X9_Y12_N30
\mem|Mem[123][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[123][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[123][12]~feeder_combout\);

-- Location: LCCOMB_X9_Y11_N10
\mem|Mem[107][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[107][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[107][12]~feeder_combout\);

-- Location: LCCOMB_X8_Y14_N6
\mem|Mem[26][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[26][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[26][12]~feeder_combout\);

-- Location: LCCOMB_X9_Y14_N26
\mem|Mem[108][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[108][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[108][12]~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N12
\mem|Mem[124][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[124][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[124][12]~feeder_combout\);

-- Location: LCCOMB_X10_Y13_N18
\mem|Mem[118][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[118][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[118][12]~feeder_combout\);

-- Location: LCCOMB_X10_Y13_N24
\mem|Mem[73][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[73][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[73][12]~feeder_combout\);

-- Location: LCCOMB_X8_Y13_N14
\mem|Mem[89][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[89][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[89][12]~feeder_combout\);

-- Location: LCCOMB_X10_Y10_N14
\mem|Mem[105][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[105][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[105][12]~feeder_combout\);

-- Location: LCCOMB_X10_Y12_N8
\mem|Mem[115][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[115][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[115][12]~feeder_combout\);

-- Location: LCCOMB_X10_Y12_N26
\mem|Mem[119][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[119][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[119][12]~feeder_combout\);

-- Location: LCCOMB_X11_Y10_N26
\mem|Mem[98][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[98][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[98][12]~feeder_combout\);

-- Location: LCCOMB_X11_Y18_N22
\stack1|Stack~12feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~12feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \stack1|Stack~12feeder_combout\);

-- Location: LCCOMB_X10_Y20_N0
\mem|Mem[23][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[23][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[23][12]~feeder_combout\);

-- Location: LCCOMB_X9_Y23_N6
\mem|Mem[14][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[14][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[14][12]~feeder_combout\);

-- Location: LCCOMB_X10_Y24_N18
\mem|Mem[54][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[54][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[54][12]~feeder_combout\);

-- Location: LCCOMB_X10_Y24_N28
\mem|Mem[52][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[52][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[52][12]~feeder_combout\);

-- Location: LCCOMB_X10_Y23_N6
\mem|Mem[37][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[37][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[37][12]~feeder_combout\);

-- Location: LCCOMB_X10_Y17_N20
\mem|Mem[28][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[28][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[28][12]~feeder_combout\);

-- Location: LCCOMB_X10_Y17_N22
\mem|Mem[16][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[16][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(12),
	combout => \mem|Mem[16][12]~feeder_combout\);

-- Location: LCCOMB_X8_Y21_N28
\mem|Mem[59][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[59][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[59][12]~feeder_combout\);

-- Location: LCCOMB_X8_Y21_N10
\mem|Mem[27][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[27][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[27][12]~feeder_combout\);

-- Location: LCCOMB_X7_Y21_N24
\stack1|Stack~66feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~66feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \stack1|Stack~66feeder_combout\);

-- Location: LCCOMB_X11_Y21_N28
\mem|Mem[19][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[19][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[19][12]~feeder_combout\);

-- Location: LCCOMB_X10_Y21_N30
\mem|Mem[18][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[18][12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mem|Mem[18][12]~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N24
\mem|Mem[86][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[86][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[86][13]~feeder_combout\);

-- Location: LCCOMB_X23_Y19_N30
\mem|Mem[50][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[50][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[50][13]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N30
\mem|Mem[125][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[125][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[125][13]~feeder_combout\);

-- Location: LCCOMB_X23_Y12_N14
\mem|Mem[87][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[87][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[87][13]~feeder_combout\);

-- Location: LCCOMB_X14_Y11_N30
\mem|Mem[99][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[99][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[99][13]~feeder_combout\);

-- Location: LCCOMB_X14_Y9_N24
\mem|Mem[111][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[111][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[111][13]~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N24
\mem|Mem[97][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[97][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[97][13]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N6
\mem|Mem[70][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[70][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[70][13]~feeder_combout\);

-- Location: LCCOMB_X11_Y10_N28
\mem|Mem[102][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[102][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[102][13]~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N14
\mem|Mem[77][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[77][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[77][13]~feeder_combout\);

-- Location: LCCOMB_X23_Y18_N12
\mem|Mem[67][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[67][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[67][13]~feeder_combout\);

-- Location: LCCOMB_X19_Y22_N30
\mem|Mem[25][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[25][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[25][13]~feeder_combout\);

-- Location: LCCOMB_X22_Y20_N20
\mem|Mem[42][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[42][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[42][13]~feeder_combout\);

-- Location: LCCOMB_X22_Y14_N8
\mem|Mem[65][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[65][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[65][13]~feeder_combout\);

-- Location: LCCOMB_X17_Y15_N16
\mem|Mem[113][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[113][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[113][13]~feeder_combout\);

-- Location: LCCOMB_X22_Y15_N30
\mem|Mem[81][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[81][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[81][13]~feeder_combout\);

-- Location: LCCOMB_X14_Y13_N14
\mem|Mem[110][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[110][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[110][13]~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N20
\mem|Mem[78][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[78][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[78][13]~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N14
\mem|Mem[92][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[92][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[92][13]~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N30
\mem|Mem[126][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[126][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[126][13]~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N28
\mem|Mem[94][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[94][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[94][13]~feeder_combout\);

-- Location: LCCOMB_X20_Y14_N28
\mem|Mem[84][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[84][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[84][13]~feeder_combout\);

-- Location: LCCOMB_X22_Y11_N4
\mem|Mem[91][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[91][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[91][13]~feeder_combout\);

-- Location: LCCOMB_X20_Y17_N8
\mem|Mem[60][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[60][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[60][13]~feeder_combout\);

-- Location: LCCOMB_X17_Y14_N20
\mem|Mem[68][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[68][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[68][13]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N0
\mem|Mem[109][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[109][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[109][13]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N26
\mem|Mem[41][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[41][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[41][13]~feeder_combout\);

-- Location: LCCOMB_X20_Y15_N18
\mem|Mem[117][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[117][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[117][13]~feeder_combout\);

-- Location: LCCOMB_X11_Y24_N20
\mem|Mem[47][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[47][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[47][13]~feeder_combout\);

-- Location: LCCOMB_X7_Y21_N2
\stack1|Stack~67feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~67feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \stack1|Stack~67feeder_combout\);

-- Location: LCCOMB_X9_Y21_N14
\mem|Mem[30][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[30][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[30][13]~feeder_combout\);

-- Location: LCCOMB_X9_Y21_N12
\mem|Mem[22][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[22][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[22][13]~feeder_combout\);

-- Location: LCCOMB_X8_Y21_N0
\mem|Mem[59][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[59][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[59][13]~feeder_combout\);

-- Location: LCCOMB_X11_Y23_N28
\mem|Mem[29][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[29][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[29][13]~feeder_combout\);

-- Location: LCCOMB_X10_Y24_N6
\mem|Mem[54][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[54][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[54][13]~feeder_combout\);

-- Location: LCCOMB_X16_Y13_N6
\mem|Mem[73][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[73][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[73][13]~feeder_combout\);

-- Location: LCCOMB_X10_Y11_N10
\mem|Mem[75][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[75][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[75][13]~feeder_combout\);

-- Location: LCCOMB_X7_Y14_N2
\mem|Mem[121][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[121][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[121][13]~feeder_combout\);

-- Location: LCCOMB_X9_Y14_N0
\mem|Mem[100][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[100][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[100][13]~feeder_combout\);

-- Location: LCCOMB_X8_Y13_N16
\mem|Mem[89][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[89][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[89][13]~feeder_combout\);

-- Location: LCCOMB_X10_Y12_N20
\mem|Mem[119][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[119][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[119][13]~feeder_combout\);

-- Location: LCCOMB_X10_Y10_N16
\mem|Mem[105][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[105][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[105][13]~feeder_combout\);

-- Location: LCCOMB_X11_Y12_N10
\mem|Mem[114][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[114][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[114][13]~feeder_combout\);

-- Location: LCCOMB_X11_Y13_N22
\mem|Mem[122][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[122][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[122][13]~feeder_combout\);

-- Location: LCCOMB_X9_Y20_N10
\mem|Mem[24][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[24][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[24][13]~feeder_combout\);

-- Location: LCCOMB_X10_Y23_N8
\mem|Mem[45][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[45][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[45][13]~feeder_combout\);

-- Location: LCCOMB_X10_Y23_N18
\mem|Mem[37][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[37][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[37][13]~feeder_combout\);

-- Location: LCCOMB_X11_Y21_N22
\mem|Mem[19][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[19][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[19][13]~feeder_combout\);

-- Location: LCCOMB_X10_Y20_N18
\mem|Mem[23][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[23][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[23][13]~feeder_combout\);

-- Location: LCCOMB_X12_Y21_N28
\mem|Mem[18][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[18][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[18][13]~feeder_combout\);

-- Location: LCCOMB_X11_Y20_N10
\mem|Mem[51][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[51][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[51][13]~feeder_combout\);

-- Location: LCCOMB_X17_Y24_N12
\mem|Mem[44][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[44][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[44][13]~feeder_combout\);

-- Location: LCCOMB_X17_Y25_N24
\mem|Mem[38][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[38][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[38][13]~feeder_combout\);

-- Location: LCCOMB_X23_Y21_N30
\mem|Mem[40][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[40][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[40][13]~feeder_combout\);

-- Location: LCCOMB_X23_Y21_N16
\mem|Mem[56][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[56][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[56][13]~feeder_combout\);

-- Location: LCCOMB_X22_Y21_N14
\mem|Mem[43][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[43][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[43][13]~feeder_combout\);

-- Location: LCCOMB_X15_Y24_N28
\mem|Mem[31][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[31][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \mem|Mem[31][13]~feeder_combout\);

-- Location: LCCOMB_X14_Y22_N28
\mem|Mem[55][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[55][13]~feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(13),
	combout => \mem|Mem[55][13]~feeder_combout\);

-- Location: LCCOMB_X15_Y15_N24
\stack1|Stack~13feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~13feeder_combout\ = \alu1|out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(13),
	combout => \stack1|Stack~13feeder_combout\);

-- Location: LCCOMB_X21_Y14_N28
\mem|Mem[82][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[82][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[82][14]~feeder_combout\);

-- Location: LCCOMB_X22_Y12_N20
\mem|Mem[89][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[89][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[89][14]~feeder_combout\);

-- Location: LCCOMB_X14_Y22_N6
\mem|Mem[55][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[55][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \mem|Mem[55][14]~feeder_combout\);

-- Location: LCCOMB_X7_Y21_N4
\stack1|Stack~68feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~68feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \stack1|Stack~68feeder_combout\);

-- Location: LCCOMB_X9_Y14_N18
\mem|Mem[108][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[108][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[108][14]~feeder_combout\);

-- Location: LCCOMB_X9_Y14_N4
\mem|Mem[100][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[100][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[100][14]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N8
\mem|Mem[93][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[93][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \mem|Mem[93][14]~feeder_combout\);

-- Location: LCCOMB_X22_Y15_N24
\mem|Mem[81][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[81][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \mem|Mem[81][14]~feeder_combout\);

-- Location: LCCOMB_X20_Y17_N4
\mem|Mem[61][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[61][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[61][14]~feeder_combout\);

-- Location: LCCOMB_X23_Y15_N8
\mem|Mem[95][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[95][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[95][14]~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N26
\mem|Mem[97][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[97][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[97][14]~feeder_combout\);

-- Location: LCCOMB_X9_Y12_N2
\mem|Mem[83][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[83][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \mem|Mem[83][14]~feeder_combout\);

-- Location: LCCOMB_X8_Y14_N16
\mem|Mem[119][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[119][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[119][14]~feeder_combout\);

-- Location: LCCOMB_X11_Y9_N0
\mem|Mem[86][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[86][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \mem|Mem[86][14]~feeder_combout\);

-- Location: LCCOMB_X11_Y10_N0
\mem|Mem[98][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[98][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \mem|Mem[98][14]~feeder_combout\);

-- Location: LCCOMB_X10_Y9_N22
\mem|Mem[102][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[102][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \mem|Mem[102][14]~feeder_combout\);

-- Location: LCCOMB_X10_Y9_N24
\mem|Mem[103][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[103][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \mem|Mem[103][14]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N24
\mem|Mem[88][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[88][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[88][14]~feeder_combout\);

-- Location: LCCOMB_X23_Y20_N4
\mem|Mem[58][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[58][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[58][14]~feeder_combout\);

-- Location: LCCOMB_X15_Y11_N6
\mem|Mem[115][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[115][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[115][14]~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N20
\mem|Mem[124][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[124][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[124][14]~feeder_combout\);

-- Location: LCCOMB_X17_Y14_N10
\mem|Mem[116][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[116][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[116][14]~feeder_combout\);

-- Location: LCCOMB_X11_Y14_N26
\mem|Mem[104][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[104][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[104][14]~feeder_combout\);

-- Location: LCCOMB_X7_Y14_N12
\mem|Mem[105][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[105][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \mem|Mem[105][14]~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N6
\mem|Mem[80][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[80][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[80][14]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N20
\mem|Mem[109][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[109][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[109][14]~feeder_combout\);

-- Location: LCCOMB_X21_Y12_N26
\mem|Mem[111][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[111][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[111][14]~feeder_combout\);

-- Location: LCCOMB_X19_Y14_N4
\mem|Mem[33][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[33][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \mem|Mem[33][14]~feeder_combout\);

-- Location: LCCOMB_X12_Y20_N14
\mem|Mem[28][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[28][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[28][14]~feeder_combout\);

-- Location: LCCOMB_X9_Y20_N28
\mem|Mem[25][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[25][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[25][14]~feeder_combout\);

-- Location: LCCOMB_X11_Y17_N20
\mem|Mem[17][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[17][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \mem|Mem[17][14]~feeder_combout\);

-- Location: LCCOMB_X20_Y24_N6
\mem|Mem[39][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[39][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \mem|Mem[39][14]~feeder_combout\);

-- Location: LCCOMB_X10_Y24_N12
\mem|Mem[52][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[52][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \mem|Mem[52][14]~feeder_combout\);

-- Location: LCCOMB_X14_Y24_N22
\mem|Mem[46][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[46][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[46][14]~feeder_combout\);

-- Location: LCCOMB_X15_Y25_N8
\mem|Mem[41][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[41][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[41][14]~feeder_combout\);

-- Location: LCCOMB_X8_Y21_N2
\mem|Mem[27][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[27][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[27][14]~feeder_combout\);

-- Location: LCCOMB_X20_Y21_N14
\mem|Mem[42][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[42][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \mem|Mem[42][14]~feeder_combout\);

-- Location: LCCOMB_X11_Y24_N24
\mem|Mem[47][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[47][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[47][14]~feeder_combout\);

-- Location: LCCOMB_X15_Y15_N30
\stack1|Stack~15feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~15feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(15),
	combout => \stack1|Stack~15feeder_combout\);

-- Location: LCCOMB_X19_Y19_N14
\mem|Mem[33][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[33][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(15),
	combout => \mem|Mem[33][15]~feeder_combout\);

-- Location: LCCOMB_X16_Y16_N10
\mem|Mem[41][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[41][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[41][15]~feeder_combout\);

-- Location: LCCOMB_X17_Y15_N14
\mem|Mem[113][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[113][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[113][15]~feeder_combout\);

-- Location: LCCOMB_X9_Y14_N22
\mem|Mem[108][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[108][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[108][15]~feeder_combout\);

-- Location: LCCOMB_X16_Y13_N30
\mem|Mem[73][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[73][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[73][15]~feeder_combout\);

-- Location: LCCOMB_X17_Y14_N12
\mem|Mem[116][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[116][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[116][15]~feeder_combout\);

-- Location: LCCOMB_X22_Y17_N4
\mem|Mem[84][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[84][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(15),
	combout => \mem|Mem[84][15]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N4
\mem|Mem[88][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[88][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(15),
	combout => \mem|Mem[88][15]~feeder_combout\);

-- Location: LCCOMB_X23_Y15_N22
\mem|Mem[95][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[95][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(15),
	combout => \mem|Mem[95][15]~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N30
\mem|Mem[82][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[82][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(15),
	combout => \mem|Mem[82][15]~feeder_combout\);

-- Location: LCCOMB_X15_Y9_N4
\mem|Mem[76][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[76][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[76][15]~feeder_combout\);

-- Location: LCCOMB_X23_Y13_N10
\mem|Mem[71][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[71][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[71][15]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N12
\mem|Mem[109][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[109][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[109][15]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N30
\mem|Mem[77][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[77][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[77][15]~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N20
\mem|Mem[97][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[97][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[97][15]~feeder_combout\);

-- Location: LCCOMB_X11_Y12_N26
\mem|Mem[114][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[114][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[114][15]~feeder_combout\);

-- Location: LCCOMB_X9_Y12_N16
\mem|Mem[123][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[123][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[123][15]~feeder_combout\);

-- Location: LCCOMB_X10_Y11_N14
\mem|Mem[66][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[66][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[66][15]~feeder_combout\);

-- Location: LCCOMB_X9_Y11_N2
\mem|Mem[107][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[107][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[107][15]~feeder_combout\);

-- Location: LCCOMB_X10_Y13_N16
\mem|Mem[118][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[118][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[118][15]~feeder_combout\);

-- Location: LCCOMB_X9_Y13_N18
\mem|Mem[24][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[24][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[24][15]~feeder_combout\);

-- Location: LCCOMB_X8_Y14_N20
\mem|Mem[119][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[119][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[119][15]~feeder_combout\);

-- Location: LCCOMB_X8_Y14_N14
\mem|Mem[26][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[26][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[26][15]~feeder_combout\);

-- Location: LCCOMB_X8_Y13_N12
\mem|Mem[89][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[89][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[89][15]~feeder_combout\);

-- Location: LCCOMB_X11_Y11_N16
\mem|Mem[72][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[72][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[72][15]~feeder_combout\);

-- Location: LCCOMB_X11_Y9_N10
\mem|Mem[86][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[86][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[86][15]~feeder_combout\);

-- Location: LCCOMB_X10_Y9_N12
\mem|Mem[103][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[103][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[103][15]~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N4
\mem|Mem[94][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[94][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[94][15]~feeder_combout\);

-- Location: LCCOMB_X11_Y10_N10
\mem|Mem[98][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[98][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(15),
	combout => \mem|Mem[98][15]~feeder_combout\);

-- Location: LCCOMB_X11_Y17_N30
\mem|Mem[17][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[17][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[17][15]~feeder_combout\);

-- Location: LCCOMB_X12_Y20_N18
\mem|Mem[29][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[29][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[29][15]~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N12
\mem|Mem[25][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[25][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[25][15]~feeder_combout\);

-- Location: LCCOMB_X17_Y20_N18
\mem|Mem[34][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[34][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[34][15]~feeder_combout\);

-- Location: LCCOMB_X23_Y23_N16
\mem|Mem[44][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[44][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(15),
	combout => \mem|Mem[44][15]~feeder_combout\);

-- Location: LCCOMB_X23_Y21_N14
\mem|Mem[40][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[40][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[40][15]~feeder_combout\);

-- Location: LCCOMB_X19_Y21_N18
\mem|Mem[31][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[31][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[31][15]~feeder_combout\);

-- Location: LCCOMB_X14_Y24_N26
\mem|Mem[46][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[46][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(15),
	combout => \mem|Mem[46][15]~feeder_combout\);

-- Location: LCCOMB_X14_Y22_N26
\mem|Mem[55][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[55][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[55][15]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N2
\mem|Mem[93][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[93][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(15),
	combout => \mem|Mem[93][15]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N12
\mem|Mem[125][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[125][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(15),
	combout => \mem|Mem[125][15]~feeder_combout\);

-- Location: LCCOMB_X22_Y11_N2
\mem|Mem[91][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[91][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[91][15]~feeder_combout\);

-- Location: LCCOMB_X20_Y21_N0
\mem|Mem[42][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[42][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[42][15]~feeder_combout\);

-- Location: LCCOMB_X20_Y17_N16
\mem|Mem[60][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[60][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[60][15]~feeder_combout\);

-- Location: LCCOMB_X20_Y18_N12
\mem|Mem[35][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[35][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[35][15]~feeder_combout\);

-- Location: LCCOMB_X20_Y18_N6
\mem|Mem[32][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[32][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[32][15]~feeder_combout\);

-- Location: LCCOMB_X14_Y11_N18
\mem|Mem[99][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[99][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(15),
	combout => \mem|Mem[99][15]~feeder_combout\);

-- Location: LCCOMB_X14_Y13_N10
\mem|Mem[110][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[110][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[110][15]~feeder_combout\);

-- Location: LCCOMB_X11_Y14_N6
\mem|Mem[120][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[120][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(15),
	combout => \mem|Mem[120][15]~feeder_combout\);

-- Location: LCCOMB_X11_Y13_N4
\mem|Mem[106][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[106][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[106][15]~feeder_combout\);

-- Location: LCCOMB_X10_Y17_N14
\mem|Mem[16][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[16][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(15),
	combout => \mem|Mem[16][15]~feeder_combout\);

-- Location: LCCOMB_X10_Y21_N10
\mem|Mem[18][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[18][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[18][15]~feeder_combout\);

-- Location: LCCOMB_X8_Y21_N30
\mem|Mem[59][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[59][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(15),
	combout => \mem|Mem[59][15]~feeder_combout\);

-- Location: LCCOMB_X8_Y21_N4
\mem|Mem[27][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[27][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(15),
	combout => \mem|Mem[27][15]~feeder_combout\);

-- Location: LCCOMB_X9_Y21_N10
\mem|Mem[30][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[30][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[30][15]~feeder_combout\);

-- Location: LCCOMB_X11_Y24_N26
\mem|Mem[45][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[45][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[45][15]~feeder_combout\);

-- Location: LCCOMB_X11_Y24_N28
\mem|Mem[47][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[47][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[47][15]~feeder_combout\);

-- Location: LCCOMB_X11_Y25_N30
\mem|Mem[38][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[38][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[38][15]~feeder_combout\);

-- Location: LCCOMB_X10_Y25_N0
\mem|Mem[19][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[19][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(15),
	combout => \mem|Mem[19][15]~feeder_combout\);

-- Location: LCCOMB_X10_Y24_N14
\mem|Mem[54][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[54][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(15),
	combout => \mem|Mem[54][15]~feeder_combout\);

-- Location: LCCOMB_X10_Y24_N8
\mem|Mem[52][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[52][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(15),
	combout => \mem|Mem[52][15]~feeder_combout\);

-- Location: LCCOMB_X10_Y23_N20
\mem|Mem[37][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[37][15]~feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(15),
	combout => \mem|Mem[37][15]~feeder_combout\);

-- Location: LCCOMB_X10_Y13_N20
\mem|Mem[73][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[73][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[73][17]~feeder_combout\);

-- Location: LCCOMB_X15_Y25_N0
\mem|Mem[41][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[41][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[41][17]~feeder_combout\);

-- Location: LCCOMB_X8_Y21_N24
\mem|Mem[59][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[59][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[59][17]~feeder_combout\);

-- Location: LCCOMB_X7_Y23_N6
\stack1|Stack~71feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~71feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \stack1|Stack~71feeder_combout\);

-- Location: LCCOMB_X4_Y21_N16
\mem|Mem[22][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[22][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[22][17]~feeder_combout\);

-- Location: LCCOMB_X10_Y24_N10
\mem|Mem[54][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[54][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[54][17]~feeder_combout\);

-- Location: LCCOMB_X10_Y24_N20
\mem|Mem[52][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[52][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[52][17]~feeder_combout\);

-- Location: LCCOMB_X12_Y25_N0
\mem|Mem[53][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[53][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[53][17]~feeder_combout\);

-- Location: LCCOMB_X11_Y22_N28
\mem|Mem[27][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[27][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[27][17]~feeder_combout\);

-- Location: LCCOMB_X8_Y22_N12
\stack1|Stack~17feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~17feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \stack1|Stack~17feeder_combout\);

-- Location: LCCOMB_X9_Y13_N4
\mem|Mem[70][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[70][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[70][17]~feeder_combout\);

-- Location: LCCOMB_X9_Y13_N22
\mem|Mem[24][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[24][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[24][17]~feeder_combout\);

-- Location: LCCOMB_X9_Y14_N2
\mem|Mem[100][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[100][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[100][17]~feeder_combout\);

-- Location: LCCOMB_X8_Y14_N8
\mem|Mem[26][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[26][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[26][17]~feeder_combout\);

-- Location: LCCOMB_X9_Y11_N14
\mem|Mem[107][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[107][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[107][17]~feeder_combout\);

-- Location: LCCOMB_X9_Y11_N12
\mem|Mem[67][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[67][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[67][17]~feeder_combout\);

-- Location: LCCOMB_X10_Y11_N18
\mem|Mem[66][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[66][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[66][17]~feeder_combout\);

-- Location: LCCOMB_X10_Y15_N8
\mem|Mem[120][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[120][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[120][17]~feeder_combout\);

-- Location: LCCOMB_X11_Y9_N12
\mem|Mem[86][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[86][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[86][17]~feeder_combout\);

-- Location: LCCOMB_X11_Y10_N4
\mem|Mem[102][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[102][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[102][17]~feeder_combout\);

-- Location: LCCOMB_X11_Y13_N8
\mem|Mem[106][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[106][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[106][17]~feeder_combout\);

-- Location: LCCOMB_X11_Y12_N20
\mem|Mem[114][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[114][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[114][17]~feeder_combout\);

-- Location: LCCOMB_X19_Y22_N22
\mem|Mem[57][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[57][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[57][17]~feeder_combout\);

-- Location: LCCOMB_X19_Y24_N14
\mem|Mem[62][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[62][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[62][17]~feeder_combout\);

-- Location: LCCOMB_X20_Y21_N12
\mem|Mem[42][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[42][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[42][17]~feeder_combout\);

-- Location: LCCOMB_X23_Y21_N4
\mem|Mem[56][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[56][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[56][17]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N14
\mem|Mem[88][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[88][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[88][17]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N22
\mem|Mem[125][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[125][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[125][17]~feeder_combout\);

-- Location: LCCOMB_X23_Y13_N22
\mem|Mem[71][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[71][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[71][17]~feeder_combout\);

-- Location: LCCOMB_X17_Y21_N24
\mem|Mem[14][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[14][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[14][17]~feeder_combout\);

-- Location: LCCOMB_X17_Y10_N6
\mem|Mem[33][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[33][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[33][17]~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N10
\mem|Mem[126][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[126][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[126][17]~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N24
\mem|Mem[94][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[94][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[94][17]~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N8
\mem|Mem[124][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[124][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[124][17]~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N22
\mem|Mem[92][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[92][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[92][17]~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N4
\mem|Mem[90][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[90][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[90][17]~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N22
\mem|Mem[80][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[80][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[80][17]~feeder_combout\);

-- Location: LCCOMB_X20_Y12_N20
\mem|Mem[112][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[112][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[112][17]~feeder_combout\);

-- Location: LCCOMB_X21_Y12_N30
\mem|Mem[79][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[79][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[79][17]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N8
\mem|Mem[77][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[77][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[77][17]~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N8
\mem|Mem[101][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[101][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[101][17]~feeder_combout\);

-- Location: LCCOMB_X14_Y9_N4
\mem|Mem[111][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[111][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[111][17]~feeder_combout\);

-- Location: LCCOMB_X14_Y24_N20
\mem|Mem[46][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[46][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[46][17]~feeder_combout\);

-- Location: LCCOMB_X14_Y21_N28
\mem|Mem[13][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[13][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[13][17]~feeder_combout\);

-- Location: LCCOMB_X14_Y22_N20
\mem|Mem[39][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[39][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[39][17]~feeder_combout\);

-- Location: LCCOMB_X22_Y15_N22
\mem|Mem[81][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[81][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[81][17]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N24
\mem|Mem[85][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[85][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[85][17]~feeder_combout\);

-- Location: LCCOMB_X22_Y11_N14
\mem|Mem[91][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[91][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[91][17]~feeder_combout\);

-- Location: LCCOMB_X10_Y14_N28
\mem|Mem[104][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[104][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[104][16]~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N4
\mem|Mem[101][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[101][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[101][16]~feeder_combout\);

-- Location: LCCOMB_X8_Y14_N10
\mem|Mem[119][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[119][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[119][16]~feeder_combout\);

-- Location: LCCOMB_X19_Y15_N22
\mem|Mem[65][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[65][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[65][16]~feeder_combout\);

-- Location: LCCOMB_X14_Y9_N30
\mem|Mem[111][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[111][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[111][16]~feeder_combout\);

-- Location: LCCOMB_X17_Y10_N0
\mem|Mem[103][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[103][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[103][16]~feeder_combout\);

-- Location: LCCOMB_X10_Y9_N6
\mem|Mem[102][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[102][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[102][16]~feeder_combout\);

-- Location: LCCOMB_X9_Y11_N18
\mem|Mem[67][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[67][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[67][16]~feeder_combout\);

-- Location: LCCOMB_X11_Y9_N6
\mem|Mem[86][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[86][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[86][16]~feeder_combout\);

-- Location: LCCOMB_X11_Y13_N12
\mem|Mem[106][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[106][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[106][16]~feeder_combout\);

-- Location: LCCOMB_X10_Y12_N14
\mem|Mem[115][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[115][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[115][16]~feeder_combout\);

-- Location: LCCOMB_X9_Y14_N12
\mem|Mem[100][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[100][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[100][16]~feeder_combout\);

-- Location: LCCOMB_X12_Y20_N22
\mem|Mem[29][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[29][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[29][16]~feeder_combout\);

-- Location: LCCOMB_X17_Y15_N12
\mem|Mem[113][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[113][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[113][16]~feeder_combout\);

-- Location: LCCOMB_X20_Y18_N14
\mem|Mem[35][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[35][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[35][16]~feeder_combout\);

-- Location: LCCOMB_X20_Y18_N28
\mem|Mem[32][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[32][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[32][16]~feeder_combout\);

-- Location: LCCOMB_X22_Y12_N30
\mem|Mem[72][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[72][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[72][16]~feeder_combout\);

-- Location: LCCOMB_X20_Y15_N28
\mem|Mem[117][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[117][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[117][16]~feeder_combout\);

-- Location: LCCOMB_X23_Y20_N22
\mem|Mem[58][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[58][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[58][16]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N28
\mem|Mem[109][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[109][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[109][16]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N14
\mem|Mem[77][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[77][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[77][16]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N12
\mem|Mem[87][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[87][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[87][16]~feeder_combout\);

-- Location: LCCOMB_X14_Y24_N30
\mem|Mem[46][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[46][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[46][16]~feeder_combout\);

-- Location: LCCOMB_X6_Y22_N28
\mem|Mem[31][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[31][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[31][16]~feeder_combout\);

-- Location: LCCOMB_X9_Y21_N22
\mem|Mem[30][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[30][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[30][16]~feeder_combout\);

-- Location: LCCOMB_X17_Y21_N12
\mem|Mem[14][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[14][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[14][16]~feeder_combout\);

-- Location: LCCOMB_X12_Y24_N6
\mem|Mem[55][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[55][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[55][16]~feeder_combout\);

-- Location: LCCOMB_X20_Y17_N0
\mem|Mem[61][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[61][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[61][16]~feeder_combout\);

-- Location: LCCOMB_X23_Y21_N6
\mem|Mem[56][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[56][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[56][16]~feeder_combout\);

-- Location: LCCOMB_X7_Y23_N2
\stack1|Stack~70feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~70feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \stack1|Stack~70feeder_combout\);

-- Location: LCCOMB_X17_Y20_N12
\mem|Mem[34][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[34][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[34][16]~feeder_combout\);

-- Location: LCCOMB_X9_Y24_N30
\mem|Mem[37][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[37][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[37][16]~feeder_combout\);

-- Location: LCCOMB_X11_Y24_N10
\mem|Mem[45][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[45][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[45][16]~feeder_combout\);

-- Location: LCCOMB_X10_Y25_N2
\mem|Mem[19][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[19][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[19][16]~feeder_combout\);

-- Location: LCCOMB_X11_Y17_N4
\mem|Mem[17][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[17][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[17][16]~feeder_combout\);

-- Location: LCCOMB_X10_Y17_N30
\mem|Mem[28][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[28][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[28][16]~feeder_combout\);

-- Location: IOOBUF_X0_Y20_N9
\LEDout[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDout[0]~reg0_q\,
	devoe => ww_devoe,
	o => \LEDout[0]~output_o\);

-- Location: IOOBUF_X0_Y20_N2
\LEDout[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDout[1]~reg0_q\,
	devoe => ww_devoe,
	o => \LEDout[1]~output_o\);

-- Location: IOOBUF_X0_Y21_N23
\LEDout[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDout[2]~reg0_q\,
	devoe => ww_devoe,
	o => \LEDout[2]~output_o\);

-- Location: IOOBUF_X0_Y21_N16
\LEDout[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDout[3]~reg0_q\,
	devoe => ww_devoe,
	o => \LEDout[3]~output_o\);

-- Location: IOOBUF_X0_Y24_N23
\LEDout[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDout[4]~reg0_q\,
	devoe => ww_devoe,
	o => \LEDout[4]~output_o\);

-- Location: IOOBUF_X0_Y24_N16
\LEDout[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDout[5]~reg0_q\,
	devoe => ww_devoe,
	o => \LEDout[5]~output_o\);

-- Location: IOOBUF_X0_Y26_N23
\LEDout[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDout[6]~reg0_q\,
	devoe => ww_devoe,
	o => \LEDout[6]~output_o\);

-- Location: IOOBUF_X0_Y26_N16
\LEDout[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDout[7]~reg0_q\,
	devoe => ww_devoe,
	o => \LEDout[7]~output_o\);

-- Location: IOOBUF_X0_Y27_N9
\LEDout[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDout[8]~reg0_q\,
	devoe => ww_devoe,
	o => \LEDout[8]~output_o\);

-- Location: IOOBUF_X0_Y27_N16
\LEDout[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDout[9]~reg0_q\,
	devoe => ww_devoe,
	o => \LEDout[9]~output_o\);

-- Location: IOOBUF_X9_Y29_N9
\LEDout[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDout[10]~reg0_q\,
	devoe => ww_devoe,
	o => \LEDout[10]~output_o\);

-- Location: IOOBUF_X7_Y29_N30
\LEDout[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDout[11]~reg0_q\,
	devoe => ww_devoe,
	o => \LEDout[11]~output_o\);

-- Location: IOOBUF_X9_Y0_N16
\LEDout[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDout[12]~reg0_q\,
	devoe => ww_devoe,
	o => \LEDout[12]~output_o\);

-- Location: IOOBUF_X9_Y0_N30
\LEDout[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDout[13]~reg0_q\,
	devoe => ww_devoe,
	o => \LEDout[13]~output_o\);

-- Location: IOOBUF_X7_Y29_N16
\LEDout[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDout[14]~reg0_q\,
	devoe => ww_devoe,
	o => \LEDout[14]~output_o\);

-- Location: IOOBUF_X7_Y29_N23
\LEDout[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDout[15]~reg0_q\,
	devoe => ww_devoe,
	o => \LEDout[15]~output_o\);

-- Location: IOIBUF_X0_Y23_N1
\clk~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: IOIBUF_X0_Y23_N15
\rst~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst,
	o => \rst~input_o\);

-- Location: LCCOMB_X26_Y17_N24
\cb|en_alu~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|en_alu~0_combout\ = (\cb|Decoder0~0_combout\) # ((!\rst~input_o\ & \cb|en_alu~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Decoder0~0_combout\,
	datab => \rst~input_o\,
	datac => \cb|en_alu~q\,
	combout => \cb|en_alu~0_combout\);

-- Location: FF_X26_Y17_N9
\cb|en_alu\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \cb|en_alu~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|en_alu~q\);

-- Location: CLKCTRL_G18
\cb|en_alu~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \cb|en_alu~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \cb|en_alu~clkctrl_outclk\);

-- Location: LCCOMB_X19_Y15_N0
\alu1|out[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|out\(0) = (GLOBAL(\cb|en_alu~clkctrl_outclk\) & (\alu1|Add0~3_combout\)) # (!GLOBAL(\cb|en_alu~clkctrl_outclk\) & ((\alu1|out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu1|Add0~3_combout\,
	datab => \alu1|out\(0),
	datad => \cb|en_alu~clkctrl_outclk\,
	combout => \alu1|out\(0));

-- Location: LCCOMB_X20_Y19_N0
\mux|IR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR~0_combout\ = (\alu1|out\(0) & !\rst~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	datad => \rst~input_o\,
	combout => \mux|IR~0_combout\);

-- Location: LCCOMB_X24_Y15_N26
\cb|Mux10~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux10~7_combout\ = (\cb|count\(0) & (\cb|count\(2) & ((\cb|Mux10~6_combout\) # (!\cb|count\(1))))) # (!\cb|count\(0) & ((\cb|count\(1) $ (!\cb|count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux10~6_combout\,
	datab => \cb|count\(0),
	datac => \cb|count\(1),
	datad => \cb|count\(2),
	combout => \cb|Mux10~7_combout\);

-- Location: LCCOMB_X26_Y15_N18
\cb|Equal1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Equal1~3_combout\ = (!\mux|opcode\(1) & !\mux|opcode\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|opcode\(1),
	datad => \mux|opcode\(0),
	combout => \cb|Equal1~3_combout\);

-- Location: LCCOMB_X17_Y16_N20
\cb|Mux4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux4~2_combout\ = (\cb|count\(1) & \cb|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cb|count\(1),
	datad => \cb|count\(0),
	combout => \cb|Mux4~2_combout\);

-- Location: LCCOMB_X26_Y15_N20
\cb|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux2~2_combout\ = ((\cb|Equal1~3_combout\ & ((!\cb|Mux4~2_combout\))) # (!\cb|Equal1~3_combout\ & (!\rst~input_o\))) # (!\mux|opcode\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|opcode\(2),
	datab => \rst~input_o\,
	datac => \cb|Equal1~3_combout\,
	datad => \cb|Mux4~2_combout\,
	combout => \cb|Mux2~2_combout\);

-- Location: LCCOMB_X26_Y15_N8
\cb|Mux2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux2~4_combout\ = (\cb|count\(1) & (((!\rst~input_o\)))) # (!\cb|count\(1) & (!\cb|count\(0) & ((!\rst~input_o\) # (!\mux|opcode\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|opcode\(2),
	datab => \cb|count\(1),
	datac => \cb|count\(0),
	datad => \rst~input_o\,
	combout => \cb|Mux2~4_combout\);

-- Location: LCCOMB_X26_Y15_N10
\cb|Mux2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux2~5_combout\ = (\cb|Mux2~3_combout\ & ((\cb|Mux4~2_combout\) # ((\cb|count\(3) & \cb|Mux2~4_combout\)))) # (!\cb|Mux2~3_combout\ & (\cb|count\(3) & (\cb|Mux2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux2~3_combout\,
	datab => \cb|count\(3),
	datac => \cb|Mux2~4_combout\,
	datad => \cb|Mux4~2_combout\,
	combout => \cb|Mux2~5_combout\);

-- Location: LCCOMB_X26_Y15_N16
\cb|Mux2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux2~6_combout\ = (\cb|count\(2) & (((\cb|Mux2~5_combout\)))) # (!\cb|count\(2) & (\cb|Mux2~2_combout\ & (\cb|count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(2),
	datab => \cb|Mux2~2_combout\,
	datac => \cb|count\(3),
	datad => \cb|Mux2~5_combout\,
	combout => \cb|Mux2~6_combout\);

-- Location: FF_X26_Y15_N17
\cb|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cb|Mux2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|count\(3));

-- Location: LCCOMB_X26_Y15_N4
\cb|Mux6~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux6~3_combout\ = (\cb|count\(2) & ((\cb|count\(0)) # ((\cb|count\(1)) # (\mux|opcode\(1))))) # (!\cb|count\(2) & (((!\cb|count\(1))) # (!\cb|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(2),
	datab => \cb|count\(0),
	datac => \cb|count\(1),
	datad => \mux|opcode\(1),
	combout => \cb|Mux6~3_combout\);

-- Location: LCCOMB_X26_Y15_N28
\cb|Mux6~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux6~5_combout\ = (\mux|opcode\(2)) # (((\cb|Mux6~3_combout\) # (\mux|opcode\(0))) # (!\cb|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|opcode\(2),
	datab => \cb|count\(3),
	datac => \cb|Mux6~3_combout\,
	datad => \mux|opcode\(0),
	combout => \cb|Mux6~5_combout\);

-- Location: LCCOMB_X26_Y15_N24
\cb|Mux6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux6~4_combout\ = (\cb|Mux6~2_combout\) # ((!\rst~input_o\ & (\cb|re_ac~q\ & \cb|Mux6~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux6~2_combout\,
	datab => \rst~input_o\,
	datac => \cb|re_ac~q\,
	datad => \cb|Mux6~5_combout\,
	combout => \cb|Mux6~4_combout\);

-- Location: FF_X26_Y15_N25
\cb|re_ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cb|Mux6~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|re_ac~q\);

-- Location: LCCOMB_X8_Y23_N14
\mux|ouD~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|ouD~17_combout\ = (\cb|re_ac~q\ & (\mux|AC\(17))) # (!\cb|re_ac~q\ & ((\mux|IR\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|AC\(17),
	datab => \mux|IR\(17),
	datac => \cb|re_ac~q\,
	combout => \mux|ouD~17_combout\);

-- Location: LCCOMB_X26_Y17_N20
\cb|Selector0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Selector0~2_combout\ = (\cb|count\(3) & (!\cb|count\(1) & (\cb|count\(2) & !\cb|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(3),
	datab => \cb|count\(1),
	datac => \cb|count\(2),
	datad => \cb|count\(0),
	combout => \cb|Selector0~2_combout\);

-- Location: LCCOMB_X26_Y17_N0
\cb|wr_ac~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|wr_ac~0_combout\ = (\mux|opcode\(1)) # (\mux|opcode\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|opcode\(1),
	datad => \mux|opcode\(2),
	combout => \cb|wr_ac~0_combout\);

-- Location: LCCOMB_X26_Y17_N14
\cb|Selector0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Selector0~3_combout\ = (\cb|Selector0~1_combout\ & ((\cb|wr_ac~q\) # ((\cb|Selector0~2_combout\ & !\cb|wr_ac~0_combout\)))) # (!\cb|Selector0~1_combout\ & (\cb|Selector0~2_combout\ & ((!\cb|wr_ac~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Selector0~1_combout\,
	datab => \cb|Selector0~2_combout\,
	datac => \cb|wr_ac~q\,
	datad => \cb|wr_ac~0_combout\,
	combout => \cb|Selector0~3_combout\);

-- Location: FF_X26_Y17_N15
\cb|wr_ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cb|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|wr_ac~q\);

-- Location: LCCOMB_X20_Y19_N2
\mux|ouD[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|ouD[1]~1_combout\ = (\rst~input_o\) # ((\cb|re_ac~q\) # ((\cb|re_ir~q\ & !\cb|wr_ac~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|re_ir~q\,
	datab => \rst~input_o\,
	datac => \cb|re_ac~q\,
	datad => \cb|wr_ac~q\,
	combout => \mux|ouD[1]~1_combout\);

-- Location: FF_X8_Y23_N15
\mux|ouD[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|ouD~17_combout\,
	sclr => \rst~input_o\,
	ena => \mux|ouD[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|ouD\(17));

-- Location: LCCOMB_X15_Y20_N0
\stack1|Stack~5feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~5feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \stack1|Stack~5feeder_combout\);

-- Location: LCCOMB_X24_Y15_N28
\cb|wr_stck~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|wr_stck~0_combout\ = (\cb|count\(1) & (\cb|count\(3) & !\cb|count\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(1),
	datac => \cb|count\(3),
	datad => \cb|count\(2),
	combout => \cb|wr_stck~0_combout\);

-- Location: LCCOMB_X24_Y16_N8
\cb|wr_stck~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|wr_stck~1_combout\ = (\cb|Equal1~1_combout\ & ((\cb|wr_stck~0_combout\ & ((!\cb|count\(0)))) # (!\cb|wr_stck~0_combout\ & (\cb|wr_stck~q\)))) # (!\cb|Equal1~1_combout\ & (((\cb|wr_stck~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Equal1~1_combout\,
	datab => \cb|wr_stck~0_combout\,
	datac => \cb|wr_stck~q\,
	datad => \cb|count\(0),
	combout => \cb|wr_stck~1_combout\);

-- Location: FF_X24_Y16_N9
\cb|wr_stck\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cb|wr_stck~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|wr_stck~q\);

-- Location: LCCOMB_X5_Y23_N16
\stack1|Add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Add1~0_combout\ = \cb|wr_stck~q\ $ (\stack1|SP\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cb|wr_stck~q\,
	datac => \stack1|SP\(0),
	combout => \stack1|Add1~0_combout\);

-- Location: LCCOMB_X11_Y15_N10
\stack1|SP[0]~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|SP[0]~_wirecell_combout\ = !\stack1|SP\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \stack1|SP\(0),
	combout => \stack1|SP[0]~_wirecell_combout\);

-- Location: LCCOMB_X17_Y16_N14
\cb|Mux11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux11~2_combout\ = (!\cb|count\(2) & \cb|count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(2),
	datac => \cb|count\(3),
	combout => \cb|Mux11~2_combout\);

-- Location: LCCOMB_X17_Y16_N12
\cb|Mux12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux12~1_combout\ = \cb|count\(1) $ (\cb|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cb|count\(1),
	datad => \cb|count\(0),
	combout => \cb|Mux12~1_combout\);

-- Location: LCCOMB_X17_Y16_N10
\cb|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux12~0_combout\ = (!\rst~input_o\ & (\cb|re_stck~q\ & ((!\cb|wr_stck~0_combout\) # (!\cb|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Equal1~2_combout\,
	datab => \rst~input_o\,
	datac => \cb|re_stck~q\,
	datad => \cb|wr_stck~0_combout\,
	combout => \cb|Mux12~0_combout\);

-- Location: LCCOMB_X17_Y16_N18
\cb|Mux12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux12~2_combout\ = (\cb|Mux12~0_combout\) # ((\cb|Equal1~2_combout\ & (\cb|Mux11~2_combout\ & \cb|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Equal1~2_combout\,
	datab => \cb|Mux11~2_combout\,
	datac => \cb|Mux12~1_combout\,
	datad => \cb|Mux12~0_combout\,
	combout => \cb|Mux12~2_combout\);

-- Location: FF_X17_Y16_N19
\cb|re_stck\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cb|Mux12~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|re_stck~q\);

-- Location: FF_X5_Y23_N17
\stack1|SP[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Add1~0_combout\,
	asdata => \stack1|SP[0]~_wirecell_combout\,
	sclr => \rst~input_o\,
	sload => \cb|re_stck~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|SP\(0));

-- Location: LCCOMB_X14_Y15_N20
\stack1|ou_stckD[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|ou_stckD[3]~0_combout\ = (\rst~input_o\) # (\cb|re_stck~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~input_o\,
	datad => \cb|re_stck~q\,
	combout => \stack1|ou_stckD[3]~0_combout\);

-- Location: LCCOMB_X15_Y20_N6
\stack1|Stack~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~107_combout\ = (!\stack1|SP\(1) & (!\stack1|SP\(0) & (\cb|wr_stck~q\ & !\stack1|ou_stckD[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|SP\(1),
	datab => \stack1|SP\(0),
	datac => \cb|wr_stck~q\,
	datad => \stack1|ou_stckD[3]~0_combout\,
	combout => \stack1|Stack~107_combout\);

-- Location: FF_X15_Y20_N1
\stack1|Stack~5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~5feeder_combout\,
	ena => \stack1|Stack~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~5_q\);

-- Location: LCCOMB_X15_Y20_N20
\stack1|Stack~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~106_combout\ = (!\stack1|SP\(1) & (\stack1|SP\(0) & (\cb|wr_stck~q\ & !\stack1|ou_stckD[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|SP\(1),
	datab => \stack1|SP\(0),
	datac => \cb|wr_stck~q\,
	datad => \stack1|ou_stckD[3]~0_combout\,
	combout => \stack1|Stack~106_combout\);

-- Location: FF_X15_Y20_N31
\stack1|Stack~23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \alu1|out\(5),
	ena => \stack1|Stack~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~23_q\);

-- Location: LCCOMB_X8_Y23_N12
\stack1|SP~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|SP~0_combout\ = \stack1|SP\(1) $ (((\cb|re_stck~q\ & ((!\stack1|SP\(0)))) # (!\cb|re_stck~q\ & (\cb|wr_stck~q\ & \stack1|SP\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|wr_stck~q\,
	datab => \cb|re_stck~q\,
	datac => \stack1|SP\(1),
	datad => \stack1|SP\(0),
	combout => \stack1|SP~0_combout\);

-- Location: FF_X8_Y23_N13
\stack1|SP[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|SP~0_combout\,
	sclr => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|SP\(1));

-- Location: LCCOMB_X15_Y20_N22
\stack1|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Add0~0_combout\ = \stack1|SP\(0) $ (\stack1|SP\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \stack1|SP\(0),
	datad => \stack1|SP\(1),
	combout => \stack1|Add0~0_combout\);

-- Location: LCCOMB_X11_Y15_N2
\stack1|Stack~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~83_combout\ = (\stack1|Stack~82_combout\ & ((\stack1|Stack~5_q\) # ((!\stack1|Add0~0_combout\)))) # (!\stack1|Stack~82_combout\ & (((\stack1|Stack~23_q\ & \stack1|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~82_combout\,
	datab => \stack1|Stack~5_q\,
	datac => \stack1|Stack~23_q\,
	datad => \stack1|Add0~0_combout\,
	combout => \stack1|Stack~83_combout\);

-- Location: FF_X11_Y15_N3
\stack1|ou_stckD[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~83_combout\,
	sclr => \rst~input_o\,
	ena => \stack1|ou_stckD[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|ou_stckD\(5));

-- Location: LCCOMB_X16_Y20_N0
\mux|IR~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR~5_combout\ = (!\rst~input_o\ & \alu1|out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \alu1|out\(3),
	combout => \mux|IR~5_combout\);

-- Location: LCCOMB_X20_Y19_N12
\mux|AC[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|AC[4]~0_combout\ = (\rst~input_o\) # ((!\cb|re_ac~q\ & \cb|wr_ac~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datac => \cb|re_ac~q\,
	datad => \cb|wr_ac~q\,
	combout => \mux|AC[4]~0_combout\);

-- Location: FF_X16_Y20_N1
\mux|AC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR~5_combout\,
	ena => \mux|AC[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|AC\(3));

-- Location: LCCOMB_X14_Y18_N8
\mux|IR[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR[3]~feeder_combout\ = \mux|IR~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~5_combout\,
	combout => \mux|IR[3]~feeder_combout\);

-- Location: FF_X14_Y18_N9
\mux|IR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR[3]~feeder_combout\,
	ena => \mux|IR[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|IR\(3));

-- Location: LCCOMB_X10_Y19_N14
\mux|ouD~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|ouD~4_combout\ = (\cb|re_ac~q\ & (\mux|AC\(3))) # (!\cb|re_ac~q\ & ((\mux|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|re_ac~q\,
	datac => \mux|AC\(3),
	datad => \mux|IR\(3),
	combout => \mux|ouD~4_combout\);

-- Location: FF_X10_Y19_N15
\mux|ouD[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|ouD~4_combout\,
	sclr => \rst~input_o\,
	ena => \mux|ouD[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|ouD\(3));

-- Location: LCCOMB_X6_Y20_N2
\mux1|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~0_combout\ = \mux1|PC\(0) $ (VCC)
-- \mux1|Add0~1\ = CARRY(\mux1|PC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux1|PC\(0),
	datad => VCC,
	combout => \mux1|Add0~0_combout\,
	cout => \mux1|Add0~1\);

-- Location: LCCOMB_X6_Y20_N0
\mux1|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~2_combout\ = (\cb|pc_inc~q\ & (\mux1|Add0~0_combout\)) # (!\cb|pc_inc~q\ & ((\alu1|out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|pc_inc~q\,
	datab => \mux1|Add0~0_combout\,
	datac => \alu1|out\(0),
	combout => \mux1|Add0~2_combout\);

-- Location: LCCOMB_X26_Y15_N12
\cb|Equal1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Equal1~1_combout\ = (\mux|opcode\(1) & (!\mux|opcode\(2) & \mux|opcode\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|opcode\(1),
	datac => \mux|opcode\(2),
	datad => \mux|opcode\(0),
	combout => \cb|Equal1~1_combout\);

-- Location: LCCOMB_X24_Y16_N10
\cb|re_pc~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|re_pc~1_combout\ = (\cb|re_pc~q\ & !\rst~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cb|re_pc~q\,
	datac => \rst~input_o\,
	combout => \cb|re_pc~1_combout\);

-- Location: LCCOMB_X26_Y16_N28
\cb|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux14~0_combout\ = (\cb|count\(3) & ((\cb|re_pc~1_combout\) # ((\cb|Equal1~1_combout\ & \cb|count\(0))))) # (!\cb|count\(3) & (((!\cb|count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(3),
	datab => \cb|Equal1~1_combout\,
	datac => \cb|re_pc~1_combout\,
	datad => \cb|count\(0),
	combout => \cb|Mux14~0_combout\);

-- Location: LCCOMB_X26_Y16_N0
\cb|re_pc~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|re_pc~0_combout\ = (\cb|count\(1) & (\cb|Mux14~1_combout\)) # (!\cb|count\(1) & ((\cb|Mux14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux14~1_combout\,
	datab => \cb|count\(1),
	datad => \cb|Mux14~0_combout\,
	combout => \cb|re_pc~0_combout\);

-- Location: FF_X26_Y16_N1
\cb|re_pc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cb|re_pc~0_combout\,
	asdata => \cb|re_pc~1_combout\,
	sload => \cb|count\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|re_pc~q\);

-- Location: LCCOMB_X26_Y15_N0
\cb|Equal1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Equal1~2_combout\ = (!\mux|opcode\(1) & (!\mux|opcode\(0) & \mux|opcode\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|opcode\(1),
	datab => \mux|opcode\(0),
	datad => \mux|opcode\(2),
	combout => \cb|Equal1~2_combout\);

-- Location: LCCOMB_X26_Y16_N8
\cb|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux1~0_combout\ = (\cb|count\(3) & ((\cb|count\(2) & (!\cb|count\(1))) # (!\cb|count\(2) & (\cb|count\(1) & \cb|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(2),
	datab => \cb|count\(1),
	datac => \cb|count\(3),
	datad => \cb|Equal1~2_combout\,
	combout => \cb|Mux1~0_combout\);

-- Location: LCCOMB_X26_Y16_N16
\cb|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux1~2_combout\ = (\cb|Mux1~0_combout\ & (!\cb|count\(0) & ((\cb|Mux1~1_combout\) # (\cb|count\(1))))) # (!\cb|Mux1~0_combout\ & (\cb|Mux1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux1~1_combout\,
	datab => \cb|count\(1),
	datac => \cb|Mux1~0_combout\,
	datad => \cb|count\(0),
	combout => \cb|Mux1~2_combout\);

-- Location: FF_X26_Y16_N17
\cb|wr_pc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cb|Mux1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|wr_pc~q\);

-- Location: LCCOMB_X24_Y15_N6
\cb|Selector2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Selector2~0_combout\ = (\cb|count\(1)) # (((\cb|count\(0)) # (!\cb|count\(3))) # (!\cb|count\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(1),
	datab => \cb|count\(2),
	datac => \cb|count\(0),
	datad => \cb|count\(3),
	combout => \cb|Selector2~0_combout\);

-- Location: LCCOMB_X17_Y16_N28
\cb|Selector2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Selector2~1_combout\ = (\cb|wr_md~q\ & (!\rst~input_o\ & ((\cb|Selector2~0_combout\) # (!\cb|Equal1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Equal1~4_combout\,
	datab => \cb|wr_md~q\,
	datac => \cb|Selector2~0_combout\,
	datad => \rst~input_o\,
	combout => \cb|Selector2~1_combout\);

-- Location: LCCOMB_X17_Y16_N8
\cb|Selector2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Selector2~2_combout\ = (\cb|Selector2~1_combout\) # ((\cb|Equal1~4_combout\ & (\cb|Mux11~2_combout\ & \cb|Mux4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Equal1~4_combout\,
	datab => \cb|Selector2~1_combout\,
	datac => \cb|Mux11~2_combout\,
	datad => \cb|Mux4~2_combout\,
	combout => \cb|Selector2~2_combout\);

-- Location: FF_X17_Y16_N9
\cb|wr_md\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cb|Selector2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|wr_md~q\);

-- Location: LCCOMB_X26_Y17_N28
\cb|wr_md_mem~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|wr_md_mem~8_combout\ = (\cb|Mux7~0_combout\ & (\cb|wr_md_mem~q\ & ((\cb|wr_ac~0_combout\)))) # (!\cb|Mux7~0_combout\ & (((\cb|wr_md_mem~q\ & \cb|wr_ac~0_combout\)) # (!\cb|count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux7~0_combout\,
	datab => \cb|wr_md_mem~q\,
	datac => \cb|count\(3),
	datad => \cb|wr_ac~0_combout\,
	combout => \cb|wr_md_mem~8_combout\);

-- Location: LCCOMB_X26_Y17_N18
\cb|wr_md_mem~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|wr_md_mem~12_combout\ = (!\cb|count\(1) & (\cb|wr_md_mem~8_combout\ & (\cb|count\(2) & !\cb|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(1),
	datab => \cb|wr_md_mem~8_combout\,
	datac => \cb|count\(2),
	datad => \cb|count\(0),
	combout => \cb|wr_md_mem~12_combout\);

-- Location: LCCOMB_X26_Y17_N16
\cb|wr_md_mem~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|wr_md_mem~10_combout\ = (\cb|wr_md_mem~q\) # ((!\cb|Mux7~0_combout\ & (!\mux|opcode\(1) & !\mux|opcode\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux7~0_combout\,
	datab => \mux|opcode\(1),
	datac => \cb|wr_md_mem~q\,
	datad => \mux|opcode\(2),
	combout => \cb|wr_md_mem~10_combout\);

-- Location: LCCOMB_X26_Y17_N2
\cb|wr_md_mem~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|wr_md_mem~11_combout\ = (\cb|count\(3) & (\cb|wr_md_mem~10_combout\ & (!\cb|count\(2) & \cb|Mux4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(3),
	datab => \cb|wr_md_mem~10_combout\,
	datac => \cb|count\(2),
	datad => \cb|Mux4~2_combout\,
	combout => \cb|wr_md_mem~11_combout\);

-- Location: LCCOMB_X26_Y17_N10
\cb|wr_md_mem~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|wr_md_mem~9_combout\ = (\cb|wr_md_mem~12_combout\) # ((\cb|wr_md_mem~11_combout\) # ((\cb|Mux7~0_combout\ & \cb|wr_md_mem~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux7~0_combout\,
	datab => \cb|wr_md_mem~12_combout\,
	datac => \cb|wr_md_mem~q\,
	datad => \cb|wr_md_mem~11_combout\,
	combout => \cb|wr_md_mem~9_combout\);

-- Location: FF_X26_Y17_N11
\cb|wr_md_mem\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cb|wr_md_mem~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|wr_md_mem~q\);

-- Location: LCCOMB_X6_Y21_N20
\mux1|PC[5]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|PC[5]~0_combout\ = (\cb|re_md~q\) # (((\cb|wr_md~q\) # (\cb|wr_md_mem~q\)) # (!\cb|wr_pc~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|re_md~q\,
	datab => \cb|wr_pc~q\,
	datac => \cb|wr_md~q\,
	datad => \cb|wr_md_mem~q\,
	combout => \mux1|PC[5]~0_combout\);

-- Location: LCCOMB_X6_Y21_N30
\mux1|PC[5]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|PC[5]~1_combout\ = (\cb|pc_inc~q\) # ((\rst~input_o\) # ((!\cb|re_pc~q\ & !\mux1|PC[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|pc_inc~q\,
	datab => \rst~input_o\,
	datac => \cb|re_pc~q\,
	datad => \mux1|PC[5]~0_combout\,
	combout => \mux1|PC[5]~1_combout\);

-- Location: FF_X6_Y20_N1
\mux1|PC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|Add0~2_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|PC[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|PC\(0));

-- Location: LCCOMB_X6_Y21_N8
\mux1|MD~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|MD~0_combout\ = (\cb|wr_md_mem~q\ & (\mem|outD\(0))) # (!\cb|wr_md_mem~q\ & ((\alu1|out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|outD\(0),
	datab => \cb|wr_md_mem~q\,
	datad => \alu1|out\(0),
	combout => \mux1|MD~0_combout\);

-- Location: LCCOMB_X6_Y21_N26
\mux1|MD[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|MD[0]~1_combout\ = (\rst~input_o\) # ((!\cb|re_md~q\ & ((\cb|wr_md_mem~q\) # (\cb|wr_md~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|re_md~q\,
	datab => \cb|wr_md_mem~q\,
	datac => \cb|wr_md~q\,
	datad => \rst~input_o\,
	combout => \mux1|MD[0]~1_combout\);

-- Location: FF_X6_Y21_N9
\mux1|MD[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|MD~0_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|MD[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|MD\(0));

-- Location: LCCOMB_X6_Y21_N12
\mux1|out_data~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|out_data~0_combout\ = (\cb|re_md~q\ & ((\mux1|MD\(0)))) # (!\cb|re_md~q\ & (\mux1|PC\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|re_md~q\,
	datab => \mux1|PC\(0),
	datac => \mux1|MD\(0),
	combout => \mux1|out_data~0_combout\);

-- Location: LCCOMB_X26_Y16_N10
\cb|Selector5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Selector5~0_combout\ = (\cb|count\(2) & (!\cb|count\(3) & (\cb|count\(1) $ (\cb|count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(2),
	datab => \cb|count\(1),
	datac => \cb|count\(3),
	datad => \cb|count\(0),
	combout => \cb|Selector5~0_combout\);

-- Location: LCCOMB_X17_Y16_N30
\cb|Selector5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Selector5~1_combout\ = (\cb|Selector5~0_combout\ & (!\cb|count\(1))) # (!\cb|Selector5~0_combout\ & (((\cb|re_md~q\ & !\rst~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(1),
	datab => \cb|Selector5~0_combout\,
	datac => \cb|re_md~q\,
	datad => \rst~input_o\,
	combout => \cb|Selector5~1_combout\);

-- Location: FF_X17_Y16_N31
\cb|re_md\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cb|Selector5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|re_md~q\);

-- Location: LCCOMB_X6_Y21_N24
\mux1|out_data[16]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|out_data[16]~2_combout\ = (\cb|re_md~q\) # (!\mux1|out_data[16]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux1|out_data[16]~1_combout\,
	datac => \cb|re_md~q\,
	combout => \mux1|out_data[16]~2_combout\);

-- Location: FF_X14_Y17_N9
\mux1|out_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux1|out_data~0_combout\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \mux1|out_data[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|out_data\(0));

-- Location: LCCOMB_X14_Y17_N8
\ouD_b[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ouD_b[0]~0_combout\ = (\cb|re_stck~q\ & (\stack1|ou_stckD\(0))) # (!\cb|re_stck~q\ & ((\mux1|out_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|ou_stckD\(0),
	datac => \mux1|out_data\(0),
	datad => \cb|re_stck~q\,
	combout => \ouD_b[0]~0_combout\);

-- Location: LCCOMB_X14_Y17_N16
\alu1|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~4_combout\ = (\ouD_b[1]~1_combout\ & ((\mux|ouD\(1) & (\alu1|Add0~1\ & VCC)) # (!\mux|ouD\(1) & (!\alu1|Add0~1\)))) # (!\ouD_b[1]~1_combout\ & ((\mux|ouD\(1) & (!\alu1|Add0~1\)) # (!\mux|ouD\(1) & ((\alu1|Add0~1\) # (GND)))))
-- \alu1|Add0~5\ = CARRY((\ouD_b[1]~1_combout\ & (!\mux|ouD\(1) & !\alu1|Add0~1\)) # (!\ouD_b[1]~1_combout\ & ((!\alu1|Add0~1\) # (!\mux|ouD\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ouD_b[1]~1_combout\,
	datab => \mux|ouD\(1),
	datad => VCC,
	cin => \alu1|Add0~1\,
	combout => \alu1|Add0~4_combout\,
	cout => \alu1|Add0~5\);

-- Location: LCCOMB_X14_Y20_N30
\alu1|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~6_combout\ = (\cb|aluop\(1) & (\mux|ouD\(1) & ((!\cb|aluop\(0))))) # (!\cb|aluop\(1) & ((\cb|aluop\(0) & (\mux|ouD\(1))) # (!\cb|aluop\(0) & ((\alu1|Add0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|ouD\(1),
	datab => \cb|aluop\(1),
	datac => \alu1|Add0~4_combout\,
	datad => \cb|aluop\(0),
	combout => \alu1|Add0~6_combout\);

-- Location: LCCOMB_X15_Y20_N8
\stack1|Stack~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~104_combout\ = (\stack1|SP\(1) & (!\stack1|SP\(0) & (\cb|wr_stck~q\ & !\stack1|ou_stckD[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|SP\(1),
	datab => \stack1|SP\(0),
	datac => \cb|wr_stck~q\,
	datad => \stack1|ou_stckD[3]~0_combout\,
	combout => \stack1|Stack~104_combout\);

-- Location: FF_X11_Y18_N29
\stack1|Stack~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \stack1|Stack~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~37_q\);

-- Location: LCCOMB_X7_Y21_N18
\stack1|Stack~55feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~55feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \stack1|Stack~55feeder_combout\);

-- Location: LCCOMB_X15_Y20_N2
\stack1|Stack~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~105_combout\ = (\stack1|SP\(1) & (\stack1|SP\(0) & (\cb|wr_stck~q\ & !\stack1|ou_stckD[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|SP\(1),
	datab => \stack1|SP\(0),
	datac => \cb|wr_stck~q\,
	datad => \stack1|ou_stckD[3]~0_combout\,
	combout => \stack1|Stack~105_combout\);

-- Location: FF_X7_Y21_N19
\stack1|Stack~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~55feeder_combout\,
	ena => \stack1|Stack~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~55_q\);

-- Location: LCCOMB_X11_Y18_N28
\stack1|Stack~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~74_combout\ = (\stack1|SP\(1) & (\stack1|SP\(0) & (\stack1|Stack~37_q\))) # (!\stack1|SP\(1) & ((\stack1|SP\(0)) # ((\stack1|Stack~55_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|SP\(1),
	datab => \stack1|SP\(0),
	datac => \stack1|Stack~37_q\,
	datad => \stack1|Stack~55_q\,
	combout => \stack1|Stack~74_combout\);

-- Location: LCCOMB_X15_Y20_N24
\stack1|Stack~1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~1feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \stack1|Stack~1feeder_combout\);

-- Location: FF_X15_Y20_N25
\stack1|Stack~1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~1feeder_combout\,
	ena => \stack1|Stack~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~1_q\);

-- Location: LCCOMB_X11_Y15_N18
\stack1|Stack~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~75_combout\ = (\stack1|Add0~0_combout\ & ((\stack1|Stack~74_combout\ & ((\stack1|Stack~1_q\))) # (!\stack1|Stack~74_combout\ & (\stack1|Stack~19_q\)))) # (!\stack1|Add0~0_combout\ & (((\stack1|Stack~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~19_q\,
	datab => \stack1|Add0~0_combout\,
	datac => \stack1|Stack~74_combout\,
	datad => \stack1|Stack~1_q\,
	combout => \stack1|Stack~75_combout\);

-- Location: FF_X11_Y15_N19
\stack1|ou_stckD[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~75_combout\,
	sclr => \rst~input_o\,
	ena => \stack1|ou_stckD[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|ou_stckD\(1));

-- Location: LCCOMB_X16_Y14_N12
\mar1|ou_MAR~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|ou_MAR~6_combout\ = (\mar1|MAR\(6) & !\rst~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|MAR\(6),
	datad => \rst~input_o\,
	combout => \mar1|ou_MAR~6_combout\);

-- Location: LCCOMB_X24_Y18_N24
\cb|Mux13~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux13~3_combout\ = (\cb|Mux13~5_combout\ & (\cb|count\(1) & (!\cb|count\(2)))) # (!\cb|Mux13~5_combout\ & (!\cb|count\(1) & (\cb|count\(2) & !\cb|count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux13~5_combout\,
	datab => \cb|count\(1),
	datac => \cb|count\(2),
	datad => \cb|count\(3),
	combout => \cb|Mux13~3_combout\);

-- Location: LCCOMB_X24_Y18_N22
\cb|Mux13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux13~2_combout\ = (!\cb|count\(2) & ((\cb|Mux13~5_combout\ & (!\cb|count\(1) & \cb|count\(3))) # (!\cb|Mux13~5_combout\ & (\cb|count\(1) & !\cb|count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux13~5_combout\,
	datab => \cb|count\(1),
	datac => \cb|count\(2),
	datad => \cb|count\(3),
	combout => \cb|Mux13~2_combout\);

-- Location: LCCOMB_X24_Y18_N4
\cb|Mux13~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux13~4_combout\ = (\cb|Mux13~3_combout\ & (!\rst~input_o\ & (\cb|re_ma~q\ & \cb|Mux13~2_combout\))) # (!\cb|Mux13~3_combout\ & ((\cb|Mux13~2_combout\) # ((!\rst~input_o\ & \cb|re_ma~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \cb|Mux13~3_combout\,
	datac => \cb|re_ma~q\,
	datad => \cb|Mux13~2_combout\,
	combout => \cb|Mux13~4_combout\);

-- Location: FF_X24_Y18_N5
\cb|re_ma\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cb|Mux13~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|re_ma~q\);

-- Location: LCCOMB_X17_Y19_N10
\mar1|MAR[6]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|MAR[6]~0_combout\ = (\rst~input_o\) # (\cb|re_ma~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \cb|re_ma~q\,
	combout => \mar1|MAR[6]~0_combout\);

-- Location: FF_X16_Y14_N13
\mar1|ou_MAR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|ou_MAR~6_combout\,
	ena => \mar1|MAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|ou_MAR\(6));

-- Location: LCCOMB_X7_Y21_N8
\stack1|Stack~58feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~58feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \stack1|Stack~58feeder_combout\);

-- Location: FF_X7_Y21_N9
\stack1|Stack~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~58feeder_combout\,
	ena => \stack1|Stack~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~58_q\);

-- Location: FF_X15_Y15_N15
\stack1|Stack~22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \stack1|Stack~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~22_q\);

-- Location: LCCOMB_X15_Y15_N14
\stack1|Stack~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~80_combout\ = (\stack1|SP\(0) & (((!\stack1|SP\(1))))) # (!\stack1|SP\(0) & ((\stack1|SP\(1) & ((\stack1|Stack~22_q\))) # (!\stack1|SP\(1) & (\stack1|Stack~58_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|SP\(0),
	datab => \stack1|Stack~58_q\,
	datac => \stack1|Stack~22_q\,
	datad => \stack1|SP\(1),
	combout => \stack1|Stack~80_combout\);

-- Location: FF_X14_Y20_N23
\stack1|Stack~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \alu1|out\(4),
	ena => \stack1|Stack~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~40_q\);

-- Location: LCCOMB_X11_Y15_N24
\stack1|Stack~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~81_combout\ = (\stack1|Stack~80_combout\ & ((\stack1|Stack~4_q\) # ((!\stack1|SP\(0))))) # (!\stack1|Stack~80_combout\ & (((\stack1|SP\(0) & \stack1|Stack~40_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~4_q\,
	datab => \stack1|Stack~80_combout\,
	datac => \stack1|SP\(0),
	datad => \stack1|Stack~40_q\,
	combout => \stack1|Stack~81_combout\);

-- Location: FF_X11_Y15_N25
\stack1|ou_stckD[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~81_combout\,
	sclr => \rst~input_o\,
	ena => \stack1|ou_stckD[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|ou_stckD\(4));

-- Location: LCCOMB_X16_Y14_N24
\mar1|MAR[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|MAR[2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mar1|MAR[2]~feeder_combout\);

-- Location: LCCOMB_X24_Y15_N4
\cb|wr_ma~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|wr_ma~1_combout\ = (!\rst~input_o\ & \cb|wr_ma~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datac => \cb|wr_ma~q\,
	combout => \cb|wr_ma~1_combout\);

-- Location: LCCOMB_X24_Y18_N20
\cb|Mux15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux15~1_combout\ = (\cb|count\(0) & (((\cb|count\(1)) # (\mux|opcode\(2))))) # (!\cb|count\(0) & (!\cb|re_ir~0_combout\ & (!\cb|count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|re_ir~0_combout\,
	datab => \cb|count\(0),
	datac => \cb|count\(1),
	datad => \mux|opcode\(2),
	combout => \cb|Mux15~1_combout\);

-- Location: LCCOMB_X24_Y15_N14
\cb|Mux15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux15~2_combout\ = (\cb|wr_ma~1_combout\ & ((\cb|Mux15~1_combout\) # (!\cb|count\(0)))) # (!\cb|wr_ma~1_combout\ & (!\cb|count\(0) & \cb|Mux15~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cb|wr_ma~1_combout\,
	datac => \cb|count\(0),
	datad => \cb|Mux15~1_combout\,
	combout => \cb|Mux15~2_combout\);

-- Location: LCCOMB_X24_Y15_N18
\cb|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux15~0_combout\ = (\cb|count\(0) & !\cb|count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cb|count\(0),
	datac => \cb|count\(1),
	combout => \cb|Mux15~0_combout\);

-- Location: LCCOMB_X24_Y15_N8
\cb|wr_ma~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|wr_ma~0_combout\ = (\cb|count\(3) & (\cb|Mux15~2_combout\)) # (!\cb|count\(3) & ((\cb|Mux15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(3),
	datab => \cb|Mux15~2_combout\,
	datad => \cb|Mux15~0_combout\,
	combout => \cb|wr_ma~0_combout\);

-- Location: FF_X24_Y15_N9
\cb|wr_ma\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cb|wr_ma~0_combout\,
	asdata => \cb|wr_ma~1_combout\,
	sload => \cb|count\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|wr_ma~q\);

-- Location: LCCOMB_X16_Y14_N30
\mar1|MAR[6]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|MAR[6]~1_combout\ = (!\cb|re_ma~q\ & (\cb|wr_ma~q\ & !\rst~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cb|re_ma~q\,
	datac => \cb|wr_ma~q\,
	datad => \rst~input_o\,
	combout => \mar1|MAR[6]~1_combout\);

-- Location: FF_X16_Y14_N25
\mar1|MAR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|MAR[2]~feeder_combout\,
	ena => \mar1|MAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|MAR\(2));

-- Location: LCCOMB_X16_Y17_N14
\mar1|ou_MAR~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|ou_MAR~5_combout\ = (\mar1|MAR\(2) & !\rst~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mar1|MAR\(2),
	datad => \rst~input_o\,
	combout => \mar1|ou_MAR~5_combout\);

-- Location: FF_X16_Y17_N15
\mar1|ou_MAR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|ou_MAR~5_combout\,
	ena => \mar1|MAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|ou_MAR\(2));

-- Location: LCCOMB_X21_Y17_N2
\mem|Decoder0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~9_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(3) & \mar1|ou_MAR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mar1|ou_MAR\(3),
	datad => \mar1|ou_MAR\(6),
	combout => \mem|Decoder0~9_combout\);

-- Location: LCCOMB_X16_Y14_N22
\mar1|MAR[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|MAR[0]~feeder_combout\ = \alu1|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(0),
	combout => \mar1|MAR[0]~feeder_combout\);

-- Location: FF_X16_Y14_N23
\mar1|MAR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|MAR[0]~feeder_combout\,
	ena => \mar1|MAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|MAR\(0));

-- Location: LCCOMB_X16_Y17_N20
\mar1|ou_MAR~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|ou_MAR~4_combout\ = (!\rst~input_o\ & \mar1|MAR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \mar1|MAR\(0),
	combout => \mar1|ou_MAR~4_combout\);

-- Location: FF_X16_Y17_N21
\mar1|ou_MAR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|ou_MAR~4_combout\,
	ena => \mar1|MAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|ou_MAR\(0));

-- Location: LCCOMB_X14_Y19_N24
\mux|IR~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR~14_combout\ = (!\rst~input_o\ & \alu1|out\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datad => \alu1|out\(12),
	combout => \mux|IR~14_combout\);

-- Location: LCCOMB_X14_Y19_N22
\mux|IR[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR[12]~feeder_combout\ = \mux|IR~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~14_combout\,
	combout => \mux|IR[12]~feeder_combout\);

-- Location: FF_X14_Y19_N23
\mux|IR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR[12]~feeder_combout\,
	ena => \mux|IR[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|IR\(12));

-- Location: LCCOMB_X10_Y19_N0
\mux|ouD~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|ouD~13_combout\ = (\cb|re_ac~q\ & (\mux|AC\(12))) # (!\cb|re_ac~q\ & ((\mux|IR\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|AC\(12),
	datab => \mux|IR\(12),
	datac => \cb|re_ac~q\,
	combout => \mux|ouD~13_combout\);

-- Location: FF_X10_Y19_N1
\mux|ouD[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|ouD~13_combout\,
	sclr => \rst~input_o\,
	ena => \mux|ouD[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|ouD\(12));

-- Location: LCCOMB_X14_Y18_N16
\alu1|Add0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~46_combout\ = (\cb|aluop\(0) & ((\cb|aluop\(1) & ((\ouD_b[11]~11_combout\))) # (!\cb|aluop\(1) & (\mux|ouD\(11))))) # (!\cb|aluop\(0) & ((\mux|ouD\(11)) # ((!\cb|aluop\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|ouD\(11),
	datab => \cb|aluop\(0),
	datac => \ouD_b[11]~11_combout\,
	datad => \cb|aluop\(1),
	combout => \alu1|Add0~46_combout\);

-- Location: LCCOMB_X24_Y15_N20
\cb|Selector6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Selector6~1_combout\ = (\cb|Selector6~0_combout\ & (!\cb|count\(0))) # (!\cb|Selector6~0_combout\ & (((\cb|pc_inc~q\ & !\rst~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Selector6~0_combout\,
	datab => \cb|count\(0),
	datac => \cb|pc_inc~q\,
	datad => \rst~input_o\,
	combout => \cb|Selector6~1_combout\);

-- Location: FF_X24_Y15_N21
\cb|pc_inc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cb|Selector6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|pc_inc~q\);

-- Location: FF_X11_Y18_N3
\stack1|Stack~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(7),
	sload => VCC,
	ena => \stack1|Stack~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~43_q\);

-- Location: LCCOMB_X11_Y18_N2
\stack1|Stack~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~86_combout\ = (\stack1|SP\(1) & (((\stack1|Stack~43_q\ & \stack1|SP\(0))))) # (!\stack1|SP\(1) & ((\stack1|Stack~61_q\) # ((\stack1|SP\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~61_q\,
	datab => \stack1|SP\(1),
	datac => \stack1|Stack~43_q\,
	datad => \stack1|SP\(0),
	combout => \stack1|Stack~86_combout\);

-- Location: FF_X15_Y20_N27
\stack1|Stack~25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \alu1|out\(7),
	ena => \stack1|Stack~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~25_q\);

-- Location: LCCOMB_X11_Y15_N22
\stack1|Stack~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~87_combout\ = (\stack1|Add0~0_combout\ & ((\stack1|Stack~86_combout\ & (\stack1|Stack~7_q\)) # (!\stack1|Stack~86_combout\ & ((\stack1|Stack~25_q\))))) # (!\stack1|Add0~0_combout\ & (((\stack1|Stack~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~7_q\,
	datab => \stack1|Add0~0_combout\,
	datac => \stack1|Stack~86_combout\,
	datad => \stack1|Stack~25_q\,
	combout => \stack1|Stack~87_combout\);

-- Location: FF_X11_Y15_N23
\stack1|ou_stckD[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~87_combout\,
	sclr => \rst~input_o\,
	ena => \stack1|ou_stckD[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|ou_stckD\(7));

-- Location: LCCOMB_X7_Y20_N24
\mux1|out_data~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|out_data~9_combout\ = (\cb|re_md~q\ & (\mux1|MD\(7))) # (!\cb|re_md~q\ & ((\mux1|PC\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux1|MD\(7),
	datab => \mux1|PC\(7),
	datac => \cb|re_md~q\,
	combout => \mux1|out_data~9_combout\);

-- Location: FF_X14_Y15_N29
\mux1|out_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux1|out_data~9_combout\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \mux1|out_data[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|out_data\(7));

-- Location: LCCOMB_X14_Y15_N28
\ouD_b[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ouD_b[7]~7_combout\ = (\cb|re_stck~q\ & (\stack1|ou_stckD\(7))) # (!\cb|re_stck~q\ & ((\mux1|out_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \stack1|ou_stckD\(7),
	datac => \mux1|out_data\(7),
	datad => \cb|re_stck~q\,
	combout => \ouD_b[7]~7_combout\);

-- Location: LCCOMB_X16_Y22_N16
\mux|IR~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR~9_combout\ = (!\rst~input_o\ & \alu1|out\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~input_o\,
	datad => \alu1|out\(7),
	combout => \mux|IR~9_combout\);

-- Location: LCCOMB_X15_Y19_N10
\mux|AC[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|AC[7]~feeder_combout\ = \mux|IR~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~9_combout\,
	combout => \mux|AC[7]~feeder_combout\);

-- Location: FF_X15_Y19_N11
\mux|AC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|AC[7]~feeder_combout\,
	ena => \mux|AC[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|AC\(7));

-- Location: LCCOMB_X14_Y18_N24
\mux|IR[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR[7]~feeder_combout\ = \mux|IR~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~9_combout\,
	combout => \mux|IR[7]~feeder_combout\);

-- Location: FF_X14_Y18_N25
\mux|IR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR[7]~feeder_combout\,
	ena => \mux|IR[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|IR\(7));

-- Location: LCCOMB_X10_Y19_N22
\mux|ouD~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|ouD~8_combout\ = (\cb|re_ac~q\ & (\mux|AC\(7))) # (!\cb|re_ac~q\ & ((\mux|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|re_ac~q\,
	datac => \mux|AC\(7),
	datad => \mux|IR\(7),
	combout => \mux|ouD~8_combout\);

-- Location: FF_X10_Y19_N23
\mux|ouD[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|ouD~8_combout\,
	sclr => \rst~input_o\,
	ena => \mux|ouD[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|ouD\(7));

-- Location: LCCOMB_X14_Y18_N22
\mux|IR~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR~8_combout\ = (!\rst~input_o\ & \alu1|out\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datac => \alu1|out\(6),
	combout => \mux|IR~8_combout\);

-- Location: LCCOMB_X15_Y19_N16
\mux|AC[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|AC[6]~feeder_combout\ = \mux|IR~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~8_combout\,
	combout => \mux|AC[6]~feeder_combout\);

-- Location: FF_X15_Y19_N17
\mux|AC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|AC[6]~feeder_combout\,
	ena => \mux|AC[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|AC\(6));

-- Location: LCCOMB_X10_Y19_N20
\mux|ouD~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|ouD~7_combout\ = (\cb|re_ac~q\ & ((\mux|AC\(6)))) # (!\cb|re_ac~q\ & (\mux|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|IR\(6),
	datac => \cb|re_ac~q\,
	datad => \mux|AC\(6),
	combout => \mux|ouD~7_combout\);

-- Location: FF_X10_Y19_N21
\mux|ouD[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|ouD~7_combout\,
	sclr => \rst~input_o\,
	ena => \mux|ouD[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|ouD\(6));

-- Location: LCCOMB_X14_Y17_N20
\alu1|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~12_combout\ = (\ouD_b[3]~3_combout\ & ((\mux|ouD\(3) & (\alu1|Add0~9\ & VCC)) # (!\mux|ouD\(3) & (!\alu1|Add0~9\)))) # (!\ouD_b[3]~3_combout\ & ((\mux|ouD\(3) & (!\alu1|Add0~9\)) # (!\mux|ouD\(3) & ((\alu1|Add0~9\) # (GND)))))
-- \alu1|Add0~13\ = CARRY((\ouD_b[3]~3_combout\ & (!\mux|ouD\(3) & !\alu1|Add0~9\)) # (!\ouD_b[3]~3_combout\ & ((!\alu1|Add0~9\) # (!\mux|ouD\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ouD_b[3]~3_combout\,
	datab => \mux|ouD\(3),
	datad => VCC,
	cin => \alu1|Add0~9\,
	combout => \alu1|Add0~12_combout\,
	cout => \alu1|Add0~13\);

-- Location: LCCOMB_X14_Y17_N22
\alu1|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~16_combout\ = ((\mux|ouD\(4) $ (\ouD_b[4]~4_combout\ $ (!\alu1|Add0~13\)))) # (GND)
-- \alu1|Add0~17\ = CARRY((\mux|ouD\(4) & ((\ouD_b[4]~4_combout\) # (!\alu1|Add0~13\))) # (!\mux|ouD\(4) & (\ouD_b[4]~4_combout\ & !\alu1|Add0~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux|ouD\(4),
	datab => \ouD_b[4]~4_combout\,
	datad => VCC,
	cin => \alu1|Add0~13\,
	combout => \alu1|Add0~16_combout\,
	cout => \alu1|Add0~17\);

-- Location: LCCOMB_X14_Y17_N24
\alu1|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~20_combout\ = (\mux|ouD\(5) & ((\ouD_b[5]~5_combout\ & (\alu1|Add0~17\ & VCC)) # (!\ouD_b[5]~5_combout\ & (!\alu1|Add0~17\)))) # (!\mux|ouD\(5) & ((\ouD_b[5]~5_combout\ & (!\alu1|Add0~17\)) # (!\ouD_b[5]~5_combout\ & ((\alu1|Add0~17\) # 
-- (GND)))))
-- \alu1|Add0~21\ = CARRY((\mux|ouD\(5) & (!\ouD_b[5]~5_combout\ & !\alu1|Add0~17\)) # (!\mux|ouD\(5) & ((!\alu1|Add0~17\) # (!\ouD_b[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux|ouD\(5),
	datab => \ouD_b[5]~5_combout\,
	datad => VCC,
	cin => \alu1|Add0~17\,
	combout => \alu1|Add0~20_combout\,
	cout => \alu1|Add0~21\);

-- Location: LCCOMB_X14_Y17_N26
\alu1|Add0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~24_combout\ = ((\mux|ouD\(6) $ (\ouD_b[6]~6_combout\ $ (!\alu1|Add0~21\)))) # (GND)
-- \alu1|Add0~25\ = CARRY((\mux|ouD\(6) & ((\ouD_b[6]~6_combout\) # (!\alu1|Add0~21\))) # (!\mux|ouD\(6) & (\ouD_b[6]~6_combout\ & !\alu1|Add0~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux|ouD\(6),
	datab => \ouD_b[6]~6_combout\,
	datad => VCC,
	cin => \alu1|Add0~21\,
	combout => \alu1|Add0~24_combout\,
	cout => \alu1|Add0~25\);

-- Location: LCCOMB_X14_Y20_N18
\alu1|Add0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~26_combout\ = (\cb|aluop\(0) & (!\cb|aluop\(1) & (\mux|ouD\(6)))) # (!\cb|aluop\(0) & ((\cb|aluop\(1) & (\mux|ouD\(6))) # (!\cb|aluop\(1) & ((\alu1|Add0~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|aluop\(0),
	datab => \cb|aluop\(1),
	datac => \mux|ouD\(6),
	datad => \alu1|Add0~24_combout\,
	combout => \alu1|Add0~26_combout\);

-- Location: LCCOMB_X14_Y18_N6
\alu1|Add0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~27_combout\ = (\alu1|Add0~26_combout\) # ((\ouD_b[6]~6_combout\ & (\cb|aluop\(1) & \cb|aluop\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ouD_b[6]~6_combout\,
	datab => \cb|aluop\(1),
	datac => \cb|aluop\(0),
	datad => \alu1|Add0~26_combout\,
	combout => \alu1|Add0~27_combout\);

-- Location: LCCOMB_X14_Y18_N30
\alu1|out[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|out\(6) = (GLOBAL(\cb|en_alu~clkctrl_outclk\) & ((\alu1|Add0~27_combout\))) # (!GLOBAL(\cb|en_alu~clkctrl_outclk\) & (\alu1|out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu1|out\(6),
	datac => \cb|en_alu~clkctrl_outclk\,
	datad => \alu1|Add0~27_combout\,
	combout => \alu1|out\(6));

-- Location: LCCOMB_X7_Y20_N8
\mux1|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~20_combout\ = (\cb|pc_inc~q\ & (\mux1|Add0~18_combout\)) # (!\cb|pc_inc~q\ & ((\alu1|out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux1|Add0~18_combout\,
	datab => \cb|pc_inc~q\,
	datad => \alu1|out\(6),
	combout => \mux1|Add0~20_combout\);

-- Location: FF_X7_Y20_N9
\mux1|PC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|Add0~20_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|PC[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|PC\(6));

-- Location: LCCOMB_X7_Y20_N6
\mux1|out_data~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|out_data~8_combout\ = (\cb|re_md~q\ & (\mux1|MD\(6))) # (!\cb|re_md~q\ & ((\mux1|PC\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux1|MD\(6),
	datab => \mux1|PC\(6),
	datac => \cb|re_md~q\,
	combout => \mux1|out_data~8_combout\);

-- Location: FF_X14_Y15_N11
\mux1|out_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux1|out_data~8_combout\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \mux1|out_data[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|out_data\(6));

-- Location: LCCOMB_X14_Y15_N10
\ouD_b[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ouD_b[6]~6_combout\ = (\cb|re_stck~q\ & (\stack1|ou_stckD\(6))) # (!\cb|re_stck~q\ & ((\mux1|out_data\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|ou_stckD\(6),
	datac => \mux1|out_data\(6),
	datad => \cb|re_stck~q\,
	combout => \ouD_b[6]~6_combout\);

-- Location: LCCOMB_X14_Y17_N28
\alu1|Add0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~28_combout\ = (\ouD_b[7]~7_combout\ & ((\mux|ouD\(7) & (\alu1|Add0~25\ & VCC)) # (!\mux|ouD\(7) & (!\alu1|Add0~25\)))) # (!\ouD_b[7]~7_combout\ & ((\mux|ouD\(7) & (!\alu1|Add0~25\)) # (!\mux|ouD\(7) & ((\alu1|Add0~25\) # (GND)))))
-- \alu1|Add0~29\ = CARRY((\ouD_b[7]~7_combout\ & (!\mux|ouD\(7) & !\alu1|Add0~25\)) # (!\ouD_b[7]~7_combout\ & ((!\alu1|Add0~25\) # (!\mux|ouD\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ouD_b[7]~7_combout\,
	datab => \mux|ouD\(7),
	datad => VCC,
	cin => \alu1|Add0~25\,
	combout => \alu1|Add0~28_combout\,
	cout => \alu1|Add0~29\);

-- Location: LCCOMB_X15_Y20_N16
\alu1|Add0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~30_combout\ = (\cb|aluop\(1) & (\mux|ouD\(7) & (!\cb|aluop\(0)))) # (!\cb|aluop\(1) & ((\cb|aluop\(0) & (\mux|ouD\(7))) # (!\cb|aluop\(0) & ((\alu1|Add0~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|aluop\(1),
	datab => \mux|ouD\(7),
	datac => \cb|aluop\(0),
	datad => \alu1|Add0~28_combout\,
	combout => \alu1|Add0~30_combout\);

-- Location: LCCOMB_X15_Y20_N10
\alu1|Add0~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~31_combout\ = (\alu1|Add0~30_combout\) # ((\cb|aluop\(1) & (\ouD_b[7]~7_combout\ & \cb|aluop\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|aluop\(1),
	datab => \ouD_b[7]~7_combout\,
	datac => \cb|aluop\(0),
	datad => \alu1|Add0~30_combout\,
	combout => \alu1|Add0~31_combout\);

-- Location: LCCOMB_X15_Y20_N26
\alu1|out[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|out\(7) = (GLOBAL(\cb|en_alu~clkctrl_outclk\) & ((\alu1|Add0~31_combout\))) # (!GLOBAL(\cb|en_alu~clkctrl_outclk\) & (\alu1|out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu1|out\(7),
	datac => \cb|en_alu~clkctrl_outclk\,
	datad => \alu1|Add0~31_combout\,
	combout => \alu1|out\(7));

-- Location: LCCOMB_X7_Y20_N18
\mux1|Add0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~23_combout\ = (\cb|pc_inc~q\ & (\mux1|Add0~21_combout\)) # (!\cb|pc_inc~q\ & ((\alu1|out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux1|Add0~21_combout\,
	datab => \alu1|out\(7),
	datad => \cb|pc_inc~q\,
	combout => \mux1|Add0~23_combout\);

-- Location: FF_X7_Y20_N19
\mux1|PC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|Add0~23_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|PC[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|PC\(7));

-- Location: LCCOMB_X7_Y20_N28
\mux1|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~14_combout\ = (\cb|pc_inc~q\ & (\mux1|Add0~12_combout\)) # (!\cb|pc_inc~q\ & ((\alu1|out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux1|Add0~12_combout\,
	datab => \cb|pc_inc~q\,
	datad => \alu1|out\(4),
	combout => \mux1|Add0~14_combout\);

-- Location: FF_X7_Y20_N29
\mux1|PC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|Add0~14_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|PC[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|PC\(4));

-- Location: LCCOMB_X7_Y20_N26
\mux1|Add0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~11_combout\ = (\cb|pc_inc~q\ & (\mux1|Add0~9_combout\)) # (!\cb|pc_inc~q\ & ((\alu1|out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux1|Add0~9_combout\,
	datac => \alu1|out\(3),
	datad => \cb|pc_inc~q\,
	combout => \mux1|Add0~11_combout\);

-- Location: FF_X7_Y20_N27
\mux1|PC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|Add0~11_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|PC[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|PC\(3));

-- Location: LCCOMB_X6_Y20_N4
\mux1|Add0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~3_combout\ = (\mux1|PC\(1) & (!\mux1|Add0~1\)) # (!\mux1|PC\(1) & ((\mux1|Add0~1\) # (GND)))
-- \mux1|Add0~4\ = CARRY((!\mux1|Add0~1\) # (!\mux1|PC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mux1|PC\(1),
	datad => VCC,
	cin => \mux1|Add0~1\,
	combout => \mux1|Add0~3_combout\,
	cout => \mux1|Add0~4\);

-- Location: LCCOMB_X6_Y20_N28
\mux1|Add0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~5_combout\ = (\cb|pc_inc~q\ & (\mux1|Add0~3_combout\)) # (!\cb|pc_inc~q\ & ((\alu1|out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|pc_inc~q\,
	datac => \mux1|Add0~3_combout\,
	datad => \alu1|out\(1),
	combout => \mux1|Add0~5_combout\);

-- Location: FF_X6_Y20_N29
\mux1|PC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|Add0~5_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|PC[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|PC\(1));

-- Location: LCCOMB_X6_Y20_N6
\mux1|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~6_combout\ = (\mux1|PC\(2) & (\mux1|Add0~4\ $ (GND))) # (!\mux1|PC\(2) & (!\mux1|Add0~4\ & VCC))
-- \mux1|Add0~7\ = CARRY((\mux1|PC\(2) & !\mux1|Add0~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux1|PC\(2),
	datad => VCC,
	cin => \mux1|Add0~4\,
	combout => \mux1|Add0~6_combout\,
	cout => \mux1|Add0~7\);

-- Location: LCCOMB_X6_Y20_N18
\mux1|Add0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~24_combout\ = (\mux1|PC\(8) & (\mux1|Add0~22\ $ (GND))) # (!\mux1|PC\(8) & (!\mux1|Add0~22\ & VCC))
-- \mux1|Add0~25\ = CARRY((\mux1|PC\(8) & !\mux1|Add0~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mux1|PC\(8),
	datad => VCC,
	cin => \mux1|Add0~22\,
	combout => \mux1|Add0~24_combout\,
	cout => \mux1|Add0~25\);

-- Location: LCCOMB_X14_Y17_N30
\alu1|Add0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~32_combout\ = ((\mux|ouD\(8) $ (\ouD_b[8]~8_combout\ $ (!\alu1|Add0~29\)))) # (GND)
-- \alu1|Add0~33\ = CARRY((\mux|ouD\(8) & ((\ouD_b[8]~8_combout\) # (!\alu1|Add0~29\))) # (!\mux|ouD\(8) & (\ouD_b[8]~8_combout\ & !\alu1|Add0~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux|ouD\(8),
	datab => \ouD_b[8]~8_combout\,
	datad => VCC,
	cin => \alu1|Add0~29\,
	combout => \alu1|Add0~32_combout\,
	cout => \alu1|Add0~33\);

-- Location: LCCOMB_X14_Y17_N10
\alu1|Add0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~34_combout\ = (\cb|aluop\(0) & (\mux|ouD\(8) & ((!\cb|aluop\(1))))) # (!\cb|aluop\(0) & ((\cb|aluop\(1) & (\mux|ouD\(8))) # (!\cb|aluop\(1) & ((\alu1|Add0~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|ouD\(8),
	datab => \cb|aluop\(0),
	datac => \alu1|Add0~32_combout\,
	datad => \cb|aluop\(1),
	combout => \alu1|Add0~34_combout\);

-- Location: LCCOMB_X14_Y17_N12
\alu1|Add0~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~35_combout\ = (\alu1|Add0~34_combout\) # ((\cb|aluop\(0) & (\ouD_b[8]~8_combout\ & \cb|aluop\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|aluop\(0),
	datab => \ouD_b[8]~8_combout\,
	datac => \cb|aluop\(1),
	datad => \alu1|Add0~34_combout\,
	combout => \alu1|Add0~35_combout\);

-- Location: LCCOMB_X11_Y18_N14
\alu1|out[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|out\(8) = (GLOBAL(\cb|en_alu~clkctrl_outclk\) & ((\alu1|Add0~35_combout\))) # (!GLOBAL(\cb|en_alu~clkctrl_outclk\) & (\alu1|out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu1|out\(8),
	datac => \cb|en_alu~clkctrl_outclk\,
	datad => \alu1|Add0~35_combout\,
	combout => \alu1|out\(8));

-- Location: LCCOMB_X7_Y20_N4
\mux1|Add0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~26_combout\ = (\cb|pc_inc~q\ & (\mux1|Add0~24_combout\)) # (!\cb|pc_inc~q\ & ((\alu1|out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cb|pc_inc~q\,
	datac => \mux1|Add0~24_combout\,
	datad => \alu1|out\(8),
	combout => \mux1|Add0~26_combout\);

-- Location: FF_X7_Y20_N5
\mux1|PC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|Add0~26_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|PC[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|PC\(8));

-- Location: LCCOMB_X10_Y22_N22
\mux1|MD~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|MD~9_combout\ = (\cb|wr_md_mem~q\ & (\mem|outD\(8))) # (!\cb|wr_md_mem~q\ & ((\alu1|out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|outD\(8),
	datab => \alu1|out\(8),
	datac => \cb|wr_md_mem~q\,
	combout => \mux1|MD~9_combout\);

-- Location: FF_X10_Y22_N23
\mux1|MD[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|MD~9_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|MD[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|MD\(8));

-- Location: LCCOMB_X7_Y20_N10
\mux1|out_data~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|out_data~10_combout\ = (\cb|re_md~q\ & ((\mux1|MD\(8)))) # (!\cb|re_md~q\ & (\mux1|PC\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cb|re_md~q\,
	datac => \mux1|PC\(8),
	datad => \mux1|MD\(8),
	combout => \mux1|out_data~10_combout\);

-- Location: FF_X14_Y15_N7
\mux1|out_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux1|out_data~10_combout\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \mux1|out_data[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|out_data\(8));

-- Location: LCCOMB_X14_Y15_N6
\ouD_b[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ouD_b[8]~8_combout\ = (\cb|re_stck~q\ & (\stack1|ou_stckD\(8))) # (!\cb|re_stck~q\ & ((\mux1|out_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|ou_stckD\(8),
	datac => \mux1|out_data\(8),
	datad => \cb|re_stck~q\,
	combout => \ouD_b[8]~8_combout\);

-- Location: LCCOMB_X14_Y16_N0
\alu1|Add0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~36_combout\ = (\ouD_b[9]~9_combout\ & ((\mux|ouD\(9) & (\alu1|Add0~33\ & VCC)) # (!\mux|ouD\(9) & (!\alu1|Add0~33\)))) # (!\ouD_b[9]~9_combout\ & ((\mux|ouD\(9) & (!\alu1|Add0~33\)) # (!\mux|ouD\(9) & ((\alu1|Add0~33\) # (GND)))))
-- \alu1|Add0~37\ = CARRY((\ouD_b[9]~9_combout\ & (!\mux|ouD\(9) & !\alu1|Add0~33\)) # (!\ouD_b[9]~9_combout\ & ((!\alu1|Add0~33\) # (!\mux|ouD\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ouD_b[9]~9_combout\,
	datab => \mux|ouD\(9),
	datad => VCC,
	cin => \alu1|Add0~33\,
	combout => \alu1|Add0~36_combout\,
	cout => \alu1|Add0~37\);

-- Location: LCCOMB_X14_Y16_N28
\alu1|Add0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~38_combout\ = (\cb|aluop\(1) & (\mux|ouD\(9) & (!\cb|aluop\(0)))) # (!\cb|aluop\(1) & ((\cb|aluop\(0) & (\mux|ouD\(9))) # (!\cb|aluop\(0) & ((\alu1|Add0~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|aluop\(1),
	datab => \mux|ouD\(9),
	datac => \cb|aluop\(0),
	datad => \alu1|Add0~36_combout\,
	combout => \alu1|Add0~38_combout\);

-- Location: LCCOMB_X14_Y16_N22
\alu1|Add0~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~39_combout\ = (\alu1|Add0~38_combout\) # ((\ouD_b[9]~9_combout\ & (\cb|aluop\(1) & \cb|aluop\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ouD_b[9]~9_combout\,
	datab => \cb|aluop\(1),
	datac => \cb|aluop\(0),
	datad => \alu1|Add0~38_combout\,
	combout => \alu1|Add0~39_combout\);

-- Location: LCCOMB_X15_Y20_N28
\alu1|out[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|out\(9) = (GLOBAL(\cb|en_alu~clkctrl_outclk\) & ((\alu1|Add0~39_combout\))) # (!GLOBAL(\cb|en_alu~clkctrl_outclk\) & (\alu1|out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu1|out\(9),
	datac => \cb|en_alu~clkctrl_outclk\,
	datad => \alu1|Add0~39_combout\,
	combout => \alu1|out\(9));

-- Location: LCCOMB_X16_Y20_N26
\mux|IR~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR~11_combout\ = (!\rst~input_o\ & \alu1|out\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \alu1|out\(9),
	combout => \mux|IR~11_combout\);

-- Location: FF_X16_Y20_N27
\mux|AC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR~11_combout\,
	ena => \mux|AC[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|AC\(9));

-- Location: LCCOMB_X14_Y18_N4
\mux|IR[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR[9]~feeder_combout\ = \mux|IR~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~11_combout\,
	combout => \mux|IR[9]~feeder_combout\);

-- Location: FF_X14_Y18_N5
\mux|IR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR[9]~feeder_combout\,
	ena => \mux|IR[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|IR\(9));

-- Location: LCCOMB_X10_Y19_N10
\mux|ouD~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|ouD~10_combout\ = (\cb|re_ac~q\ & (\mux|AC\(9))) # (!\cb|re_ac~q\ & ((\mux|IR\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|re_ac~q\,
	datab => \mux|AC\(9),
	datad => \mux|IR\(9),
	combout => \mux|ouD~10_combout\);

-- Location: FF_X10_Y19_N11
\mux|ouD[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|ouD~10_combout\,
	sclr => \rst~input_o\,
	ena => \mux|ouD[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|ouD\(9));

-- Location: LCCOMB_X14_Y16_N2
\alu1|Add0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~40_combout\ = ((\mux|ouD\(10) $ (\ouD_b[10]~10_combout\ $ (!\alu1|Add0~37\)))) # (GND)
-- \alu1|Add0~41\ = CARRY((\mux|ouD\(10) & ((\ouD_b[10]~10_combout\) # (!\alu1|Add0~37\))) # (!\mux|ouD\(10) & (\ouD_b[10]~10_combout\ & !\alu1|Add0~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux|ouD\(10),
	datab => \ouD_b[10]~10_combout\,
	datad => VCC,
	cin => \alu1|Add0~37\,
	combout => \alu1|Add0~40_combout\,
	cout => \alu1|Add0~41\);

-- Location: LCCOMB_X14_Y18_N20
\alu1|Add0~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~43_combout\ = (\cb|aluop\(1) & (\alu1|Add0~42_combout\)) # (!\cb|aluop\(1) & ((\cb|aluop\(0) & (\alu1|Add0~42_combout\)) # (!\cb|aluop\(0) & ((\alu1|Add0~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu1|Add0~42_combout\,
	datab => \cb|aluop\(1),
	datac => \cb|aluop\(0),
	datad => \alu1|Add0~40_combout\,
	combout => \alu1|Add0~43_combout\);

-- Location: LCCOMB_X15_Y15_N8
\alu1|out[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|out\(10) = (GLOBAL(\cb|en_alu~clkctrl_outclk\) & ((\alu1|Add0~43_combout\))) # (!GLOBAL(\cb|en_alu~clkctrl_outclk\) & (\alu1|out\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu1|out\(10),
	datac => \cb|en_alu~clkctrl_outclk\,
	datad => \alu1|Add0~43_combout\,
	combout => \alu1|out\(10));

-- Location: FF_X11_Y18_N21
\stack1|Stack~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(10),
	sload => VCC,
	ena => \stack1|Stack~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~46_q\);

-- Location: LCCOMB_X11_Y18_N20
\stack1|Stack~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~92_combout\ = (\stack1|SP\(1) & (((\stack1|Stack~46_q\ & \stack1|SP\(0))))) # (!\stack1|SP\(1) & ((\stack1|Stack~64_q\) # ((\stack1|SP\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~64_q\,
	datab => \stack1|SP\(1),
	datac => \stack1|Stack~46_q\,
	datad => \stack1|SP\(0),
	combout => \stack1|Stack~92_combout\);

-- Location: FF_X15_Y15_N9
\stack1|Stack~28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \alu1|out\(10),
	ena => \stack1|Stack~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~28_q\);

-- Location: LCCOMB_X10_Y18_N2
\stack1|Stack~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~93_combout\ = (\stack1|Stack~92_combout\ & ((\stack1|Stack~10_q\) # ((!\stack1|Add0~0_combout\)))) # (!\stack1|Stack~92_combout\ & (((\stack1|Stack~28_q\ & \stack1|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~10_q\,
	datab => \stack1|Stack~92_combout\,
	datac => \stack1|Stack~28_q\,
	datad => \stack1|Add0~0_combout\,
	combout => \stack1|Stack~93_combout\);

-- Location: FF_X10_Y18_N3
\stack1|ou_stckD[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~93_combout\,
	sclr => \rst~input_o\,
	ena => \stack1|ou_stckD[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|ou_stckD\(10));

-- Location: LCCOMB_X14_Y18_N0
\ouD_b[10]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ouD_b[10]~10_combout\ = (\cb|re_stck~q\ & ((\stack1|ou_stckD\(10)))) # (!\cb|re_stck~q\ & (\mux1|out_data\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux1|out_data\(10),
	datac => \stack1|ou_stckD\(10),
	datad => \cb|re_stck~q\,
	combout => \ouD_b[10]~10_combout\);

-- Location: LCCOMB_X14_Y16_N4
\alu1|Add0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~44_combout\ = (\mux|ouD\(11) & ((\ouD_b[11]~11_combout\ & (\alu1|Add0~41\ & VCC)) # (!\ouD_b[11]~11_combout\ & (!\alu1|Add0~41\)))) # (!\mux|ouD\(11) & ((\ouD_b[11]~11_combout\ & (!\alu1|Add0~41\)) # (!\ouD_b[11]~11_combout\ & ((\alu1|Add0~41\) 
-- # (GND)))))
-- \alu1|Add0~45\ = CARRY((\mux|ouD\(11) & (!\ouD_b[11]~11_combout\ & !\alu1|Add0~41\)) # (!\mux|ouD\(11) & ((!\alu1|Add0~41\) # (!\ouD_b[11]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux|ouD\(11),
	datab => \ouD_b[11]~11_combout\,
	datad => VCC,
	cin => \alu1|Add0~41\,
	combout => \alu1|Add0~44_combout\,
	cout => \alu1|Add0~45\);

-- Location: LCCOMB_X14_Y18_N26
\alu1|Add0~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~47_combout\ = (\cb|aluop\(1) & (\alu1|Add0~46_combout\)) # (!\cb|aluop\(1) & ((\cb|aluop\(0) & (\alu1|Add0~46_combout\)) # (!\cb|aluop\(0) & ((\alu1|Add0~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|aluop\(1),
	datab => \alu1|Add0~46_combout\,
	datac => \cb|aluop\(0),
	datad => \alu1|Add0~44_combout\,
	combout => \alu1|Add0~47_combout\);

-- Location: LCCOMB_X15_Y15_N18
\alu1|out[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|out\(11) = (GLOBAL(\cb|en_alu~clkctrl_outclk\) & ((\alu1|Add0~47_combout\))) # (!GLOBAL(\cb|en_alu~clkctrl_outclk\) & (\alu1|out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu1|out\(11),
	datac => \cb|en_alu~clkctrl_outclk\,
	datad => \alu1|Add0~47_combout\,
	combout => \alu1|out\(11));

-- Location: LCCOMB_X11_Y18_N18
\stack1|Stack~11feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~11feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(11),
	combout => \stack1|Stack~11feeder_combout\);

-- Location: FF_X11_Y18_N19
\stack1|Stack~11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~11feeder_combout\,
	ena => \stack1|Stack~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~11_q\);

-- Location: FF_X11_Y18_N1
\stack1|Stack~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(11),
	sload => VCC,
	ena => \stack1|Stack~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~47_q\);

-- Location: LCCOMB_X11_Y18_N0
\stack1|Stack~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~94_combout\ = (\stack1|SP\(1) & (((\stack1|Stack~47_q\ & \stack1|SP\(0))))) # (!\stack1|SP\(1) & ((\stack1|Stack~65_q\) # ((\stack1|SP\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~65_q\,
	datab => \stack1|SP\(1),
	datac => \stack1|Stack~47_q\,
	datad => \stack1|SP\(0),
	combout => \stack1|Stack~94_combout\);

-- Location: LCCOMB_X10_Y18_N28
\stack1|Stack~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~95_combout\ = (\stack1|Stack~94_combout\ & (((\stack1|Stack~11_q\) # (!\stack1|Add0~0_combout\)))) # (!\stack1|Stack~94_combout\ & (\stack1|Stack~29_q\ & ((\stack1|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~29_q\,
	datab => \stack1|Stack~11_q\,
	datac => \stack1|Stack~94_combout\,
	datad => \stack1|Add0~0_combout\,
	combout => \stack1|Stack~95_combout\);

-- Location: FF_X10_Y18_N29
\stack1|ou_stckD[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~95_combout\,
	sclr => \rst~input_o\,
	ena => \stack1|ou_stckD[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|ou_stckD\(11));

-- Location: LCCOMB_X14_Y18_N14
\ouD_b[11]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ouD_b[11]~11_combout\ = (\cb|re_stck~q\ & ((\stack1|ou_stckD\(11)))) # (!\cb|re_stck~q\ & (\mux1|out_data\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux1|out_data\(11),
	datac => \stack1|ou_stckD\(11),
	datad => \cb|re_stck~q\,
	combout => \ouD_b[11]~11_combout\);

-- Location: LCCOMB_X14_Y16_N6
\alu1|Add0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~48_combout\ = ((\ouD_b[12]~12_combout\ $ (\mux|ouD\(12) $ (!\alu1|Add0~45\)))) # (GND)
-- \alu1|Add0~49\ = CARRY((\ouD_b[12]~12_combout\ & ((\mux|ouD\(12)) # (!\alu1|Add0~45\))) # (!\ouD_b[12]~12_combout\ & (\mux|ouD\(12) & !\alu1|Add0~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ouD_b[12]~12_combout\,
	datab => \mux|ouD\(12),
	datad => VCC,
	cin => \alu1|Add0~45\,
	combout => \alu1|Add0~48_combout\,
	cout => \alu1|Add0~49\);

-- Location: LCCOMB_X6_Y20_N22
\mux1|Add0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~30_combout\ = (\mux1|PC\(10) & (\mux1|Add0~28\ $ (GND))) # (!\mux1|PC\(10) & (!\mux1|Add0~28\ & VCC))
-- \mux1|Add0~31\ = CARRY((\mux1|PC\(10) & !\mux1|Add0~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mux1|PC\(10),
	datad => VCC,
	cin => \mux1|Add0~28\,
	combout => \mux1|Add0~30_combout\,
	cout => \mux1|Add0~31\);

-- Location: LCCOMB_X7_Y20_N22
\mux1|Add0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~32_combout\ = (\cb|pc_inc~q\ & (\mux1|Add0~30_combout\)) # (!\cb|pc_inc~q\ & ((\alu1|out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux1|Add0~30_combout\,
	datac => \cb|pc_inc~q\,
	datad => \alu1|out\(10),
	combout => \mux1|Add0~32_combout\);

-- Location: FF_X7_Y20_N23
\mux1|PC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|Add0~32_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|PC[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|PC\(10));

-- Location: LCCOMB_X6_Y20_N24
\mux1|Add0~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~33_combout\ = (\mux1|PC\(11) & (!\mux1|Add0~31\)) # (!\mux1|PC\(11) & ((\mux1|Add0~31\) # (GND)))
-- \mux1|Add0~34\ = CARRY((!\mux1|Add0~31\) # (!\mux1|PC\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mux1|PC\(11),
	datad => VCC,
	cin => \mux1|Add0~31\,
	combout => \mux1|Add0~33_combout\,
	cout => \mux1|Add0~34\);

-- Location: LCCOMB_X7_Y20_N0
\mux1|Add0~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~35_combout\ = (\cb|pc_inc~q\ & (\mux1|Add0~33_combout\)) # (!\cb|pc_inc~q\ & ((\alu1|out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux1|Add0~33_combout\,
	datac => \cb|pc_inc~q\,
	datad => \alu1|out\(11),
	combout => \mux1|Add0~35_combout\);

-- Location: FF_X7_Y20_N1
\mux1|PC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|Add0~35_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|PC[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|PC\(11));

-- Location: LCCOMB_X6_Y20_N26
\mux1|Add0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~36_combout\ = \mux1|Add0~34\ $ (!\mux1|PC\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mux1|PC\(12),
	cin => \mux1|Add0~34\,
	combout => \mux1|Add0~36_combout\);

-- Location: LCCOMB_X7_Y20_N2
\mux1|Add0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~38_combout\ = (\cb|pc_inc~q\ & (\mux1|Add0~36_combout\)) # (!\cb|pc_inc~q\ & ((\alu1|out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cb|pc_inc~q\,
	datac => \mux1|Add0~36_combout\,
	datad => \alu1|out\(12),
	combout => \mux1|Add0~38_combout\);

-- Location: FF_X7_Y20_N3
\mux1|PC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|Add0~38_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|PC[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|PC\(12));

-- Location: LCCOMB_X10_Y22_N20
\mux1|MD~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|MD~13_combout\ = (\cb|wr_md_mem~q\ & (\mem|outD\(12))) # (!\cb|wr_md_mem~q\ & ((\alu1|out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|outD\(12),
	datac => \cb|wr_md_mem~q\,
	datad => \alu1|out\(12),
	combout => \mux1|MD~13_combout\);

-- Location: FF_X10_Y22_N21
\mux1|MD[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|MD~13_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|MD[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|MD\(12));

-- Location: LCCOMB_X10_Y16_N6
\mux1|out_data~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|out_data~14_combout\ = (\cb|re_md~q\ & ((\mux1|MD\(12)))) # (!\cb|re_md~q\ & (\mux1|PC\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux1|PC\(12),
	datac => \cb|re_md~q\,
	datad => \mux1|MD\(12),
	combout => \mux1|out_data~14_combout\);

-- Location: FF_X10_Y16_N7
\mux1|out_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|out_data~14_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|out_data[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|out_data\(12));

-- Location: LCCOMB_X14_Y15_N4
\ouD_b[12]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ouD_b[12]~12_combout\ = (\cb|re_stck~q\ & (\stack1|ou_stckD\(12))) # (!\cb|re_stck~q\ & ((\mux1|out_data\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|ou_stckD\(12),
	datac => \mux1|out_data\(12),
	datad => \cb|re_stck~q\,
	combout => \ouD_b[12]~12_combout\);

-- Location: LCCOMB_X14_Y18_N28
\alu1|Add0~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~50_combout\ = (\cb|aluop\(1) & ((\cb|aluop\(0) & ((\ouD_b[12]~12_combout\))) # (!\cb|aluop\(0) & (\mux|ouD\(12))))) # (!\cb|aluop\(1) & ((\mux|ouD\(12)) # ((!\cb|aluop\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|aluop\(1),
	datab => \mux|ouD\(12),
	datac => \cb|aluop\(0),
	datad => \ouD_b[12]~12_combout\,
	combout => \alu1|Add0~50_combout\);

-- Location: LCCOMB_X15_Y16_N16
\alu1|Add0~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~51_combout\ = (\cb|aluop\(0) & (((\alu1|Add0~50_combout\)))) # (!\cb|aluop\(0) & ((\cb|aluop\(1) & ((\alu1|Add0~50_combout\))) # (!\cb|aluop\(1) & (\alu1|Add0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|aluop\(0),
	datab => \cb|aluop\(1),
	datac => \alu1|Add0~48_combout\,
	datad => \alu1|Add0~50_combout\,
	combout => \alu1|Add0~51_combout\);

-- Location: LCCOMB_X15_Y15_N20
\alu1|out[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|out\(12) = (GLOBAL(\cb|en_alu~clkctrl_outclk\) & ((\alu1|Add0~51_combout\))) # (!GLOBAL(\cb|en_alu~clkctrl_outclk\) & (\alu1|out\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu1|out\(12),
	datac => \cb|en_alu~clkctrl_outclk\,
	datad => \alu1|Add0~51_combout\,
	combout => \alu1|out\(12));

-- Location: LCCOMB_X21_Y11_N28
\mar1|MAR[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|MAR[12]~feeder_combout\ = \alu1|out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(12),
	combout => \mar1|MAR[12]~feeder_combout\);

-- Location: FF_X21_Y11_N29
\mar1|MAR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|MAR[12]~feeder_combout\,
	ena => \mar1|MAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|MAR\(12));

-- Location: LCCOMB_X21_Y11_N18
\mar1|ou_MAR~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|ou_MAR~12_combout\ = (!\rst~input_o\ & \mar1|MAR\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~input_o\,
	datad => \mar1|MAR\(12),
	combout => \mar1|ou_MAR~12_combout\);

-- Location: FF_X21_Y11_N19
\mar1|ou_MAR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|ou_MAR~12_combout\,
	ena => \mar1|MAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|ou_MAR\(12));

-- Location: LCCOMB_X16_Y14_N4
\mar1|MAR[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|MAR[11]~feeder_combout\ = \alu1|out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(11),
	combout => \mar1|MAR[11]~feeder_combout\);

-- Location: FF_X16_Y14_N5
\mar1|MAR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|MAR[11]~feeder_combout\,
	ena => \mar1|MAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|MAR\(11));

-- Location: LCCOMB_X21_Y11_N8
\mar1|ou_MAR~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|ou_MAR~11_combout\ = (\mar1|MAR\(11) & !\rst~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mar1|MAR\(11),
	datac => \rst~input_o\,
	combout => \mar1|ou_MAR~11_combout\);

-- Location: FF_X21_Y11_N9
\mar1|ou_MAR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|ou_MAR~11_combout\,
	ena => \mar1|MAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|ou_MAR\(11));

-- Location: LCCOMB_X21_Y11_N12
\mar1|ou_MAR~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|ou_MAR~9_combout\ = (\mar1|MAR\(9) & !\rst~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|MAR\(9),
	datac => \rst~input_o\,
	combout => \mar1|ou_MAR~9_combout\);

-- Location: FF_X21_Y11_N13
\mar1|ou_MAR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|ou_MAR~9_combout\,
	ena => \mar1|MAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|ou_MAR\(9));

-- Location: LCCOMB_X16_Y14_N14
\mar1|MAR[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|MAR[8]~feeder_combout\ = \alu1|out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(8),
	combout => \mar1|MAR[8]~feeder_combout\);

-- Location: FF_X16_Y14_N15
\mar1|MAR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|MAR[8]~feeder_combout\,
	ena => \mar1|MAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|MAR\(8));

-- Location: LCCOMB_X21_Y11_N10
\mar1|ou_MAR~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|ou_MAR~8_combout\ = (!\rst~input_o\ & \mar1|MAR\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datac => \mar1|MAR\(8),
	combout => \mar1|ou_MAR~8_combout\);

-- Location: FF_X21_Y11_N11
\mar1|ou_MAR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|ou_MAR~8_combout\,
	ena => \mar1|MAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|ou_MAR\(8));

-- Location: LCCOMB_X16_Y14_N20
\mar1|MAR[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|MAR[7]~feeder_combout\ = \alu1|out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(7),
	combout => \mar1|MAR[7]~feeder_combout\);

-- Location: FF_X16_Y14_N21
\mar1|MAR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|MAR[7]~feeder_combout\,
	ena => \mar1|MAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|MAR\(7));

-- Location: LCCOMB_X21_Y11_N16
\mar1|ou_MAR~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|ou_MAR~7_combout\ = (!\rst~input_o\ & \mar1|MAR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~input_o\,
	datad => \mar1|MAR\(7),
	combout => \mar1|ou_MAR~7_combout\);

-- Location: FF_X21_Y11_N17
\mar1|ou_MAR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|ou_MAR~7_combout\,
	ena => \mar1|MAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|ou_MAR\(7));

-- Location: LCCOMB_X20_Y19_N6
\mem|LessThan0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|LessThan0~0_combout\ = (\mar1|ou_MAR\(10)) # ((\mar1|ou_MAR\(9)) # ((\mar1|ou_MAR\(8)) # (\mar1|ou_MAR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(10),
	datab => \mar1|ou_MAR\(9),
	datac => \mar1|ou_MAR\(8),
	datad => \mar1|ou_MAR\(7),
	combout => \mem|LessThan0~0_combout\);

-- Location: LCCOMB_X20_Y19_N24
\mem|LessThan0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|LessThan0~1_combout\ = (\mar1|ou_MAR\(12)) # ((\mar1|ou_MAR\(11)) # (\mem|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mar1|ou_MAR\(12),
	datac => \mar1|ou_MAR\(11),
	datad => \mem|LessThan0~0_combout\,
	combout => \mem|LessThan0~1_combout\);

-- Location: LCCOMB_X16_Y14_N6
\mar1|MAR[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|MAR[1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mar1|MAR[1]~feeder_combout\);

-- Location: FF_X16_Y14_N7
\mar1|MAR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|MAR[1]~feeder_combout\,
	ena => \mar1|MAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|MAR\(1));

-- Location: LCCOMB_X16_Y17_N26
\mar1|ou_MAR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|ou_MAR~0_combout\ = (!\rst~input_o\ & \mar1|MAR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \mar1|MAR\(1),
	combout => \mar1|ou_MAR~0_combout\);

-- Location: FF_X16_Y17_N27
\mar1|ou_MAR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|ou_MAR~0_combout\,
	ena => \mar1|MAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|ou_MAR\(1));

-- Location: LCCOMB_X16_Y22_N4
\mem|Decoder0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~11_combout\ = (\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & (!\mem|LessThan0~1_combout\ & !\mar1|ou_MAR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|LessThan0~1_combout\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Decoder0~11_combout\);

-- Location: LCCOMB_X26_Y15_N30
\cb|Mux8~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux8~10_combout\ = (\mux|opcode\(2)) # ((\mux|opcode\(1) & ((\mux|opcode\(0)) # (\cb|count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|opcode\(1),
	datab => \mux|opcode\(0),
	datac => \cb|count\(1),
	datad => \mux|opcode\(2),
	combout => \cb|Mux8~10_combout\);

-- Location: LCCOMB_X24_Y15_N24
\cb|Mux8~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux8~8_combout\ = (\cb|count\(3) & (!\cb|Mux8~10_combout\ & ((\cb|count\(1)) # (\cb|count\(0))))) # (!\cb|count\(3) & (\cb|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(1),
	datab => \cb|Mux8~10_combout\,
	datac => \cb|count\(0),
	datad => \cb|count\(3),
	combout => \cb|Mux8~8_combout\);

-- Location: LCCOMB_X24_Y15_N30
\cb|Mux8~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux8~7_combout\ = (\cb|count\(0) & ((\cb|Mux8~10_combout\) # (!\cb|count\(3)))) # (!\cb|count\(0) & ((\cb|count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux8~10_combout\,
	datac => \cb|count\(0),
	datad => \cb|count\(3),
	combout => \cb|Mux8~7_combout\);

-- Location: LCCOMB_X24_Y15_N0
\cb|Mux8~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux8~9_combout\ = (\cb|Mux8~6_combout\ & ((\cb|Mux8~7_combout\) # (\cb|Mux8~8_combout\ $ (!\cb|count\(2))))) # (!\cb|Mux8~6_combout\ & (\cb|Mux8~8_combout\ & (\cb|Mux8~7_combout\ & !\cb|count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux8~6_combout\,
	datab => \cb|Mux8~8_combout\,
	datac => \cb|Mux8~7_combout\,
	datad => \cb|count\(2),
	combout => \cb|Mux8~9_combout\);

-- Location: FF_X24_Y15_N1
\cb|re_mem\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cb|Mux8~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|re_mem~q\);

-- Location: LCCOMB_X26_Y17_N4
\cb|Equal1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Equal1~4_combout\ = (!\mux|opcode\(0) & (\mux|opcode\(1) & !\mux|opcode\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|opcode\(0),
	datac => \mux|opcode\(1),
	datad => \mux|opcode\(2),
	combout => \cb|Equal1~4_combout\);

-- Location: LCCOMB_X26_Y17_N30
\cb|Selector1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Selector1~0_combout\ = (\cb|Selector0~1_combout\ & ((\cb|wr_mem~q\) # ((\cb|Equal1~4_combout\ & \cb|Selector0~2_combout\)))) # (!\cb|Selector0~1_combout\ & (\cb|Equal1~4_combout\ & ((\cb|Selector0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Selector0~1_combout\,
	datab => \cb|Equal1~4_combout\,
	datac => \cb|wr_mem~q\,
	datad => \cb|Selector0~2_combout\,
	combout => \cb|Selector1~0_combout\);

-- Location: FF_X26_Y17_N31
\cb|wr_mem\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cb|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|wr_mem~q\);

-- Location: LCCOMB_X20_Y12_N10
\mem|always0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|always0~0_combout\ = (!\cb|re_mem~q\ & \cb|wr_mem~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cb|re_mem~q\,
	datac => \cb|wr_mem~q\,
	combout => \mem|always0~0_combout\);

-- Location: LCCOMB_X16_Y22_N26
\mem|Mem[124][17]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[124][17]~29_combout\ = (!\rst~input_o\ & (\mem|Decoder0~9_combout\ & (\mem|Decoder0~11_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~9_combout\,
	datac => \mem|Decoder0~11_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[124][17]~29_combout\);

-- Location: FF_X8_Y12_N31
\mem|Mem[124][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[124][17]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[124][4]~q\);

-- Location: LCCOMB_X20_Y19_N14
\mem|Decoder0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~12_combout\ = (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & !\mem|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(2),
	datac => \mar1|ou_MAR\(0),
	datad => \mem|LessThan0~1_combout\,
	combout => \mem|Decoder0~12_combout\);

-- Location: LCCOMB_X23_Y17_N10
\mem|Mem[120][17]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[120][17]~45_combout\ = (!\rst~input_o\ & (\mem|Decoder0~9_combout\ & (\mem|Decoder0~12_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~9_combout\,
	datac => \mem|Decoder0~12_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[120][17]~45_combout\);

-- Location: FF_X11_Y14_N3
\mem|Mem[120][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[120][17]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[120][4]~q\);

-- Location: LCCOMB_X11_Y14_N2
\mem|Mux13~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~31_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mem[121][4]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[120][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[121][4]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[120][4]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux13~31_combout\);

-- Location: LCCOMB_X8_Y12_N30
\mem|Mux13~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~32_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux13~31_combout\ & (\mem|Mem[125][4]~q\)) # (!\mem|Mux13~31_combout\ & ((\mem|Mem[124][4]~q\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux13~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[125][4]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[124][4]~q\,
	datad => \mem|Mux13~31_combout\,
	combout => \mem|Mux13~32_combout\);

-- Location: LCCOMB_X10_Y12_N4
\mem|Mem[115][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[115][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[115][4]~feeder_combout\);

-- Location: LCCOMB_X21_Y17_N8
\mem|Decoder0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~8_combout\ = (!\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(4) & \mar1|ou_MAR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(5),
	datac => \mar1|ou_MAR\(4),
	datad => \mar1|ou_MAR\(6),
	combout => \mem|Decoder0~8_combout\);

-- Location: LCCOMB_X20_Y19_N10
\mem|Decoder0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~1_combout\ = (\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0) & !\mem|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(2),
	datac => \mar1|ou_MAR\(0),
	datad => \mem|LessThan0~1_combout\,
	combout => \mem|Decoder0~1_combout\);

-- Location: LCCOMB_X21_Y19_N4
\mem|Mem[115][17]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[115][17]~12_combout\ = (!\rst~input_o\ & (\mem|Decoder0~8_combout\ & (\mem|always0~0_combout\ & \mem|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~8_combout\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~1_combout\,
	combout => \mem|Mem[115][17]~12_combout\);

-- Location: FF_X10_Y12_N5
\mem|Mem[115][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[115][4]~feeder_combout\,
	ena => \mem|Mem[115][17]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[115][4]~q\);

-- Location: LCCOMB_X20_Y19_N8
\mem|Decoder0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~13_combout\ = (\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & !\mem|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(2),
	datac => \mar1|ou_MAR\(0),
	datad => \mem|LessThan0~1_combout\,
	combout => \mem|Decoder0~13_combout\);

-- Location: LCCOMB_X21_Y19_N24
\mem|Mem[114][17]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[114][17]~44_combout\ = (!\rst~input_o\ & (\mem|Decoder0~8_combout\ & (\mem|always0~0_combout\ & \mem|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~8_combout\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~13_combout\,
	combout => \mem|Mem[114][17]~44_combout\);

-- Location: FF_X11_Y12_N19
\mem|Mem[114][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[114][17]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[114][4]~q\);

-- Location: LCCOMB_X11_Y12_N18
\mem|Mux13~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~33_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mem[115][4]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[114][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[115][4]~q\,
	datac => \mem|Mem[114][4]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux13~33_combout\);

-- Location: LCCOMB_X20_Y19_N18
\mem|Decoder0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~14_combout\ = (\mar1|ou_MAR\(1) & (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0) & !\mem|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(2),
	datac => \mar1|ou_MAR\(0),
	datad => \mem|LessThan0~1_combout\,
	combout => \mem|Decoder0~14_combout\);

-- Location: LCCOMB_X21_Y19_N14
\mem|Mem[119][17]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[119][17]~60_combout\ = (!\rst~input_o\ & (\mem|Decoder0~8_combout\ & (\mem|always0~0_combout\ & \mem|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~8_combout\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~14_combout\,
	combout => \mem|Mem[119][17]~60_combout\);

-- Location: FF_X19_Y9_N27
\mem|Mem[119][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[119][17]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[119][4]~q\);

-- Location: LCCOMB_X10_Y13_N4
\mem|Mem[118][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[118][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[118][4]~feeder_combout\);

-- Location: LCCOMB_X20_Y20_N16
\mem|Decoder0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~10_combout\ = (\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(0) & (!\mem|LessThan0~1_combout\ & \mar1|ou_MAR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|LessThan0~1_combout\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Decoder0~10_combout\);

-- Location: LCCOMB_X20_Y20_N22
\mem|Mem[118][17]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[118][17]~28_combout\ = (\mem|always0~0_combout\ & (!\rst~input_o\ & (\mem|Decoder0~8_combout\ & \mem|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~8_combout\,
	datad => \mem|Decoder0~10_combout\,
	combout => \mem|Mem[118][17]~28_combout\);

-- Location: FF_X10_Y13_N5
\mem|Mem[118][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[118][4]~feeder_combout\,
	ena => \mem|Mem[118][17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[118][4]~q\);

-- Location: LCCOMB_X19_Y9_N26
\mem|Mux13~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~34_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux13~33_combout\ & (\mem|Mem[119][4]~q\)) # (!\mem|Mux13~33_combout\ & ((\mem|Mem[118][4]~q\))))) # (!\mar1|ou_MAR\(2) & (\mem|Mux13~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux13~33_combout\,
	datac => \mem|Mem[119][4]~q\,
	datad => \mem|Mem[118][4]~q\,
	combout => \mem|Mux13~34_combout\);

-- Location: LCCOMB_X21_Y10_N20
\mem|Mux13~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~37_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3)) # (\mem|Mux13~34_combout\)))) # (!\mar1|ou_MAR\(1) & (\mem|Mux13~36_combout\ & (!\mar1|ou_MAR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux13~36_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mar1|ou_MAR\(3),
	datad => \mem|Mux13~34_combout\,
	combout => \mem|Mux13~37_combout\);

-- Location: LCCOMB_X21_Y10_N22
\mem|Mux13~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~40_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux13~37_combout\ & (\mem|Mux13~39_combout\)) # (!\mem|Mux13~37_combout\ & ((\mem|Mux13~32_combout\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux13~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux13~39_combout\,
	datab => \mem|Mux13~32_combout\,
	datac => \mar1|ou_MAR\(3),
	datad => \mem|Mux13~37_combout\,
	combout => \mem|Mux13~40_combout\);

-- Location: LCCOMB_X16_Y15_N20
\mem|Decoder0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~4_combout\ = (\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(6) & (!\mar1|ou_MAR\(4) & \mar1|ou_MAR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(6),
	datac => \mar1|ou_MAR\(4),
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Decoder0~4_combout\);

-- Location: LCCOMB_X12_Y23_N14
\mem|Mem[111][17]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[111][17]~61_combout\ = (!\rst~input_o\ & (\mem|Decoder0~4_combout\ & (\mem|Decoder0~14_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~4_combout\,
	datac => \mem|Decoder0~14_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[111][17]~61_combout\);

-- Location: FF_X14_Y9_N23
\mem|Mem[111][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[111][17]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[111][4]~q\);

-- Location: LCCOMB_X19_Y11_N8
\mem|Mem[110][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[110][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[110][4]~feeder_combout\);

-- Location: LCCOMB_X20_Y20_N0
\mem|Mem[110][17]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[110][17]~23_combout\ = (\mem|always0~0_combout\ & (\mem|Decoder0~4_combout\ & (!\rst~input_o\ & \mem|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \mem|Decoder0~4_combout\,
	datac => \rst~input_o\,
	datad => \mem|Decoder0~10_combout\,
	combout => \mem|Mem[110][17]~23_combout\);

-- Location: FF_X19_Y11_N9
\mem|Mem[110][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[110][4]~feeder_combout\,
	ena => \mem|Mem[110][17]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[110][4]~q\);

-- Location: LCCOMB_X16_Y22_N10
\mem|Mem[108][17]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[108][17]~20_combout\ = (!\rst~input_o\ & (\mem|always0~0_combout\ & (\mem|Decoder0~11_combout\ & \mem|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|always0~0_combout\,
	datac => \mem|Decoder0~11_combout\,
	datad => \mem|Decoder0~4_combout\,
	combout => \mem|Mem[108][17]~20_combout\);

-- Location: FF_X19_Y11_N19
\mem|Mem[108][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[108][17]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[108][4]~q\);

-- Location: LCCOMB_X19_Y11_N18
\mem|Mux13~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~17_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[110][4]~q\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[108][4]~q\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[110][4]~q\,
	datac => \mem|Mem[108][4]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux13~17_combout\);

-- Location: LCCOMB_X14_Y9_N22
\mem|Mux13~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~18_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux13~17_combout\ & ((\mem|Mem[111][4]~q\))) # (!\mem|Mux13~17_combout\ & (\mem|Mem[109][4]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux13~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[109][4]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[111][4]~q\,
	datad => \mem|Mux13~17_combout\,
	combout => \mem|Mux13~18_combout\);

-- Location: LCCOMB_X19_Y9_N16
\mem|Mem[102][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[102][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[102][4]~feeder_combout\);

-- Location: LCCOMB_X20_Y20_N30
\mem|Mem[102][17]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[102][17]~21_combout\ = (\mem|Decoder0~5_combout\ & (!\rst~input_o\ & (\mem|Decoder0~10_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~5_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~10_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[102][17]~21_combout\);

-- Location: FF_X19_Y9_N17
\mem|Mem[102][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[102][4]~feeder_combout\,
	ena => \mem|Mem[102][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[102][4]~q\);

-- Location: LCCOMB_X16_Y22_N12
\mem|Mem[100][17]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[100][17]~22_combout\ = (\mem|Decoder0~5_combout\ & (!\rst~input_o\ & (\mem|Decoder0~11_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~5_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~11_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[100][17]~22_combout\);

-- Location: FF_X19_Y10_N15
\mem|Mem[100][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[100][17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[100][4]~q\);

-- Location: LCCOMB_X19_Y10_N14
\mem|Mux13~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~12_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(1) & (\mem|Mem[102][4]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[100][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[102][4]~q\,
	datac => \mem|Mem[100][4]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux13~12_combout\);

-- Location: LCCOMB_X16_Y15_N14
\mem|Decoder0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~5_combout\ = (\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(6) & (!\mar1|ou_MAR\(4) & !\mar1|ou_MAR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(6),
	datac => \mar1|ou_MAR\(4),
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Decoder0~5_combout\);

-- Location: LCCOMB_X21_Y15_N14
\mem|Mem[103][17]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[103][17]~62_combout\ = (\mem|always0~0_combout\ & (!\rst~input_o\ & (\mem|Decoder0~14_combout\ & \mem|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~14_combout\,
	datad => \mem|Decoder0~5_combout\,
	combout => \mem|Mem[103][17]~62_combout\);

-- Location: FF_X19_Y10_N17
\mem|Mem[103][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[103][17]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[103][4]~q\);

-- Location: LCCOMB_X19_Y10_N16
\mem|Mux13~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~13_combout\ = (\mem|Mux13~12_combout\ & (((\mem|Mem[103][4]~q\) # (!\mar1|ou_MAR\(0))))) # (!\mem|Mux13~12_combout\ & (\mem|Mem[101][4]~q\ & ((\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[101][4]~q\,
	datab => \mem|Mux13~12_combout\,
	datac => \mem|Mem[103][4]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux13~13_combout\);

-- Location: LCCOMB_X21_Y10_N24
\mem|Mux13~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~16_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(3)) # (\mem|Mux13~13_combout\)))) # (!\mar1|ou_MAR\(2) & (\mem|Mux13~15_combout\ & (!\mar1|ou_MAR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux13~15_combout\,
	datab => \mar1|ou_MAR\(2),
	datac => \mar1|ou_MAR\(3),
	datad => \mem|Mux13~13_combout\,
	combout => \mem|Mux13~16_combout\);

-- Location: LCCOMB_X21_Y10_N2
\mem|Mux13~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~19_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux13~16_combout\ & ((\mem|Mux13~18_combout\))) # (!\mem|Mux13~16_combout\ & (\mem|Mux13~11_combout\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux13~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux13~11_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux13~18_combout\,
	datad => \mem|Mux13~16_combout\,
	combout => \mem|Mux13~19_combout\);

-- Location: LCCOMB_X17_Y12_N24
\mem|Mem[75][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[75][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[75][4]~feeder_combout\);

-- Location: LCCOMB_X21_Y18_N20
\mem|Decoder0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~6_combout\ = (\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & \mar1|ou_MAR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(5),
	datac => \mar1|ou_MAR\(4),
	datad => \mar1|ou_MAR\(6),
	combout => \mem|Decoder0~6_combout\);

-- Location: LCCOMB_X21_Y15_N2
\mem|Mem[75][17]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[75][17]~11_combout\ = (!\rst~input_o\ & (\mem|Decoder0~1_combout\ & (\mem|Decoder0~6_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~1_combout\,
	datac => \mem|Decoder0~6_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[75][17]~11_combout\);

-- Location: FF_X17_Y12_N25
\mem|Mem[75][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[75][4]~feeder_combout\,
	ena => \mem|Mem[75][17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[75][4]~q\);

-- Location: LCCOMB_X23_Y17_N30
\mem|Mem[79][17]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[79][17]~48_combout\ = (!\rst~input_o\ & (\mem|always0~0_combout\ & (\mem|Decoder0~6_combout\ & \mem|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|always0~0_combout\,
	datac => \mem|Decoder0~6_combout\,
	datad => \mem|Decoder0~14_combout\,
	combout => \mem|Mem[79][17]~48_combout\);

-- Location: FF_X21_Y12_N25
\mem|Mem[79][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[79][17]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[79][4]~q\);

-- Location: LCCOMB_X21_Y15_N6
\mem|Mem[74][17]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[74][17]~43_combout\ = (!\rst~input_o\ & (\mem|Decoder0~13_combout\ & (\mem|Decoder0~6_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~13_combout\,
	datac => \mem|Decoder0~6_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[74][17]~43_combout\);

-- Location: FF_X20_Y13_N15
\mem|Mem[74][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[74][17]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[74][4]~q\);

-- Location: LCCOMB_X16_Y9_N10
\mem|Mem[78][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[78][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[78][4]~feeder_combout\);

-- Location: LCCOMB_X20_Y20_N12
\mem|Mem[78][17]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[78][17]~27_combout\ = (\mem|always0~0_combout\ & (!\rst~input_o\ & (\mem|Decoder0~6_combout\ & \mem|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~6_combout\,
	datad => \mem|Decoder0~10_combout\,
	combout => \mem|Mem[78][17]~27_combout\);

-- Location: FF_X16_Y9_N11
\mem|Mem[78][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[78][4]~feeder_combout\,
	ena => \mem|Mem[78][17]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[78][4]~q\);

-- Location: LCCOMB_X20_Y13_N14
\mem|Mux13~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~27_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & ((\mem|Mem[78][4]~q\))) # (!\mar1|ou_MAR\(2) & (\mem|Mem[74][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[74][4]~q\,
	datad => \mem|Mem[78][4]~q\,
	combout => \mem|Mux13~27_combout\);

-- Location: LCCOMB_X21_Y12_N24
\mem|Mux13~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~28_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux13~27_combout\ & ((\mem|Mem[79][4]~q\))) # (!\mem|Mux13~27_combout\ & (\mem|Mem[75][4]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux13~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[75][4]~q\,
	datac => \mem|Mem[79][4]~q\,
	datad => \mem|Mux13~27_combout\,
	combout => \mem|Mux13~28_combout\);

-- Location: LCCOMB_X23_Y18_N14
\mem|Mem[71][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[71][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[71][4]~feeder_combout\);

-- Location: LCCOMB_X21_Y18_N14
\mem|Decoder0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~7_combout\ = (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(3) & \mar1|ou_MAR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mar1|ou_MAR\(3),
	datad => \mar1|ou_MAR\(6),
	combout => \mem|Decoder0~7_combout\);

-- Location: LCCOMB_X21_Y15_N24
\mem|Mem[71][17]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[71][17]~50_combout\ = (!\rst~input_o\ & (\mem|Decoder0~7_combout\ & (\mem|Decoder0~14_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~7_combout\,
	datac => \mem|Decoder0~14_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[71][17]~50_combout\);

-- Location: FF_X23_Y18_N15
\mem|Mem[71][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[71][4]~feeder_combout\,
	ena => \mem|Mem[71][17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[71][4]~q\);

-- Location: LCCOMB_X21_Y15_N22
\mem|Mem[67][17]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[67][17]~9_combout\ = (!\rst~input_o\ & (\mem|Decoder0~1_combout\ & (\mem|Decoder0~7_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~1_combout\,
	datac => \mem|Decoder0~7_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[67][17]~9_combout\);

-- Location: FF_X23_Y18_N21
\mem|Mem[67][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[67][17]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[67][4]~q\);

-- Location: LCCOMB_X21_Y15_N10
\mem|Mem[66][17]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[66][17]~41_combout\ = (!\rst~input_o\ & (\mem|Decoder0~7_combout\ & (\mem|Decoder0~13_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~7_combout\,
	datac => \mem|Decoder0~13_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[66][17]~41_combout\);

-- Location: FF_X16_Y11_N31
\mem|Mem[66][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[66][17]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[66][4]~q\);

-- Location: LCCOMB_X16_Y9_N16
\mem|Mem[70][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[70][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[70][4]~feeder_combout\);

-- Location: LCCOMB_X20_Y20_N18
\mem|Mem[70][17]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[70][17]~25_combout\ = (\mem|always0~0_combout\ & (!\rst~input_o\ & (\mem|Decoder0~7_combout\ & \mem|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~7_combout\,
	datad => \mem|Decoder0~10_combout\,
	combout => \mem|Mem[70][17]~25_combout\);

-- Location: FF_X16_Y9_N17
\mem|Mem[70][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[70][4]~feeder_combout\,
	ena => \mem|Mem[70][17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[70][4]~q\);

-- Location: LCCOMB_X16_Y11_N30
\mem|Mux13~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~20_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0)) # ((\mem|Mem[70][4]~q\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & (\mem|Mem[66][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[66][4]~q\,
	datad => \mem|Mem[70][4]~q\,
	combout => \mem|Mux13~20_combout\);

-- Location: LCCOMB_X23_Y18_N20
\mem|Mux13~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~21_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux13~20_combout\ & (\mem|Mem[71][4]~q\)) # (!\mem|Mux13~20_combout\ & ((\mem|Mem[67][4]~q\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux13~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[71][4]~q\,
	datac => \mem|Mem[67][4]~q\,
	datad => \mem|Mux13~20_combout\,
	combout => \mem|Mux13~21_combout\);

-- Location: LCCOMB_X21_Y10_N16
\mem|Mux13~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~29_combout\ = (\mem|Mux13~26_combout\ & ((\mem|Mux13~28_combout\) # ((!\mar1|ou_MAR\(1))))) # (!\mem|Mux13~26_combout\ & (((\mar1|ou_MAR\(1) & \mem|Mux13~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux13~26_combout\,
	datab => \mem|Mux13~28_combout\,
	datac => \mar1|ou_MAR\(1),
	datad => \mem|Mux13~21_combout\,
	combout => \mem|Mux13~29_combout\);

-- Location: LCCOMB_X21_Y10_N18
\mem|Mux13~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~30_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux13~19_combout\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & (((!\mar1|ou_MAR\(4) & \mem|Mux13~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mux13~19_combout\,
	datac => \mar1|ou_MAR\(4),
	datad => \mem|Mux13~29_combout\,
	combout => \mem|Mux13~30_combout\);

-- Location: LCCOMB_X21_Y10_N0
\mem|Mux13~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~41_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux13~30_combout\ & ((\mem|Mux13~40_combout\))) # (!\mem|Mux13~30_combout\ & (\mem|Mux13~9_combout\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux13~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux13~9_combout\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux13~40_combout\,
	datad => \mem|Mux13~30_combout\,
	combout => \mem|Mux13~41_combout\);

-- Location: LCCOMB_X12_Y23_N0
\mem|Mem[54][17]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[54][17]~67_combout\ = (\mem|Decoder0~19_combout\ & (!\rst~input_o\ & (\mem|Decoder0~10_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~19_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~10_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[54][17]~67_combout\);

-- Location: FF_X19_Y24_N19
\mem|Mem[54][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[54][17]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[54][4]~q\);

-- Location: LCCOMB_X16_Y25_N8
\mem|Mem[60][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[60][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[60][4]~feeder_combout\);

-- Location: LCCOMB_X12_Y15_N14
\mem|Decoder0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~23_combout\ = (!\mar1|ou_MAR\(6) & (\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(4) & \mar1|ou_MAR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(6),
	datab => \mar1|ou_MAR\(5),
	datac => \mar1|ou_MAR\(4),
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Decoder0~23_combout\);

-- Location: LCCOMB_X22_Y23_N0
\mem|Mem[60][17]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[60][17]~88_combout\ = (!\rst~input_o\ & (\mem|always0~0_combout\ & (\mem|Decoder0~23_combout\ & \mem|Decoder0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|always0~0_combout\,
	datac => \mem|Decoder0~23_combout\,
	datad => \mem|Decoder0~11_combout\,
	combout => \mem|Mem[60][17]~88_combout\);

-- Location: FF_X16_Y25_N9
\mem|Mem[60][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[60][4]~feeder_combout\,
	ena => \mem|Mem[60][17]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[60][4]~q\);

-- Location: LCCOMB_X19_Y16_N22
\mem|Decoder0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~19_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(3) & !\mar1|ou_MAR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mar1|ou_MAR\(3),
	datad => \mar1|ou_MAR\(6),
	combout => \mem|Decoder0~19_combout\);

-- Location: LCCOMB_X12_Y23_N24
\mem|Mem[52][17]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[52][17]~100_combout\ = (\mem|always0~0_combout\ & (!\rst~input_o\ & (\mem|Decoder0~19_combout\ & \mem|Decoder0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~19_combout\,
	datad => \mem|Decoder0~11_combout\,
	combout => \mem|Mem[52][17]~100_combout\);

-- Location: FF_X19_Y20_N15
\mem|Mem[52][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[52][17]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[52][4]~q\);

-- Location: LCCOMB_X19_Y20_N14
\mem|Mux13~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~49_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mem[60][4]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[52][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[60][4]~q\,
	datac => \mem|Mem[52][4]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux13~49_combout\);

-- Location: LCCOMB_X19_Y24_N18
\mem|Mux13~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~50_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux13~49_combout\ & (\mem|Mem[62][4]~q\)) # (!\mem|Mux13~49_combout\ & ((\mem|Mem[54][4]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux13~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[62][4]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[54][4]~q\,
	datad => \mem|Mux13~49_combout\,
	combout => \mem|Mux13~50_combout\);

-- Location: LCCOMB_X24_Y19_N26
\mem|Decoder0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~17_combout\ = (!\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(6) & !\mar1|ou_MAR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mar1|ou_MAR\(6),
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Decoder0~17_combout\);

-- Location: LCCOMB_X20_Y20_N20
\mem|Mem[22][17]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[22][17]~65_combout\ = (\mem|always0~0_combout\ & (!\rst~input_o\ & (\mem|Decoder0~17_combout\ & \mem|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~17_combout\,
	datad => \mem|Decoder0~10_combout\,
	combout => \mem|Mem[22][17]~65_combout\);

-- Location: FF_X9_Y22_N29
\mem|Mem[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[22][17]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[22][4]~q\);

-- Location: LCCOMB_X12_Y20_N24
\mem|Mem[28][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[28][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[28][4]~feeder_combout\);

-- Location: LCCOMB_X19_Y17_N28
\mem|Decoder0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~20_combout\ = (\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(6) & (!\mar1|ou_MAR\(5) & \mar1|ou_MAR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(6),
	datac => \mar1|ou_MAR\(5),
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Decoder0~20_combout\);

-- Location: LCCOMB_X16_Y22_N8
\mem|Mem[28][17]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[28][17]~85_combout\ = (!\rst~input_o\ & (\mem|Decoder0~20_combout\ & (\mem|Decoder0~11_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~20_combout\,
	datac => \mem|Decoder0~11_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[28][17]~85_combout\);

-- Location: FF_X12_Y20_N25
\mem|Mem[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[28][4]~feeder_combout\,
	ena => \mem|Mem[28][17]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[28][4]~q\);

-- Location: LCCOMB_X16_Y21_N8
\mux|IR~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR~6_combout\ = (!\rst~input_o\ & \alu1|out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \alu1|out\(4),
	combout => \mux|IR~6_combout\);

-- Location: LCCOMB_X16_Y22_N20
\mem|Mem[20][5]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[20][5]~98_combout\ = (\rst~input_o\) # ((\mem|Decoder0~17_combout\ & (\mem|Decoder0~11_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~17_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~11_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[20][5]~98_combout\);

-- Location: FF_X12_Y19_N29
\mem|Mem[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~6_combout\,
	sload => VCC,
	ena => \mem|Mem[20][5]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[20][4]~q\);

-- Location: LCCOMB_X12_Y19_N28
\mem|Mux13~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~42_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mem[28][4]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[20][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[28][4]~q\,
	datac => \mem|Mem[20][4]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux13~42_combout\);

-- Location: LCCOMB_X9_Y22_N28
\mem|Mux13~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~43_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux13~42_combout\ & (\mem|Mem[30][4]~q\)) # (!\mem|Mux13~42_combout\ & ((\mem|Mem[22][4]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux13~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[30][4]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[22][4]~q\,
	datad => \mem|Mux13~42_combout\,
	combout => \mem|Mux13~43_combout\);

-- Location: LCCOMB_X14_Y23_N14
\mem|Mux13~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~51_combout\ = (\mem|Mux13~48_combout\ & (((\mem|Mux13~50_combout\)) # (!\mar1|ou_MAR\(4)))) # (!\mem|Mux13~48_combout\ & (\mar1|ou_MAR\(4) & ((\mem|Mux13~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux13~48_combout\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux13~50_combout\,
	datad => \mem|Mux13~43_combout\,
	combout => \mem|Mux13~51_combout\);

-- Location: LCCOMB_X12_Y15_N4
\mem|Decoder0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~22_combout\ = (!\mar1|ou_MAR\(6) & (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & \mar1|ou_MAR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(6),
	datab => \mar1|ou_MAR\(5),
	datac => \mar1|ou_MAR\(4),
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Decoder0~22_combout\);

-- Location: LCCOMB_X17_Y22_N30
\mem|Mem[15][17]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[15][17]~114_combout\ = (\mem|Decoder0~14_combout\ & (!\rst~input_o\ & (\mem|always0~0_combout\ & \mem|Decoder0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~14_combout\,
	datab => \rst~input_o\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~22_combout\,
	combout => \mem|Mem[15][17]~114_combout\);

-- Location: FF_X15_Y24_N21
\mem|Mem[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[15][17]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[15][4]~q\);

-- Location: LCCOMB_X10_Y20_N8
\mem|Mem[23][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[23][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[23][4]~feeder_combout\);

-- Location: LCCOMB_X21_Y19_N12
\mem|Mem[23][17]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[23][17]~77_combout\ = (!\rst~input_o\ & (\mem|Decoder0~14_combout\ & (\mem|always0~0_combout\ & \mem|Decoder0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~14_combout\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~17_combout\,
	combout => \mem|Mem[23][17]~77_combout\);

-- Location: FF_X10_Y20_N9
\mem|Mem[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[23][4]~feeder_combout\,
	ena => \mem|Mem[23][17]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[23][4]~q\);

-- Location: LCCOMB_X19_Y16_N12
\mem|Decoder0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~18_combout\ = (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(5) & !\mar1|ou_MAR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(3),
	datac => \mar1|ou_MAR\(5),
	datad => \mar1|ou_MAR\(6),
	combout => \mem|Decoder0~18_combout\);

-- Location: LCCOMB_X17_Y22_N2
\mem|Mem[7][16]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[7][16]~78_combout\ = (\rst~input_o\) # ((\mem|always0~0_combout\ & (\mem|Decoder0~18_combout\ & \mem|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \mem|Decoder0~18_combout\,
	datac => \mem|Decoder0~14_combout\,
	datad => \rst~input_o\,
	combout => \mem|Mem[7][16]~78_combout\);

-- Location: FF_X16_Y20_N23
\mem|Mem[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~6_combout\,
	sload => VCC,
	ena => \mem|Mem[7][16]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[7][4]~q\);

-- Location: LCCOMB_X16_Y20_N22
\mem|Mux13~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~73_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(4) & (\mem|Mem[23][4]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[7][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[23][4]~q\,
	datac => \mem|Mem[7][4]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux13~73_combout\);

-- Location: LCCOMB_X15_Y24_N20
\mem|Mux13~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~74_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux13~73_combout\ & (\mem|Mem[31][4]~q\)) # (!\mem|Mux13~73_combout\ & ((\mem|Mem[15][4]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux13~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[31][4]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[15][4]~q\,
	datad => \mem|Mux13~73_combout\,
	combout => \mem|Mux13~74_combout\);

-- Location: LCCOMB_X12_Y24_N0
\mem|Mem[55][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[55][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[55][4]~feeder_combout\);

-- Location: LCCOMB_X12_Y23_N30
\mem|Mem[55][17]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[55][17]~79_combout\ = (\mem|Decoder0~19_combout\ & (!\rst~input_o\ & (\mem|Decoder0~14_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~19_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~14_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[55][17]~79_combout\);

-- Location: FF_X12_Y24_N1
\mem|Mem[55][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[55][4]~feeder_combout\,
	ena => \mem|Mem[55][17]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[55][4]~q\);

-- Location: LCCOMB_X22_Y23_N14
\mem|Mem[63][17]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[63][17]~128_combout\ = (!\rst~input_o\ & (\mem|always0~0_combout\ & (\mem|Decoder0~23_combout\ & \mem|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|always0~0_combout\,
	datac => \mem|Decoder0~23_combout\,
	datad => \mem|Decoder0~14_combout\,
	combout => \mem|Mem[63][17]~128_combout\);

-- Location: FF_X16_Y24_N9
\mem|Mem[63][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[63][17]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[63][4]~q\);

-- Location: LCCOMB_X21_Y21_N26
\mem|Mem[47][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[47][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[47][4]~feeder_combout\);

-- Location: LCCOMB_X22_Y22_N18
\mem|Mem[47][17]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[47][17]~116_combout\ = (\mem|Decoder0~21_combout\ & (!\rst~input_o\ & (\mem|Decoder0~14_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~21_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~14_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[47][17]~116_combout\);

-- Location: FF_X21_Y21_N27
\mem|Mem[47][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[47][4]~feeder_combout\,
	ena => \mem|Mem[47][17]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[47][4]~q\);

-- Location: LCCOMB_X22_Y22_N12
\mem|Mem[39][17]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[39][17]~76_combout\ = (\mem|Decoder0~16_combout\ & (!\rst~input_o\ & (\mem|Decoder0~14_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~16_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~14_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[39][17]~76_combout\);

-- Location: FF_X20_Y24_N25
\mem|Mem[39][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[39][17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[39][4]~q\);

-- Location: LCCOMB_X20_Y24_N24
\mem|Mux13~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~80_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[47][4]~q\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[39][4]~q\ & !\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[47][4]~q\,
	datac => \mem|Mem[39][4]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux13~80_combout\);

-- Location: LCCOMB_X16_Y24_N8
\mem|Mux13~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~81_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux13~80_combout\ & ((\mem|Mem[63][4]~q\))) # (!\mem|Mux13~80_combout\ & (\mem|Mem[55][4]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux13~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[55][4]~q\,
	datac => \mem|Mem[63][4]~q\,
	datad => \mem|Mux13~80_combout\,
	combout => \mem|Mux13~81_combout\);

-- Location: LCCOMB_X19_Y23_N28
\mem|Mem[53][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[53][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[53][4]~feeder_combout\);

-- Location: LCCOMB_X20_Y19_N28
\mem|Decoder0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~15_combout\ = (!\mar1|ou_MAR\(1) & (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0) & !\mem|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(2),
	datac => \mar1|ou_MAR\(0),
	datad => \mem|LessThan0~1_combout\,
	combout => \mem|Decoder0~15_combout\);

-- Location: LCCOMB_X12_Y23_N22
\mem|Mem[53][17]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[53][17]~112_combout\ = (\mem|Decoder0~19_combout\ & (!\rst~input_o\ & (\mem|Decoder0~15_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~19_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~15_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[53][17]~112_combout\);

-- Location: FF_X19_Y23_N29
\mem|Mem[53][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[53][4]~feeder_combout\,
	ena => \mem|Mem[53][17]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[53][4]~q\);

-- Location: LCCOMB_X22_Y23_N8
\mem|Mem[61][17]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[61][17]~96_combout\ = (!\rst~input_o\ & (\mem|always0~0_combout\ & (\mem|Decoder0~23_combout\ & \mem|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|always0~0_combout\,
	datac => \mem|Decoder0~23_combout\,
	datad => \mem|Decoder0~15_combout\,
	combout => \mem|Mem[61][17]~96_combout\);

-- Location: FF_X19_Y23_N31
\mem|Mem[61][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[61][17]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[61][4]~q\);

-- Location: LCCOMB_X10_Y23_N2
\mem|Mem[45][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[45][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[45][4]~feeder_combout\);

-- Location: LCCOMB_X19_Y17_N22
\mem|Decoder0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~21_combout\ = (\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(6) & (\mar1|ou_MAR\(5) & !\mar1|ou_MAR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(6),
	datac => \mar1|ou_MAR\(5),
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Decoder0~21_combout\);

-- Location: LCCOMB_X22_Y22_N8
\mem|Mem[45][17]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[45][17]~93_combout\ = (\mem|Decoder0~15_combout\ & (\mem|always0~0_combout\ & (!\rst~input_o\ & \mem|Decoder0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~15_combout\,
	datab => \mem|always0~0_combout\,
	datac => \rst~input_o\,
	datad => \mem|Decoder0~21_combout\,
	combout => \mem|Mem[45][17]~93_combout\);

-- Location: FF_X10_Y23_N3
\mem|Mem[45][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[45][4]~feeder_combout\,
	ena => \mem|Mem[45][17]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[45][4]~q\);

-- Location: LCCOMB_X22_Y22_N30
\mem|Mem[37][17]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[37][17]~109_combout\ = (\mem|Decoder0~16_combout\ & (!\rst~input_o\ & (\mem|Decoder0~15_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~16_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~15_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[37][17]~109_combout\);

-- Location: FF_X10_Y23_N5
\mem|Mem[37][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[37][17]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[37][4]~q\);

-- Location: LCCOMB_X10_Y23_N4
\mem|Mux13~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~75_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(3) & (\mem|Mem[45][4]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[37][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[45][4]~q\,
	datac => \mem|Mem[37][4]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux13~75_combout\);

-- Location: LCCOMB_X19_Y23_N30
\mem|Mux13~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~76_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux13~75_combout\ & ((\mem|Mem[61][4]~q\))) # (!\mem|Mux13~75_combout\ & (\mem|Mem[53][4]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux13~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[53][4]~q\,
	datac => \mem|Mem[61][4]~q\,
	datad => \mem|Mux13~75_combout\,
	combout => \mem|Mux13~76_combout\);

-- Location: LCCOMB_X15_Y23_N14
\mem|Mux13~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~79_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(1)) # (\mem|Mux13~76_combout\)))) # (!\mar1|ou_MAR\(5) & (\mem|Mux13~78_combout\ & (!\mar1|ou_MAR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux13~78_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mar1|ou_MAR\(1),
	datad => \mem|Mux13~76_combout\,
	combout => \mem|Mux13~79_combout\);

-- Location: LCCOMB_X16_Y24_N18
\mem|Mux13~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~82_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux13~79_combout\ & ((\mem|Mux13~81_combout\))) # (!\mem|Mux13~79_combout\ & (\mem|Mux13~74_combout\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux13~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux13~74_combout\,
	datac => \mem|Mux13~81_combout\,
	datad => \mem|Mux13~79_combout\,
	combout => \mem|Mux13~82_combout\);

-- Location: LCCOMB_X12_Y21_N12
\mem|Mem[26][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[26][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[26][4]~feeder_combout\);

-- Location: LCCOMB_X22_Y23_N30
\mem|Mem[26][17]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[26][17]~119_combout\ = (\mem|always0~0_combout\ & (\mem|Decoder0~20_combout\ & (!\rst~input_o\ & \mem|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \mem|Decoder0~20_combout\,
	datac => \rst~input_o\,
	datad => \mem|Decoder0~13_combout\,
	combout => \mem|Mem[26][17]~119_combout\);

-- Location: FF_X12_Y21_N13
\mem|Mem[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[26][4]~feeder_combout\,
	ena => \mem|Mem[26][17]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[26][4]~q\);

-- Location: LCCOMB_X22_Y23_N2
\mem|Mem[24][17]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[24][17]~89_combout\ = (!\rst~input_o\ & (\mem|Decoder0~12_combout\ & (\mem|Decoder0~20_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~12_combout\,
	datac => \mem|Decoder0~20_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[24][17]~89_combout\);

-- Location: FF_X9_Y20_N23
\mem|Mem[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[24][17]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[24][4]~q\);

-- Location: LCCOMB_X21_Y19_N8
\mem|Mem[16][17]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[16][17]~106_combout\ = (!\rst~input_o\ & (\mem|Decoder0~17_combout\ & (\mem|always0~0_combout\ & \mem|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~17_combout\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~12_combout\,
	combout => \mem|Mem[16][17]~106_combout\);

-- Location: FF_X12_Y17_N17
\mem|Mem[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[16][17]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[16][4]~q\);

-- Location: LCCOMB_X12_Y17_N16
\mem|Mux13~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~62_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[18][4]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[16][4]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[18][4]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[16][4]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux13~62_combout\);

-- Location: LCCOMB_X9_Y20_N22
\mem|Mux13~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~63_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux13~62_combout\ & (\mem|Mem[26][4]~q\)) # (!\mem|Mux13~62_combout\ & ((\mem|Mem[24][4]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux13~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[26][4]~q\,
	datac => \mem|Mem[24][4]~q\,
	datad => \mem|Mux13~62_combout\,
	combout => \mem|Mux13~63_combout\);

-- Location: LCCOMB_X17_Y23_N16
\mem|Mem[8][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[8][4]~feeder_combout\ = \mux|IR~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~6_combout\,
	combout => \mem|Mem[8][4]~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N22
\mem|Mem[8][3]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[8][3]~91_combout\ = (\rst~input_o\) # ((\mem|Decoder0~22_combout\ & (\mem|Decoder0~12_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~22_combout\,
	datab => \mem|Decoder0~12_combout\,
	datac => \mem|always0~0_combout\,
	datad => \rst~input_o\,
	combout => \mem|Mem[8][3]~91_combout\);

-- Location: FF_X17_Y23_N17
\mem|Mem[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[8][4]~feeder_combout\,
	ena => \mem|Mem[8][3]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[8][4]~q\);

-- Location: LCCOMB_X17_Y22_N4
\mem|Mem[10][11]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[10][11]~123_combout\ = (\rst~input_o\) # ((\mem|Decoder0~22_combout\ & (\mem|Decoder0~13_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~22_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~13_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[10][11]~123_combout\);

-- Location: FF_X17_Y23_N27
\mem|Mem[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~6_combout\,
	sload => VCC,
	ena => \mem|Mem[10][11]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[10][4]~q\);

-- Location: LCCOMB_X17_Y22_N20
\mem|Mem[0][14]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[0][14]~107_combout\ = (\rst~input_o\) # ((\mem|Decoder0~18_combout\ & (\mem|always0~0_combout\ & \mem|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~18_combout\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~12_combout\,
	combout => \mem|Mem[0][14]~107_combout\);

-- Location: FF_X17_Y18_N7
\mem|Mem[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~6_combout\,
	sload => VCC,
	ena => \mem|Mem[0][14]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[0][4]~q\);

-- Location: LCCOMB_X17_Y18_N12
\mem|Mem[2][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[2][4]~feeder_combout\ = \mux|IR~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~6_combout\,
	combout => \mem|Mem[2][4]~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N16
\mem|Mem[2][11]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[2][11]~74_combout\ = (\rst~input_o\) # ((\mem|Decoder0~18_combout\ & (\mem|always0~0_combout\ & \mem|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~18_combout\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~13_combout\,
	combout => \mem|Mem[2][11]~74_combout\);

-- Location: FF_X17_Y18_N13
\mem|Mem[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[2][4]~feeder_combout\,
	ena => \mem|Mem[2][11]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[2][4]~q\);

-- Location: LCCOMB_X17_Y18_N6
\mem|Mux13~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~66_combout\ = (\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3)) # ((\mem|Mem[2][4]~q\)))) # (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(3) & (\mem|Mem[0][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[0][4]~q\,
	datad => \mem|Mem[2][4]~q\,
	combout => \mem|Mux13~66_combout\);

-- Location: LCCOMB_X17_Y23_N26
\mem|Mux13~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~67_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux13~66_combout\ & ((\mem|Mem[10][4]~q\))) # (!\mem|Mux13~66_combout\ & (\mem|Mem[8][4]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux13~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[8][4]~q\,
	datac => \mem|Mem[10][4]~q\,
	datad => \mem|Mux13~66_combout\,
	combout => \mem|Mux13~67_combout\);

-- Location: LCCOMB_X21_Y23_N16
\mem|Mem[40][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[40][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[40][4]~feeder_combout\);

-- Location: LCCOMB_X22_Y22_N22
\mem|Mem[40][17]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[40][17]~90_combout\ = (\mem|Decoder0~21_combout\ & (\mem|Decoder0~12_combout\ & (!\rst~input_o\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~21_combout\,
	datab => \mem|Decoder0~12_combout\,
	datac => \rst~input_o\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[40][17]~90_combout\);

-- Location: FF_X21_Y23_N17
\mem|Mem[40][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[40][4]~feeder_combout\,
	ena => \mem|Mem[40][17]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[40][4]~q\);

-- Location: LCCOMB_X22_Y22_N4
\mem|Mem[42][17]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[42][17]~122_combout\ = (\mem|Decoder0~13_combout\ & (\mem|always0~0_combout\ & (!\rst~input_o\ & \mem|Decoder0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~13_combout\,
	datab => \mem|always0~0_combout\,
	datac => \rst~input_o\,
	datad => \mem|Decoder0~21_combout\,
	combout => \mem|Mem[42][17]~122_combout\);

-- Location: FF_X21_Y23_N27
\mem|Mem[42][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[42][17]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[42][4]~q\);

-- Location: LCCOMB_X17_Y20_N24
\mem|Mem[34][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[34][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[34][4]~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N16
\mem|Decoder0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~16_combout\ = (\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(6) & !\mar1|ou_MAR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mar1|ou_MAR\(6),
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Decoder0~16_combout\);

-- Location: LCCOMB_X17_Y20_N22
\mem|Mem[34][17]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[34][17]~73_combout\ = (\mem|Decoder0~13_combout\ & (!\rst~input_o\ & (\mem|always0~0_combout\ & \mem|Decoder0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~13_combout\,
	datab => \rst~input_o\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~16_combout\,
	combout => \mem|Mem[34][17]~73_combout\);

-- Location: FF_X17_Y20_N25
\mem|Mem[34][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[34][4]~feeder_combout\,
	ena => \mem|Mem[34][17]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[34][4]~q\);

-- Location: LCCOMB_X22_Y22_N20
\mem|Mem[32][17]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[32][17]~105_combout\ = (!\rst~input_o\ & (\mem|Decoder0~12_combout\ & (\mem|Decoder0~16_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~12_combout\,
	datac => \mem|Decoder0~16_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[32][17]~105_combout\);

-- Location: FF_X22_Y20_N17
\mem|Mem[32][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[32][17]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[32][4]~q\);

-- Location: LCCOMB_X22_Y20_N16
\mem|Mux13~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~64_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[34][4]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[32][4]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[34][4]~q\,
	datac => \mem|Mem[32][4]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux13~64_combout\);

-- Location: LCCOMB_X21_Y23_N26
\mem|Mux13~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~65_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux13~64_combout\ & ((\mem|Mem[42][4]~q\))) # (!\mem|Mux13~64_combout\ & (\mem|Mem[40][4]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux13~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[40][4]~q\,
	datac => \mem|Mem[42][4]~q\,
	datad => \mem|Mux13~64_combout\,
	combout => \mem|Mux13~65_combout\);

-- Location: LCCOMB_X17_Y23_N28
\mem|Mux13~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~68_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4)) # ((\mem|Mux13~65_combout\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & (\mem|Mux13~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux13~67_combout\,
	datad => \mem|Mux13~65_combout\,
	combout => \mem|Mux13~68_combout\);

-- Location: LCCOMB_X17_Y23_N14
\mem|Mux13~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~71_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux13~68_combout\ & (\mem|Mux13~70_combout\)) # (!\mem|Mux13~68_combout\ & ((\mem|Mux13~63_combout\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux13~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux13~70_combout\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux13~63_combout\,
	datad => \mem|Mux13~68_combout\,
	combout => \mem|Mux13~71_combout\);

-- Location: LCCOMB_X22_Y22_N24
\mem|Mem[43][17]~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[43][17]~113_combout\ = (\mem|Decoder0~1_combout\ & (\mem|always0~0_combout\ & (!\rst~input_o\ & \mem|Decoder0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~1_combout\,
	datab => \mem|always0~0_combout\,
	datac => \rst~input_o\,
	datad => \mem|Decoder0~21_combout\,
	combout => \mem|Mem[43][17]~113_combout\);

-- Location: FF_X22_Y21_N9
\mem|Mem[43][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[43][17]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[43][4]~q\);

-- Location: LCCOMB_X21_Y20_N16
\mem|Mem[35][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[35][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mem|Mem[35][4]~feeder_combout\);

-- Location: LCCOMB_X22_Y22_N26
\mem|Mem[35][17]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[35][17]~69_combout\ = (\mem|Decoder0~1_combout\ & (!\rst~input_o\ & (\mem|Decoder0~16_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~1_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~16_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[35][17]~69_combout\);

-- Location: FF_X21_Y20_N17
\mem|Mem[35][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[35][4]~feeder_combout\,
	ena => \mem|Mem[35][17]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[35][4]~q\);

-- Location: LCCOMB_X19_Y19_N26
\mem|Mem[33][17]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[33][17]~101_combout\ = (\mem|Decoder0~3_combout\ & (!\rst~input_o\ & (\mem|always0~0_combout\ & \mem|Decoder0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~3_combout\,
	datab => \rst~input_o\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~16_combout\,
	combout => \mem|Mem[33][17]~101_combout\);

-- Location: FF_X19_Y19_N9
\mem|Mem[33][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[33][17]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[33][4]~q\);

-- Location: LCCOMB_X19_Y19_N8
\mem|Mux13~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~54_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[35][4]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[33][4]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[35][4]~q\,
	datac => \mem|Mem[33][4]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux13~54_combout\);

-- Location: LCCOMB_X22_Y21_N8
\mem|Mux13~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~55_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux13~54_combout\ & ((\mem|Mem[43][4]~q\))) # (!\mem|Mux13~54_combout\ & (\mem|Mem[41][4]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux13~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[41][4]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[43][4]~q\,
	datad => \mem|Mux13~54_combout\,
	combout => \mem|Mux13~55_combout\);

-- Location: LCCOMB_X17_Y22_N24
\mem|Mem[11][13]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[11][13]~115_combout\ = (\rst~input_o\) # ((\mem|Decoder0~1_combout\ & (\mem|Decoder0~22_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~1_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~22_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[11][13]~115_combout\);

-- Location: FF_X16_Y21_N9
\mem|Mem[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR~6_combout\,
	ena => \mem|Mem[11][13]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[11][4]~q\);

-- Location: LCCOMB_X20_Y19_N20
\mem|Decoder0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~3_combout\ = (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0) & !\mem|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(2),
	datac => \mar1|ou_MAR\(0),
	datad => \mem|LessThan0~1_combout\,
	combout => \mem|Decoder0~3_combout\);

-- Location: LCCOMB_X17_Y22_N28
\mem|Mem[9][5]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[9][5]~82_combout\ = (\rst~input_o\) # ((\mem|Decoder0~22_combout\ & (\mem|always0~0_combout\ & \mem|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~22_combout\,
	datab => \rst~input_o\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~3_combout\,
	combout => \mem|Mem[9][5]~82_combout\);

-- Location: FF_X16_Y21_N19
\mem|Mem[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~6_combout\,
	sload => VCC,
	ena => \mem|Mem[9][5]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[9][4]~q\);

-- Location: LCCOMB_X16_Y23_N22
\mem|Mem[3][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[3][4]~feeder_combout\ = \mux|IR~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~6_combout\,
	combout => \mem|Mem[3][4]~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N6
\mem|Mem[3][16]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[3][16]~70_combout\ = (\rst~input_o\) # ((\mem|Decoder0~1_combout\ & (\mem|Decoder0~18_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~1_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~18_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[3][16]~70_combout\);

-- Location: FF_X16_Y23_N23
\mem|Mem[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[3][4]~feeder_combout\,
	ena => \mem|Mem[3][16]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[3][4]~q\);

-- Location: LCCOMB_X17_Y22_N26
\mem|Mem[1][11]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[1][11]~103_combout\ = (\rst~input_o\) # ((\mem|Decoder0~18_combout\ & (\mem|always0~0_combout\ & \mem|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~18_combout\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~3_combout\,
	combout => \mem|Mem[1][11]~103_combout\);

-- Location: FF_X16_Y23_N1
\mem|Mem[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~6_combout\,
	sload => VCC,
	ena => \mem|Mem[1][11]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[1][4]~q\);

-- Location: LCCOMB_X16_Y23_N0
\mem|Mux13~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~56_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[3][4]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[1][4]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[3][4]~q\,
	datac => \mem|Mem[1][4]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux13~56_combout\);

-- Location: LCCOMB_X16_Y21_N18
\mem|Mux13~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~57_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux13~56_combout\ & (\mem|Mem[11][4]~q\)) # (!\mem|Mux13~56_combout\ & ((\mem|Mem[9][4]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux13~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[11][4]~q\,
	datac => \mem|Mem[9][4]~q\,
	datad => \mem|Mux13~56_combout\,
	combout => \mem|Mux13~57_combout\);

-- Location: LCCOMB_X16_Y21_N20
\mem|Mux13~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~58_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mux13~55_combout\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mux13~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mux13~55_combout\,
	datad => \mem|Mux13~57_combout\,
	combout => \mem|Mux13~58_combout\);

-- Location: LCCOMB_X21_Y19_N16
\mem|Mem[19][17]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[19][17]~68_combout\ = (!\rst~input_o\ & (\mem|Decoder0~17_combout\ & (\mem|always0~0_combout\ & \mem|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~17_combout\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~1_combout\,
	combout => \mem|Mem[19][17]~68_combout\);

-- Location: FF_X11_Y22_N13
\mem|Mem[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[19][17]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[19][4]~q\);

-- Location: LCCOMB_X9_Y20_N20
\mem|Mem[25][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[25][4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	combout => \mem|Mem[25][4]~feeder_combout\);

-- Location: LCCOMB_X22_Y23_N4
\mem|Mem[25][17]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[25][17]~80_combout\ = (!\rst~input_o\ & (\mem|Decoder0~3_combout\ & (\mem|Decoder0~20_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~3_combout\,
	datac => \mem|Decoder0~20_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[25][17]~80_combout\);

-- Location: FF_X9_Y20_N21
\mem|Mem[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[25][4]~feeder_combout\,
	ena => \mem|Mem[25][17]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[25][4]~q\);

-- Location: LCCOMB_X21_Y19_N22
\mem|Mem[17][17]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[17][17]~102_combout\ = (!\rst~input_o\ & (\mem|Decoder0~3_combout\ & (\mem|always0~0_combout\ & \mem|Decoder0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~3_combout\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~17_combout\,
	combout => \mem|Mem[17][17]~102_combout\);

-- Location: FF_X11_Y17_N11
\mem|Mem[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(4),
	sload => VCC,
	ena => \mem|Mem[17][17]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[17][4]~q\);

-- Location: LCCOMB_X11_Y17_N10
\mem|Mux13~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~52_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mem[25][4]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[17][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[25][4]~q\,
	datac => \mem|Mem[17][4]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux13~52_combout\);

-- Location: LCCOMB_X11_Y22_N12
\mem|Mux13~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~53_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux13~52_combout\ & (\mem|Mem[27][4]~q\)) # (!\mem|Mux13~52_combout\ & ((\mem|Mem[19][4]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux13~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[27][4]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[19][4]~q\,
	datad => \mem|Mux13~52_combout\,
	combout => \mem|Mux13~53_combout\);

-- Location: LCCOMB_X17_Y23_N6
\mem|Mux13~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~61_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux13~58_combout\ & (\mem|Mux13~60_combout\)) # (!\mem|Mux13~58_combout\ & ((\mem|Mux13~53_combout\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux13~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux13~60_combout\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux13~58_combout\,
	datad => \mem|Mux13~53_combout\,
	combout => \mem|Mux13~61_combout\);

-- Location: LCCOMB_X17_Y23_N24
\mem|Mux13~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~72_combout\ = (\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2)) # ((\mem|Mux13~61_combout\)))) # (!\mar1|ou_MAR\(0) & (!\mar1|ou_MAR\(2) & (\mem|Mux13~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux13~71_combout\,
	datad => \mem|Mux13~61_combout\,
	combout => \mem|Mux13~72_combout\);

-- Location: LCCOMB_X17_Y23_N2
\mem|Mux13~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~83_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux13~72_combout\ & ((\mem|Mux13~82_combout\))) # (!\mem|Mux13~72_combout\ & (\mem|Mux13~51_combout\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux13~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux13~51_combout\,
	datac => \mem|Mux13~82_combout\,
	datad => \mem|Mux13~72_combout\,
	combout => \mem|Mux13~83_combout\);

-- Location: LCCOMB_X21_Y10_N10
\mem|Mux13~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux13~84_combout\ = (\mar1|ou_MAR\(6) & (\mem|Mux13~41_combout\)) # (!\mar1|ou_MAR\(6) & ((\mem|Mux13~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|Mux13~41_combout\,
	datac => \mar1|ou_MAR\(6),
	datad => \mem|Mux13~83_combout\,
	combout => \mem|Mux13~84_combout\);

-- Location: LCCOMB_X20_Y12_N18
\mem|outD[17]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|outD[17]~0_combout\ = (\cb|re_mem~q\ & (!\cb|wr_mem~q\ & !\rst~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cb|re_mem~q\,
	datac => \cb|wr_mem~q\,
	datad => \rst~input_o\,
	combout => \mem|outD[17]~0_combout\);

-- Location: FF_X21_Y10_N11
\mem|outD[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mux13~84_combout\,
	ena => \mem|outD[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|outD\(4));

-- Location: LCCOMB_X6_Y21_N0
\mux1|MD~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|MD~5_combout\ = (\cb|wr_md_mem~q\ & (\mem|outD\(4))) # (!\cb|wr_md_mem~q\ & ((\alu1|out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|outD\(4),
	datac => \alu1|out\(4),
	datad => \cb|wr_md_mem~q\,
	combout => \mux1|MD~5_combout\);

-- Location: FF_X6_Y21_N1
\mux1|MD[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|MD~5_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|MD[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|MD\(4));

-- Location: LCCOMB_X6_Y21_N16
\mux1|out_data~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|out_data~6_combout\ = (\cb|re_md~q\ & (\mux1|MD\(4))) # (!\cb|re_md~q\ & ((\mux1|PC\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux1|MD\(4),
	datac => \cb|re_md~q\,
	datad => \mux1|PC\(4),
	combout => \mux1|out_data~6_combout\);

-- Location: FF_X14_Y17_N1
\mux1|out_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux1|out_data~6_combout\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \mux1|out_data[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|out_data\(4));

-- Location: LCCOMB_X14_Y17_N0
\ouD_b[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ouD_b[4]~4_combout\ = (\cb|re_stck~q\ & (\stack1|ou_stckD\(4))) # (!\cb|re_stck~q\ & ((\mux1|out_data\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \stack1|ou_stckD\(4),
	datac => \mux1|out_data\(4),
	datad => \cb|re_stck~q\,
	combout => \ouD_b[4]~4_combout\);

-- Location: LCCOMB_X14_Y20_N10
\alu1|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~18_combout\ = (\cb|aluop\(1) & (\mux|ouD\(4) & ((!\cb|aluop\(0))))) # (!\cb|aluop\(1) & ((\cb|aluop\(0) & (\mux|ouD\(4))) # (!\cb|aluop\(0) & ((\alu1|Add0~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|ouD\(4),
	datab => \cb|aluop\(1),
	datac => \alu1|Add0~16_combout\,
	datad => \cb|aluop\(0),
	combout => \alu1|Add0~18_combout\);

-- Location: LCCOMB_X14_Y20_N20
\alu1|Add0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~19_combout\ = (\alu1|Add0~18_combout\) # ((\cb|aluop\(0) & (\cb|aluop\(1) & \ouD_b[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|aluop\(0),
	datab => \cb|aluop\(1),
	datac => \ouD_b[4]~4_combout\,
	datad => \alu1|Add0~18_combout\,
	combout => \alu1|Add0~19_combout\);

-- Location: LCCOMB_X14_Y20_N22
\alu1|out[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|out\(4) = (GLOBAL(\cb|en_alu~clkctrl_outclk\) & (\alu1|Add0~19_combout\)) # (!GLOBAL(\cb|en_alu~clkctrl_outclk\) & ((\alu1|out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu1|Add0~19_combout\,
	datac => \alu1|out\(4),
	datad => \cb|en_alu~clkctrl_outclk\,
	combout => \alu1|out\(4));

-- Location: LCCOMB_X16_Y14_N26
\mar1|MAR[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|MAR[4]~feeder_combout\ = \alu1|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(4),
	combout => \mar1|MAR[4]~feeder_combout\);

-- Location: FF_X16_Y14_N27
\mar1|MAR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|MAR[4]~feeder_combout\,
	ena => \mar1|MAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|MAR\(4));

-- Location: LCCOMB_X16_Y14_N8
\mar1|ou_MAR~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|ou_MAR~2_combout\ = (!\rst~input_o\ & \mar1|MAR\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datac => \mar1|MAR\(4),
	combout => \mar1|ou_MAR~2_combout\);

-- Location: FF_X16_Y14_N9
\mar1|ou_MAR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|ou_MAR~2_combout\,
	ena => \mar1|MAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|ou_MAR\(4));

-- Location: LCCOMB_X12_Y23_N10
\mem|Mem[106][17]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[106][17]~39_combout\ = (\mem|always0~0_combout\ & (\mem|Decoder0~4_combout\ & (!\rst~input_o\ & \mem|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \mem|Decoder0~4_combout\,
	datac => \rst~input_o\,
	datad => \mem|Decoder0~13_combout\,
	combout => \mem|Mem[106][17]~39_combout\);

-- Location: FF_X12_Y10_N17
\mem|Mem[106][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[106][17]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[106][1]~q\);

-- Location: LCCOMB_X12_Y23_N16
\mem|Mem[104][17]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[104][17]~36_combout\ = (\mem|always0~0_combout\ & (\mem|Decoder0~4_combout\ & (!\rst~input_o\ & \mem|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \mem|Decoder0~4_combout\,
	datac => \rst~input_o\,
	datad => \mem|Decoder0~12_combout\,
	combout => \mem|Mem[104][17]~36_combout\);

-- Location: FF_X12_Y10_N27
\mem|Mem[104][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[104][17]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[104][1]~q\);

-- Location: LCCOMB_X12_Y10_N26
\mem|Mux16~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~10_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(0) & (\mem|Mem[105][1]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[104][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[105][1]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[104][1]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux16~10_combout\);

-- Location: LCCOMB_X12_Y10_N16
\mem|Mux16~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~11_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux16~10_combout\ & (\mem|Mem[107][1]~q\)) # (!\mem|Mux16~10_combout\ & ((\mem|Mem[106][1]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[107][1]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[106][1]~q\,
	datad => \mem|Mux16~10_combout\,
	combout => \mem|Mux16~11_combout\);

-- Location: LCCOMB_X14_Y11_N24
\mem|Mem[98][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[98][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[98][1]~feeder_combout\);

-- Location: LCCOMB_X21_Y15_N12
\mem|Mem[98][17]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[98][17]~37_combout\ = (\mem|always0~0_combout\ & (\mem|Decoder0~13_combout\ & (!\rst~input_o\ & \mem|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \mem|Decoder0~13_combout\,
	datac => \rst~input_o\,
	datad => \mem|Decoder0~5_combout\,
	combout => \mem|Mem[98][17]~37_combout\);

-- Location: FF_X14_Y11_N25
\mem|Mem[98][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[98][1]~feeder_combout\,
	ena => \mem|Mem[98][17]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[98][1]~q\);

-- Location: LCCOMB_X21_Y15_N28
\mem|Mem[99][17]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[99][17]~5_combout\ = (\mem|always0~0_combout\ & (\mem|Decoder0~1_combout\ & (!\rst~input_o\ & \mem|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \mem|Decoder0~1_combout\,
	datac => \rst~input_o\,
	datad => \mem|Decoder0~5_combout\,
	combout => \mem|Mem[99][17]~5_combout\);

-- Location: FF_X14_Y11_N27
\mem|Mem[99][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[99][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[99][1]~q\);

-- Location: LCCOMB_X14_Y11_N26
\mem|Mux16~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~15_combout\ = (\mem|Mux16~14_combout\ & (((\mem|Mem[99][1]~q\) # (!\mar1|ou_MAR\(1))))) # (!\mem|Mux16~14_combout\ & (\mem|Mem[98][1]~q\ & ((\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux16~14_combout\,
	datab => \mem|Mem[98][1]~q\,
	datac => \mem|Mem[99][1]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux16~15_combout\);

-- Location: LCCOMB_X14_Y12_N28
\mem|Mem[101][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[101][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[101][1]~feeder_combout\);

-- Location: LCCOMB_X21_Y15_N26
\mem|Mem[101][17]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[101][17]~54_combout\ = (\mem|always0~0_combout\ & (\mem|Decoder0~15_combout\ & (!\rst~input_o\ & \mem|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \mem|Decoder0~15_combout\,
	datac => \rst~input_o\,
	datad => \mem|Decoder0~5_combout\,
	combout => \mem|Mem[101][17]~54_combout\);

-- Location: FF_X14_Y12_N29
\mem|Mem[101][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[101][1]~feeder_combout\,
	ena => \mem|Mem[101][17]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[101][1]~q\);

-- Location: FF_X19_Y10_N7
\mem|Mem[103][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[103][17]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[103][1]~q\);

-- Location: LCCOMB_X19_Y9_N20
\mem|Mem[102][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[102][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[102][1]~feeder_combout\);

-- Location: FF_X19_Y9_N21
\mem|Mem[102][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[102][1]~feeder_combout\,
	ena => \mem|Mem[102][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[102][1]~q\);

-- Location: FF_X19_Y10_N29
\mem|Mem[100][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[100][17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[100][1]~q\);

-- Location: LCCOMB_X19_Y10_N28
\mem|Mux16~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~12_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[102][1]~q\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[100][1]~q\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[102][1]~q\,
	datac => \mem|Mem[100][1]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux16~12_combout\);

-- Location: LCCOMB_X19_Y10_N6
\mem|Mux16~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~13_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux16~12_combout\ & ((\mem|Mem[103][1]~q\))) # (!\mem|Mux16~12_combout\ & (\mem|Mem[101][1]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[101][1]~q\,
	datac => \mem|Mem[103][1]~q\,
	datad => \mem|Mux16~12_combout\,
	combout => \mem|Mux16~13_combout\);

-- Location: LCCOMB_X20_Y11_N22
\mem|Mux16~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~16_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(2) & ((\mem|Mux16~13_combout\))) # (!\mar1|ou_MAR\(2) & (\mem|Mux16~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux16~15_combout\,
	datad => \mem|Mux16~13_combout\,
	combout => \mem|Mux16~16_combout\);

-- Location: LCCOMB_X22_Y13_N24
\mem|Mem[109][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[109][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[109][1]~feeder_combout\);

-- Location: LCCOMB_X12_Y23_N12
\mem|Mem[109][17]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[109][17]~53_combout\ = (!\rst~input_o\ & (\mem|Decoder0~4_combout\ & (\mem|Decoder0~15_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~4_combout\,
	datac => \mem|Decoder0~15_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[109][17]~53_combout\);

-- Location: FF_X22_Y13_N25
\mem|Mem[109][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[109][1]~feeder_combout\,
	ena => \mem|Mem[109][17]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[109][1]~q\);

-- Location: FF_X21_Y12_N9
\mem|Mem[111][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[111][17]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[111][1]~q\);

-- Location: LCCOMB_X19_Y11_N20
\mem|Mem[110][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[110][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[110][1]~feeder_combout\);

-- Location: FF_X19_Y11_N21
\mem|Mem[110][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[110][1]~feeder_combout\,
	ena => \mem|Mem[110][17]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[110][1]~q\);

-- Location: FF_X19_Y11_N7
\mem|Mem[108][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[108][17]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[108][1]~q\);

-- Location: LCCOMB_X19_Y11_N6
\mem|Mux16~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~17_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[110][1]~q\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[108][1]~q\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[110][1]~q\,
	datac => \mem|Mem[108][1]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux16~17_combout\);

-- Location: LCCOMB_X21_Y12_N8
\mem|Mux16~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~18_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux16~17_combout\ & ((\mem|Mem[111][1]~q\))) # (!\mem|Mux16~17_combout\ & (\mem|Mem[109][1]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[109][1]~q\,
	datac => \mem|Mem[111][1]~q\,
	datad => \mem|Mux16~17_combout\,
	combout => \mem|Mux16~18_combout\);

-- Location: LCCOMB_X20_Y11_N0
\mem|Mux16~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~19_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux16~16_combout\ & ((\mem|Mux16~18_combout\))) # (!\mem|Mux16~16_combout\ & (\mem|Mux16~11_combout\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mux16~11_combout\,
	datac => \mem|Mux16~16_combout\,
	datad => \mem|Mux16~18_combout\,
	combout => \mem|Mux16~19_combout\);

-- Location: LCCOMB_X21_Y15_N8
\mem|Mem[72][17]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[72][17]~40_combout\ = (\mem|Decoder0~6_combout\ & (!\rst~input_o\ & (\mem|Decoder0~12_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~6_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~12_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[72][17]~40_combout\);

-- Location: FF_X15_Y13_N21
\mem|Mem[72][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[72][17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[72][1]~q\);

-- Location: LCCOMB_X15_Y9_N14
\mem|Mem[76][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[76][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[76][1]~feeder_combout\);

-- Location: LCCOMB_X16_Y22_N6
\mem|Mem[76][17]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[76][17]~24_combout\ = (\mem|Decoder0~6_combout\ & (!\rst~input_o\ & (\mem|Decoder0~11_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~6_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~11_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[76][17]~24_combout\);

-- Location: FF_X15_Y9_N15
\mem|Mem[76][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[76][1]~feeder_combout\,
	ena => \mem|Mem[76][17]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[76][1]~q\);

-- Location: LCCOMB_X15_Y13_N20
\mem|Mux16~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~22_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0)) # ((\mem|Mem[76][1]~q\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & (\mem|Mem[72][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[72][1]~q\,
	datad => \mem|Mem[76][1]~q\,
	combout => \mem|Mux16~22_combout\);

-- Location: LCCOMB_X23_Y17_N28
\mem|Mem[77][17]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[77][17]~57_combout\ = (!\rst~input_o\ & (\mem|always0~0_combout\ & (\mem|Decoder0~6_combout\ & \mem|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|always0~0_combout\,
	datac => \mem|Decoder0~6_combout\,
	datad => \mem|Decoder0~15_combout\,
	combout => \mem|Mem[77][17]~57_combout\);

-- Location: FF_X15_Y13_N23
\mem|Mem[77][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[77][17]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[77][1]~q\);

-- Location: LCCOMB_X16_Y13_N26
\mem|Mem[73][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[73][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[73][1]~feeder_combout\);

-- Location: LCCOMB_X16_Y13_N2
\mem|Mem[73][17]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[73][17]~8_combout\ = (\mem|always0~0_combout\ & (!\rst~input_o\ & (\mem|Decoder0~6_combout\ & \mem|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~6_combout\,
	datad => \mem|Decoder0~3_combout\,
	combout => \mem|Mem[73][17]~8_combout\);

-- Location: FF_X16_Y13_N27
\mem|Mem[73][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[73][1]~feeder_combout\,
	ena => \mem|Mem[73][17]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[73][1]~q\);

-- Location: LCCOMB_X15_Y13_N22
\mem|Mux16~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~23_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux16~22_combout\ & (\mem|Mem[77][1]~q\)) # (!\mem|Mux16~22_combout\ & ((\mem|Mem[73][1]~q\))))) # (!\mar1|ou_MAR\(0) & (\mem|Mux16~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux16~22_combout\,
	datac => \mem|Mem[77][1]~q\,
	datad => \mem|Mem[73][1]~q\,
	combout => \mem|Mux16~23_combout\);

-- Location: LCCOMB_X20_Y10_N12
\mem|Mem[68][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[68][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[68][1]~feeder_combout\);

-- Location: LCCOMB_X16_Y22_N0
\mem|Mem[68][17]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[68][17]~26_combout\ = (\mem|Decoder0~7_combout\ & (!\rst~input_o\ & (\mem|Decoder0~11_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~7_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~11_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[68][17]~26_combout\);

-- Location: FF_X20_Y10_N13
\mem|Mem[68][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[68][1]~feeder_combout\,
	ena => \mem|Mem[68][17]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[68][1]~q\);

-- Location: LCCOMB_X21_Y15_N20
\mem|Mem[64][17]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[64][17]~42_combout\ = (!\rst~input_o\ & (\mem|Decoder0~7_combout\ & (\mem|Decoder0~12_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~7_combout\,
	datac => \mem|Decoder0~12_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[64][17]~42_combout\);

-- Location: FF_X20_Y11_N19
\mem|Mem[64][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[64][17]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[64][1]~q\);

-- Location: LCCOMB_X20_Y11_N18
\mem|Mux16~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~24_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mem[68][1]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[64][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[68][1]~q\,
	datac => \mem|Mem[64][1]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux16~24_combout\);

-- Location: LCCOMB_X21_Y15_N4
\mem|Mem[69][17]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[69][17]~58_combout\ = (!\rst~input_o\ & (\mem|Decoder0~15_combout\ & (\mem|Decoder0~7_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~15_combout\,
	datac => \mem|Decoder0~7_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[69][17]~58_combout\);

-- Location: FF_X20_Y11_N29
\mem|Mem[69][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[69][17]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[69][1]~q\);

-- Location: LCCOMB_X20_Y11_N28
\mem|Mux16~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~25_combout\ = (\mem|Mux16~24_combout\ & (((\mem|Mem[69][1]~q\) # (!\mar1|ou_MAR\(0))))) # (!\mem|Mux16~24_combout\ & (\mem|Mem[65][1]~q\ & ((\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[65][1]~q\,
	datab => \mem|Mux16~24_combout\,
	datac => \mem|Mem[69][1]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux16~25_combout\);

-- Location: LCCOMB_X20_Y11_N14
\mem|Mux16~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~26_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1)) # ((\mem|Mux16~23_combout\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(1) & ((\mem|Mux16~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux16~23_combout\,
	datad => \mem|Mux16~25_combout\,
	combout => \mem|Mux16~26_combout\);

-- Location: FF_X23_Y18_N29
\mem|Mem[67][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[67][17]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[67][1]~q\);

-- Location: FF_X16_Y11_N5
\mem|Mem[66][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[66][17]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[66][1]~q\);

-- Location: LCCOMB_X12_Y9_N12
\mem|Mem[70][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[70][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[70][1]~feeder_combout\);

-- Location: FF_X12_Y9_N13
\mem|Mem[70][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[70][1]~feeder_combout\,
	ena => \mem|Mem[70][17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[70][1]~q\);

-- Location: LCCOMB_X16_Y11_N4
\mem|Mux16~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~20_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0)) # ((\mem|Mem[70][1]~q\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & (\mem|Mem[66][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[66][1]~q\,
	datad => \mem|Mem[70][1]~q\,
	combout => \mem|Mux16~20_combout\);

-- Location: LCCOMB_X23_Y18_N28
\mem|Mux16~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~21_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux16~20_combout\ & (\mem|Mem[71][1]~q\)) # (!\mem|Mux16~20_combout\ & ((\mem|Mem[67][1]~q\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux16~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[71][1]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[67][1]~q\,
	datad => \mem|Mux16~20_combout\,
	combout => \mem|Mux16~21_combout\);

-- Location: LCCOMB_X20_Y11_N24
\mem|Mux16~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~29_combout\ = (\mem|Mux16~26_combout\ & ((\mem|Mux16~28_combout\) # ((!\mar1|ou_MAR\(1))))) # (!\mem|Mux16~26_combout\ & (((\mar1|ou_MAR\(1) & \mem|Mux16~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux16~28_combout\,
	datab => \mem|Mux16~26_combout\,
	datac => \mar1|ou_MAR\(1),
	datad => \mem|Mux16~21_combout\,
	combout => \mem|Mux16~29_combout\);

-- Location: LCCOMB_X20_Y11_N26
\mem|Mux16~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~30_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux16~19_combout\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & (((!\mar1|ou_MAR\(4) & \mem|Mux16~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mux16~19_combout\,
	datac => \mar1|ou_MAR\(4),
	datad => \mem|Mux16~29_combout\,
	combout => \mem|Mux16~30_combout\);

-- Location: LCCOMB_X22_Y18_N4
\mem|Mem[95][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[95][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[95][1]~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N14
\mem|Decoder0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~2_combout\ = (\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(3) & \mar1|ou_MAR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mar1|ou_MAR\(3),
	datad => \mar1|ou_MAR\(6),
	combout => \mem|Decoder0~2_combout\);

-- Location: LCCOMB_X23_Y17_N16
\mem|Mem[95][17]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[95][17]~51_combout\ = (!\rst~input_o\ & (\mem|Decoder0~2_combout\ & (\mem|always0~0_combout\ & \mem|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~2_combout\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~14_combout\,
	combout => \mem|Mem[95][17]~51_combout\);

-- Location: FF_X22_Y18_N5
\mem|Mem[95][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[95][1]~feeder_combout\,
	ena => \mem|Mem[95][17]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[95][1]~q\);

-- Location: LCCOMB_X23_Y17_N18
\mem|Mem[91][17]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[91][17]~3_combout\ = (!\rst~input_o\ & (\mem|Decoder0~2_combout\ & (\mem|Decoder0~1_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~2_combout\,
	datac => \mem|Decoder0~1_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[91][17]~3_combout\);

-- Location: FF_X22_Y16_N31
\mem|Mem[91][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[91][17]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[91][1]~q\);

-- Location: LCCOMB_X23_Y17_N0
\mem|Mem[90][17]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[90][17]~35_combout\ = (!\rst~input_o\ & (\mem|Decoder0~2_combout\ & (\mem|Decoder0~13_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~2_combout\,
	datac => \mem|Decoder0~13_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[90][17]~35_combout\);

-- Location: FF_X21_Y16_N9
\mem|Mem[90][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[90][17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[90][1]~q\);

-- Location: LCCOMB_X24_Y17_N10
\mem|Mem[94][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[94][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[94][1]~feeder_combout\);

-- Location: LCCOMB_X20_Y20_N4
\mem|Mem[94][17]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[94][17]~19_combout\ = (\mem|always0~0_combout\ & (!\rst~input_o\ & (\mem|Decoder0~2_combout\ & \mem|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~2_combout\,
	datad => \mem|Decoder0~10_combout\,
	combout => \mem|Mem[94][17]~19_combout\);

-- Location: FF_X24_Y17_N11
\mem|Mem[94][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[94][1]~feeder_combout\,
	ena => \mem|Mem[94][17]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[94][1]~q\);

-- Location: LCCOMB_X21_Y16_N8
\mem|Mux16~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~7_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & ((\mem|Mem[94][1]~q\))) # (!\mar1|ou_MAR\(2) & (\mem|Mem[90][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[90][1]~q\,
	datad => \mem|Mem[94][1]~q\,
	combout => \mem|Mux16~7_combout\);

-- Location: LCCOMB_X22_Y16_N30
\mem|Mux16~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~8_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux16~7_combout\ & (\mem|Mem[95][1]~q\)) # (!\mem|Mux16~7_combout\ & ((\mem|Mem[91][1]~q\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[95][1]~q\,
	datac => \mem|Mem[91][1]~q\,
	datad => \mem|Mux16~7_combout\,
	combout => \mem|Mux16~8_combout\);

-- Location: LCCOMB_X20_Y14_N20
\mem|Mem[84][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[84][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[84][1]~feeder_combout\);

-- Location: LCCOMB_X16_Y22_N24
\mem|Mem[84][17]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[84][17]~18_combout\ = (\mem|Decoder0~0_combout\ & (!\rst~input_o\ & (\mem|Decoder0~11_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~0_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~11_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[84][17]~18_combout\);

-- Location: FF_X20_Y14_N21
\mem|Mem[84][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[84][1]~feeder_combout\,
	ena => \mem|Mem[84][17]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[84][1]~q\);

-- Location: LCCOMB_X17_Y17_N12
\mem|Decoder0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Decoder0~0_combout\ = (\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(3) & \mar1|ou_MAR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mar1|ou_MAR\(3),
	datad => \mar1|ou_MAR\(6),
	combout => \mem|Decoder0~0_combout\);

-- Location: LCCOMB_X22_Y22_N16
\mem|Mem[85][17]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[85][17]~56_combout\ = (\mem|Decoder0~15_combout\ & (\mem|always0~0_combout\ & (!\rst~input_o\ & \mem|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~15_combout\,
	datab => \mem|always0~0_combout\,
	datac => \rst~input_o\,
	datad => \mem|Decoder0~0_combout\,
	combout => \mem|Mem[85][17]~56_combout\);

-- Location: FF_X20_Y14_N31
\mem|Mem[85][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[85][17]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[85][1]~q\);

-- Location: LCCOMB_X20_Y14_N30
\mem|Mux16~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~5_combout\ = (\mem|Mux16~4_combout\ & (((\mem|Mem[85][1]~q\) # (!\mar1|ou_MAR\(2))))) # (!\mem|Mux16~4_combout\ & (\mem|Mem[84][1]~q\ & ((\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux16~4_combout\,
	datab => \mem|Mem[84][1]~q\,
	datac => \mem|Mem[85][1]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux16~5_combout\);

-- Location: LCCOMB_X15_Y9_N20
\mem|Mem[92][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[92][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[92][1]~feeder_combout\);

-- Location: LCCOMB_X16_Y22_N22
\mem|Mem[92][17]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[92][17]~17_combout\ = (\mem|Decoder0~11_combout\ & (!\rst~input_o\ & (\mem|Decoder0~2_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~11_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~2_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[92][17]~17_combout\);

-- Location: FF_X15_Y9_N21
\mem|Mem[92][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[92][1]~feeder_combout\,
	ena => \mem|Mem[92][17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[92][1]~q\);

-- Location: LCCOMB_X23_Y17_N6
\mem|Mem[93][17]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[93][17]~59_combout\ = (!\rst~input_o\ & (\mem|Decoder0~2_combout\ & (\mem|always0~0_combout\ & \mem|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~2_combout\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~15_combout\,
	combout => \mem|Mem[93][17]~59_combout\);

-- Location: FF_X21_Y13_N23
\mem|Mem[93][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[93][17]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[93][1]~q\);

-- Location: LCCOMB_X22_Y12_N26
\mem|Mem[89][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[89][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[89][1]~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N18
\mem|Mem[89][17]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[89][17]~1_combout\ = (\mem|Decoder0~2_combout\ & (\mem|Decoder0~3_combout\ & (!\rst~input_o\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~2_combout\,
	datab => \mem|Decoder0~3_combout\,
	datac => \rst~input_o\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[89][17]~1_combout\);

-- Location: FF_X22_Y12_N27
\mem|Mem[89][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[89][1]~feeder_combout\,
	ena => \mem|Mem[89][17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[89][1]~q\);

-- Location: LCCOMB_X17_Y22_N12
\mem|Mem[88][17]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[88][17]~32_combout\ = (\mem|Decoder0~2_combout\ & (\mem|Decoder0~12_combout\ & (!\rst~input_o\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~2_combout\,
	datab => \mem|Decoder0~12_combout\,
	datac => \rst~input_o\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[88][17]~32_combout\);

-- Location: FF_X21_Y13_N21
\mem|Mem[88][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[88][17]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[88][1]~q\);

-- Location: LCCOMB_X21_Y13_N20
\mem|Mux16~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~2_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[89][1]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[88][1]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[89][1]~q\,
	datac => \mem|Mem[88][1]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux16~2_combout\);

-- Location: LCCOMB_X21_Y13_N22
\mem|Mux16~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~3_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux16~2_combout\ & ((\mem|Mem[93][1]~q\))) # (!\mem|Mux16~2_combout\ & (\mem|Mem[92][1]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[92][1]~q\,
	datac => \mem|Mem[93][1]~q\,
	datad => \mem|Mux16~2_combout\,
	combout => \mem|Mux16~3_combout\);

-- Location: LCCOMB_X19_Y15_N14
\mem|Mux16~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~6_combout\ = (\mar1|ou_MAR\(1) & (\mar1|ou_MAR\(3))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & ((\mem|Mux16~3_combout\))) # (!\mar1|ou_MAR\(3) & (\mem|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux16~5_combout\,
	datad => \mem|Mux16~3_combout\,
	combout => \mem|Mux16~6_combout\);

-- Location: LCCOMB_X20_Y11_N20
\mem|Mux16~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~9_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux16~6_combout\ & ((\mem|Mux16~8_combout\))) # (!\mem|Mux16~6_combout\ & (\mem|Mux16~1_combout\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux16~1_combout\,
	datab => \mem|Mux16~8_combout\,
	datac => \mar1|ou_MAR\(1),
	datad => \mem|Mux16~6_combout\,
	combout => \mem|Mux16~9_combout\);

-- Location: LCCOMB_X20_Y11_N8
\mem|Mux16~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~41_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux16~30_combout\ & (\mem|Mux16~40_combout\)) # (!\mem|Mux16~30_combout\ & ((\mem|Mux16~9_combout\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux16~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux16~40_combout\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux16~30_combout\,
	datad => \mem|Mux16~9_combout\,
	combout => \mem|Mux16~41_combout\);

-- Location: FF_X15_Y24_N13
\mem|Mem[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[15][17]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[15][1]~q\);

-- Location: LCCOMB_X10_Y20_N26
\mem|Mem[23][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[23][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[23][1]~feeder_combout\);

-- Location: FF_X10_Y20_N27
\mem|Mem[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[23][1]~feeder_combout\,
	ena => \mem|Mem[23][17]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[23][1]~q\);

-- Location: LCCOMB_X20_Y20_N8
\mux|IR~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR~3_combout\ = (!\rst~input_o\ & \alu1|out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \alu1|out\(1),
	combout => \mux|IR~3_combout\);

-- Location: FF_X16_Y20_N17
\mem|Mem[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~3_combout\,
	sload => VCC,
	ena => \mem|Mem[7][16]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[7][1]~q\);

-- Location: LCCOMB_X16_Y20_N16
\mem|Mux16~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~73_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(4) & (\mem|Mem[23][1]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[7][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[23][1]~q\,
	datac => \mem|Mem[7][1]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux16~73_combout\);

-- Location: LCCOMB_X15_Y24_N12
\mem|Mux16~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~74_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux16~73_combout\ & (\mem|Mem[31][1]~q\)) # (!\mem|Mux16~73_combout\ & ((\mem|Mem[15][1]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux16~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[31][1]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[15][1]~q\,
	datad => \mem|Mux16~73_combout\,
	combout => \mem|Mux16~74_combout\);

-- Location: LCCOMB_X15_Y23_N16
\mem|Mem[21][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[21][1]~feeder_combout\ = \mux|AC~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|AC~1_combout\,
	combout => \mem|Mem[21][1]~feeder_combout\);

-- Location: LCCOMB_X21_Y19_N10
\mem|Mem[21][3]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[21][3]~110_combout\ = (\rst~input_o\) # ((\mem|Decoder0~15_combout\ & (\mem|always0~0_combout\ & \mem|Decoder0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~15_combout\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~17_combout\,
	combout => \mem|Mem[21][3]~110_combout\);

-- Location: FF_X15_Y23_N17
\mem|Mem[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[21][1]~feeder_combout\,
	ena => \mem|Mem[21][3]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[21][1]~q\);

-- Location: LCCOMB_X22_Y23_N22
\mem|Mem[29][17]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[29][17]~94_combout\ = (!\rst~input_o\ & (\mem|Decoder0~15_combout\ & (\mem|Decoder0~20_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~15_combout\,
	datac => \mem|Decoder0~20_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[29][17]~94_combout\);

-- Location: FF_X15_Y23_N3
\mem|Mem[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[29][17]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[29][1]~q\);

-- Location: LCCOMB_X11_Y23_N12
\mem|Mem[13][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[13][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[13][1]~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N8
\mem|Mem[13][17]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[13][17]~95_combout\ = (\mem|Decoder0~22_combout\ & (!\rst~input_o\ & (\mem|Decoder0~15_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~22_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~15_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[13][17]~95_combout\);

-- Location: FF_X11_Y23_N13
\mem|Mem[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[13][1]~feeder_combout\,
	ena => \mem|Mem[13][17]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[13][1]~q\);

-- Location: LCCOMB_X20_Y19_N30
\mem|Mem[5][1]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[5][1]~111_combout\ = (\rst~input_o\) # ((\mem|always0~0_combout\ & (\mem|Decoder0~18_combout\ & \mem|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~18_combout\,
	datad => \mem|Decoder0~15_combout\,
	combout => \mem|Mem[5][1]~111_combout\);

-- Location: FF_X20_Y23_N11
\mem|Mem[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~3_combout\,
	sload => VCC,
	ena => \mem|Mem[5][1]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[5][1]~q\);

-- Location: LCCOMB_X20_Y23_N10
\mem|Mux16~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~77_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[13][1]~q\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[5][1]~q\ & !\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[13][1]~q\,
	datac => \mem|Mem[5][1]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux16~77_combout\);

-- Location: LCCOMB_X15_Y23_N2
\mem|Mux16~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~78_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux16~77_combout\ & ((\mem|Mem[29][1]~q\))) # (!\mem|Mux16~77_combout\ & (\mem|Mem[21][1]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux16~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[21][1]~q\,
	datac => \mem|Mem[29][1]~q\,
	datad => \mem|Mux16~77_combout\,
	combout => \mem|Mux16~78_combout\);

-- Location: LCCOMB_X19_Y23_N20
\mem|Mem[53][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[53][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[53][1]~feeder_combout\);

-- Location: FF_X19_Y23_N21
\mem|Mem[53][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[53][1]~feeder_combout\,
	ena => \mem|Mem[53][17]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[53][1]~q\);

-- Location: FF_X19_Y23_N15
\mem|Mem[61][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[61][17]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[61][1]~q\);

-- Location: LCCOMB_X11_Y24_N0
\mem|Mem[45][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[45][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[45][1]~feeder_combout\);

-- Location: FF_X11_Y24_N1
\mem|Mem[45][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[45][1]~feeder_combout\,
	ena => \mem|Mem[45][17]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[45][1]~q\);

-- Location: FF_X20_Y24_N29
\mem|Mem[37][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[37][17]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[37][1]~q\);

-- Location: LCCOMB_X20_Y24_N28
\mem|Mux16~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~75_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[45][1]~q\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[37][1]~q\ & !\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[45][1]~q\,
	datac => \mem|Mem[37][1]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux16~75_combout\);

-- Location: LCCOMB_X19_Y23_N14
\mem|Mux16~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~76_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux16~75_combout\ & ((\mem|Mem[61][1]~q\))) # (!\mem|Mux16~75_combout\ & (\mem|Mem[53][1]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux16~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[53][1]~q\,
	datac => \mem|Mem[61][1]~q\,
	datad => \mem|Mux16~75_combout\,
	combout => \mem|Mux16~76_combout\);

-- Location: LCCOMB_X21_Y24_N22
\mem|Mux16~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~79_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(1)) # ((\mem|Mux16~76_combout\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(1) & (\mem|Mux16~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux16~78_combout\,
	datad => \mem|Mux16~76_combout\,
	combout => \mem|Mux16~79_combout\);

-- Location: LCCOMB_X12_Y24_N26
\mem|Mem[55][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[55][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[55][1]~feeder_combout\);

-- Location: FF_X12_Y24_N27
\mem|Mem[55][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[55][1]~feeder_combout\,
	ena => \mem|Mem[55][17]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[55][1]~q\);

-- Location: FF_X16_Y24_N23
\mem|Mem[63][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[63][17]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[63][1]~q\);

-- Location: LCCOMB_X21_Y21_N18
\mem|Mem[47][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[47][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[47][1]~feeder_combout\);

-- Location: FF_X21_Y21_N19
\mem|Mem[47][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[47][1]~feeder_combout\,
	ena => \mem|Mem[47][17]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[47][1]~q\);

-- Location: FF_X20_Y24_N15
\mem|Mem[39][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[39][17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[39][1]~q\);

-- Location: LCCOMB_X20_Y24_N14
\mem|Mux16~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~80_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[47][1]~q\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[39][1]~q\ & !\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[47][1]~q\,
	datac => \mem|Mem[39][1]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux16~80_combout\);

-- Location: LCCOMB_X16_Y24_N22
\mem|Mux16~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~81_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux16~80_combout\ & ((\mem|Mem[63][1]~q\))) # (!\mem|Mux16~80_combout\ & (\mem|Mem[55][1]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux16~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[55][1]~q\,
	datac => \mem|Mem[63][1]~q\,
	datad => \mem|Mux16~80_combout\,
	combout => \mem|Mux16~81_combout\);

-- Location: LCCOMB_X21_Y24_N16
\mem|Mux16~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~82_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux16~79_combout\ & ((\mem|Mux16~81_combout\))) # (!\mem|Mux16~79_combout\ & (\mem|Mux16~74_combout\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux16~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux16~74_combout\,
	datac => \mem|Mux16~79_combout\,
	datad => \mem|Mux16~81_combout\,
	combout => \mem|Mux16~82_combout\);

-- Location: LCCOMB_X19_Y24_N4
\mem|Mem[62][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[62][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[62][1]~feeder_combout\);

-- Location: LCCOMB_X22_Y23_N24
\mem|Mem[62][17]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[62][17]~120_combout\ = (!\rst~input_o\ & (\mem|always0~0_combout\ & (\mem|Decoder0~23_combout\ & \mem|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|always0~0_combout\,
	datac => \mem|Decoder0~23_combout\,
	datad => \mem|Decoder0~10_combout\,
	combout => \mem|Mem[62][17]~120_combout\);

-- Location: FF_X19_Y24_N5
\mem|Mem[62][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[62][1]~feeder_combout\,
	ena => \mem|Mem[62][17]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[62][1]~q\);

-- Location: FF_X19_Y24_N11
\mem|Mem[54][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[54][17]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[54][1]~q\);

-- Location: LCCOMB_X16_Y12_N2
\mem|Mem[60][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[60][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[60][1]~feeder_combout\);

-- Location: FF_X16_Y12_N3
\mem|Mem[60][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[60][1]~feeder_combout\,
	ena => \mem|Mem[60][17]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[60][1]~q\);

-- Location: FF_X19_Y20_N23
\mem|Mem[52][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[52][17]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[52][1]~q\);

-- Location: LCCOMB_X19_Y20_N22
\mem|Mux16~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~49_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mem[60][1]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[52][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[60][1]~q\,
	datac => \mem|Mem[52][1]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux16~49_combout\);

-- Location: LCCOMB_X19_Y24_N10
\mem|Mux16~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~50_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux16~49_combout\ & (\mem|Mem[62][1]~q\)) # (!\mem|Mux16~49_combout\ & ((\mem|Mem[54][1]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux16~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[62][1]~q\,
	datac => \mem|Mem[54][1]~q\,
	datad => \mem|Mux16~49_combout\,
	combout => \mem|Mux16~50_combout\);

-- Location: LCCOMB_X22_Y22_N14
\mem|Mem[46][17]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[46][17]~124_combout\ = (\mem|Decoder0~10_combout\ & (!\rst~input_o\ & (\mem|Decoder0~21_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~10_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~21_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[46][17]~124_combout\);

-- Location: FF_X14_Y23_N21
\mem|Mem[46][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[46][17]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[46][1]~q\);

-- Location: LCCOMB_X8_Y20_N20
\mem|Mem[38][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[38][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[38][1]~feeder_combout\);

-- Location: LCCOMB_X20_Y20_N10
\mem|Mem[38][17]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[38][17]~64_combout\ = (\mem|always0~0_combout\ & (!\rst~input_o\ & (\mem|Decoder0~16_combout\ & \mem|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~16_combout\,
	datad => \mem|Decoder0~10_combout\,
	combout => \mem|Mem[38][17]~64_combout\);

-- Location: FF_X8_Y20_N21
\mem|Mem[38][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[38][1]~feeder_combout\,
	ena => \mem|Mem[38][17]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[38][1]~q\);

-- Location: LCCOMB_X22_Y22_N10
\mem|Mem[36][17]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[36][17]~97_combout\ = (\mem|Decoder0~16_combout\ & (\mem|always0~0_combout\ & (\mem|Decoder0~11_combout\ & !\rst~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~16_combout\,
	datab => \mem|always0~0_combout\,
	datac => \mem|Decoder0~11_combout\,
	datad => \rst~input_o\,
	combout => \mem|Mem[36][17]~97_combout\);

-- Location: FF_X19_Y20_N29
\mem|Mem[36][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[36][17]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[36][1]~q\);

-- Location: LCCOMB_X19_Y20_N28
\mem|Mux16~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~44_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[38][1]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[36][1]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[38][1]~q\,
	datac => \mem|Mem[36][1]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux16~44_combout\);

-- Location: LCCOMB_X14_Y23_N20
\mem|Mux16~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~45_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux16~44_combout\ & ((\mem|Mem[46][1]~q\))) # (!\mem|Mux16~44_combout\ & (\mem|Mem[44][1]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux16~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[44][1]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[46][1]~q\,
	datad => \mem|Mux16~44_combout\,
	combout => \mem|Mux16~45_combout\);

-- Location: LCCOMB_X17_Y22_N10
\mem|Mem[14][17]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[14][17]~121_combout\ = (\mem|Decoder0~22_combout\ & (!\rst~input_o\ & (\mem|Decoder0~10_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~22_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~10_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[14][17]~121_combout\);

-- Location: FF_X14_Y23_N7
\mem|Mem[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[14][17]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[14][1]~q\);

-- Location: LCCOMB_X20_Y20_N6
\mem|Mem[6][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[6][1]~feeder_combout\ = \mux|IR~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~3_combout\,
	combout => \mem|Mem[6][1]~feeder_combout\);

-- Location: LCCOMB_X20_Y20_N14
\mem|Mem[6][1]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[6][1]~66_combout\ = (\rst~input_o\) # ((\mem|always0~0_combout\ & (\mem|Decoder0~18_combout\ & \mem|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~18_combout\,
	datad => \mem|Decoder0~10_combout\,
	combout => \mem|Mem[6][1]~66_combout\);

-- Location: FF_X20_Y20_N7
\mem|Mem[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[6][1]~feeder_combout\,
	ena => \mem|Mem[6][1]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[6][1]~q\);

-- Location: LCCOMB_X16_Y22_N30
\mem|Mem[4][11]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[4][11]~99_combout\ = (\rst~input_o\) # ((\mem|Decoder0~18_combout\ & (\mem|Decoder0~11_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~18_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~11_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[4][11]~99_combout\);

-- Location: FF_X20_Y23_N1
\mem|Mem[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~3_combout\,
	sload => VCC,
	ena => \mem|Mem[4][11]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[4][1]~q\);

-- Location: LCCOMB_X20_Y23_N0
\mem|Mux16~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~46_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mem[6][1]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[4][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[6][1]~q\,
	datac => \mem|Mem[4][1]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux16~46_combout\);

-- Location: LCCOMB_X14_Y23_N6
\mem|Mux16~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~47_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux16~46_combout\ & ((\mem|Mem[14][1]~q\))) # (!\mem|Mux16~46_combout\ & (\mem|Mem[12][1]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux16~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[12][1]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[14][1]~q\,
	datad => \mem|Mux16~46_combout\,
	combout => \mem|Mux16~47_combout\);

-- Location: LCCOMB_X21_Y24_N28
\mem|Mux16~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~48_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4)) # ((\mem|Mux16~45_combout\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & ((\mem|Mux16~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux16~45_combout\,
	datad => \mem|Mux16~47_combout\,
	combout => \mem|Mux16~48_combout\);

-- Location: LCCOMB_X21_Y24_N14
\mem|Mux16~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~51_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux16~48_combout\ & ((\mem|Mux16~50_combout\))) # (!\mem|Mux16~48_combout\ & (\mem|Mux16~43_combout\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux16~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux16~43_combout\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux16~50_combout\,
	datad => \mem|Mux16~48_combout\,
	combout => \mem|Mux16~51_combout\);

-- Location: LCCOMB_X16_Y16_N18
\mem|Mem[41][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[41][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[41][1]~feeder_combout\);

-- Location: LCCOMB_X16_Y16_N6
\mem|Mem[41][17]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[41][17]~81_combout\ = (\mem|always0~0_combout\ & (\mem|Decoder0~21_combout\ & (!\rst~input_o\ & \mem|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \mem|Decoder0~21_combout\,
	datac => \rst~input_o\,
	datad => \mem|Decoder0~3_combout\,
	combout => \mem|Mem[41][17]~81_combout\);

-- Location: FF_X16_Y16_N19
\mem|Mem[41][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[41][1]~feeder_combout\,
	ena => \mem|Mem[41][17]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[41][1]~q\);

-- Location: FF_X22_Y21_N19
\mem|Mem[43][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[43][17]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[43][1]~q\);

-- Location: LCCOMB_X21_Y20_N26
\mem|Mem[35][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[35][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(1),
	combout => \mem|Mem[35][1]~feeder_combout\);

-- Location: FF_X21_Y20_N27
\mem|Mem[35][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[35][1]~feeder_combout\,
	ena => \mem|Mem[35][17]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[35][1]~q\);

-- Location: FF_X19_Y19_N11
\mem|Mem[33][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[33][17]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[33][1]~q\);

-- Location: LCCOMB_X19_Y19_N10
\mem|Mux16~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~54_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[35][1]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[33][1]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[35][1]~q\,
	datac => \mem|Mem[33][1]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux16~54_combout\);

-- Location: LCCOMB_X22_Y21_N18
\mem|Mux16~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~55_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux16~54_combout\ & ((\mem|Mem[43][1]~q\))) # (!\mem|Mux16~54_combout\ & (\mem|Mem[41][1]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux16~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[41][1]~q\,
	datac => \mem|Mem[43][1]~q\,
	datad => \mem|Mux16~54_combout\,
	combout => \mem|Mux16~55_combout\);

-- Location: LCCOMB_X21_Y24_N8
\mem|Mem[9][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[9][1]~feeder_combout\ = \mux|IR~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~3_combout\,
	combout => \mem|Mem[9][1]~feeder_combout\);

-- Location: FF_X21_Y24_N9
\mem|Mem[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[9][1]~feeder_combout\,
	ena => \mem|Mem[9][5]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[9][1]~q\);

-- Location: FF_X21_Y24_N19
\mem|Mem[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~3_combout\,
	sload => VCC,
	ena => \mem|Mem[11][13]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[11][1]~q\);

-- Location: LCCOMB_X16_Y23_N20
\mem|Mem[3][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[3][1]~feeder_combout\ = \mux|IR~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~3_combout\,
	combout => \mem|Mem[3][1]~feeder_combout\);

-- Location: FF_X16_Y23_N21
\mem|Mem[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[3][1]~feeder_combout\,
	ena => \mem|Mem[3][16]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[3][1]~q\);

-- Location: FF_X16_Y23_N15
\mem|Mem[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~3_combout\,
	sload => VCC,
	ena => \mem|Mem[1][11]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[1][1]~q\);

-- Location: LCCOMB_X16_Y23_N14
\mem|Mux16~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~56_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[3][1]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[1][1]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[3][1]~q\,
	datac => \mem|Mem[1][1]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux16~56_combout\);

-- Location: LCCOMB_X21_Y24_N18
\mem|Mux16~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~57_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux16~56_combout\ & ((\mem|Mem[11][1]~q\))) # (!\mem|Mux16~56_combout\ & (\mem|Mem[9][1]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux16~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[9][1]~q\,
	datac => \mem|Mem[11][1]~q\,
	datad => \mem|Mux16~56_combout\,
	combout => \mem|Mux16~57_combout\);

-- Location: LCCOMB_X21_Y24_N20
\mem|Mux16~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~58_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4)) # ((\mem|Mux16~55_combout\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & ((\mem|Mux16~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux16~55_combout\,
	datad => \mem|Mux16~57_combout\,
	combout => \mem|Mux16~58_combout\);

-- Location: LCCOMB_X12_Y22_N26
\mem|Mem[51][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[51][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[51][1]~feeder_combout\);

-- Location: LCCOMB_X12_Y23_N26
\mem|Mem[51][17]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[51][17]~71_combout\ = (\mem|Decoder0~19_combout\ & (!\rst~input_o\ & (\mem|Decoder0~1_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~19_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~1_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[51][17]~71_combout\);

-- Location: FF_X12_Y22_N27
\mem|Mem[51][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[51][1]~feeder_combout\,
	ena => \mem|Mem[51][17]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[51][1]~q\);

-- Location: LCCOMB_X22_Y23_N10
\mem|Mem[59][17]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[59][17]~125_combout\ = (!\rst~input_o\ & (\mem|always0~0_combout\ & (\mem|Decoder0~23_combout\ & \mem|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|always0~0_combout\,
	datac => \mem|Decoder0~23_combout\,
	datad => \mem|Decoder0~1_combout\,
	combout => \mem|Mem[59][17]~125_combout\);

-- Location: FF_X16_Y24_N5
\mem|Mem[59][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[59][17]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[59][1]~q\);

-- Location: LCCOMB_X12_Y23_N2
\mem|Mem[49][17]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[49][17]~104_combout\ = (\mem|always0~0_combout\ & (!\rst~input_o\ & (\mem|Decoder0~19_combout\ & \mem|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~19_combout\,
	datad => \mem|Decoder0~3_combout\,
	combout => \mem|Mem[49][17]~104_combout\);

-- Location: FF_X19_Y18_N27
\mem|Mem[49][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[49][17]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[49][1]~q\);

-- Location: LCCOMB_X19_Y18_N26
\mem|Mux16~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~59_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mem[57][1]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[49][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[57][1]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[49][1]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux16~59_combout\);

-- Location: LCCOMB_X16_Y24_N4
\mem|Mux16~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~60_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux16~59_combout\ & ((\mem|Mem[59][1]~q\))) # (!\mem|Mux16~59_combout\ & (\mem|Mem[51][1]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux16~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[51][1]~q\,
	datac => \mem|Mem[59][1]~q\,
	datad => \mem|Mux16~59_combout\,
	combout => \mem|Mux16~60_combout\);

-- Location: FF_X11_Y22_N5
\mem|Mem[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[19][17]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[19][1]~q\);

-- Location: FF_X19_Y18_N25
\mem|Mem[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[17][17]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[17][1]~q\);

-- Location: LCCOMB_X19_Y18_N24
\mem|Mux16~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~52_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & (\mem|Mem[25][1]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[17][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[25][1]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[17][1]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux16~52_combout\);

-- Location: LCCOMB_X11_Y22_N4
\mem|Mux16~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~53_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux16~52_combout\ & (\mem|Mem[27][1]~q\)) # (!\mem|Mux16~52_combout\ & ((\mem|Mem[19][1]~q\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux16~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[27][1]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[19][1]~q\,
	datad => \mem|Mux16~52_combout\,
	combout => \mem|Mux16~53_combout\);

-- Location: LCCOMB_X21_Y24_N30
\mem|Mux16~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~61_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux16~58_combout\ & (\mem|Mux16~60_combout\)) # (!\mem|Mux16~58_combout\ & ((\mem|Mux16~53_combout\))))) # (!\mar1|ou_MAR\(4) & (\mem|Mux16~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux16~58_combout\,
	datac => \mem|Mux16~60_combout\,
	datad => \mem|Mux16~53_combout\,
	combout => \mem|Mux16~61_combout\);

-- Location: FF_X17_Y23_N23
\mem|Mem[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~3_combout\,
	sload => VCC,
	ena => \mem|Mem[10][11]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[10][1]~q\);

-- Location: LCCOMB_X17_Y18_N2
\mem|Mem[2][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[2][1]~feeder_combout\ = \mux|IR~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~3_combout\,
	combout => \mem|Mem[2][1]~feeder_combout\);

-- Location: FF_X17_Y18_N3
\mem|Mem[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[2][1]~feeder_combout\,
	ena => \mem|Mem[2][11]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[2][1]~q\);

-- Location: FF_X17_Y18_N5
\mem|Mem[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|AC~1_combout\,
	sload => VCC,
	ena => \mem|Mem[0][14]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[0][1]~q\);

-- Location: LCCOMB_X17_Y18_N4
\mem|Mux16~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~66_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[2][1]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[0][1]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[2][1]~q\,
	datac => \mem|Mem[0][1]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux16~66_combout\);

-- Location: LCCOMB_X17_Y23_N22
\mem|Mux16~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~67_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux16~66_combout\ & ((\mem|Mem[10][1]~q\))) # (!\mem|Mux16~66_combout\ & (\mem|Mem[8][1]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux16~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[8][1]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[10][1]~q\,
	datad => \mem|Mux16~66_combout\,
	combout => \mem|Mux16~67_combout\);

-- Location: LCCOMB_X21_Y23_N20
\mem|Mem[40][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[40][1]~feeder_combout\ = \alu1|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(1),
	combout => \mem|Mem[40][1]~feeder_combout\);

-- Location: FF_X21_Y23_N21
\mem|Mem[40][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[40][1]~feeder_combout\,
	ena => \mem|Mem[40][17]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[40][1]~q\);

-- Location: FF_X21_Y23_N23
\mem|Mem[42][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[42][17]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[42][1]~q\);

-- Location: FF_X22_Y20_N27
\mem|Mem[32][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[32][17]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[32][1]~q\);

-- Location: LCCOMB_X22_Y20_N26
\mem|Mux16~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~64_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[34][1]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[32][1]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[34][1]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[32][1]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux16~64_combout\);

-- Location: LCCOMB_X21_Y23_N22
\mem|Mux16~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~65_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux16~64_combout\ & ((\mem|Mem[42][1]~q\))) # (!\mem|Mux16~64_combout\ & (\mem|Mem[40][1]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux16~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[40][1]~q\,
	datac => \mem|Mem[42][1]~q\,
	datad => \mem|Mux16~64_combout\,
	combout => \mem|Mux16~65_combout\);

-- Location: LCCOMB_X21_Y24_N24
\mem|Mux16~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~68_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4)) # ((\mem|Mux16~65_combout\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & (\mem|Mux16~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux16~67_combout\,
	datad => \mem|Mux16~65_combout\,
	combout => \mem|Mux16~68_combout\);

-- Location: FF_X24_Y21_N21
\mem|Mem[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[24][17]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[24][1]~q\);

-- Location: FF_X12_Y17_N11
\mem|Mem[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(1),
	sload => VCC,
	ena => \mem|Mem[16][17]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[16][1]~q\);

-- Location: LCCOMB_X12_Y17_N10
\mem|Mux16~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~62_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[18][1]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[16][1]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[18][1]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[16][1]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux16~62_combout\);

-- Location: LCCOMB_X24_Y21_N20
\mem|Mux16~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~63_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux16~62_combout\ & (\mem|Mem[26][1]~q\)) # (!\mem|Mux16~62_combout\ & ((\mem|Mem[24][1]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux16~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[26][1]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[24][1]~q\,
	datad => \mem|Mux16~62_combout\,
	combout => \mem|Mux16~63_combout\);

-- Location: LCCOMB_X21_Y24_N2
\mem|Mux16~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~71_combout\ = (\mem|Mux16~68_combout\ & ((\mem|Mux16~70_combout\) # ((!\mar1|ou_MAR\(4))))) # (!\mem|Mux16~68_combout\ & (((\mar1|ou_MAR\(4) & \mem|Mux16~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux16~70_combout\,
	datab => \mem|Mux16~68_combout\,
	datac => \mar1|ou_MAR\(4),
	datad => \mem|Mux16~63_combout\,
	combout => \mem|Mux16~71_combout\);

-- Location: LCCOMB_X21_Y24_N12
\mem|Mux16~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~72_combout\ = (\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2)) # ((\mem|Mux16~61_combout\)))) # (!\mar1|ou_MAR\(0) & (!\mar1|ou_MAR\(2) & ((\mem|Mux16~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux16~61_combout\,
	datad => \mem|Mux16~71_combout\,
	combout => \mem|Mux16~72_combout\);

-- Location: LCCOMB_X21_Y24_N10
\mem|Mux16~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~83_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux16~72_combout\ & (\mem|Mux16~82_combout\)) # (!\mem|Mux16~72_combout\ & ((\mem|Mux16~51_combout\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux16~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux16~82_combout\,
	datac => \mem|Mux16~51_combout\,
	datad => \mem|Mux16~72_combout\,
	combout => \mem|Mux16~83_combout\);

-- Location: LCCOMB_X21_Y10_N8
\mem|Mux16~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux16~84_combout\ = (\mar1|ou_MAR\(6) & (\mem|Mux16~41_combout\)) # (!\mar1|ou_MAR\(6) & ((\mem|Mux16~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mar1|ou_MAR\(6),
	datac => \mem|Mux16~41_combout\,
	datad => \mem|Mux16~83_combout\,
	combout => \mem|Mux16~84_combout\);

-- Location: FF_X21_Y10_N9
\mem|outD[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mux16~84_combout\,
	ena => \mem|outD[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|outD\(1));

-- Location: LCCOMB_X6_Y21_N10
\mux1|MD~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|MD~2_combout\ = (\cb|wr_md_mem~q\ & ((\mem|outD\(1)))) # (!\cb|wr_md_mem~q\ & (\alu1|out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu1|out\(1),
	datab => \cb|wr_md_mem~q\,
	datad => \mem|outD\(1),
	combout => \mux1|MD~2_combout\);

-- Location: FF_X6_Y21_N11
\mux1|MD[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|MD~2_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|MD[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|MD\(1));

-- Location: LCCOMB_X6_Y21_N2
\mux1|out_data~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|out_data~3_combout\ = (\cb|re_md~q\ & ((\mux1|MD\(1)))) # (!\cb|re_md~q\ & (\mux1|PC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux1|PC\(1),
	datac => \cb|re_md~q\,
	datad => \mux1|MD\(1),
	combout => \mux1|out_data~3_combout\);

-- Location: FF_X14_Y17_N3
\mux1|out_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux1|out_data~3_combout\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \mux1|out_data[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|out_data\(1));

-- Location: LCCOMB_X14_Y17_N2
\ouD_b[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ouD_b[1]~1_combout\ = (\cb|re_stck~q\ & (\stack1|ou_stckD\(1))) # (!\cb|re_stck~q\ & ((\mux1|out_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \stack1|ou_stckD\(1),
	datac => \mux1|out_data\(1),
	datad => \cb|re_stck~q\,
	combout => \ouD_b[1]~1_combout\);

-- Location: LCCOMB_X14_Y20_N0
\alu1|Add0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~7_combout\ = (\alu1|Add0~6_combout\) # ((\cb|aluop\(0) & (\cb|aluop\(1) & \ouD_b[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|aluop\(0),
	datab => \cb|aluop\(1),
	datac => \alu1|Add0~6_combout\,
	datad => \ouD_b[1]~1_combout\,
	combout => \alu1|Add0~7_combout\);

-- Location: LCCOMB_X15_Y20_N12
\alu1|out[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|out\(1) = (GLOBAL(\cb|en_alu~clkctrl_outclk\) & ((\alu1|Add0~7_combout\))) # (!GLOBAL(\cb|en_alu~clkctrl_outclk\) & (\alu1|out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu1|out\(1),
	datac => \alu1|Add0~7_combout\,
	datad => \cb|en_alu~clkctrl_outclk\,
	combout => \alu1|out\(1));

-- Location: LCCOMB_X15_Y19_N24
\mux|AC~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|AC~1_combout\ = (\rst~input_o\) # (\alu1|out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datac => \alu1|out\(1),
	combout => \mux|AC~1_combout\);

-- Location: FF_X15_Y19_N25
\mux|AC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|AC~1_combout\,
	ena => \mux|AC[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|AC\(1));

-- Location: LCCOMB_X20_Y20_N2
\mux|IR[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR[1]~feeder_combout\ = \mux|IR~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~3_combout\,
	combout => \mux|IR[1]~feeder_combout\);

-- Location: FF_X20_Y20_N3
\mux|IR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR[1]~feeder_combout\,
	ena => \mux|IR[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|IR\(1));

-- Location: LCCOMB_X10_Y19_N18
\mux|ouD~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|ouD~2_combout\ = (\cb|re_ac~q\ & (\mux|AC\(1))) # (!\cb|re_ac~q\ & ((\mux|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|re_ac~q\,
	datab => \mux|AC\(1),
	datac => \mux|IR\(1),
	combout => \mux|ouD~2_combout\);

-- Location: FF_X10_Y19_N19
\mux|ouD[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|ouD~2_combout\,
	sclr => \rst~input_o\,
	ena => \mux|ouD[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|ouD\(1));

-- Location: LCCOMB_X14_Y17_N18
\alu1|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~8_combout\ = ((\mux|ouD\(2) $ (\ouD_b[2]~2_combout\ $ (!\alu1|Add0~5\)))) # (GND)
-- \alu1|Add0~9\ = CARRY((\mux|ouD\(2) & ((\ouD_b[2]~2_combout\) # (!\alu1|Add0~5\))) # (!\mux|ouD\(2) & (\ouD_b[2]~2_combout\ & !\alu1|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux|ouD\(2),
	datab => \ouD_b[2]~2_combout\,
	datad => VCC,
	cin => \alu1|Add0~5\,
	combout => \alu1|Add0~8_combout\,
	cout => \alu1|Add0~9\);

-- Location: LCCOMB_X14_Y20_N2
\alu1|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~10_combout\ = (\cb|aluop\(1) & (\mux|ouD\(2) & ((!\cb|aluop\(0))))) # (!\cb|aluop\(1) & ((\cb|aluop\(0) & (\mux|ouD\(2))) # (!\cb|aluop\(0) & ((\alu1|Add0~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|ouD\(2),
	datab => \cb|aluop\(1),
	datac => \alu1|Add0~8_combout\,
	datad => \cb|aluop\(0),
	combout => \alu1|Add0~10_combout\);

-- Location: LCCOMB_X14_Y20_N28
\alu1|Add0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~11_combout\ = (\alu1|Add0~10_combout\) # ((\cb|aluop\(0) & (\cb|aluop\(1) & \ouD_b[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|aluop\(0),
	datab => \cb|aluop\(1),
	datac => \ouD_b[2]~2_combout\,
	datad => \alu1|Add0~10_combout\,
	combout => \alu1|Add0~11_combout\);

-- Location: LCCOMB_X14_Y20_N12
\alu1|out[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|out\(2) = (GLOBAL(\cb|en_alu~clkctrl_outclk\) & ((\alu1|Add0~11_combout\))) # (!GLOBAL(\cb|en_alu~clkctrl_outclk\) & (\alu1|out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu1|out\(2),
	datab => \alu1|Add0~11_combout\,
	datad => \cb|en_alu~clkctrl_outclk\,
	combout => \alu1|out\(2));

-- Location: FF_X14_Y20_N13
\stack1|Stack~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \alu1|out\(2),
	ena => \stack1|Stack~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~38_q\);

-- Location: LCCOMB_X15_Y15_N4
\stack1|Stack~2feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~2feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \stack1|Stack~2feeder_combout\);

-- Location: FF_X15_Y15_N5
\stack1|Stack~2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~2feeder_combout\,
	ena => \stack1|Stack~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~2_q\);

-- Location: LCCOMB_X11_Y15_N12
\stack1|Stack~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~77_combout\ = (\stack1|Stack~76_combout\ & (((\stack1|Stack~2_q\)) # (!\stack1|SP\(0)))) # (!\stack1|Stack~76_combout\ & (\stack1|SP\(0) & (\stack1|Stack~38_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~76_combout\,
	datab => \stack1|SP\(0),
	datac => \stack1|Stack~38_q\,
	datad => \stack1|Stack~2_q\,
	combout => \stack1|Stack~77_combout\);

-- Location: FF_X11_Y15_N13
\stack1|ou_stckD[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~77_combout\,
	sclr => \rst~input_o\,
	ena => \stack1|ou_stckD[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|ou_stckD\(2));

-- Location: LCCOMB_X19_Y24_N22
\mem|Mem[62][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[62][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[62][2]~feeder_combout\);

-- Location: FF_X19_Y24_N23
\mem|Mem[62][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[62][2]~feeder_combout\,
	ena => \mem|Mem[62][17]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[62][2]~q\);

-- Location: FF_X16_Y24_N27
\mem|Mem[63][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[63][17]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[63][2]~q\);

-- Location: LCCOMB_X16_Y24_N16
\mem|Mem[59][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[59][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[59][2]~feeder_combout\);

-- Location: FF_X16_Y24_N17
\mem|Mem[59][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[59][2]~feeder_combout\,
	ena => \mem|Mem[59][17]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[59][2]~q\);

-- Location: LCCOMB_X22_Y23_N28
\mem|Mem[58][17]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[58][17]~118_combout\ = (!\rst~input_o\ & (\mem|always0~0_combout\ & (\mem|Decoder0~23_combout\ & \mem|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|always0~0_combout\,
	datac => \mem|Decoder0~23_combout\,
	datad => \mem|Decoder0~13_combout\,
	combout => \mem|Mem[58][17]~118_combout\);

-- Location: FF_X23_Y20_N27
\mem|Mem[58][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[58][17]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[58][2]~q\);

-- Location: LCCOMB_X23_Y20_N26
\mem|Mux15~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~80_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mem[59][2]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[58][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[59][2]~q\,
	datac => \mem|Mem[58][2]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux15~80_combout\);

-- Location: LCCOMB_X16_Y24_N26
\mem|Mux15~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~81_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux15~80_combout\ & ((\mem|Mem[63][2]~q\))) # (!\mem|Mux15~80_combout\ & (\mem|Mem[62][2]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux15~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[62][2]~q\,
	datac => \mem|Mem[63][2]~q\,
	datad => \mem|Mux15~80_combout\,
	combout => \mem|Mux15~81_combout\);

-- Location: LCCOMB_X10_Y24_N24
\mem|Mem[54][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[54][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[54][2]~feeder_combout\);

-- Location: FF_X10_Y24_N25
\mem|Mem[54][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[54][2]~feeder_combout\,
	ena => \mem|Mem[54][17]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[54][2]~q\);

-- Location: FF_X12_Y24_N21
\mem|Mem[55][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[55][17]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[55][2]~q\);

-- Location: LCCOMB_X12_Y23_N28
\mem|Mem[50][17]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[50][17]~75_combout\ = (\mem|Decoder0~13_combout\ & (!\rst~input_o\ & (\mem|Decoder0~19_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~13_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~19_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[50][17]~75_combout\);

-- Location: FF_X12_Y16_N25
\mem|Mem[50][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[50][17]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[50][2]~q\);

-- Location: LCCOMB_X12_Y22_N28
\mem|Mem[51][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[51][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[51][2]~feeder_combout\);

-- Location: FF_X12_Y22_N29
\mem|Mem[51][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[51][2]~feeder_combout\,
	ena => \mem|Mem[51][17]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[51][2]~q\);

-- Location: LCCOMB_X12_Y16_N24
\mem|Mux15~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~75_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & ((\mem|Mem[51][2]~q\))) # (!\mar1|ou_MAR\(0) & (\mem|Mem[50][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[50][2]~q\,
	datad => \mem|Mem[51][2]~q\,
	combout => \mem|Mux15~75_combout\);

-- Location: LCCOMB_X12_Y24_N20
\mem|Mux15~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~76_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux15~75_combout\ & ((\mem|Mem[55][2]~q\))) # (!\mem|Mux15~75_combout\ & (\mem|Mem[54][2]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux15~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[54][2]~q\,
	datac => \mem|Mem[55][2]~q\,
	datad => \mem|Mux15~75_combout\,
	combout => \mem|Mux15~76_combout\);

-- Location: FF_X19_Y23_N17
\mem|Mem[53][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[53][17]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[53][2]~q\);

-- Location: LCCOMB_X19_Y18_N14
\mem|Mem[49][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[49][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[49][2]~feeder_combout\);

-- Location: FF_X19_Y18_N15
\mem|Mem[49][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[49][2]~feeder_combout\,
	ena => \mem|Mem[49][17]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[49][2]~q\);

-- Location: LCCOMB_X12_Y23_N4
\mem|Mem[48][17]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[48][17]~108_combout\ = (\mem|always0~0_combout\ & (!\rst~input_o\ & (\mem|Decoder0~19_combout\ & \mem|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~19_combout\,
	datad => \mem|Decoder0~12_combout\,
	combout => \mem|Mem[48][17]~108_combout\);

-- Location: FF_X23_Y19_N23
\mem|Mem[48][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[48][17]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[48][2]~q\);

-- Location: LCCOMB_X23_Y19_N22
\mem|Mux15~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~77_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[49][2]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[48][2]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[49][2]~q\,
	datac => \mem|Mem[48][2]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux15~77_combout\);

-- Location: LCCOMB_X19_Y23_N16
\mem|Mux15~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~78_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux15~77_combout\ & ((\mem|Mem[53][2]~q\))) # (!\mem|Mux15~77_combout\ & (\mem|Mem[52][2]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux15~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[52][2]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[53][2]~q\,
	datad => \mem|Mux15~77_combout\,
	combout => \mem|Mux15~78_combout\);

-- Location: LCCOMB_X20_Y23_N18
\mem|Mux15~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~79_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mux15~76_combout\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mux15~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mux15~76_combout\,
	datac => \mem|Mux15~78_combout\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux15~79_combout\);

-- Location: LCCOMB_X20_Y23_N4
\mem|Mux15~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~82_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux15~79_combout\ & ((\mem|Mux15~81_combout\))) # (!\mem|Mux15~79_combout\ & (\mem|Mux15~74_combout\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux15~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux15~74_combout\,
	datab => \mem|Mux15~81_combout\,
	datac => \mar1|ou_MAR\(3),
	datad => \mem|Mux15~79_combout\,
	combout => \mem|Mux15~82_combout\);

-- Location: FF_X15_Y24_N25
\mem|Mem[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[15][17]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[15][2]~q\);

-- Location: LCCOMB_X14_Y23_N18
\mem|Mem[14][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[14][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[14][2]~feeder_combout\);

-- Location: FF_X14_Y23_N19
\mem|Mem[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[14][2]~feeder_combout\,
	ena => \mem|Mem[14][17]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[14][2]~q\);

-- Location: LCCOMB_X14_Y20_N16
\mux|IR~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR~4_combout\ = (!\rst~input_o\ & \alu1|out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \alu1|out\(2),
	combout => \mux|IR~4_combout\);

-- Location: FF_X16_Y17_N25
\mem|Mem[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~4_combout\,
	sload => VCC,
	ena => \mem|Mem[10][11]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[10][2]~q\);

-- Location: LCCOMB_X16_Y17_N24
\mem|Mux15~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~69_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[14][2]~q\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[10][2]~q\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[14][2]~q\,
	datac => \mem|Mem[10][2]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux15~69_combout\);

-- Location: LCCOMB_X15_Y24_N24
\mem|Mux15~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~70_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux15~69_combout\ & ((\mem|Mem[15][2]~q\))) # (!\mem|Mux15~69_combout\ & (\mem|Mem[11][2]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux15~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[11][2]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[15][2]~q\,
	datad => \mem|Mux15~69_combout\,
	combout => \mem|Mux15~70_combout\);

-- Location: FF_X16_Y23_N9
\mem|Mem[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~4_combout\,
	sload => VCC,
	ena => \mem|Mem[3][16]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[3][2]~q\);

-- Location: FF_X17_Y18_N23
\mem|Mem[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~4_combout\,
	sload => VCC,
	ena => \mem|Mem[2][11]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[2][2]~q\);

-- Location: LCCOMB_X17_Y18_N22
\mem|Mux15~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~62_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mem[6][2]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[2][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[6][2]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[2][2]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux15~62_combout\);

-- Location: LCCOMB_X16_Y23_N8
\mem|Mux15~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~63_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux15~62_combout\ & (\mem|Mem[7][2]~q\)) # (!\mem|Mux15~62_combout\ & ((\mem|Mem[3][2]~q\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux15~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[7][2]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[3][2]~q\,
	datad => \mem|Mux15~62_combout\,
	combout => \mem|Mux15~63_combout\);

-- Location: FF_X16_Y19_N5
\mem|Mem[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~4_combout\,
	sload => VCC,
	ena => \mem|Mem[0][14]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[0][2]~q\);

-- Location: LCCOMB_X15_Y17_N18
\mem|Mem[4][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[4][2]~feeder_combout\ = \mux|IR~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~4_combout\,
	combout => \mem|Mem[4][2]~feeder_combout\);

-- Location: FF_X15_Y17_N19
\mem|Mem[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[4][2]~feeder_combout\,
	ena => \mem|Mem[4][11]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[4][2]~q\);

-- Location: LCCOMB_X16_Y19_N4
\mem|Mux15~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~66_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0)) # ((\mem|Mem[4][2]~q\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & (\mem|Mem[0][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[0][2]~q\,
	datad => \mem|Mem[4][2]~q\,
	combout => \mem|Mux15~66_combout\);

-- Location: FF_X20_Y23_N27
\mem|Mem[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~4_combout\,
	sload => VCC,
	ena => \mem|Mem[5][1]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[5][2]~q\);

-- Location: LCCOMB_X15_Y19_N26
\mux|AC~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|AC~2_combout\ = (\rst~input_o\) # (\alu1|out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \alu1|out\(2),
	combout => \mux|AC~2_combout\);

-- Location: FF_X16_Y19_N1
\mem|Mem[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|AC~2_combout\,
	sload => VCC,
	ena => \mem|Mem[1][11]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[1][2]~q\);

-- Location: LCCOMB_X20_Y23_N26
\mem|Mux15~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~67_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux15~66_combout\ & (\mem|Mem[5][2]~q\)) # (!\mem|Mux15~66_combout\ & ((\mem|Mem[1][2]~q\))))) # (!\mar1|ou_MAR\(0) & (\mem|Mux15~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux15~66_combout\,
	datac => \mem|Mem[5][2]~q\,
	datad => \mem|Mem[1][2]~q\,
	combout => \mem|Mux15~67_combout\);

-- Location: FF_X11_Y23_N7
\mem|Mem[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[13][17]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[13][2]~q\);

-- Location: FF_X17_Y23_N9
\mem|Mem[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~4_combout\,
	sload => VCC,
	ena => \mem|Mem[8][3]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[8][2]~q\);

-- Location: LCCOMB_X12_Y19_N30
\mem|Mem[12][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[12][2]~feeder_combout\ = \mux|AC~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|AC~2_combout\,
	combout => \mem|Mem[12][2]~feeder_combout\);

-- Location: LCCOMB_X16_Y22_N2
\mem|Mem[12][3]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[12][3]~87_combout\ = (\rst~input_o\) # ((\mem|Decoder0~22_combout\ & (\mem|Decoder0~11_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~22_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~11_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[12][3]~87_combout\);

-- Location: FF_X12_Y19_N31
\mem|Mem[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[12][2]~feeder_combout\,
	ena => \mem|Mem[12][3]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[12][2]~q\);

-- Location: LCCOMB_X17_Y23_N8
\mem|Mux15~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~64_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & ((\mem|Mem[12][2]~q\))) # (!\mar1|ou_MAR\(2) & (\mem|Mem[8][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[8][2]~q\,
	datad => \mem|Mem[12][2]~q\,
	combout => \mem|Mux15~64_combout\);

-- Location: LCCOMB_X11_Y23_N6
\mem|Mux15~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~65_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux15~64_combout\ & ((\mem|Mem[13][2]~q\))) # (!\mem|Mux15~64_combout\ & (\mem|Mem[9][2]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux15~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[9][2]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[13][2]~q\,
	datad => \mem|Mux15~64_combout\,
	combout => \mem|Mux15~65_combout\);

-- Location: LCCOMB_X20_Y23_N28
\mem|Mux15~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~68_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1)) # ((\mem|Mux15~65_combout\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(1) & (\mem|Mux15~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux15~67_combout\,
	datad => \mem|Mux15~65_combout\,
	combout => \mem|Mux15~68_combout\);

-- Location: LCCOMB_X20_Y23_N30
\mem|Mux15~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~71_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux15~68_combout\ & (\mem|Mux15~70_combout\)) # (!\mem|Mux15~68_combout\ & ((\mem|Mux15~63_combout\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux15~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux15~70_combout\,
	datac => \mem|Mux15~63_combout\,
	datad => \mem|Mux15~68_combout\,
	combout => \mem|Mux15~71_combout\);

-- Location: LCCOMB_X11_Y22_N8
\mem|Mem[27][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[27][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[27][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y23_N12
\mem|Mem[27][17]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[27][17]~127_combout\ = (!\rst~input_o\ & (\mem|always0~0_combout\ & (\mem|Decoder0~20_combout\ & \mem|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|always0~0_combout\,
	datac => \mem|Decoder0~20_combout\,
	datad => \mem|Decoder0~1_combout\,
	combout => \mem|Mem[27][17]~127_combout\);

-- Location: FF_X11_Y22_N9
\mem|Mem[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[27][2]~feeder_combout\,
	ena => \mem|Mem[27][17]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[27][2]~q\);

-- Location: LCCOMB_X23_Y17_N26
\mem|Mem[31][17]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[31][17]~126_combout\ = (!\rst~input_o\ & (\mem|Decoder0~14_combout\ & (\mem|Decoder0~20_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~14_combout\,
	datac => \mem|Decoder0~20_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[31][17]~126_combout\);

-- Location: FF_X11_Y21_N19
\mem|Mem[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[31][17]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[31][2]~q\);

-- Location: FF_X12_Y21_N17
\mem|Mem[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[26][17]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[26][2]~q\);

-- Location: LCCOMB_X12_Y21_N16
\mem|Mux15~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~59_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mem[30][2]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[26][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[30][2]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[26][2]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux15~59_combout\);

-- Location: LCCOMB_X11_Y21_N18
\mem|Mux15~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~60_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux15~59_combout\ & ((\mem|Mem[31][2]~q\))) # (!\mem|Mux15~59_combout\ & (\mem|Mem[27][2]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux15~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[27][2]~q\,
	datac => \mem|Mem[31][2]~q\,
	datad => \mem|Mux15~59_combout\,
	combout => \mem|Mux15~60_combout\);

-- Location: LCCOMB_X9_Y22_N8
\mem|Mem[22][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[22][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[22][2]~feeder_combout\);

-- Location: FF_X9_Y22_N9
\mem|Mem[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[22][2]~feeder_combout\,
	ena => \mem|Mem[22][17]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[22][2]~q\);

-- Location: LCCOMB_X21_Y19_N2
\mem|Mem[18][17]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[18][17]~72_combout\ = (!\rst~input_o\ & (\mem|Decoder0~17_combout\ & (\mem|always0~0_combout\ & \mem|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~17_combout\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~13_combout\,
	combout => \mem|Mem[18][17]~72_combout\);

-- Location: FF_X10_Y21_N25
\mem|Mem[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[18][17]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[18][2]~q\);

-- Location: LCCOMB_X10_Y21_N24
\mem|Mux15~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~52_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[22][2]~q\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[18][2]~q\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[22][2]~q\,
	datac => \mem|Mem[18][2]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux15~52_combout\);

-- Location: FF_X11_Y21_N1
\mem|Mem[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[19][17]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[19][2]~q\);

-- Location: LCCOMB_X10_Y20_N4
\mem|Mem[23][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[23][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[23][2]~feeder_combout\);

-- Location: FF_X10_Y20_N5
\mem|Mem[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[23][2]~feeder_combout\,
	ena => \mem|Mem[23][17]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[23][2]~q\);

-- Location: LCCOMB_X11_Y21_N0
\mem|Mux15~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~53_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux15~52_combout\ & ((\mem|Mem[23][2]~q\))) # (!\mem|Mux15~52_combout\ & (\mem|Mem[19][2]~q\)))) # (!\mar1|ou_MAR\(0) & (\mem|Mux15~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux15~52_combout\,
	datac => \mem|Mem[19][2]~q\,
	datad => \mem|Mem[23][2]~q\,
	combout => \mem|Mux15~53_combout\);

-- Location: LCCOMB_X10_Y17_N28
\mem|Mem[28][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[28][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[28][2]~feeder_combout\);

-- Location: FF_X10_Y17_N29
\mem|Mem[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[28][2]~feeder_combout\,
	ena => \mem|Mem[28][17]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[28][2]~q\);

-- Location: FF_X15_Y23_N5
\mem|Mem[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[29][17]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[29][2]~q\);

-- Location: LCCOMB_X9_Y20_N0
\mem|Mem[25][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[25][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[25][2]~feeder_combout\);

-- Location: FF_X9_Y20_N1
\mem|Mem[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[25][2]~feeder_combout\,
	ena => \mem|Mem[25][17]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[25][2]~q\);

-- Location: FF_X9_Y20_N27
\mem|Mem[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[24][17]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[24][2]~q\);

-- Location: LCCOMB_X9_Y20_N26
\mem|Mux15~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~54_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mem[25][2]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[24][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[25][2]~q\,
	datac => \mem|Mem[24][2]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux15~54_combout\);

-- Location: LCCOMB_X15_Y23_N4
\mem|Mux15~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~55_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux15~54_combout\ & ((\mem|Mem[29][2]~q\))) # (!\mem|Mux15~54_combout\ & (\mem|Mem[28][2]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux15~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[28][2]~q\,
	datac => \mem|Mem[29][2]~q\,
	datad => \mem|Mux15~54_combout\,
	combout => \mem|Mux15~55_combout\);

-- Location: FF_X15_Y23_N23
\mem|Mem[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~4_combout\,
	sload => VCC,
	ena => \mem|Mem[21][3]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[21][2]~q\);

-- Location: FF_X12_Y17_N13
\mem|Mem[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[16][17]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[16][2]~q\);

-- Location: LCCOMB_X19_Y18_N28
\mem|Mem[17][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[17][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[17][2]~feeder_combout\);

-- Location: FF_X19_Y18_N29
\mem|Mem[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[17][2]~feeder_combout\,
	ena => \mem|Mem[17][17]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[17][2]~q\);

-- Location: LCCOMB_X12_Y17_N12
\mem|Mux15~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~56_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & ((\mem|Mem[17][2]~q\))) # (!\mar1|ou_MAR\(0) & (\mem|Mem[16][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[16][2]~q\,
	datad => \mem|Mem[17][2]~q\,
	combout => \mem|Mux15~56_combout\);

-- Location: LCCOMB_X15_Y23_N22
\mem|Mux15~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~57_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux15~56_combout\ & ((\mem|Mem[21][2]~q\))) # (!\mem|Mux15~56_combout\ & (\mem|Mem[20][2]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux15~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[20][2]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[21][2]~q\,
	datad => \mem|Mux15~56_combout\,
	combout => \mem|Mux15~57_combout\);

-- Location: LCCOMB_X20_Y23_N6
\mem|Mux15~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~58_combout\ = (\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1)) # ((\mem|Mux15~55_combout\)))) # (!\mar1|ou_MAR\(3) & (!\mar1|ou_MAR\(1) & ((\mem|Mux15~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux15~55_combout\,
	datad => \mem|Mux15~57_combout\,
	combout => \mem|Mux15~58_combout\);

-- Location: LCCOMB_X20_Y23_N24
\mem|Mux15~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~61_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux15~58_combout\ & (\mem|Mux15~60_combout\)) # (!\mem|Mux15~58_combout\ & ((\mem|Mux15~53_combout\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux15~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux15~60_combout\,
	datac => \mem|Mux15~53_combout\,
	datad => \mem|Mux15~58_combout\,
	combout => \mem|Mux15~61_combout\);

-- Location: LCCOMB_X20_Y23_N16
\mem|Mux15~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~72_combout\ = (\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(4))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & ((\mem|Mux15~61_combout\))) # (!\mar1|ou_MAR\(4) & (\mem|Mux15~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux15~71_combout\,
	datad => \mem|Mux15~61_combout\,
	combout => \mem|Mux15~72_combout\);

-- Location: LCCOMB_X20_Y23_N22
\mem|Mux15~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~83_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux15~72_combout\ & ((\mem|Mux15~82_combout\))) # (!\mem|Mux15~72_combout\ & (\mem|Mux15~51_combout\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux15~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux15~51_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mux15~82_combout\,
	datad => \mem|Mux15~72_combout\,
	combout => \mem|Mux15~83_combout\);

-- Location: FF_X15_Y11_N19
\mem|Mem[115][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[115][17]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[115][2]~q\);

-- Location: FF_X15_Y11_N1
\mem|Mem[67][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[67][17]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[67][2]~q\);

-- Location: LCCOMB_X15_Y11_N0
\mem|Mux15~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~12_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mem[99][2]~q\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mem[67][2]~q\ & !\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[99][2]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[67][2]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux15~12_combout\);

-- Location: LCCOMB_X15_Y11_N18
\mem|Mux15~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~13_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux15~12_combout\ & ((\mem|Mem[115][2]~q\))) # (!\mem|Mux15~12_combout\ & (\mem|Mem[83][2]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[83][2]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[115][2]~q\,
	datad => \mem|Mux15~12_combout\,
	combout => \mem|Mux15~13_combout\);

-- Location: LCCOMB_X20_Y12_N0
\mem|Mux15~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~16_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2)) # (\mem|Mux15~13_combout\)))) # (!\mar1|ou_MAR\(0) & (\mem|Mux15~15_combout\ & (!\mar1|ou_MAR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux15~15_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mar1|ou_MAR\(2),
	datad => \mem|Mux15~13_combout\,
	combout => \mem|Mux15~16_combout\);

-- Location: LCCOMB_X19_Y10_N8
\mem|Mem[103][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[103][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[103][2]~feeder_combout\);

-- Location: FF_X19_Y10_N9
\mem|Mem[103][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[103][2]~feeder_combout\,
	ena => \mem|Mem[103][17]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[103][2]~q\);

-- Location: FF_X19_Y9_N3
\mem|Mem[119][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[119][17]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[119][2]~q\);

-- Location: FF_X23_Y18_N9
\mem|Mem[71][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[71][17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[71][2]~q\);

-- Location: LCCOMB_X23_Y18_N8
\mem|Mux15~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~17_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[87][2]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[71][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[87][2]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[71][2]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux15~17_combout\);

-- Location: LCCOMB_X19_Y9_N2
\mem|Mux15~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~18_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux15~17_combout\ & ((\mem|Mem[119][2]~q\))) # (!\mem|Mux15~17_combout\ & (\mem|Mem[103][2]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[103][2]~q\,
	datac => \mem|Mem[119][2]~q\,
	datad => \mem|Mux15~17_combout\,
	combout => \mem|Mux15~18_combout\);

-- Location: LCCOMB_X20_Y12_N26
\mem|Mux15~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~19_combout\ = (\mem|Mux15~16_combout\ & (((\mem|Mux15~18_combout\) # (!\mar1|ou_MAR\(2))))) # (!\mem|Mux15~16_combout\ & (\mem|Mux15~11_combout\ & (\mar1|ou_MAR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux15~11_combout\,
	datab => \mem|Mux15~16_combout\,
	datac => \mar1|ou_MAR\(2),
	datad => \mem|Mux15~18_combout\,
	combout => \mem|Mux15~19_combout\);

-- Location: LCCOMB_X12_Y14_N24
\mem|Mem[97][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[97][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[97][2]~feeder_combout\);

-- Location: LCCOMB_X12_Y23_N20
\mem|Mem[97][17]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[97][17]~6_combout\ = (!\rst~input_o\ & (\mem|Decoder0~3_combout\ & (\mem|Decoder0~5_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~3_combout\,
	datac => \mem|Decoder0~5_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[97][17]~6_combout\);

-- Location: FF_X12_Y14_N25
\mem|Mem[97][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[97][2]~feeder_combout\,
	ena => \mem|Mem[97][17]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[97][2]~q\);

-- Location: LCCOMB_X21_Y19_N30
\mem|Mem[113][17]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[113][17]~14_combout\ = (!\rst~input_o\ & (\mem|Decoder0~8_combout\ & (\mem|always0~0_combout\ & \mem|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~8_combout\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~3_combout\,
	combout => \mem|Mem[113][17]~14_combout\);

-- Location: FF_X12_Y14_N19
\mem|Mem[113][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[113][17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[113][2]~q\);

-- Location: LCCOMB_X21_Y15_N16
\mem|Mem[65][17]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[65][17]~10_combout\ = (!\rst~input_o\ & (\mem|Decoder0~3_combout\ & (\mem|Decoder0~7_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~3_combout\,
	datac => \mem|Decoder0~7_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[65][17]~10_combout\);

-- Location: FF_X22_Y14_N17
\mem|Mem[65][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[65][17]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[65][2]~q\);

-- Location: LCCOMB_X22_Y14_N16
\mem|Mux15~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~22_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[81][2]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[65][2]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[81][2]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[65][2]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux15~22_combout\);

-- Location: LCCOMB_X12_Y14_N18
\mem|Mux15~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~23_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux15~22_combout\ & ((\mem|Mem[113][2]~q\))) # (!\mem|Mux15~22_combout\ & (\mem|Mem[97][2]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux15~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[97][2]~q\,
	datac => \mem|Mem[113][2]~q\,
	datad => \mem|Mux15~22_combout\,
	combout => \mem|Mux15~23_combout\);

-- Location: LCCOMB_X21_Y19_N18
\mem|Mem[112][17]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[112][17]~46_combout\ = (!\rst~input_o\ & (\mem|Decoder0~8_combout\ & (\mem|always0~0_combout\ & \mem|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~8_combout\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~12_combout\,
	combout => \mem|Mem[112][17]~46_combout\);

-- Location: FF_X20_Y12_N29
\mem|Mem[112][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[112][17]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[112][2]~q\);

-- Location: LCCOMB_X16_Y10_N14
\mem|Mem[96][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[96][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[96][2]~feeder_combout\);

-- Location: LCCOMB_X21_Y15_N30
\mem|Mem[96][17]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[96][17]~38_combout\ = (\mem|always0~0_combout\ & (\mem|Decoder0~12_combout\ & (!\rst~input_o\ & \mem|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|always0~0_combout\,
	datab => \mem|Decoder0~12_combout\,
	datac => \rst~input_o\,
	datad => \mem|Decoder0~5_combout\,
	combout => \mem|Mem[96][17]~38_combout\);

-- Location: FF_X16_Y10_N15
\mem|Mem[96][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[96][2]~feeder_combout\,
	ena => \mem|Mem[96][17]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[96][2]~q\);

-- Location: LCCOMB_X20_Y12_N28
\mem|Mux15~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~25_combout\ = (\mem|Mux15~24_combout\ & (((\mem|Mem[112][2]~q\)) # (!\mar1|ou_MAR\(5)))) # (!\mem|Mux15~24_combout\ & (\mar1|ou_MAR\(5) & ((\mem|Mem[96][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux15~24_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[112][2]~q\,
	datad => \mem|Mem[96][2]~q\,
	combout => \mem|Mux15~25_combout\);

-- Location: LCCOMB_X20_Y12_N14
\mem|Mux15~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~26_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mux15~23_combout\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mux15~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux15~23_combout\,
	datad => \mem|Mux15~25_combout\,
	combout => \mem|Mux15~26_combout\);

-- Location: FF_X22_Y14_N19
\mem|Mem[69][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[69][17]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[69][2]~q\);

-- Location: LCCOMB_X22_Y14_N18
\mem|Mux15~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~27_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[85][2]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[69][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[85][2]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[69][2]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux15~27_combout\);

-- Location: LCCOMB_X21_Y19_N28
\mem|Mem[117][17]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[117][17]~52_combout\ = (!\rst~input_o\ & (\mem|Decoder0~8_combout\ & (\mem|always0~0_combout\ & \mem|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~8_combout\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~15_combout\,
	combout => \mem|Mem[117][17]~52_combout\);

-- Location: FF_X15_Y14_N31
\mem|Mem[117][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[117][17]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[117][2]~q\);

-- Location: LCCOMB_X14_Y12_N6
\mem|Mem[101][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[101][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[101][2]~feeder_combout\);

-- Location: FF_X14_Y12_N7
\mem|Mem[101][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[101][2]~feeder_combout\,
	ena => \mem|Mem[101][17]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[101][2]~q\);

-- Location: LCCOMB_X15_Y14_N30
\mem|Mux15~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~28_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux15~27_combout\ & (\mem|Mem[117][2]~q\)) # (!\mem|Mux15~27_combout\ & ((\mem|Mem[101][2]~q\))))) # (!\mar1|ou_MAR\(5) & (\mem|Mux15~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mux15~27_combout\,
	datac => \mem|Mem[117][2]~q\,
	datad => \mem|Mem[101][2]~q\,
	combout => \mem|Mux15~28_combout\);

-- Location: LCCOMB_X20_Y12_N24
\mem|Mux15~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~29_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux15~26_combout\ & ((\mem|Mux15~28_combout\))) # (!\mem|Mux15~26_combout\ & (\mem|Mux15~21_combout\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux15~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux15~21_combout\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux15~26_combout\,
	datad => \mem|Mux15~28_combout\,
	combout => \mem|Mux15~29_combout\);

-- Location: LCCOMB_X20_Y12_N2
\mem|Mux15~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~30_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mux15~19_combout\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mux15~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux15~19_combout\,
	datad => \mem|Mux15~29_combout\,
	combout => \mem|Mux15~30_combout\);

-- Location: FF_X8_Y12_N25
\mem|Mem[124][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[124][17]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[124][2]~q\);

-- Location: LCCOMB_X15_Y9_N8
\mem|Mem[92][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[92][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(2),
	combout => \mem|Mem[92][2]~feeder_combout\);

-- Location: FF_X15_Y9_N9
\mem|Mem[92][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[92][2]~feeder_combout\,
	ena => \mem|Mem[92][17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[92][2]~q\);

-- Location: FF_X15_Y9_N3
\mem|Mem[76][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[76][17]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[76][2]~q\);

-- Location: LCCOMB_X15_Y9_N2
\mem|Mux15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~2_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[92][2]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[76][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[92][2]~q\,
	datac => \mem|Mem[76][2]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux15~2_combout\);

-- Location: LCCOMB_X8_Y12_N24
\mem|Mux15~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~3_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux15~2_combout\ & ((\mem|Mem[124][2]~q\))) # (!\mem|Mux15~2_combout\ & (\mem|Mem[108][2]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[108][2]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[124][2]~q\,
	datad => \mem|Mux15~2_combout\,
	combout => \mem|Mux15~3_combout\);

-- Location: FF_X11_Y14_N23
\mem|Mem[120][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[120][17]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[120][2]~q\);

-- Location: FF_X15_Y13_N9
\mem|Mem[72][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[72][17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[72][2]~q\);

-- Location: LCCOMB_X15_Y13_N8
\mem|Mux15~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~4_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mem[104][2]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[72][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[104][2]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[72][2]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux15~4_combout\);

-- Location: LCCOMB_X11_Y14_N22
\mem|Mux15~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~5_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux15~4_combout\ & ((\mem|Mem[120][2]~q\))) # (!\mem|Mux15~4_combout\ & (\mem|Mem[88][2]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[88][2]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[120][2]~q\,
	datad => \mem|Mux15~4_combout\,
	combout => \mem|Mux15~5_combout\);

-- Location: LCCOMB_X20_Y12_N4
\mem|Mux15~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~6_combout\ = (\mar1|ou_MAR\(0) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mux15~3_combout\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mux15~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux15~3_combout\,
	datad => \mem|Mux15~5_combout\,
	combout => \mem|Mux15~6_combout\);

-- Location: FF_X22_Y12_N29
\mem|Mem[89][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[89][17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[89][2]~q\);

-- Location: FF_X16_Y13_N29
\mem|Mem[73][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[73][17]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[73][2]~q\);

-- Location: LCCOMB_X10_Y10_N0
\mem|Mem[105][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[105][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[105][2]~feeder_combout\);

-- Location: LCCOMB_X12_Y23_N18
\mem|Mem[105][17]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[105][17]~4_combout\ = (!\rst~input_o\ & (\mem|Decoder0~4_combout\ & (\mem|Decoder0~3_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~4_combout\,
	datac => \mem|Decoder0~3_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[105][17]~4_combout\);

-- Location: FF_X10_Y10_N1
\mem|Mem[105][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[105][2]~feeder_combout\,
	ena => \mem|Mem[105][17]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[105][2]~q\);

-- Location: LCCOMB_X16_Y13_N28
\mem|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~0_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4)) # ((\mem|Mem[105][2]~q\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & (\mem|Mem[73][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[73][2]~q\,
	datad => \mem|Mem[105][2]~q\,
	combout => \mem|Mux15~0_combout\);

-- Location: LCCOMB_X22_Y12_N28
\mem|Mux15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~1_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux15~0_combout\ & (\mem|Mem[121][2]~q\)) # (!\mem|Mux15~0_combout\ & ((\mem|Mem[89][2]~q\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[121][2]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[89][2]~q\,
	datad => \mem|Mux15~0_combout\,
	combout => \mem|Mux15~1_combout\);

-- Location: LCCOMB_X20_Y12_N22
\mem|Mux15~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~9_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux15~6_combout\ & (\mem|Mux15~8_combout\)) # (!\mem|Mux15~6_combout\ & ((\mem|Mux15~1_combout\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux15~8_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux15~6_combout\,
	datad => \mem|Mux15~1_combout\,
	combout => \mem|Mux15~9_combout\);

-- Location: LCCOMB_X21_Y12_N6
\mem|Mem[111][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[111][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[111][2]~feeder_combout\);

-- Location: FF_X21_Y12_N7
\mem|Mem[111][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[111][2]~feeder_combout\,
	ena => \mem|Mem[111][17]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[111][2]~q\);

-- Location: LCCOMB_X12_Y23_N6
\mem|Mem[107][17]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[107][17]~7_combout\ = (!\rst~input_o\ & (\mem|Decoder0~4_combout\ & (\mem|Decoder0~1_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~4_combout\,
	datac => \mem|Decoder0~1_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[107][17]~7_combout\);

-- Location: FF_X12_Y11_N17
\mem|Mem[107][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[107][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[107][2]~q\);

-- Location: LCCOMB_X21_Y12_N20
\mem|Mem[79][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[79][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[79][2]~feeder_combout\);

-- Location: FF_X21_Y12_N21
\mem|Mem[79][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[79][2]~feeder_combout\,
	ena => \mem|Mem[79][17]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[79][2]~q\);

-- Location: FF_X17_Y12_N17
\mem|Mem[75][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[75][17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[75][2]~q\);

-- Location: LCCOMB_X17_Y12_N16
\mem|Mux15~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~31_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[79][2]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[75][2]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[79][2]~q\,
	datac => \mem|Mem[75][2]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux15~31_combout\);

-- Location: LCCOMB_X12_Y11_N16
\mem|Mux15~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~32_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux15~31_combout\ & (\mem|Mem[111][2]~q\)) # (!\mem|Mux15~31_combout\ & ((\mem|Mem[107][2]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux15~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[111][2]~q\,
	datac => \mem|Mem[107][2]~q\,
	datad => \mem|Mux15~31_combout\,
	combout => \mem|Mux15~32_combout\);

-- Location: LCCOMB_X20_Y20_N24
\mem|Mem[126][17]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[126][17]~31_combout\ = (\mem|Decoder0~9_combout\ & (!\rst~input_o\ & (\mem|always0~0_combout\ & \mem|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~9_combout\,
	datab => \rst~input_o\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~10_combout\,
	combout => \mem|Mem[126][17]~31_combout\);

-- Location: FF_X24_Y17_N31
\mem|Mem[126][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[126][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[126][2]~q\);

-- Location: FF_X21_Y16_N11
\mem|Mem[90][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(2),
	sload => VCC,
	ena => \mem|Mem[90][17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[90][2]~q\);

-- Location: LCCOMB_X11_Y13_N20
\mem|Mem[122][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[122][2]~feeder_combout\ = \alu1|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(2),
	combout => \mem|Mem[122][2]~feeder_combout\);

-- Location: LCCOMB_X23_Y17_N4
\mem|Mem[122][17]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[122][17]~47_combout\ = (!\rst~input_o\ & (\mem|Decoder0~9_combout\ & (\mem|Decoder0~13_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~9_combout\,
	datac => \mem|Decoder0~13_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[122][17]~47_combout\);

-- Location: FF_X11_Y13_N21
\mem|Mem[122][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[122][2]~feeder_combout\,
	ena => \mem|Mem[122][17]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[122][2]~q\);

-- Location: LCCOMB_X21_Y16_N10
\mem|Mux15~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~33_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(5) & ((\mem|Mem[122][2]~q\))) # (!\mar1|ou_MAR\(5) & (\mem|Mem[90][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[90][2]~q\,
	datad => \mem|Mem[122][2]~q\,
	combout => \mem|Mux15~33_combout\);

-- Location: LCCOMB_X24_Y17_N30
\mem|Mux15~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~34_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux15~33_combout\ & ((\mem|Mem[126][2]~q\))) # (!\mem|Mux15~33_combout\ & (\mem|Mem[94][2]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux15~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[94][2]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[126][2]~q\,
	datad => \mem|Mux15~33_combout\,
	combout => \mem|Mux15~34_combout\);

-- Location: LCCOMB_X20_Y12_N12
\mem|Mux15~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~37_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(4) & ((\mem|Mux15~34_combout\))) # (!\mar1|ou_MAR\(4) & (\mem|Mux15~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux15~36_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mar1|ou_MAR\(4),
	datad => \mem|Mux15~34_combout\,
	combout => \mem|Mux15~37_combout\);

-- Location: LCCOMB_X20_Y12_N6
\mem|Mux15~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~40_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux15~37_combout\ & (\mem|Mux15~39_combout\)) # (!\mem|Mux15~37_combout\ & ((\mem|Mux15~32_combout\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux15~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux15~39_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux15~32_combout\,
	datad => \mem|Mux15~37_combout\,
	combout => \mem|Mux15~40_combout\);

-- Location: LCCOMB_X20_Y12_N16
\mem|Mux15~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~41_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux15~30_combout\ & ((\mem|Mux15~40_combout\))) # (!\mem|Mux15~30_combout\ & (\mem|Mux15~9_combout\)))) # (!\mar1|ou_MAR\(3) & (\mem|Mux15~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mux15~30_combout\,
	datac => \mem|Mux15~9_combout\,
	datad => \mem|Mux15~40_combout\,
	combout => \mem|Mux15~41_combout\);

-- Location: LCCOMB_X20_Y12_N8
\mem|Mux15~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux15~84_combout\ = (\mar1|ou_MAR\(6) & ((\mem|Mux15~41_combout\))) # (!\mar1|ou_MAR\(6) & (\mem|Mux15~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mar1|ou_MAR\(6),
	datac => \mem|Mux15~83_combout\,
	datad => \mem|Mux15~41_combout\,
	combout => \mem|Mux15~84_combout\);

-- Location: FF_X20_Y12_N9
\mem|outD[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mux15~84_combout\,
	ena => \mem|outD[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|outD\(2));

-- Location: LCCOMB_X6_Y21_N28
\mux1|MD~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|MD~3_combout\ = (\cb|wr_md_mem~q\ & (\mem|outD\(2))) # (!\cb|wr_md_mem~q\ & ((\alu1|out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cb|wr_md_mem~q\,
	datac => \mem|outD\(2),
	datad => \alu1|out\(2),
	combout => \mux1|MD~3_combout\);

-- Location: FF_X6_Y21_N29
\mux1|MD[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|MD~3_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|MD[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|MD\(2));

-- Location: LCCOMB_X7_Y20_N16
\mux1|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|Add0~8_combout\ = (\cb|pc_inc~q\ & ((\mux1|Add0~6_combout\))) # (!\cb|pc_inc~q\ & (\alu1|out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu1|out\(2),
	datab => \cb|pc_inc~q\,
	datac => \mux1|Add0~6_combout\,
	combout => \mux1|Add0~8_combout\);

-- Location: FF_X7_Y20_N17
\mux1|PC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|Add0~8_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|PC[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|PC\(2));

-- Location: LCCOMB_X6_Y21_N4
\mux1|out_data~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|out_data~4_combout\ = (\cb|re_md~q\ & (\mux1|MD\(2))) # (!\cb|re_md~q\ & ((\mux1|PC\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|re_md~q\,
	datab => \mux1|MD\(2),
	datac => \mux1|PC\(2),
	combout => \mux1|out_data~4_combout\);

-- Location: FF_X14_Y17_N5
\mux1|out_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux1|out_data~4_combout\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \mux1|out_data[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|out_data\(2));

-- Location: LCCOMB_X14_Y17_N4
\ouD_b[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ouD_b[2]~2_combout\ = (\cb|re_stck~q\ & (\stack1|ou_stckD\(2))) # (!\cb|re_stck~q\ & ((\mux1|out_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \stack1|ou_stckD\(2),
	datac => \mux1|out_data\(2),
	datad => \cb|re_stck~q\,
	combout => \ouD_b[2]~2_combout\);

-- Location: LCCOMB_X14_Y20_N14
\alu1|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~14_combout\ = (\cb|aluop\(0) & (\mux|ouD\(3) & (!\cb|aluop\(1)))) # (!\cb|aluop\(0) & ((\cb|aluop\(1) & (\mux|ouD\(3))) # (!\cb|aluop\(1) & ((\alu1|Add0~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|ouD\(3),
	datab => \cb|aluop\(0),
	datac => \cb|aluop\(1),
	datad => \alu1|Add0~12_combout\,
	combout => \alu1|Add0~14_combout\);

-- Location: LCCOMB_X14_Y20_N8
\alu1|Add0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~15_combout\ = (\alu1|Add0~14_combout\) # ((\ouD_b[3]~3_combout\ & (\cb|aluop\(1) & \cb|aluop\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ouD_b[3]~3_combout\,
	datab => \cb|aluop\(1),
	datac => \alu1|Add0~14_combout\,
	datad => \cb|aluop\(0),
	combout => \alu1|Add0~15_combout\);

-- Location: LCCOMB_X15_Y20_N18
\alu1|out[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|out\(3) = (GLOBAL(\cb|en_alu~clkctrl_outclk\) & ((\alu1|Add0~15_combout\))) # (!GLOBAL(\cb|en_alu~clkctrl_outclk\) & (\alu1|out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu1|out\(3),
	datac => \cb|en_alu~clkctrl_outclk\,
	datad => \alu1|Add0~15_combout\,
	combout => \alu1|out\(3));

-- Location: LCCOMB_X16_Y14_N16
\mar1|MAR[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|MAR[3]~feeder_combout\ = \alu1|out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(3),
	combout => \mar1|MAR[3]~feeder_combout\);

-- Location: FF_X16_Y14_N17
\mar1|MAR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|MAR[3]~feeder_combout\,
	ena => \mar1|MAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|MAR\(3));

-- Location: LCCOMB_X19_Y14_N24
\mar1|ou_MAR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|ou_MAR~1_combout\ = (!\rst~input_o\ & \mar1|MAR\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \mar1|MAR\(3),
	combout => \mar1|ou_MAR~1_combout\);

-- Location: FF_X19_Y14_N25
\mar1|ou_MAR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|ou_MAR~1_combout\,
	ena => \mar1|MAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|ou_MAR\(3));

-- Location: LCCOMB_X9_Y12_N18
\mem|Mem[123][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[123][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mem|Mem[123][5]~feeder_combout\);

-- Location: LCCOMB_X23_Y17_N14
\mem|Mem[123][17]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[123][17]~15_combout\ = (!\rst~input_o\ & (\mem|Decoder0~9_combout\ & (\mem|Decoder0~1_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~9_combout\,
	datac => \mem|Decoder0~1_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[123][17]~15_combout\);

-- Location: FF_X9_Y12_N19
\mem|Mem[123][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[123][5]~feeder_combout\,
	ena => \mem|Mem[123][17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[123][5]~q\);

-- Location: LCCOMB_X23_Y17_N8
\mem|Mem[127][17]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[127][17]~63_combout\ = (!\rst~input_o\ & (\mem|Decoder0~9_combout\ & (\mem|always0~0_combout\ & \mem|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~9_combout\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~14_combout\,
	combout => \mem|Mem[127][17]~63_combout\);

-- Location: FF_X12_Y24_N19
\mem|Mem[127][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[127][17]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[127][5]~q\);

-- Location: FF_X22_Y16_N3
\mem|Mem[91][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[91][17]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[91][5]~q\);

-- Location: LCCOMB_X22_Y16_N2
\mem|Mux12~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~38_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[95][5]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[91][5]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[95][5]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[91][5]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux12~38_combout\);

-- Location: LCCOMB_X12_Y24_N18
\mem|Mux12~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~39_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux12~38_combout\ & ((\mem|Mem[127][5]~q\))) # (!\mem|Mux12~38_combout\ & (\mem|Mem[123][5]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux12~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[123][5]~q\,
	datac => \mem|Mem[127][5]~q\,
	datad => \mem|Mux12~38_combout\,
	combout => \mem|Mux12~39_combout\);

-- Location: FF_X17_Y12_N27
\mem|Mem[75][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[75][17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[75][5]~q\);

-- Location: LCCOMB_X17_Y12_N26
\mem|Mux12~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~31_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(2) & (\mem|Mem[79][5]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[75][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[79][5]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[75][5]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux12~31_combout\);

-- Location: FF_X12_Y11_N25
\mem|Mem[107][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[107][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[107][5]~q\);

-- Location: LCCOMB_X21_Y12_N4
\mem|Mem[111][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[111][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mem|Mem[111][5]~feeder_combout\);

-- Location: FF_X21_Y12_N5
\mem|Mem[111][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[111][5]~feeder_combout\,
	ena => \mem|Mem[111][17]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[111][5]~q\);

-- Location: LCCOMB_X12_Y11_N24
\mem|Mux12~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~32_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux12~31_combout\ & ((\mem|Mem[111][5]~q\))) # (!\mem|Mux12~31_combout\ & (\mem|Mem[107][5]~q\)))) # (!\mar1|ou_MAR\(5) & (\mem|Mux12~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mux12~31_combout\,
	datac => \mem|Mem[107][5]~q\,
	datad => \mem|Mem[111][5]~q\,
	combout => \mem|Mux12~32_combout\);

-- Location: LCCOMB_X24_Y17_N4
\mem|Mem[94][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[94][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[94][5]~feeder_combout\);

-- Location: FF_X24_Y17_N5
\mem|Mem[94][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[94][5]~feeder_combout\,
	ena => \mem|Mem[94][17]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[94][5]~q\);

-- Location: FF_X24_Y17_N7
\mem|Mem[126][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[126][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[126][5]~q\);

-- Location: FF_X21_Y16_N1
\mem|Mem[90][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[90][17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[90][5]~q\);

-- Location: LCCOMB_X21_Y16_N0
\mem|Mux12~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~33_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mem[122][5]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mem[90][5]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[122][5]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[90][5]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux12~33_combout\);

-- Location: LCCOMB_X24_Y17_N6
\mem|Mux12~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~34_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux12~33_combout\ & ((\mem|Mem[126][5]~q\))) # (!\mem|Mux12~33_combout\ & (\mem|Mem[94][5]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux12~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[94][5]~q\,
	datac => \mem|Mem[126][5]~q\,
	datad => \mem|Mux12~33_combout\,
	combout => \mem|Mux12~34_combout\);

-- Location: LCCOMB_X15_Y10_N20
\mem|Mux12~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~37_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(0)) # (\mem|Mux12~34_combout\)))) # (!\mar1|ou_MAR\(4) & (\mem|Mux12~36_combout\ & (!\mar1|ou_MAR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux12~36_combout\,
	datab => \mar1|ou_MAR\(4),
	datac => \mar1|ou_MAR\(0),
	datad => \mem|Mux12~34_combout\,
	combout => \mem|Mux12~37_combout\);

-- Location: LCCOMB_X15_Y10_N30
\mem|Mux12~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~40_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux12~37_combout\ & (\mem|Mux12~39_combout\)) # (!\mem|Mux12~37_combout\ & ((\mem|Mux12~32_combout\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux12~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux12~39_combout\,
	datac => \mem|Mux12~32_combout\,
	datad => \mem|Mux12~37_combout\,
	combout => \mem|Mux12~40_combout\);

-- Location: FF_X20_Y10_N19
\mem|Mem[68][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[68][17]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[68][5]~q\);

-- Location: LCCOMB_X22_Y17_N30
\mem|Mem[84][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[84][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[84][5]~feeder_combout\);

-- Location: FF_X22_Y17_N31
\mem|Mem[84][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[84][5]~feeder_combout\,
	ena => \mem|Mem[84][17]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[84][5]~q\);

-- Location: LCCOMB_X20_Y10_N18
\mem|Mux12~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~20_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5)) # ((\mem|Mem[84][5]~q\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(5) & (\mem|Mem[68][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[68][5]~q\,
	datad => \mem|Mem[84][5]~q\,
	combout => \mem|Mux12~20_combout\);

-- Location: FF_X19_Y10_N21
\mem|Mem[100][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[100][17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[100][5]~q\);

-- Location: LCCOMB_X19_Y10_N20
\mem|Mux12~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~21_combout\ = (\mem|Mux12~20_combout\ & ((\mem|Mem[116][5]~q\) # ((!\mar1|ou_MAR\(5))))) # (!\mem|Mux12~20_combout\ & (((\mem|Mem[100][5]~q\ & \mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[116][5]~q\,
	datab => \mem|Mux12~20_combout\,
	datac => \mem|Mem[100][5]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux12~21_combout\);

-- Location: LCCOMB_X16_Y10_N12
\mem|Mem[96][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[96][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[96][5]~feeder_combout\);

-- Location: FF_X16_Y10_N13
\mem|Mem[96][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[96][5]~feeder_combout\,
	ena => \mem|Mem[96][17]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[96][5]~q\);

-- Location: FF_X15_Y10_N29
\mem|Mem[112][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[112][17]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[112][5]~q\);

-- Location: FF_X17_Y11_N19
\mem|Mem[64][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[64][17]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[64][5]~q\);

-- Location: LCCOMB_X20_Y16_N16
\mem|Mem[80][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[80][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mem|Mem[80][5]~feeder_combout\);

-- Location: LCCOMB_X22_Y22_N28
\mem|Mem[80][17]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[80][17]~34_combout\ = (!\rst~input_o\ & (\mem|always0~0_combout\ & (\mem|Decoder0~12_combout\ & \mem|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|always0~0_combout\,
	datac => \mem|Decoder0~12_combout\,
	datad => \mem|Decoder0~0_combout\,
	combout => \mem|Mem[80][17]~34_combout\);

-- Location: FF_X20_Y16_N17
\mem|Mem[80][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[80][5]~feeder_combout\,
	ena => \mem|Mem[80][17]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[80][5]~q\);

-- Location: LCCOMB_X17_Y11_N18
\mem|Mux12~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~24_combout\ = (\mar1|ou_MAR\(5) & (\mar1|ou_MAR\(4))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & ((\mem|Mem[80][5]~q\))) # (!\mar1|ou_MAR\(4) & (\mem|Mem[64][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[64][5]~q\,
	datad => \mem|Mem[80][5]~q\,
	combout => \mem|Mux12~24_combout\);

-- Location: LCCOMB_X15_Y10_N28
\mem|Mux12~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~25_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux12~24_combout\ & ((\mem|Mem[112][5]~q\))) # (!\mem|Mux12~24_combout\ & (\mem|Mem[96][5]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux12~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[96][5]~q\,
	datac => \mem|Mem[112][5]~q\,
	datad => \mem|Mux12~24_combout\,
	combout => \mem|Mux12~25_combout\);

-- Location: LCCOMB_X12_Y14_N8
\mem|Mem[97][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[97][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[97][5]~feeder_combout\);

-- Location: FF_X12_Y14_N9
\mem|Mem[97][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[97][5]~feeder_combout\,
	ena => \mem|Mem[97][17]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[97][5]~q\);

-- Location: FF_X12_Y14_N3
\mem|Mem[113][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[113][17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[113][5]~q\);

-- Location: LCCOMB_X12_Y14_N2
\mem|Mux12~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~23_combout\ = (\mem|Mux12~22_combout\ & (((\mem|Mem[113][5]~q\) # (!\mar1|ou_MAR\(5))))) # (!\mem|Mux12~22_combout\ & (\mem|Mem[97][5]~q\ & ((\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux12~22_combout\,
	datab => \mem|Mem[97][5]~q\,
	datac => \mem|Mem[113][5]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux12~23_combout\);

-- Location: LCCOMB_X15_Y10_N22
\mem|Mux12~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~26_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & ((\mem|Mux12~23_combout\))) # (!\mar1|ou_MAR\(0) & (\mem|Mux12~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux12~25_combout\,
	datac => \mar1|ou_MAR\(0),
	datad => \mem|Mux12~23_combout\,
	combout => \mem|Mux12~26_combout\);

-- Location: LCCOMB_X14_Y12_N22
\mem|Mem[101][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[101][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[101][5]~feeder_combout\);

-- Location: FF_X14_Y12_N23
\mem|Mem[101][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[101][5]~feeder_combout\,
	ena => \mem|Mem[101][17]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[101][5]~q\);

-- Location: FF_X15_Y14_N17
\mem|Mem[117][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[117][17]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[117][5]~q\);

-- Location: FF_X22_Y14_N25
\mem|Mem[69][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[69][17]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[69][5]~q\);

-- Location: LCCOMB_X20_Y14_N24
\mem|Mem[85][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[85][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[85][5]~feeder_combout\);

-- Location: FF_X20_Y14_N25
\mem|Mem[85][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[85][5]~feeder_combout\,
	ena => \mem|Mem[85][17]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[85][5]~q\);

-- Location: LCCOMB_X22_Y14_N24
\mem|Mux12~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~27_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5)) # ((\mem|Mem[85][5]~q\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(5) & (\mem|Mem[69][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[69][5]~q\,
	datad => \mem|Mem[85][5]~q\,
	combout => \mem|Mux12~27_combout\);

-- Location: LCCOMB_X15_Y14_N16
\mem|Mux12~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~28_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux12~27_combout\ & ((\mem|Mem[117][5]~q\))) # (!\mem|Mux12~27_combout\ & (\mem|Mem[101][5]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux12~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[101][5]~q\,
	datac => \mem|Mem[117][5]~q\,
	datad => \mem|Mux12~27_combout\,
	combout => \mem|Mux12~28_combout\);

-- Location: LCCOMB_X15_Y10_N24
\mem|Mux12~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~29_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux12~26_combout\ & ((\mem|Mux12~28_combout\))) # (!\mem|Mux12~26_combout\ & (\mem|Mux12~21_combout\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux12~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux12~21_combout\,
	datac => \mem|Mux12~26_combout\,
	datad => \mem|Mux12~28_combout\,
	combout => \mem|Mux12~29_combout\);

-- Location: FF_X16_Y11_N1
\mem|Mem[66][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[66][17]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[66][5]~q\);

-- Location: LCCOMB_X16_Y11_N0
\mem|Mux12~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~14_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mem[98][5]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[66][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[98][5]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[66][5]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux12~14_combout\);

-- Location: FF_X16_Y11_N27
\mem|Mem[114][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[114][17]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[114][5]~q\);

-- Location: LCCOMB_X17_Y11_N16
\mem|Mem[82][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[82][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[82][5]~feeder_combout\);

-- Location: LCCOMB_X10_Y22_N2
\mem|Mem[82][17]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[82][17]~33_combout\ = (\mem|Decoder0~0_combout\ & (!\rst~input_o\ & (\mem|Decoder0~13_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~0_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~13_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[82][17]~33_combout\);

-- Location: FF_X17_Y11_N17
\mem|Mem[82][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[82][5]~feeder_combout\,
	ena => \mem|Mem[82][17]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[82][5]~q\);

-- Location: LCCOMB_X16_Y11_N26
\mem|Mux12~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~15_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux12~14_combout\ & (\mem|Mem[114][5]~q\)) # (!\mem|Mux12~14_combout\ & ((\mem|Mem[82][5]~q\))))) # (!\mar1|ou_MAR\(4) & (\mem|Mux12~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mux12~14_combout\,
	datac => \mem|Mem[114][5]~q\,
	datad => \mem|Mem[82][5]~q\,
	combout => \mem|Mux12~15_combout\);

-- Location: FF_X15_Y11_N11
\mem|Mem[115][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[115][17]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[115][5]~q\);

-- Location: FF_X15_Y11_N17
\mem|Mem[67][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[67][17]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[67][5]~q\);

-- Location: LCCOMB_X15_Y11_N16
\mem|Mux12~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~12_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mem[99][5]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[67][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[99][5]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[67][5]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux12~12_combout\);

-- Location: LCCOMB_X15_Y11_N10
\mem|Mux12~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~13_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux12~12_combout\ & ((\mem|Mem[115][5]~q\))) # (!\mem|Mux12~12_combout\ & (\mem|Mem[83][5]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[83][5]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[115][5]~q\,
	datad => \mem|Mux12~12_combout\,
	combout => \mem|Mux12~13_combout\);

-- Location: LCCOMB_X15_Y10_N16
\mem|Mux12~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~16_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & ((\mem|Mux12~13_combout\))) # (!\mar1|ou_MAR\(0) & (\mem|Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux12~15_combout\,
	datac => \mar1|ou_MAR\(0),
	datad => \mem|Mux12~13_combout\,
	combout => \mem|Mux12~16_combout\);

-- Location: FF_X16_Y9_N13
\mem|Mem[70][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[70][17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[70][5]~q\);

-- Location: LCCOMB_X11_Y9_N18
\mem|Mem[86][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[86][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mem|Mem[86][5]~feeder_combout\);

-- Location: LCCOMB_X20_Y20_N26
\mem|Mem[86][17]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[86][17]~16_combout\ = (!\rst~input_o\ & (\mem|Decoder0~0_combout\ & (\mem|Decoder0~10_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~0_combout\,
	datac => \mem|Decoder0~10_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[86][17]~16_combout\);

-- Location: FF_X11_Y9_N19
\mem|Mem[86][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[86][5]~feeder_combout\,
	ena => \mem|Mem[86][17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[86][5]~q\);

-- Location: LCCOMB_X16_Y9_N12
\mem|Mux12~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~10_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5)) # ((\mem|Mem[86][5]~q\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(5) & (\mem|Mem[70][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[70][5]~q\,
	datad => \mem|Mem[86][5]~q\,
	combout => \mem|Mux12~10_combout\);

-- Location: FF_X19_Y9_N29
\mem|Mem[102][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[102][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[102][5]~q\);

-- Location: LCCOMB_X19_Y9_N28
\mem|Mux12~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~11_combout\ = (\mem|Mux12~10_combout\ & ((\mem|Mem[118][5]~q\) # ((!\mar1|ou_MAR\(5))))) # (!\mem|Mux12~10_combout\ & (((\mem|Mem[102][5]~q\ & \mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[118][5]~q\,
	datab => \mem|Mux12~10_combout\,
	datac => \mem|Mem[102][5]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux12~11_combout\);

-- Location: LCCOMB_X19_Y10_N2
\mem|Mem[103][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[103][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[103][5]~feeder_combout\);

-- Location: FF_X19_Y10_N3
\mem|Mem[103][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[103][5]~feeder_combout\,
	ena => \mem|Mem[103][17]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[103][5]~q\);

-- Location: FF_X19_Y9_N31
\mem|Mem[119][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[119][17]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[119][5]~q\);

-- Location: LCCOMB_X19_Y9_N30
\mem|Mux12~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~18_combout\ = (\mem|Mux12~17_combout\ & (((\mem|Mem[119][5]~q\) # (!\mar1|ou_MAR\(5))))) # (!\mem|Mux12~17_combout\ & (\mem|Mem[103][5]~q\ & ((\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux12~17_combout\,
	datab => \mem|Mem[103][5]~q\,
	datac => \mem|Mem[119][5]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux12~18_combout\);

-- Location: LCCOMB_X15_Y10_N2
\mem|Mux12~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~19_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux12~16_combout\ & ((\mem|Mux12~18_combout\))) # (!\mem|Mux12~16_combout\ & (\mem|Mux12~11_combout\)))) # (!\mar1|ou_MAR\(2) & (\mem|Mux12~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux12~16_combout\,
	datac => \mem|Mux12~11_combout\,
	datad => \mem|Mux12~18_combout\,
	combout => \mem|Mux12~19_combout\);

-- Location: LCCOMB_X15_Y10_N10
\mem|Mux12~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~30_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3)) # (\mem|Mux12~19_combout\)))) # (!\mar1|ou_MAR\(1) & (\mem|Mux12~29_combout\ & (!\mar1|ou_MAR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux12~29_combout\,
	datac => \mar1|ou_MAR\(3),
	datad => \mem|Mux12~19_combout\,
	combout => \mem|Mux12~30_combout\);

-- Location: LCCOMB_X15_Y10_N0
\mem|Mux12~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~41_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux12~30_combout\ & ((\mem|Mux12~40_combout\))) # (!\mem|Mux12~30_combout\ & (\mem|Mux12~9_combout\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux12~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux12~9_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux12~40_combout\,
	datad => \mem|Mux12~30_combout\,
	combout => \mem|Mux12~41_combout\);

-- Location: FF_X19_Y23_N1
\mem|Mem[53][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[53][17]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[53][5]~q\);

-- Location: LCCOMB_X19_Y18_N18
\mem|Mem[49][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[49][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[49][5]~feeder_combout\);

-- Location: FF_X19_Y18_N19
\mem|Mem[49][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[49][5]~feeder_combout\,
	ena => \mem|Mem[49][17]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[49][5]~q\);

-- Location: FF_X23_Y19_N29
\mem|Mem[48][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[48][17]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[48][5]~q\);

-- Location: LCCOMB_X23_Y19_N28
\mem|Mux12~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~77_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mem[49][5]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[48][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[49][5]~q\,
	datac => \mem|Mem[48][5]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux12~77_combout\);

-- Location: LCCOMB_X19_Y23_N0
\mem|Mux12~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~78_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux12~77_combout\ & ((\mem|Mem[53][5]~q\))) # (!\mem|Mux12~77_combout\ & (\mem|Mem[52][5]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux12~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[52][5]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[53][5]~q\,
	datad => \mem|Mux12~77_combout\,
	combout => \mem|Mux12~78_combout\);

-- Location: LCCOMB_X10_Y24_N2
\mem|Mem[54][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[54][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[54][5]~feeder_combout\);

-- Location: FF_X10_Y24_N3
\mem|Mem[54][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[54][5]~feeder_combout\,
	ena => \mem|Mem[54][17]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[54][5]~q\);

-- Location: FF_X12_Y24_N13
\mem|Mem[55][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[55][17]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[55][5]~q\);

-- Location: FF_X12_Y16_N11
\mem|Mem[50][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[50][17]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[50][5]~q\);

-- Location: LCCOMB_X12_Y22_N4
\mem|Mem[51][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[51][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[51][5]~feeder_combout\);

-- Location: FF_X12_Y22_N5
\mem|Mem[51][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[51][5]~feeder_combout\,
	ena => \mem|Mem[51][17]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[51][5]~q\);

-- Location: LCCOMB_X12_Y16_N10
\mem|Mux12~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~75_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & ((\mem|Mem[51][5]~q\))) # (!\mar1|ou_MAR\(0) & (\mem|Mem[50][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[50][5]~q\,
	datad => \mem|Mem[51][5]~q\,
	combout => \mem|Mux12~75_combout\);

-- Location: LCCOMB_X12_Y24_N12
\mem|Mux12~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~76_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux12~75_combout\ & ((\mem|Mem[55][5]~q\))) # (!\mem|Mux12~75_combout\ & (\mem|Mem[54][5]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux12~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[54][5]~q\,
	datac => \mem|Mem[55][5]~q\,
	datad => \mem|Mux12~75_combout\,
	combout => \mem|Mux12~76_combout\);

-- Location: LCCOMB_X16_Y25_N14
\mem|Mux12~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~79_combout\ = (\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3)) # ((\mem|Mux12~76_combout\)))) # (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(3) & (\mem|Mux12~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux12~78_combout\,
	datad => \mem|Mux12~76_combout\,
	combout => \mem|Mux12~79_combout\);

-- Location: LCCOMB_X16_Y25_N28
\mem|Mem[61][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[61][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[61][5]~feeder_combout\);

-- Location: FF_X16_Y25_N29
\mem|Mem[61][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[61][5]~feeder_combout\,
	ena => \mem|Mem[61][17]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[61][5]~q\);

-- Location: FF_X16_Y25_N11
\mem|Mem[60][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[60][17]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[60][5]~q\);

-- Location: LCCOMB_X22_Y23_N20
\mem|Mem[56][17]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[56][17]~92_combout\ = (!\rst~input_o\ & (\mem|Decoder0~12_combout\ & (\mem|Decoder0~23_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~12_combout\,
	datac => \mem|Decoder0~23_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[56][17]~92_combout\);

-- Location: FF_X24_Y21_N9
\mem|Mem[56][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[56][17]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[56][5]~q\);

-- Location: LCCOMB_X24_Y21_N8
\mem|Mux12~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~73_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mem[57][5]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[56][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[57][5]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[56][5]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux12~73_combout\);

-- Location: LCCOMB_X16_Y25_N10
\mem|Mux12~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~74_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux12~73_combout\ & (\mem|Mem[61][5]~q\)) # (!\mem|Mux12~73_combout\ & ((\mem|Mem[60][5]~q\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux12~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[61][5]~q\,
	datac => \mem|Mem[60][5]~q\,
	datad => \mem|Mux12~73_combout\,
	combout => \mem|Mux12~74_combout\);

-- Location: LCCOMB_X16_Y25_N16
\mem|Mux12~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~82_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux12~79_combout\ & (\mem|Mux12~81_combout\)) # (!\mem|Mux12~79_combout\ & ((\mem|Mux12~74_combout\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux12~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux12~81_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux12~79_combout\,
	datad => \mem|Mux12~74_combout\,
	combout => \mem|Mux12~82_combout\);

-- Location: LCCOMB_X21_Y21_N14
\mem|Mem[47][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[47][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[47][5]~feeder_combout\);

-- Location: FF_X21_Y21_N15
\mem|Mem[47][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[47][5]~feeder_combout\,
	ena => \mem|Mem[47][17]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[47][5]~q\);

-- Location: FF_X21_Y21_N5
\mem|Mem[45][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[45][17]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[45][5]~q\);

-- Location: LCCOMB_X16_Y22_N14
\mem|Mem[44][17]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[44][17]~84_combout\ = (!\rst~input_o\ & (\mem|always0~0_combout\ & (\mem|Decoder0~11_combout\ & \mem|Decoder0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|always0~0_combout\,
	datac => \mem|Decoder0~11_combout\,
	datad => \mem|Decoder0~21_combout\,
	combout => \mem|Mem[44][17]~84_combout\);

-- Location: FF_X17_Y24_N19
\mem|Mem[44][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[44][17]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[44][5]~q\);

-- Location: LCCOMB_X14_Y24_N0
\mem|Mem[46][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[46][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[46][5]~feeder_combout\);

-- Location: FF_X14_Y24_N1
\mem|Mem[46][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[46][5]~feeder_combout\,
	ena => \mem|Mem[46][17]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[46][5]~q\);

-- Location: LCCOMB_X17_Y24_N18
\mem|Mux12~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~49_combout\ = (\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(0)) # ((\mem|Mem[46][5]~q\)))) # (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(0) & (\mem|Mem[44][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[44][5]~q\,
	datad => \mem|Mem[46][5]~q\,
	combout => \mem|Mux12~49_combout\);

-- Location: LCCOMB_X21_Y21_N4
\mem|Mux12~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~50_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux12~49_combout\ & (\mem|Mem[47][5]~q\)) # (!\mem|Mux12~49_combout\ & ((\mem|Mem[45][5]~q\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux12~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[47][5]~q\,
	datac => \mem|Mem[45][5]~q\,
	datad => \mem|Mux12~49_combout\,
	combout => \mem|Mux12~50_combout\);

-- Location: FF_X21_Y20_N11
\mem|Mem[35][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[35][17]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[35][5]~q\);

-- Location: FF_X22_Y20_N11
\mem|Mem[32][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[32][17]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[32][5]~q\);

-- Location: LCCOMB_X19_Y19_N2
\mem|Mem[33][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[33][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[33][5]~feeder_combout\);

-- Location: FF_X19_Y19_N3
\mem|Mem[33][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[33][5]~feeder_combout\,
	ena => \mem|Mem[33][17]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[33][5]~q\);

-- Location: LCCOMB_X22_Y20_N10
\mem|Mux12~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~46_combout\ = (\mar1|ou_MAR\(1) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(0) & ((\mem|Mem[33][5]~q\))) # (!\mar1|ou_MAR\(0) & (\mem|Mem[32][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[32][5]~q\,
	datad => \mem|Mem[33][5]~q\,
	combout => \mem|Mux12~46_combout\);

-- Location: LCCOMB_X21_Y20_N10
\mem|Mux12~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~47_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux12~46_combout\ & ((\mem|Mem[35][5]~q\))) # (!\mem|Mux12~46_combout\ & (\mem|Mem[34][5]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux12~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[34][5]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[35][5]~q\,
	datad => \mem|Mux12~46_combout\,
	combout => \mem|Mux12~47_combout\);

-- Location: FF_X20_Y24_N13
\mem|Mem[39][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[39][17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[39][5]~q\);

-- Location: FF_X17_Y25_N13
\mem|Mem[36][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[36][17]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[36][5]~q\);

-- Location: LCCOMB_X8_Y20_N22
\mem|Mem[38][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[38][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mem|Mem[38][5]~feeder_combout\);

-- Location: FF_X8_Y20_N23
\mem|Mem[38][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[38][5]~feeder_combout\,
	ena => \mem|Mem[38][17]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[38][5]~q\);

-- Location: LCCOMB_X17_Y25_N12
\mem|Mux12~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~44_combout\ = (\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(0)) # ((\mem|Mem[38][5]~q\)))) # (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(0) & (\mem|Mem[36][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[36][5]~q\,
	datad => \mem|Mem[38][5]~q\,
	combout => \mem|Mux12~44_combout\);

-- Location: LCCOMB_X20_Y24_N12
\mem|Mux12~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~45_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux12~44_combout\ & ((\mem|Mem[39][5]~q\))) # (!\mem|Mux12~44_combout\ & (\mem|Mem[37][5]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux12~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[37][5]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[39][5]~q\,
	datad => \mem|Mux12~44_combout\,
	combout => \mem|Mux12~45_combout\);

-- Location: LCCOMB_X21_Y23_N24
\mem|Mux12~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~48_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(2) & ((\mem|Mux12~45_combout\))) # (!\mar1|ou_MAR\(2) & (\mem|Mux12~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux12~47_combout\,
	datad => \mem|Mux12~45_combout\,
	combout => \mem|Mux12~48_combout\);

-- Location: LCCOMB_X21_Y23_N10
\mem|Mux12~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~51_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux12~48_combout\ & ((\mem|Mux12~50_combout\))) # (!\mem|Mux12~48_combout\ & (\mem|Mux12~43_combout\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux12~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux12~43_combout\,
	datab => \mem|Mux12~50_combout\,
	datac => \mar1|ou_MAR\(3),
	datad => \mem|Mux12~48_combout\,
	combout => \mem|Mux12~51_combout\);

-- Location: LCCOMB_X10_Y20_N10
\mem|Mem[23][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[23][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mem|Mem[23][5]~feeder_combout\);

-- Location: FF_X10_Y20_N11
\mem|Mem[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[23][5]~feeder_combout\,
	ena => \mem|Mem[23][17]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[23][5]~q\);

-- Location: FF_X11_Y21_N15
\mem|Mem[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[19][17]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[19][5]~q\);

-- Location: FF_X10_Y21_N3
\mem|Mem[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[18][17]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[18][5]~q\);

-- Location: LCCOMB_X10_Y21_N2
\mem|Mux12~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~52_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[22][5]~q\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[18][5]~q\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[22][5]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[18][5]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux12~52_combout\);

-- Location: LCCOMB_X11_Y21_N14
\mem|Mux12~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~53_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux12~52_combout\ & (\mem|Mem[23][5]~q\)) # (!\mem|Mux12~52_combout\ & ((\mem|Mem[19][5]~q\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux12~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[23][5]~q\,
	datac => \mem|Mem[19][5]~q\,
	datad => \mem|Mux12~52_combout\,
	combout => \mem|Mux12~53_combout\);

-- Location: LCCOMB_X11_Y22_N24
\mem|Mem[27][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[27][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[27][5]~feeder_combout\);

-- Location: FF_X11_Y22_N25
\mem|Mem[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[27][5]~feeder_combout\,
	ena => \mem|Mem[27][17]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[27][5]~q\);

-- Location: FF_X11_Y21_N25
\mem|Mem[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[31][17]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[31][5]~q\);

-- Location: FF_X12_Y21_N7
\mem|Mem[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[26][17]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[26][5]~q\);

-- Location: LCCOMB_X12_Y21_N6
\mem|Mux12~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~59_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mem[30][5]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[26][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[30][5]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[26][5]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux12~59_combout\);

-- Location: LCCOMB_X11_Y21_N24
\mem|Mux12~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~60_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux12~59_combout\ & ((\mem|Mem[31][5]~q\))) # (!\mem|Mux12~59_combout\ & (\mem|Mem[27][5]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux12~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[27][5]~q\,
	datac => \mem|Mem[31][5]~q\,
	datad => \mem|Mux12~59_combout\,
	combout => \mem|Mux12~60_combout\);

-- Location: FF_X12_Y20_N21
\mem|Mem[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[29][17]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[29][5]~q\);

-- Location: LCCOMB_X9_Y20_N16
\mem|Mem[25][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[25][5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	combout => \mem|Mem[25][5]~feeder_combout\);

-- Location: FF_X9_Y20_N17
\mem|Mem[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[25][5]~feeder_combout\,
	ena => \mem|Mem[25][17]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[25][5]~q\);

-- Location: FF_X9_Y20_N19
\mem|Mem[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(5),
	sload => VCC,
	ena => \mem|Mem[24][17]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[24][5]~q\);

-- Location: LCCOMB_X9_Y20_N18
\mem|Mux12~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~54_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mem[25][5]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[24][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[25][5]~q\,
	datac => \mem|Mem[24][5]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux12~54_combout\);

-- Location: LCCOMB_X12_Y20_N20
\mem|Mux12~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~55_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux12~54_combout\ & ((\mem|Mem[29][5]~q\))) # (!\mem|Mux12~54_combout\ & (\mem|Mem[28][5]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux12~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[28][5]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[29][5]~q\,
	datad => \mem|Mux12~54_combout\,
	combout => \mem|Mux12~55_combout\);

-- Location: LCCOMB_X16_Y18_N6
\mem|Mux12~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~58_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(3) & ((\mem|Mux12~55_combout\))) # (!\mar1|ou_MAR\(3) & (\mem|Mux12~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux12~57_combout\,
	datab => \mar1|ou_MAR\(1),
	datac => \mar1|ou_MAR\(3),
	datad => \mem|Mux12~55_combout\,
	combout => \mem|Mux12~58_combout\);

-- Location: LCCOMB_X16_Y23_N2
\mem|Mux12~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~61_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux12~58_combout\ & ((\mem|Mux12~60_combout\))) # (!\mem|Mux12~58_combout\ & (\mem|Mux12~53_combout\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux12~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux12~53_combout\,
	datac => \mem|Mux12~60_combout\,
	datad => \mem|Mux12~58_combout\,
	combout => \mem|Mux12~61_combout\);

-- Location: LCCOMB_X16_Y23_N16
\mem|Mux12~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~72_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5)) # (\mem|Mux12~61_combout\)))) # (!\mar1|ou_MAR\(4) & (\mem|Mux12~71_combout\ & (!\mar1|ou_MAR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux12~71_combout\,
	datab => \mar1|ou_MAR\(4),
	datac => \mar1|ou_MAR\(5),
	datad => \mem|Mux12~61_combout\,
	combout => \mem|Mux12~72_combout\);

-- Location: LCCOMB_X16_Y23_N10
\mem|Mux12~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~83_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux12~72_combout\ & (\mem|Mux12~82_combout\)) # (!\mem|Mux12~72_combout\ & ((\mem|Mux12~51_combout\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux12~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mux12~82_combout\,
	datac => \mem|Mux12~51_combout\,
	datad => \mem|Mux12~72_combout\,
	combout => \mem|Mux12~83_combout\);

-- Location: LCCOMB_X15_Y10_N8
\mem|Mux12~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux12~84_combout\ = (\mar1|ou_MAR\(6) & (\mem|Mux12~41_combout\)) # (!\mar1|ou_MAR\(6) & ((\mem|Mux12~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(6),
	datab => \mem|Mux12~41_combout\,
	datad => \mem|Mux12~83_combout\,
	combout => \mem|Mux12~84_combout\);

-- Location: FF_X15_Y10_N9
\mem|outD[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mux12~84_combout\,
	ena => \mem|outD[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|outD\(5));

-- Location: LCCOMB_X10_Y22_N24
\mux1|MD~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|MD~6_combout\ = (\cb|wr_md_mem~q\ & ((\mem|outD\(5)))) # (!\cb|wr_md_mem~q\ & (\alu1|out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|wr_md_mem~q\,
	datac => \alu1|out\(5),
	datad => \mem|outD\(5),
	combout => \mux1|MD~6_combout\);

-- Location: FF_X10_Y22_N25
\mux1|MD[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|MD~6_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|MD[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|MD\(5));

-- Location: LCCOMB_X7_Y20_N20
\mux1|out_data~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|out_data~7_combout\ = (\cb|re_md~q\ & ((\mux1|MD\(5)))) # (!\cb|re_md~q\ & (\mux1|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux1|PC\(5),
	datab => \mux1|MD\(5),
	datac => \cb|re_md~q\,
	combout => \mux1|out_data~7_combout\);

-- Location: FF_X14_Y15_N17
\mux1|out_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux1|out_data~7_combout\,
	sclr => \rst~input_o\,
	sload => VCC,
	ena => \mux1|out_data[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|out_data\(5));

-- Location: LCCOMB_X14_Y15_N16
\ouD_b[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ouD_b[5]~5_combout\ = (\cb|re_stck~q\ & (\stack1|ou_stckD\(5))) # (!\cb|re_stck~q\ & ((\mux1|out_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \stack1|ou_stckD\(5),
	datac => \mux1|out_data\(5),
	datad => \cb|re_stck~q\,
	combout => \ouD_b[5]~5_combout\);

-- Location: LCCOMB_X14_Y20_N6
\alu1|Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~22_combout\ = (\cb|aluop\(0) & (\mux|ouD\(5) & (!\cb|aluop\(1)))) # (!\cb|aluop\(0) & ((\cb|aluop\(1) & (\mux|ouD\(5))) # (!\cb|aluop\(1) & ((\alu1|Add0~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|ouD\(5),
	datab => \cb|aluop\(0),
	datac => \cb|aluop\(1),
	datad => \alu1|Add0~20_combout\,
	combout => \alu1|Add0~22_combout\);

-- Location: LCCOMB_X14_Y20_N24
\alu1|Add0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~23_combout\ = (\alu1|Add0~22_combout\) # ((\cb|aluop\(0) & (\ouD_b[5]~5_combout\ & \cb|aluop\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|aluop\(0),
	datab => \ouD_b[5]~5_combout\,
	datac => \cb|aluop\(1),
	datad => \alu1|Add0~22_combout\,
	combout => \alu1|Add0~23_combout\);

-- Location: LCCOMB_X15_Y20_N30
\alu1|out[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|out\(5) = (GLOBAL(\cb|en_alu~clkctrl_outclk\) & ((\alu1|Add0~23_combout\))) # (!GLOBAL(\cb|en_alu~clkctrl_outclk\) & (\alu1|out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu1|out\(5),
	datac => \cb|en_alu~clkctrl_outclk\,
	datad => \alu1|Add0~23_combout\,
	combout => \alu1|out\(5));

-- Location: LCCOMB_X16_Y14_N28
\mar1|MAR[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|MAR[5]~feeder_combout\ = \alu1|out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(5),
	combout => \mar1|MAR[5]~feeder_combout\);

-- Location: FF_X16_Y14_N29
\mar1|MAR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|MAR[5]~feeder_combout\,
	ena => \mar1|MAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|MAR\(5));

-- Location: LCCOMB_X16_Y14_N2
\mar1|ou_MAR~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mar1|ou_MAR~3_combout\ = (!\rst~input_o\ & \mar1|MAR\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \mar1|MAR\(5),
	combout => \mar1|ou_MAR~3_combout\);

-- Location: FF_X16_Y14_N3
\mar1|ou_MAR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mar1|ou_MAR~3_combout\,
	ena => \mar1|MAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mar1|ou_MAR\(5));

-- Location: LCCOMB_X12_Y20_N12
\mem|Mem[29][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[29][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[29][17]~feeder_combout\);

-- Location: FF_X12_Y20_N13
\mem|Mem[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[29][17]~feeder_combout\,
	ena => \mem|Mem[29][17]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[29][17]~q\);

-- Location: FF_X21_Y19_N21
\mem|Mem[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~18_combout\,
	sload => VCC,
	ena => \mem|Mem[21][3]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[21][17]~q\);

-- Location: FF_X21_Y19_N7
\mem|Mem[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[17][17]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[17][17]~q\);

-- Location: LCCOMB_X19_Y22_N28
\mem|Mem[25][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[25][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[25][17]~feeder_combout\);

-- Location: FF_X19_Y22_N29
\mem|Mem[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[25][17]~feeder_combout\,
	ena => \mem|Mem[25][17]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[25][17]~q\);

-- Location: LCCOMB_X21_Y19_N6
\mem|Mux0~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~52_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(3))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(3) & ((\mem|Mem[25][17]~q\))) # (!\mar1|ou_MAR\(3) & (\mem|Mem[17][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[17][17]~q\,
	datad => \mem|Mem[25][17]~q\,
	combout => \mem|Mux0~52_combout\);

-- Location: LCCOMB_X21_Y19_N20
\mem|Mux0~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~53_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux0~52_combout\ & (\mem|Mem[29][17]~q\)) # (!\mem|Mux0~52_combout\ & ((\mem|Mem[21][17]~q\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[29][17]~q\,
	datac => \mem|Mem[21][17]~q\,
	datad => \mem|Mux0~52_combout\,
	combout => \mem|Mux0~53_combout\);

-- Location: LCCOMB_X10_Y20_N12
\mem|Mem[23][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[23][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[23][17]~feeder_combout\);

-- Location: FF_X10_Y20_N13
\mem|Mem[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[23][17]~feeder_combout\,
	ena => \mem|Mem[23][17]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[23][17]~q\);

-- Location: FF_X10_Y20_N7
\mem|Mem[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[31][17]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[31][17]~q\);

-- Location: FF_X11_Y22_N15
\mem|Mem[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[19][17]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[19][17]~q\);

-- Location: LCCOMB_X11_Y22_N14
\mem|Mux0~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~59_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(3) & (\mem|Mem[27][17]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[19][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[27][17]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[19][17]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux0~59_combout\);

-- Location: LCCOMB_X10_Y20_N6
\mem|Mux0~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~60_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux0~59_combout\ & ((\mem|Mem[31][17]~q\))) # (!\mem|Mux0~59_combout\ & (\mem|Mem[23][17]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[23][17]~q\,
	datac => \mem|Mem[31][17]~q\,
	datad => \mem|Mux0~59_combout\,
	combout => \mem|Mux0~60_combout\);

-- Location: LCCOMB_X21_Y17_N20
\mem|Mux0~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~61_combout\ = (\mem|Mux0~58_combout\ & (((\mem|Mux0~60_combout\) # (!\mar1|ou_MAR\(0))))) # (!\mem|Mux0~58_combout\ & (\mem|Mux0~53_combout\ & (\mar1|ou_MAR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux0~58_combout\,
	datab => \mem|Mux0~53_combout\,
	datac => \mar1|ou_MAR\(0),
	datad => \mem|Mux0~60_combout\,
	combout => \mem|Mux0~61_combout\);

-- Location: LCCOMB_X21_Y17_N4
\mem|Mux0~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~72_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & ((\mem|Mux0~61_combout\))) # (!\mar1|ou_MAR\(4) & (\mem|Mux0~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux0~71_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mar1|ou_MAR\(4),
	datad => \mem|Mux0~61_combout\,
	combout => \mem|Mux0~72_combout\);

-- Location: LCCOMB_X17_Y20_N0
\mem|Mem[34][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[34][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[34][17]~feeder_combout\);

-- Location: FF_X17_Y20_N1
\mem|Mem[34][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[34][17]~feeder_combout\,
	ena => \mem|Mem[34][17]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[34][17]~q\);

-- Location: FF_X20_Y18_N9
\mem|Mem[32][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[32][17]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[32][17]~q\);

-- Location: LCCOMB_X20_Y18_N8
\mem|Mux0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~46_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[34][17]~q\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[32][17]~q\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[34][17]~q\,
	datac => \mem|Mem[32][17]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux0~46_combout\);

-- Location: FF_X20_Y18_N3
\mem|Mem[35][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[35][17]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[35][17]~q\);

-- Location: LCCOMB_X20_Y18_N2
\mem|Mux0~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~47_combout\ = (\mem|Mux0~46_combout\ & (((\mem|Mem[35][17]~q\) # (!\mar1|ou_MAR\(0))))) # (!\mem|Mux0~46_combout\ & (\mem|Mem[33][17]~q\ & ((\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[33][17]~q\,
	datab => \mem|Mux0~46_combout\,
	datac => \mem|Mem[35][17]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux0~47_combout\);

-- Location: LCCOMB_X20_Y18_N20
\mem|Mux0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~48_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux0~45_combout\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux0~47_combout\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux0~45_combout\,
	datab => \mem|Mux0~47_combout\,
	datac => \mar1|ou_MAR\(3),
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux0~48_combout\);

-- Location: LCCOMB_X11_Y25_N2
\mem|Mem[38][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[38][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \mem|Mem[38][17]~feeder_combout\);

-- Location: FF_X11_Y25_N3
\mem|Mem[38][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[38][17]~feeder_combout\,
	ena => \mem|Mem[38][17]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[38][17]~q\);

-- Location: FF_X11_Y25_N21
\mem|Mem[36][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[36][17]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[36][17]~q\);

-- Location: LCCOMB_X11_Y25_N20
\mem|Mux0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~42_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(1) & (\mem|Mem[38][17]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[36][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[38][17]~q\,
	datac => \mem|Mem[36][17]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux0~42_combout\);

-- Location: FF_X10_Y23_N15
\mem|Mem[37][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[37][17]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[37][17]~q\);

-- Location: LCCOMB_X10_Y23_N14
\mem|Mux0~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~43_combout\ = (\mem|Mux0~42_combout\ & ((\mem|Mem[39][17]~q\) # ((!\mar1|ou_MAR\(0))))) # (!\mem|Mux0~42_combout\ & (((\mem|Mem[37][17]~q\ & \mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[39][17]~q\,
	datab => \mem|Mux0~42_combout\,
	datac => \mem|Mem[37][17]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux0~43_combout\);

-- Location: LCCOMB_X11_Y24_N16
\mem|Mem[47][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[47][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[47][17]~feeder_combout\);

-- Location: FF_X11_Y24_N17
\mem|Mem[47][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[47][17]~feeder_combout\,
	ena => \mem|Mem[47][17]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[47][17]~q\);

-- Location: FF_X11_Y24_N15
\mem|Mem[45][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[45][17]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[45][17]~q\);

-- Location: FF_X23_Y23_N3
\mem|Mem[44][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[44][17]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[44][17]~q\);

-- Location: LCCOMB_X23_Y23_N2
\mem|Mux0~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~49_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(1) & (\mem|Mem[46][17]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[44][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[46][17]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[44][17]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux0~49_combout\);

-- Location: LCCOMB_X11_Y24_N14
\mem|Mux0~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~50_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux0~49_combout\ & (\mem|Mem[47][17]~q\)) # (!\mem|Mux0~49_combout\ & ((\mem|Mem[45][17]~q\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux0~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[47][17]~q\,
	datac => \mem|Mem[45][17]~q\,
	datad => \mem|Mux0~49_combout\,
	combout => \mem|Mux0~50_combout\);

-- Location: LCCOMB_X20_Y18_N30
\mem|Mux0~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~51_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux0~48_combout\ & ((\mem|Mux0~50_combout\))) # (!\mem|Mux0~48_combout\ & (\mem|Mux0~43_combout\)))) # (!\mar1|ou_MAR\(2) & (\mem|Mux0~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux0~48_combout\,
	datac => \mem|Mux0~43_combout\,
	datad => \mem|Mux0~50_combout\,
	combout => \mem|Mux0~51_combout\);

-- Location: LCCOMB_X21_Y17_N22
\mem|Mux0~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~83_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux0~72_combout\ & (\mem|Mux0~82_combout\)) # (!\mem|Mux0~72_combout\ & ((\mem|Mux0~51_combout\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux0~82_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mux0~72_combout\,
	datad => \mem|Mux0~51_combout\,
	combout => \mem|Mux0~83_combout\);

-- Location: FF_X22_Y11_N1
\mem|Mem[127][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[127][17]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[127][17]~q\);

-- Location: FF_X22_Y13_N11
\mem|Mem[109][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[109][17]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[109][17]~q\);

-- Location: LCCOMB_X22_Y13_N10
\mem|Mux0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~38_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(4) & (\mem|Mem[125][17]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[109][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[125][17]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[109][17]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux0~38_combout\);

-- Location: LCCOMB_X22_Y11_N0
\mem|Mux0~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~39_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux0~38_combout\ & ((\mem|Mem[127][17]~q\))) # (!\mem|Mux0~38_combout\ & (\mem|Mem[111][17]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[111][17]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[127][17]~q\,
	datad => \mem|Mux0~38_combout\,
	combout => \mem|Mux0~39_combout\);

-- Location: FF_X9_Y12_N27
\mem|Mem[123][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[123][17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[123][17]~q\);

-- Location: LCCOMB_X10_Y15_N6
\mem|Mem[121][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[121][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[121][17]~feeder_combout\);

-- Location: LCCOMB_X23_Y17_N20
\mem|Mem[121][17]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[121][17]~13_combout\ = (!\rst~input_o\ & (\mem|Decoder0~9_combout\ & (\mem|always0~0_combout\ & \mem|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~9_combout\,
	datac => \mem|always0~0_combout\,
	datad => \mem|Decoder0~3_combout\,
	combout => \mem|Mem[121][17]~13_combout\);

-- Location: FF_X10_Y15_N7
\mem|Mem[121][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[121][17]~feeder_combout\,
	ena => \mem|Mem[121][17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[121][17]~q\);

-- Location: FF_X10_Y10_N5
\mem|Mem[105][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[105][17]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[105][17]~q\);

-- Location: LCCOMB_X10_Y10_N4
\mem|Mux0~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~33_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[121][17]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[105][17]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[121][17]~q\,
	datac => \mem|Mem[105][17]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux0~33_combout\);

-- Location: LCCOMB_X9_Y12_N26
\mem|Mux0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~34_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux0~33_combout\ & ((\mem|Mem[123][17]~q\))) # (!\mem|Mux0~33_combout\ & (\mem|Mem[107][17]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[107][17]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[123][17]~q\,
	datad => \mem|Mux0~33_combout\,
	combout => \mem|Mux0~34_combout\);

-- Location: FF_X11_Y13_N11
\mem|Mem[122][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[122][17]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[122][17]~q\);

-- Location: FF_X10_Y14_N15
\mem|Mem[104][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[104][17]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[104][17]~q\);

-- Location: LCCOMB_X10_Y14_N14
\mem|Mux0~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~35_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mem[120][17]~q\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mem[104][17]~q\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[120][17]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[104][17]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux0~35_combout\);

-- Location: LCCOMB_X11_Y13_N10
\mem|Mux0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~36_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux0~35_combout\ & ((\mem|Mem[122][17]~q\))) # (!\mem|Mux0~35_combout\ & (\mem|Mem[106][17]~q\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[106][17]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[122][17]~q\,
	datad => \mem|Mux0~35_combout\,
	combout => \mem|Mux0~36_combout\);

-- Location: LCCOMB_X10_Y14_N0
\mem|Mux0~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~37_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mux0~34_combout\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mux0~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux0~34_combout\,
	datad => \mem|Mux0~36_combout\,
	combout => \mem|Mux0~37_combout\);

-- Location: LCCOMB_X10_Y14_N10
\mem|Mux0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~40_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux0~37_combout\ & ((\mem|Mux0~39_combout\))) # (!\mem|Mux0~37_combout\ & (\mem|Mux0~32_combout\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux0~32_combout\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux0~39_combout\,
	datad => \mem|Mux0~37_combout\,
	combout => \mem|Mux0~40_combout\);

-- Location: LCCOMB_X20_Y15_N10
\mem|Mem[117][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[117][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[117][17]~feeder_combout\);

-- Location: FF_X20_Y15_N11
\mem|Mem[117][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[117][17]~feeder_combout\,
	ena => \mem|Mem[117][17]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[117][17]~q\);

-- Location: FF_X17_Y15_N3
\mem|Mem[113][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[113][17]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[113][17]~q\);

-- Location: LCCOMB_X17_Y15_N2
\mem|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~1_combout\ = (\mem|Mux0~0_combout\ & ((\mem|Mem[117][17]~q\) # ((!\mar1|ou_MAR\(4))))) # (!\mem|Mux0~0_combout\ & (((\mem|Mem[113][17]~q\ & \mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux0~0_combout\,
	datab => \mem|Mem[117][17]~q\,
	datac => \mem|Mem[113][17]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux0~1_combout\);

-- Location: LCCOMB_X10_Y12_N28
\mem|Mem[119][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[119][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[119][17]~feeder_combout\);

-- Location: FF_X10_Y12_N29
\mem|Mem[119][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[119][17]~feeder_combout\,
	ena => \mem|Mem[119][17]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[119][17]~q\);

-- Location: FF_X10_Y12_N19
\mem|Mem[115][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[115][17]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[115][17]~q\);

-- Location: FF_X14_Y11_N21
\mem|Mem[99][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \mem|Mem[99][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[99][17]~q\);

-- Location: LCCOMB_X17_Y10_N28
\mem|Mem[103][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[103][17]~feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(17),
	combout => \mem|Mem[103][17]~feeder_combout\);

-- Location: FF_X17_Y10_N29
\mem|Mem[103][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[103][17]~feeder_combout\,
	ena => \mem|Mem[103][17]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[103][17]~q\);

-- Location: LCCOMB_X14_Y11_N20
\mem|Mux0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~7_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(2))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(2) & ((\mem|Mem[103][17]~q\))) # (!\mar1|ou_MAR\(2) & (\mem|Mem[99][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[99][17]~q\,
	datad => \mem|Mem[103][17]~q\,
	combout => \mem|Mux0~7_combout\);

-- Location: LCCOMB_X10_Y12_N18
\mem|Mux0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~8_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux0~7_combout\ & (\mem|Mem[119][17]~q\)) # (!\mem|Mux0~7_combout\ & ((\mem|Mem[115][17]~q\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[119][17]~q\,
	datac => \mem|Mem[115][17]~q\,
	datad => \mem|Mux0~7_combout\,
	combout => \mem|Mux0~8_combout\);

-- Location: LCCOMB_X16_Y17_N16
\mem|Mux0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~9_combout\ = (\mem|Mux0~6_combout\ & (((\mem|Mux0~8_combout\)) # (!\mar1|ou_MAR\(0)))) # (!\mem|Mux0~6_combout\ & (\mar1|ou_MAR\(0) & (\mem|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux0~6_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux0~1_combout\,
	datad => \mem|Mux0~8_combout\,
	combout => \mem|Mux0~9_combout\);

-- Location: LCCOMB_X21_Y17_N24
\mem|Mux0~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~41_combout\ = (\mem|Mux0~30_combout\ & (((\mem|Mux0~40_combout\)) # (!\mar1|ou_MAR\(5)))) # (!\mem|Mux0~30_combout\ & (\mar1|ou_MAR\(5) & ((\mem|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux0~30_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mux0~40_combout\,
	datad => \mem|Mux0~9_combout\,
	combout => \mem|Mux0~41_combout\);

-- Location: LCCOMB_X21_Y17_N28
\mem|Mux0~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux0~84_combout\ = (\mar1|ou_MAR\(6) & ((\mem|Mux0~41_combout\))) # (!\mar1|ou_MAR\(6) & (\mem|Mux0~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(6),
	datac => \mem|Mux0~83_combout\,
	datad => \mem|Mux0~41_combout\,
	combout => \mem|Mux0~84_combout\);

-- Location: FF_X21_Y17_N29
\mem|outD[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mux0~84_combout\,
	ena => \mem|outD[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|outD\(17));

-- Location: LCCOMB_X10_Y22_N12
\mux1|MD~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|MD~17_combout\ = (\cb|wr_md_mem~q\ & ((\mem|outD\(17)))) # (!\cb|wr_md_mem~q\ & (\alu1|out\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|wr_md_mem~q\,
	datac => \alu1|out\(17),
	datad => \mem|outD\(17),
	combout => \mux1|MD~17_combout\);

-- Location: FF_X10_Y22_N13
\mux1|MD[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|MD~17_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|MD[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|MD\(17));

-- Location: LCCOMB_X14_Y15_N14
\mux1|out_data~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|out_data~18_combout\ = (\mux1|MD\(17) & (\cb|re_md~q\ & !\rst~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux1|MD\(17),
	datac => \cb|re_md~q\,
	datad => \rst~input_o\,
	combout => \mux1|out_data~18_combout\);

-- Location: FF_X14_Y15_N15
\mux1|out_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|out_data~18_combout\,
	ena => \mux1|out_data[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|out_data\(17));

-- Location: FF_X7_Y23_N17
\stack1|Stack~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(17),
	sload => VCC,
	ena => \stack1|Stack~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~53_q\);

-- Location: LCCOMB_X7_Y23_N16
\stack1|Stack~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~108_combout\ = (\stack1|SP\(0) & (((\stack1|Stack~53_q\) # (!\stack1|SP\(1))))) # (!\stack1|SP\(0) & (\stack1|Stack~71_q\ & ((!\stack1|SP\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~71_q\,
	datab => \stack1|SP\(0),
	datac => \stack1|Stack~53_q\,
	datad => \stack1|SP\(1),
	combout => \stack1|Stack~108_combout\);

-- Location: LCCOMB_X8_Y22_N2
\stack1|Stack~35feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~35feeder_combout\ = \alu1|out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(17),
	combout => \stack1|Stack~35feeder_combout\);

-- Location: FF_X8_Y22_N3
\stack1|Stack~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~35feeder_combout\,
	ena => \stack1|Stack~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~35_q\);

-- Location: LCCOMB_X10_Y18_N6
\stack1|Stack~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~109_combout\ = (\stack1|Stack~108_combout\ & ((\stack1|Stack~17_q\) # ((!\stack1|Add0~0_combout\)))) # (!\stack1|Stack~108_combout\ & (((\stack1|Stack~35_q\ & \stack1|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~17_q\,
	datab => \stack1|Stack~108_combout\,
	datac => \stack1|Stack~35_q\,
	datad => \stack1|Add0~0_combout\,
	combout => \stack1|Stack~109_combout\);

-- Location: FF_X10_Y18_N7
\stack1|ou_stckD[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~109_combout\,
	sclr => \rst~input_o\,
	ena => \stack1|ou_stckD[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|ou_stckD\(17));

-- Location: LCCOMB_X14_Y15_N0
\ouD_b[17]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ouD_b[17]~16_combout\ = (\cb|re_stck~q\ & ((\stack1|ou_stckD\(17)))) # (!\cb|re_stck~q\ & (\mux1|out_data\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux1|out_data\(17),
	datac => \stack1|ou_stckD\(17),
	datad => \cb|re_stck~q\,
	combout => \ouD_b[17]~16_combout\);

-- Location: LCCOMB_X8_Y23_N24
\mux|ouD~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|ouD~18_combout\ = (\cb|re_ac~q\ & (\mux|AC\(16))) # (!\cb|re_ac~q\ & ((\mux|IR\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|AC\(16),
	datac => \cb|re_ac~q\,
	datad => \mux|IR\(16),
	combout => \mux|ouD~18_combout\);

-- Location: FF_X8_Y23_N25
\mux|ouD[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|ouD~18_combout\,
	sclr => \rst~input_o\,
	ena => \mux|ouD[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|ouD\(16));

-- Location: LCCOMB_X7_Y21_N6
\stack1|Stack~69feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~69feeder_combout\ = \alu1|out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(15),
	combout => \stack1|Stack~69feeder_combout\);

-- Location: FF_X7_Y21_N7
\stack1|Stack~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~69feeder_combout\,
	ena => \stack1|Stack~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~69_q\);

-- Location: FF_X7_Y23_N5
\stack1|Stack~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(15),
	sload => VCC,
	ena => \stack1|Stack~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~51_q\);

-- Location: LCCOMB_X7_Y23_N4
\stack1|Stack~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~102_combout\ = (\stack1|SP\(1) & (((\stack1|Stack~51_q\ & \stack1|SP\(0))))) # (!\stack1|SP\(1) & ((\stack1|Stack~69_q\) # ((\stack1|SP\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|SP\(1),
	datab => \stack1|Stack~69_q\,
	datac => \stack1|Stack~51_q\,
	datad => \stack1|SP\(0),
	combout => \stack1|Stack~102_combout\);

-- Location: FF_X15_Y15_N13
\stack1|Stack~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \alu1|out\(15),
	ena => \stack1|Stack~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~33_q\);

-- Location: LCCOMB_X10_Y18_N12
\stack1|Stack~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~103_combout\ = (\stack1|Stack~102_combout\ & ((\stack1|Stack~15_q\) # ((!\stack1|Add0~0_combout\)))) # (!\stack1|Stack~102_combout\ & (((\stack1|Stack~33_q\ & \stack1|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~15_q\,
	datab => \stack1|Stack~102_combout\,
	datac => \stack1|Stack~33_q\,
	datad => \stack1|Add0~0_combout\,
	combout => \stack1|Stack~103_combout\);

-- Location: FF_X10_Y18_N13
\stack1|ou_stckD[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~103_combout\,
	sclr => \rst~input_o\,
	ena => \stack1|ou_stckD[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|ou_stckD\(15));

-- Location: LCCOMB_X15_Y16_N6
\ouD_b[15]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ouD_b[15]~15_combout\ = (\cb|re_stck~q\ & ((\stack1|ou_stckD\(15)))) # (!\cb|re_stck~q\ & (\mux1|out_data\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux1|out_data\(15),
	datab => \cb|re_stck~q\,
	datad => \stack1|ou_stckD\(15),
	combout => \ouD_b[15]~15_combout\);

-- Location: LCCOMB_X15_Y15_N6
\alu1|out[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|out\(13) = (GLOBAL(\cb|en_alu~clkctrl_outclk\) & (\alu1|Add0~55_combout\)) # (!GLOBAL(\cb|en_alu~clkctrl_outclk\) & ((\alu1|out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu1|Add0~55_combout\,
	datac => \cb|en_alu~clkctrl_outclk\,
	datad => \alu1|out\(13),
	combout => \alu1|out\(13));

-- Location: LCCOMB_X15_Y19_N12
\mux|IR~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR~15_combout\ = (!\rst~input_o\ & \alu1|out\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datac => \alu1|out\(13),
	combout => \mux|IR~15_combout\);

-- Location: LCCOMB_X14_Y19_N8
\mux|IR[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR[13]~feeder_combout\ = \mux|IR~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~15_combout\,
	combout => \mux|IR[13]~feeder_combout\);

-- Location: FF_X14_Y19_N9
\mux|IR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR[13]~feeder_combout\,
	ena => \mux|IR[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|IR\(13));

-- Location: FF_X15_Y19_N13
\mux|AC[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR~15_combout\,
	ena => \mux|AC[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|AC\(13));

-- Location: LCCOMB_X10_Y19_N26
\mux|ouD~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|ouD~14_combout\ = (\cb|re_ac~q\ & ((\mux|AC\(13)))) # (!\cb|re_ac~q\ & (\mux|IR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux|IR\(13),
	datac => \cb|re_ac~q\,
	datad => \mux|AC\(13),
	combout => \mux|ouD~14_combout\);

-- Location: FF_X10_Y19_N27
\mux|ouD[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|ouD~14_combout\,
	sclr => \rst~input_o\,
	ena => \mux|ouD[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|ouD\(13));

-- Location: LCCOMB_X14_Y16_N10
\alu1|Add0~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~56_combout\ = ((\mux|ouD\(14) $ (\ouD_b[14]~14_combout\ $ (!\alu1|Add0~53\)))) # (GND)
-- \alu1|Add0~57\ = CARRY((\mux|ouD\(14) & ((\ouD_b[14]~14_combout\) # (!\alu1|Add0~53\))) # (!\mux|ouD\(14) & (\ouD_b[14]~14_combout\ & !\alu1|Add0~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux|ouD\(14),
	datab => \ouD_b[14]~14_combout\,
	datad => VCC,
	cin => \alu1|Add0~53\,
	combout => \alu1|Add0~56_combout\,
	cout => \alu1|Add0~57\);

-- Location: LCCOMB_X15_Y16_N4
\alu1|Add0~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~59_combout\ = (\cb|aluop\(1) & (\alu1|Add0~58_combout\)) # (!\cb|aluop\(1) & ((\cb|aluop\(0) & (\alu1|Add0~58_combout\)) # (!\cb|aluop\(0) & ((\alu1|Add0~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu1|Add0~58_combout\,
	datab => \cb|aluop\(1),
	datac => \cb|aluop\(0),
	datad => \alu1|Add0~56_combout\,
	combout => \alu1|Add0~59_combout\);

-- Location: LCCOMB_X15_Y16_N12
\alu1|out[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|out\(14) = (GLOBAL(\cb|en_alu~clkctrl_outclk\) & ((\alu1|Add0~59_combout\))) # (!GLOBAL(\cb|en_alu~clkctrl_outclk\) & (\alu1|out\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu1|out\(14),
	datac => \alu1|Add0~59_combout\,
	datad => \cb|en_alu~clkctrl_outclk\,
	combout => \alu1|out\(14));

-- Location: LCCOMB_X9_Y24_N0
\mem|Mem[23][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[23][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \mem|Mem[23][14]~feeder_combout\);

-- Location: FF_X9_Y24_N1
\mem|Mem[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[23][14]~feeder_combout\,
	ena => \mem|Mem[23][17]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[23][14]~q\);

-- Location: FF_X11_Y21_N9
\mem|Mem[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[19][17]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[19][14]~q\);

-- Location: FF_X10_Y21_N1
\mem|Mem[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[18][17]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[18][14]~q\);

-- Location: LCCOMB_X9_Y22_N12
\mem|Mem[22][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[22][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[22][14]~feeder_combout\);

-- Location: FF_X9_Y22_N13
\mem|Mem[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[22][14]~feeder_combout\,
	ena => \mem|Mem[22][17]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[22][14]~q\);

-- Location: LCCOMB_X10_Y21_N0
\mem|Mux3~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~52_combout\ = (\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0)) # ((\mem|Mem[22][14]~q\)))) # (!\mar1|ou_MAR\(2) & (!\mar1|ou_MAR\(0) & (\mem|Mem[18][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[18][14]~q\,
	datad => \mem|Mem[22][14]~q\,
	combout => \mem|Mux3~52_combout\);

-- Location: LCCOMB_X11_Y21_N8
\mem|Mux3~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~53_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux3~52_combout\ & (\mem|Mem[23][14]~q\)) # (!\mem|Mux3~52_combout\ & ((\mem|Mem[19][14]~q\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux3~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[23][14]~q\,
	datac => \mem|Mem[19][14]~q\,
	datad => \mem|Mux3~52_combout\,
	combout => \mem|Mux3~53_combout\);

-- Location: LCCOMB_X16_Y17_N8
\mux|IR~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR~16_combout\ = (!\rst~input_o\ & \alu1|out\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \alu1|out\(14),
	combout => \mux|IR~16_combout\);

-- Location: FF_X12_Y19_N21
\mem|Mem[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~16_combout\,
	sload => VCC,
	ena => \mem|Mem[20][5]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[20][14]~q\);

-- Location: FF_X12_Y17_N29
\mem|Mem[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~16_combout\,
	sload => VCC,
	ena => \mem|Mem[21][3]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[21][14]~q\);

-- Location: LCCOMB_X12_Y17_N28
\mem|Mux3~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~57_combout\ = (\mem|Mux3~56_combout\ & (((\mem|Mem[21][14]~q\) # (!\mar1|ou_MAR\(2))))) # (!\mem|Mux3~56_combout\ & (\mem|Mem[20][14]~q\ & ((\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux3~56_combout\,
	datab => \mem|Mem[20][14]~q\,
	datac => \mem|Mem[21][14]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux3~57_combout\);

-- Location: LCCOMB_X12_Y15_N30
\mem|Mux3~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~58_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux3~55_combout\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux3~57_combout\ & !\mar1|ou_MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux3~55_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mux3~57_combout\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux3~58_combout\);

-- Location: LCCOMB_X9_Y22_N14
\mem|Mem[30][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[30][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[30][14]~feeder_combout\);

-- Location: LCCOMB_X22_Y23_N18
\mem|Mem[30][17]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[30][17]~117_combout\ = (!\rst~input_o\ & (\mem|always0~0_combout\ & (\mem|Decoder0~20_combout\ & \mem|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|always0~0_combout\,
	datac => \mem|Decoder0~20_combout\,
	datad => \mem|Decoder0~10_combout\,
	combout => \mem|Mem[30][17]~117_combout\);

-- Location: FF_X9_Y22_N15
\mem|Mem[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[30][14]~feeder_combout\,
	ena => \mem|Mem[30][17]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[30][14]~q\);

-- Location: FF_X8_Y14_N3
\mem|Mem[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[26][17]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[26][14]~q\);

-- Location: LCCOMB_X8_Y14_N2
\mem|Mux3~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~59_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mem[30][14]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[26][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mem[30][14]~q\,
	datac => \mem|Mem[26][14]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux3~59_combout\);

-- Location: FF_X6_Y22_N9
\mem|Mem[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[31][17]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[31][14]~q\);

-- Location: LCCOMB_X6_Y22_N8
\mem|Mux3~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~60_combout\ = (\mem|Mux3~59_combout\ & (((\mem|Mem[31][14]~q\) # (!\mar1|ou_MAR\(0))))) # (!\mem|Mux3~59_combout\ & (\mem|Mem[27][14]~q\ & ((\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[27][14]~q\,
	datab => \mem|Mux3~59_combout\,
	datac => \mem|Mem[31][14]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux3~60_combout\);

-- Location: LCCOMB_X12_Y15_N0
\mem|Mux3~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~61_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux3~58_combout\ & ((\mem|Mux3~60_combout\))) # (!\mem|Mux3~58_combout\ & (\mem|Mux3~53_combout\)))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux3~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux3~53_combout\,
	datac => \mem|Mux3~58_combout\,
	datad => \mem|Mux3~60_combout\,
	combout => \mem|Mux3~61_combout\);

-- Location: LCCOMB_X12_Y15_N8
\mem|Mux3~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~72_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & ((\mem|Mux3~61_combout\))) # (!\mar1|ou_MAR\(4) & (\mem|Mux3~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux3~71_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mar1|ou_MAR\(4),
	datad => \mem|Mux3~61_combout\,
	combout => \mem|Mux3~72_combout\);

-- Location: FF_X20_Y24_N21
\mem|Mem[37][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[37][17]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[37][14]~q\);

-- Location: FF_X17_Y25_N31
\mem|Mem[36][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[36][17]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[36][14]~q\);

-- Location: LCCOMB_X17_Y25_N4
\mem|Mem[38][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[38][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[38][14]~feeder_combout\);

-- Location: FF_X17_Y25_N5
\mem|Mem[38][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[38][14]~feeder_combout\,
	ena => \mem|Mem[38][17]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[38][14]~q\);

-- Location: LCCOMB_X17_Y25_N30
\mem|Mux3~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~42_combout\ = (\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(0)) # ((\mem|Mem[38][14]~q\)))) # (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(0) & (\mem|Mem[36][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[36][14]~q\,
	datad => \mem|Mem[38][14]~q\,
	combout => \mem|Mux3~42_combout\);

-- Location: LCCOMB_X20_Y24_N20
\mem|Mux3~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~43_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux3~42_combout\ & (\mem|Mem[39][14]~q\)) # (!\mem|Mux3~42_combout\ & ((\mem|Mem[37][14]~q\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux3~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[39][14]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[37][14]~q\,
	datad => \mem|Mux3~42_combout\,
	combout => \mem|Mux3~43_combout\);

-- Location: FF_X20_Y18_N11
\mem|Mem[35][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[35][17]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[35][14]~q\);

-- Location: LCCOMB_X23_Y20_N2
\mem|Mem[34][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[34][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[34][14]~feeder_combout\);

-- Location: FF_X23_Y20_N3
\mem|Mem[34][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[34][14]~feeder_combout\,
	ena => \mem|Mem[34][17]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[34][14]~q\);

-- Location: FF_X22_Y20_N31
\mem|Mem[32][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[32][17]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[32][14]~q\);

-- Location: LCCOMB_X22_Y20_N30
\mem|Mux3~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~46_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[34][14]~q\) # ((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[32][14]~q\ & !\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mem[34][14]~q\,
	datac => \mem|Mem[32][14]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux3~46_combout\);

-- Location: LCCOMB_X20_Y18_N10
\mem|Mux3~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~47_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux3~46_combout\ & ((\mem|Mem[35][14]~q\))) # (!\mem|Mux3~46_combout\ & (\mem|Mem[33][14]~q\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux3~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[33][14]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[35][14]~q\,
	datad => \mem|Mux3~46_combout\,
	combout => \mem|Mux3~47_combout\);

-- Location: LCCOMB_X15_Y25_N20
\mem|Mux3~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~48_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(3) & (\mem|Mux3~45_combout\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mux3~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux3~45_combout\,
	datab => \mar1|ou_MAR\(2),
	datac => \mar1|ou_MAR\(3),
	datad => \mem|Mux3~47_combout\,
	combout => \mem|Mux3~48_combout\);

-- Location: LCCOMB_X15_Y25_N30
\mem|Mux3~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~51_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux3~48_combout\ & (\mem|Mux3~50_combout\)) # (!\mem|Mux3~48_combout\ & ((\mem|Mux3~43_combout\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux3~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux3~50_combout\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux3~43_combout\,
	datad => \mem|Mux3~48_combout\,
	combout => \mem|Mux3~51_combout\);

-- Location: FF_X12_Y25_N31
\mem|Mem[63][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[63][17]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[63][14]~q\);

-- Location: LCCOMB_X12_Y22_N20
\mem|Mem[59][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[59][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[59][14]~feeder_combout\);

-- Location: FF_X12_Y22_N21
\mem|Mem[59][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[59][14]~feeder_combout\,
	ena => \mem|Mem[59][17]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[59][14]~q\);

-- Location: FF_X12_Y22_N15
\mem|Mem[51][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[51][17]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[51][14]~q\);

-- Location: LCCOMB_X12_Y22_N14
\mem|Mux3~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~80_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(3) & (\mem|Mem[59][14]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[51][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[59][14]~q\,
	datac => \mem|Mem[51][14]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux3~80_combout\);

-- Location: LCCOMB_X12_Y25_N30
\mem|Mux3~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~81_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux3~80_combout\ & ((\mem|Mem[63][14]~q\))) # (!\mem|Mux3~80_combout\ & (\mem|Mem[55][14]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux3~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[55][14]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[63][14]~q\,
	datad => \mem|Mux3~80_combout\,
	combout => \mem|Mux3~81_combout\);

-- Location: FF_X12_Y25_N5
\mem|Mem[53][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[53][17]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[53][14]~q\);

-- Location: LCCOMB_X19_Y22_N18
\mem|Mem[57][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[57][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[57][14]~feeder_combout\);

-- Location: LCCOMB_X22_Y23_N6
\mem|Mem[57][17]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[57][17]~83_combout\ = (\mem|Decoder0~23_combout\ & (\mem|Decoder0~3_combout\ & (!\rst~input_o\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~23_combout\,
	datab => \mem|Decoder0~3_combout\,
	datac => \rst~input_o\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[57][17]~83_combout\);

-- Location: FF_X19_Y22_N19
\mem|Mem[57][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[57][14]~feeder_combout\,
	ena => \mem|Mem[57][17]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[57][14]~q\);

-- Location: FF_X19_Y18_N7
\mem|Mem[49][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[49][17]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[49][14]~q\);

-- Location: LCCOMB_X19_Y18_N6
\mem|Mux3~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~73_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(3) & (\mem|Mem[57][14]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[49][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[57][14]~q\,
	datac => \mem|Mem[49][14]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux3~73_combout\);

-- Location: LCCOMB_X12_Y25_N4
\mem|Mux3~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~74_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux3~73_combout\ & (\mem|Mem[61][14]~q\)) # (!\mem|Mux3~73_combout\ & ((\mem|Mem[53][14]~q\))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux3~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[61][14]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[53][14]~q\,
	datad => \mem|Mux3~73_combout\,
	combout => \mem|Mux3~74_combout\);

-- Location: FF_X20_Y17_N31
\mem|Mem[60][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[60][17]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[60][14]~q\);

-- Location: LCCOMB_X23_Y21_N12
\mem|Mem[56][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[56][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[56][14]~feeder_combout\);

-- Location: FF_X23_Y21_N13
\mem|Mem[56][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[56][14]~feeder_combout\,
	ena => \mem|Mem[56][17]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[56][14]~q\);

-- Location: FF_X23_Y19_N11
\mem|Mem[48][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[48][17]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[48][14]~q\);

-- Location: LCCOMB_X23_Y19_N10
\mem|Mux3~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~77_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(3) & (\mem|Mem[56][14]~q\)) # (!\mar1|ou_MAR\(3) & ((\mem|Mem[48][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[56][14]~q\,
	datac => \mem|Mem[48][14]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux3~77_combout\);

-- Location: LCCOMB_X20_Y17_N30
\mem|Mux3~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~78_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux3~77_combout\ & ((\mem|Mem[60][14]~q\))) # (!\mem|Mux3~77_combout\ & (\mem|Mem[52][14]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux3~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[52][14]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[60][14]~q\,
	datad => \mem|Mux3~77_combout\,
	combout => \mem|Mux3~78_combout\);

-- Location: LCCOMB_X10_Y24_N26
\mem|Mem[54][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[54][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \mem|Mem[54][14]~feeder_combout\);

-- Location: FF_X10_Y24_N27
\mem|Mem[54][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[54][14]~feeder_combout\,
	ena => \mem|Mem[54][17]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[54][14]~q\);

-- Location: FF_X14_Y24_N25
\mem|Mem[62][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[62][17]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[62][14]~q\);

-- Location: FF_X11_Y20_N29
\mem|Mem[50][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[50][17]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[50][14]~q\);

-- Location: LCCOMB_X11_Y20_N28
\mem|Mux3~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~75_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mem[58][14]~q\) # ((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mem[50][14]~q\ & !\mar1|ou_MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[58][14]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[50][14]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux3~75_combout\);

-- Location: LCCOMB_X14_Y24_N24
\mem|Mux3~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~76_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux3~75_combout\ & ((\mem|Mem[62][14]~q\))) # (!\mem|Mux3~75_combout\ & (\mem|Mem[54][14]~q\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux3~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mem[54][14]~q\,
	datac => \mem|Mem[62][14]~q\,
	datad => \mem|Mux3~75_combout\,
	combout => \mem|Mux3~76_combout\);

-- Location: LCCOMB_X16_Y17_N2
\mem|Mux3~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~79_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(0)) # (\mem|Mux3~76_combout\)))) # (!\mar1|ou_MAR\(1) & (\mem|Mux3~78_combout\ & (!\mar1|ou_MAR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux3~78_combout\,
	datac => \mar1|ou_MAR\(0),
	datad => \mem|Mux3~76_combout\,
	combout => \mem|Mux3~79_combout\);

-- Location: LCCOMB_X16_Y17_N4
\mem|Mux3~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~82_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux3~79_combout\ & (\mem|Mux3~81_combout\)) # (!\mem|Mux3~79_combout\ & ((\mem|Mux3~74_combout\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux3~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux3~81_combout\,
	datac => \mem|Mux3~74_combout\,
	datad => \mem|Mux3~79_combout\,
	combout => \mem|Mux3~82_combout\);

-- Location: LCCOMB_X12_Y15_N26
\mem|Mux3~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~83_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux3~72_combout\ & ((\mem|Mux3~82_combout\))) # (!\mem|Mux3~72_combout\ & (\mem|Mux3~51_combout\)))) # (!\mar1|ou_MAR\(5) & (\mem|Mux3~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mux3~72_combout\,
	datac => \mem|Mux3~51_combout\,
	datad => \mem|Mux3~82_combout\,
	combout => \mem|Mux3~83_combout\);

-- Location: FF_X20_Y16_N25
\mem|Mem[112][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[112][17]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[112][14]~q\);

-- Location: FF_X16_Y13_N5
\mem|Mem[64][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[64][17]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[64][14]~q\);

-- Location: LCCOMB_X10_Y14_N4
\mem|Mem[96][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[96][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \mem|Mem[96][14]~feeder_combout\);

-- Location: FF_X10_Y14_N5
\mem|Mem[96][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[96][14]~feeder_combout\,
	ena => \mem|Mem[96][17]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[96][14]~q\);

-- Location: LCCOMB_X16_Y13_N4
\mem|Mux3~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~24_combout\ = (\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4)) # ((\mem|Mem[96][14]~q\)))) # (!\mar1|ou_MAR\(5) & (!\mar1|ou_MAR\(4) & (\mem|Mem[64][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[64][14]~q\,
	datad => \mem|Mem[96][14]~q\,
	combout => \mem|Mux3~24_combout\);

-- Location: LCCOMB_X20_Y16_N24
\mem|Mux3~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~25_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux3~24_combout\ & ((\mem|Mem[112][14]~q\))) # (!\mem|Mux3~24_combout\ & (\mem|Mem[80][14]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux3~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[80][14]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[112][14]~q\,
	datad => \mem|Mux3~24_combout\,
	combout => \mem|Mux3~25_combout\);

-- Location: LCCOMB_X12_Y15_N22
\mem|Mux3~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~26_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mux3~23_combout\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mux3~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux3~23_combout\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux3~25_combout\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux3~26_combout\);

-- Location: LCCOMB_X22_Y15_N26
\mem|Mem[85][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[85][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \mem|Mem[85][14]~feeder_combout\);

-- Location: FF_X22_Y15_N27
\mem|Mem[85][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[85][14]~feeder_combout\,
	ena => \mem|Mem[85][17]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[85][14]~q\);

-- Location: FF_X20_Y15_N23
\mem|Mem[117][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[117][17]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[117][14]~q\);

-- Location: LCCOMB_X20_Y15_N20
\mem|Mem[101][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[101][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[101][14]~feeder_combout\);

-- Location: FF_X20_Y15_N21
\mem|Mem[101][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[101][14]~feeder_combout\,
	ena => \mem|Mem[101][17]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[101][14]~q\);

-- Location: FF_X23_Y13_N25
\mem|Mem[69][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[69][17]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[69][14]~q\);

-- Location: LCCOMB_X23_Y13_N24
\mem|Mux3~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~27_combout\ = (\mar1|ou_MAR\(4) & (((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & (\mem|Mem[101][14]~q\)) # (!\mar1|ou_MAR\(5) & ((\mem|Mem[69][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[101][14]~q\,
	datac => \mem|Mem[69][14]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux3~27_combout\);

-- Location: LCCOMB_X20_Y15_N22
\mem|Mux3~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~28_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux3~27_combout\ & ((\mem|Mem[117][14]~q\))) # (!\mem|Mux3~27_combout\ & (\mem|Mem[85][14]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux3~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[85][14]~q\,
	datac => \mem|Mem[117][14]~q\,
	datad => \mem|Mux3~27_combout\,
	combout => \mem|Mux3~28_combout\);

-- Location: LCCOMB_X12_Y15_N16
\mem|Mux3~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~29_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux3~26_combout\ & ((\mem|Mux3~28_combout\))) # (!\mem|Mux3~26_combout\ & (\mem|Mux3~21_combout\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux3~21_combout\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mux3~26_combout\,
	datad => \mem|Mux3~28_combout\,
	combout => \mem|Mux3~29_combout\);

-- Location: LCCOMB_X12_Y15_N18
\mem|Mux3~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~30_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux3~19_combout\) # ((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & (((!\mar1|ou_MAR\(1) & \mem|Mux3~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux3~19_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mar1|ou_MAR\(1),
	datad => \mem|Mux3~29_combout\,
	combout => \mem|Mux3~30_combout\);

-- Location: FF_X14_Y11_N1
\mem|Mem[99][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[99][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[99][14]~q\);

-- Location: FF_X15_Y11_N5
\mem|Mem[67][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[67][17]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[67][14]~q\);

-- Location: LCCOMB_X15_Y11_N4
\mem|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~0_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & (\mem|Mem[83][14]~q\)) # (!\mar1|ou_MAR\(4) & ((\mem|Mem[67][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[83][14]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[67][14]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux3~0_combout\);

-- Location: LCCOMB_X14_Y11_N0
\mem|Mux3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~1_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux3~0_combout\ & (\mem|Mem[115][14]~q\)) # (!\mem|Mux3~0_combout\ & ((\mem|Mem[99][14]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[115][14]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[99][14]~q\,
	datad => \mem|Mux3~0_combout\,
	combout => \mem|Mux3~1_combout\);

-- Location: LCCOMB_X22_Y22_N6
\mem|Mem[87][17]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[87][17]~49_combout\ = (!\rst~input_o\ & (\mem|Decoder0~0_combout\ & (\mem|Decoder0~14_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~0_combout\,
	datac => \mem|Decoder0~14_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[87][17]~49_combout\);

-- Location: FF_X24_Y14_N27
\mem|Mem[87][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[87][17]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[87][14]~q\);

-- Location: FF_X23_Y13_N15
\mem|Mem[71][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[71][17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[71][14]~q\);

-- Location: LCCOMB_X23_Y13_N14
\mem|Mux3~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~7_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mem[103][14]~q\) # ((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mem[71][14]~q\ & !\mar1|ou_MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[103][14]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[71][14]~q\,
	datad => \mar1|ou_MAR\(4),
	combout => \mem|Mux3~7_combout\);

-- Location: LCCOMB_X24_Y14_N26
\mem|Mux3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~8_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux3~7_combout\ & (\mem|Mem[119][14]~q\)) # (!\mem|Mux3~7_combout\ & ((\mem|Mem[87][14]~q\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[119][14]~q\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mem[87][14]~q\,
	datad => \mem|Mux3~7_combout\,
	combout => \mem|Mux3~8_combout\);

-- Location: LCCOMB_X11_Y12_N16
\mem|Mux3~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~9_combout\ = (\mem|Mux3~6_combout\ & (((\mem|Mux3~8_combout\) # (!\mar1|ou_MAR\(0))))) # (!\mem|Mux3~6_combout\ & (\mem|Mux3~1_combout\ & ((\mar1|ou_MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux3~6_combout\,
	datab => \mem|Mux3~1_combout\,
	datac => \mem|Mux3~8_combout\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux3~9_combout\);

-- Location: LCCOMB_X9_Y12_N4
\mem|Mem[123][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[123][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \mem|Mem[123][14]~feeder_combout\);

-- Location: FF_X9_Y12_N5
\mem|Mem[123][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[123][14]~feeder_combout\,
	ena => \mem|Mem[123][17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[123][14]~q\);

-- Location: FF_X9_Y11_N7
\mem|Mem[107][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[107][17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[107][14]~q\);

-- Location: FF_X10_Y11_N7
\mem|Mem[75][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[75][17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[75][14]~q\);

-- Location: LCCOMB_X22_Y11_N16
\mem|Mem[91][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[91][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \mem|Mem[91][14]~feeder_combout\);

-- Location: FF_X22_Y11_N17
\mem|Mem[91][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[91][14]~feeder_combout\,
	ena => \mem|Mem[91][17]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[91][14]~q\);

-- Location: LCCOMB_X10_Y11_N6
\mem|Mux3~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~31_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5)) # ((\mem|Mem[91][14]~q\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(5) & (\mem|Mem[75][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[75][14]~q\,
	datad => \mem|Mem[91][14]~q\,
	combout => \mem|Mux3~31_combout\);

-- Location: LCCOMB_X9_Y11_N6
\mem|Mux3~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~32_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux3~31_combout\ & (\mem|Mem[123][14]~q\)) # (!\mem|Mux3~31_combout\ & ((\mem|Mem[107][14]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux3~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[123][14]~q\,
	datac => \mem|Mem[107][14]~q\,
	datad => \mem|Mux3~31_combout\,
	combout => \mem|Mux3~32_combout\);

-- Location: LCCOMB_X17_Y9_N0
\mem|Mem[94][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[94][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[94][14]~feeder_combout\);

-- Location: FF_X17_Y9_N1
\mem|Mem[94][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[94][14]~feeder_combout\,
	ena => \mem|Mem[94][17]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[94][14]~q\);

-- Location: FF_X17_Y9_N27
\mem|Mem[126][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[126][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[126][14]~q\);

-- Location: FF_X16_Y9_N15
\mem|Mem[78][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[78][17]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[78][14]~q\);

-- Location: LCCOMB_X14_Y13_N8
\mem|Mem[110][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[110][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \mem|Mem[110][14]~feeder_combout\);

-- Location: FF_X14_Y13_N9
\mem|Mem[110][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[110][14]~feeder_combout\,
	ena => \mem|Mem[110][17]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[110][14]~q\);

-- Location: LCCOMB_X16_Y9_N14
\mem|Mux3~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~33_combout\ = (\mar1|ou_MAR\(4) & (\mar1|ou_MAR\(5))) # (!\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5) & ((\mem|Mem[110][14]~q\))) # (!\mar1|ou_MAR\(5) & (\mem|Mem[78][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[78][14]~q\,
	datad => \mem|Mem[110][14]~q\,
	combout => \mem|Mux3~33_combout\);

-- Location: LCCOMB_X17_Y9_N26
\mem|Mux3~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~34_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux3~33_combout\ & ((\mem|Mem[126][14]~q\))) # (!\mem|Mux3~33_combout\ & (\mem|Mem[94][14]~q\)))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux3~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mem|Mem[94][14]~q\,
	datac => \mem|Mem[126][14]~q\,
	datad => \mem|Mux3~33_combout\,
	combout => \mem|Mux3~34_combout\);

-- Location: LCCOMB_X11_Y13_N0
\mem|Mem[106][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[106][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[106][14]~feeder_combout\);

-- Location: FF_X11_Y13_N1
\mem|Mem[106][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[106][14]~feeder_combout\,
	ena => \mem|Mem[106][17]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[106][14]~q\);

-- Location: FF_X11_Y13_N27
\mem|Mem[122][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[122][17]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[122][14]~q\);

-- Location: FF_X11_Y11_N15
\mem|Mem[74][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(14),
	sload => VCC,
	ena => \mem|Mem[74][17]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[74][14]~q\);

-- Location: LCCOMB_X23_Y16_N18
\mem|Mem[90][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[90][14]~feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \mem|Mem[90][14]~feeder_combout\);

-- Location: FF_X23_Y16_N19
\mem|Mem[90][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[90][14]~feeder_combout\,
	ena => \mem|Mem[90][17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[90][14]~q\);

-- Location: LCCOMB_X11_Y11_N14
\mem|Mux3~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~35_combout\ = (\mar1|ou_MAR\(4) & ((\mar1|ou_MAR\(5)) # ((\mem|Mem[90][14]~q\)))) # (!\mar1|ou_MAR\(4) & (!\mar1|ou_MAR\(5) & (\mem|Mem[74][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(4),
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[74][14]~q\,
	datad => \mem|Mem[90][14]~q\,
	combout => \mem|Mux3~35_combout\);

-- Location: LCCOMB_X11_Y13_N26
\mem|Mux3~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~36_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux3~35_combout\ & ((\mem|Mem[122][14]~q\))) # (!\mem|Mux3~35_combout\ & (\mem|Mem[106][14]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux3~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[106][14]~q\,
	datac => \mem|Mem[122][14]~q\,
	datad => \mem|Mux3~35_combout\,
	combout => \mem|Mux3~36_combout\);

-- Location: LCCOMB_X23_Y15_N6
\mem|Mux3~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~37_combout\ = (\mar1|ou_MAR\(0) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(2) & (\mem|Mux3~34_combout\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mux3~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mem|Mux3~34_combout\,
	datac => \mem|Mux3~36_combout\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux3~37_combout\);

-- Location: LCCOMB_X23_Y15_N20
\mem|Mux3~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~40_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux3~37_combout\ & (\mem|Mux3~39_combout\)) # (!\mem|Mux3~37_combout\ & ((\mem|Mux3~32_combout\))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux3~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux3~39_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux3~32_combout\,
	datad => \mem|Mux3~37_combout\,
	combout => \mem|Mux3~40_combout\);

-- Location: LCCOMB_X12_Y15_N20
\mem|Mux3~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~41_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux3~30_combout\ & ((\mem|Mux3~40_combout\))) # (!\mem|Mux3~30_combout\ & (\mem|Mux3~9_combout\)))) # (!\mar1|ou_MAR\(1) & (\mem|Mux3~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux3~30_combout\,
	datac => \mem|Mux3~9_combout\,
	datad => \mem|Mux3~40_combout\,
	combout => \mem|Mux3~41_combout\);

-- Location: LCCOMB_X12_Y15_N24
\mem|Mux3~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux3~84_combout\ = (\mar1|ou_MAR\(6) & ((\mem|Mux3~41_combout\))) # (!\mar1|ou_MAR\(6) & (\mem|Mux3~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(6),
	datac => \mem|Mux3~83_combout\,
	datad => \mem|Mux3~41_combout\,
	combout => \mem|Mux3~84_combout\);

-- Location: FF_X12_Y15_N25
\mem|outD[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mux3~84_combout\,
	ena => \mem|outD[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|outD\(14));

-- Location: LCCOMB_X10_Y22_N16
\mux1|MD~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|MD~15_combout\ = (\cb|wr_md_mem~q\ & ((\mem|outD\(14)))) # (!\cb|wr_md_mem~q\ & (\alu1|out\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|wr_md_mem~q\,
	datac => \alu1|out\(14),
	datad => \mem|outD\(14),
	combout => \mux1|MD~15_combout\);

-- Location: FF_X10_Y22_N17
\mux1|MD[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|MD~15_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|MD[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|MD\(14));

-- Location: LCCOMB_X14_Y15_N24
\mux1|out_data~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|out_data~16_combout\ = (\mux1|MD\(14) & (\cb|re_md~q\ & !\rst~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux1|MD\(14),
	datac => \cb|re_md~q\,
	datad => \rst~input_o\,
	combout => \mux1|out_data~16_combout\);

-- Location: FF_X14_Y15_N25
\mux1|out_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|out_data~16_combout\,
	ena => \mux1|out_data[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|out_data\(14));

-- Location: LCCOMB_X15_Y15_N26
\stack1|Stack~32feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~32feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(14),
	combout => \stack1|Stack~32feeder_combout\);

-- Location: FF_X15_Y15_N27
\stack1|Stack~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~32feeder_combout\,
	ena => \stack1|Stack~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~32_q\);

-- Location: LCCOMB_X8_Y22_N24
\stack1|Stack~14feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~14feeder_combout\ = \alu1|out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(14),
	combout => \stack1|Stack~14feeder_combout\);

-- Location: FF_X8_Y22_N25
\stack1|Stack~14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~14feeder_combout\,
	ena => \stack1|Stack~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~14_q\);

-- Location: LCCOMB_X10_Y18_N26
\stack1|Stack~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~101_combout\ = (\stack1|Stack~100_combout\ & (((\stack1|Stack~14_q\) # (!\stack1|Add0~0_combout\)))) # (!\stack1|Stack~100_combout\ & (\stack1|Stack~32_q\ & ((\stack1|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~100_combout\,
	datab => \stack1|Stack~32_q\,
	datac => \stack1|Stack~14_q\,
	datad => \stack1|Add0~0_combout\,
	combout => \stack1|Stack~101_combout\);

-- Location: FF_X10_Y18_N27
\stack1|ou_stckD[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~101_combout\,
	sclr => \rst~input_o\,
	ena => \stack1|ou_stckD[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|ou_stckD\(14));

-- Location: LCCOMB_X15_Y16_N0
\ouD_b[14]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ouD_b[14]~14_combout\ = (\cb|re_stck~q\ & ((\stack1|ou_stckD\(14)))) # (!\cb|re_stck~q\ & (\mux1|out_data\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cb|re_stck~q\,
	datac => \mux1|out_data\(14),
	datad => \stack1|ou_stckD\(14),
	combout => \ouD_b[14]~14_combout\);

-- Location: LCCOMB_X14_Y16_N12
\alu1|Add0~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~60_combout\ = (\mux|ouD\(15) & ((\ouD_b[15]~15_combout\ & (\alu1|Add0~57\ & VCC)) # (!\ouD_b[15]~15_combout\ & (!\alu1|Add0~57\)))) # (!\mux|ouD\(15) & ((\ouD_b[15]~15_combout\ & (!\alu1|Add0~57\)) # (!\ouD_b[15]~15_combout\ & ((\alu1|Add0~57\) 
-- # (GND)))))
-- \alu1|Add0~61\ = CARRY((\mux|ouD\(15) & (!\ouD_b[15]~15_combout\ & !\alu1|Add0~57\)) # (!\mux|ouD\(15) & ((!\alu1|Add0~57\) # (!\ouD_b[15]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux|ouD\(15),
	datab => \ouD_b[15]~15_combout\,
	datad => VCC,
	cin => \alu1|Add0~57\,
	combout => \alu1|Add0~60_combout\,
	cout => \alu1|Add0~61\);

-- Location: LCCOMB_X14_Y16_N14
\alu1|Add0~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~64_combout\ = ((\ouD_b[16]~17_combout\ $ (\mux|ouD\(16) $ (!\alu1|Add0~61\)))) # (GND)
-- \alu1|Add0~65\ = CARRY((\ouD_b[16]~17_combout\ & ((\mux|ouD\(16)) # (!\alu1|Add0~61\))) # (!\ouD_b[16]~17_combout\ & (\mux|ouD\(16) & !\alu1|Add0~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ouD_b[16]~17_combout\,
	datab => \mux|ouD\(16),
	datad => VCC,
	cin => \alu1|Add0~61\,
	combout => \alu1|Add0~64_combout\,
	cout => \alu1|Add0~65\);

-- Location: LCCOMB_X14_Y16_N16
\alu1|Add0~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~66_combout\ = \mux|ouD\(17) $ (\alu1|Add0~65\ $ (\ouD_b[17]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mux|ouD\(17),
	datad => \ouD_b[17]~16_combout\,
	cin => \alu1|Add0~65\,
	combout => \alu1|Add0~66_combout\);

-- Location: LCCOMB_X14_Y16_N24
\alu1|Add0~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~69_combout\ = (\cb|aluop\(1) & (\alu1|Add0~68_combout\)) # (!\cb|aluop\(1) & ((\cb|aluop\(0) & (\alu1|Add0~68_combout\)) # (!\cb|aluop\(0) & ((\alu1|Add0~66_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu1|Add0~68_combout\,
	datab => \cb|aluop\(1),
	datac => \cb|aluop\(0),
	datad => \alu1|Add0~66_combout\,
	combout => \alu1|Add0~69_combout\);

-- Location: LCCOMB_X14_Y16_N20
\alu1|out[17]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|out\(17) = (GLOBAL(\cb|en_alu~clkctrl_outclk\) & ((\alu1|Add0~69_combout\))) # (!GLOBAL(\cb|en_alu~clkctrl_outclk\) & (\alu1|out\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu1|out\(17),
	datac => \alu1|Add0~69_combout\,
	datad => \cb|en_alu~clkctrl_outclk\,
	combout => \alu1|out\(17));

-- Location: LCCOMB_X17_Y22_N0
\mux|IR~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR~18_combout\ = (!\rst~input_o\ & \alu1|out\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datad => \alu1|out\(17),
	combout => \mux|IR~18_combout\);

-- Location: LCCOMB_X14_Y19_N30
\mux|IR[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR[17]~feeder_combout\ = \mux|IR~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~18_combout\,
	combout => \mux|IR[17]~feeder_combout\);

-- Location: FF_X14_Y19_N31
\mux|IR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR[17]~feeder_combout\,
	ena => \mux|IR[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|IR\(17));

-- Location: FF_X26_Y15_N13
\mux|opcode[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR\(17),
	sload => VCC,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|opcode\(2));

-- Location: LCCOMB_X24_Y16_N12
\cb|Mux11~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux11~8_combout\ = (\cb|aluop\(0)) # ((!\mux|opcode\(2) & ((!\mux|opcode\(0)) # (!\mux|opcode\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|opcode\(1),
	datab => \mux|opcode\(0),
	datac => \mux|opcode\(2),
	datad => \cb|aluop\(0),
	combout => \cb|Mux11~8_combout\);

-- Location: LCCOMB_X24_Y18_N8
\cb|Mux11~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux11~9_combout\ = (\cb|count\(1) & (\cb|count\(2) & ((\cb|Mux11~8_combout\) # (!\cb|count\(0))))) # (!\cb|count\(1) & (\cb|count\(2) $ (((!\cb|count\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(2),
	datab => \cb|Mux11~8_combout\,
	datac => \cb|count\(1),
	datad => \cb|count\(0),
	combout => \cb|Mux11~9_combout\);

-- Location: LCCOMB_X24_Y18_N28
\cb|Mux11~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux11~6_combout\ = (\cb|Mux12~1_combout\ & (((\cb|Equal1~2_combout\) # (\cb|aluop\(0))))) # (!\cb|Mux12~1_combout\ & (\cb|Mux11~5_combout\ & ((\cb|aluop\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux11~5_combout\,
	datab => \cb|Equal1~2_combout\,
	datac => \cb|Mux12~1_combout\,
	datad => \cb|aluop\(0),
	combout => \cb|Mux11~6_combout\);

-- Location: LCCOMB_X24_Y18_N14
\cb|Mux11~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux11~7_combout\ = (\cb|Mux11~6_combout\) # ((\cb|Mux11~4_combout\ & ((\mux|opcode\(1)) # (!\cb|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux11~4_combout\,
	datab => \cb|Mux11~6_combout\,
	datac => \cb|Mux12~1_combout\,
	datad => \mux|opcode\(1),
	combout => \cb|Mux11~7_combout\);

-- Location: LCCOMB_X24_Y18_N16
\cb|Mux11~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux11~11_combout\ = (\cb|count\(3) & (!\cb|count\(2) & ((\cb|Mux11~7_combout\)))) # (!\cb|count\(3) & (((\cb|Mux11~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(2),
	datab => \cb|Mux11~9_combout\,
	datac => \cb|Mux11~7_combout\,
	datad => \cb|count\(3),
	combout => \cb|Mux11~11_combout\);

-- Location: LCCOMB_X24_Y18_N2
\cb|Mux11~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux11~10_combout\ = \cb|count\(2) $ (((\cb|count\(3)) # ((!\cb|count\(1) & !\cb|count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(2),
	datab => \cb|count\(1),
	datac => \cb|count\(3),
	datad => \cb|count\(0),
	combout => \cb|Mux11~10_combout\);

-- Location: FF_X24_Y18_N17
\cb|aluop[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cb|Mux11~11_combout\,
	ena => \cb|Mux11~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|aluop\(0));

-- Location: FF_X19_Y13_N7
\mem|Mem[76][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[76][17]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[76][16]~q\);

-- Location: FF_X17_Y14_N5
\mem|Mem[68][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[68][17]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[68][16]~q\);

-- Location: LCCOMB_X21_Y10_N26
\mem|Mem[69][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[69][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[69][16]~feeder_combout\);

-- Location: FF_X21_Y10_N27
\mem|Mem[69][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[69][16]~feeder_combout\,
	ena => \mem|Mem[69][17]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[69][16]~q\);

-- Location: LCCOMB_X17_Y14_N4
\mem|Mux1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~20_combout\ = (\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(3)) # ((\mem|Mem[69][16]~q\)))) # (!\mar1|ou_MAR\(0) & (!\mar1|ou_MAR\(3) & (\mem|Mem[68][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[68][16]~q\,
	datad => \mem|Mem[69][16]~q\,
	combout => \mem|Mux1~20_combout\);

-- Location: LCCOMB_X19_Y13_N6
\mem|Mux1~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~21_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux1~20_combout\ & (\mem|Mem[77][16]~q\)) # (!\mem|Mux1~20_combout\ & ((\mem|Mem[76][16]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[77][16]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[76][16]~q\,
	datad => \mem|Mux1~20_combout\,
	combout => \mem|Mux1~21_combout\);

-- Location: LCCOMB_X16_Y9_N22
\mem|Mem[78][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[78][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[78][16]~feeder_combout\);

-- Location: FF_X16_Y9_N23
\mem|Mem[78][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[78][16]~feeder_combout\,
	ena => \mem|Mem[78][17]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[78][16]~q\);

-- Location: FF_X8_Y13_N9
\mem|Mem[79][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[79][17]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[79][16]~q\);

-- Location: FF_X9_Y13_N25
\mem|Mem[70][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[70][17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[70][16]~q\);

-- Location: LCCOMB_X23_Y13_N26
\mem|Mem[71][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[71][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[71][16]~feeder_combout\);

-- Location: FF_X23_Y13_N27
\mem|Mem[71][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[71][16]~feeder_combout\,
	ena => \mem|Mem[71][17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[71][16]~q\);

-- Location: LCCOMB_X9_Y13_N24
\mem|Mux1~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~27_combout\ = (\mar1|ou_MAR\(0) & ((\mar1|ou_MAR\(3)) # ((\mem|Mem[71][16]~q\)))) # (!\mar1|ou_MAR\(0) & (!\mar1|ou_MAR\(3) & (\mem|Mem[70][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(0),
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[70][16]~q\,
	datad => \mem|Mem[71][16]~q\,
	combout => \mem|Mux1~27_combout\);

-- Location: LCCOMB_X8_Y13_N8
\mem|Mux1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~28_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux1~27_combout\ & ((\mem|Mem[79][16]~q\))) # (!\mem|Mux1~27_combout\ & (\mem|Mem[78][16]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[78][16]~q\,
	datac => \mem|Mem[79][16]~q\,
	datad => \mem|Mux1~27_combout\,
	combout => \mem|Mux1~28_combout\);

-- Location: LCCOMB_X11_Y11_N22
\mem|Mem[74][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[74][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[74][16]~feeder_combout\);

-- Location: FF_X11_Y11_N23
\mem|Mem[74][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[74][16]~feeder_combout\,
	ena => \mem|Mem[74][17]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[74][16]~q\);

-- Location: FF_X10_Y11_N31
\mem|Mem[75][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[75][17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[75][16]~q\);

-- Location: LCCOMB_X10_Y11_N30
\mem|Mux1~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~23_combout\ = (\mem|Mux1~22_combout\ & (((\mem|Mem[75][16]~q\) # (!\mar1|ou_MAR\(3))))) # (!\mem|Mux1~22_combout\ & (\mem|Mem[74][16]~q\ & ((\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux1~22_combout\,
	datab => \mem|Mem[74][16]~q\,
	datac => \mem|Mem[75][16]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux1~23_combout\);

-- Location: LCCOMB_X24_Y19_N2
\mem|Mux1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~26_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(1) & ((\mem|Mux1~23_combout\))) # (!\mar1|ou_MAR\(1) & (\mem|Mux1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux1~25_combout\,
	datab => \mem|Mux1~23_combout\,
	datac => \mar1|ou_MAR\(2),
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux1~26_combout\);

-- Location: LCCOMB_X24_Y19_N28
\mem|Mux1~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~29_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux1~26_combout\ & ((\mem|Mux1~28_combout\))) # (!\mem|Mux1~26_combout\ & (\mem|Mux1~21_combout\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux1~21_combout\,
	datac => \mem|Mux1~28_combout\,
	datad => \mem|Mux1~26_combout\,
	combout => \mem|Mux1~29_combout\);

-- Location: LCCOMB_X22_Y12_N12
\mem|Mem[89][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[89][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[89][16]~feeder_combout\);

-- Location: FF_X22_Y12_N13
\mem|Mem[89][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[89][16]~feeder_combout\,
	ena => \mem|Mem[89][17]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[89][16]~q\);

-- Location: FF_X22_Y16_N7
\mem|Mem[91][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[91][17]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[91][16]~q\);

-- Location: LCCOMB_X10_Y22_N0
\mem|Mem[81][17]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[81][17]~2_combout\ = (\mem|Decoder0~0_combout\ & (!\rst~input_o\ & (\mem|Decoder0~3_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Decoder0~0_combout\,
	datab => \rst~input_o\,
	datac => \mem|Decoder0~3_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[81][17]~2_combout\);

-- Location: FF_X22_Y16_N29
\mem|Mem[81][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[81][17]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[81][16]~q\);

-- Location: LCCOMB_X9_Y12_N28
\mem|Mem[83][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[83][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[83][16]~feeder_combout\);

-- Location: LCCOMB_X7_Y20_N12
\mem|Mem[83][17]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[83][17]~0_combout\ = (!\rst~input_o\ & (\mem|Decoder0~0_combout\ & (\mem|Decoder0~1_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~0_combout\,
	datac => \mem|Decoder0~1_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[83][17]~0_combout\);

-- Location: FF_X9_Y12_N29
\mem|Mem[83][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[83][16]~feeder_combout\,
	ena => \mem|Mem[83][17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[83][16]~q\);

-- Location: LCCOMB_X22_Y16_N28
\mem|Mux1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~12_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & ((\mem|Mem[83][16]~q\))) # (!\mar1|ou_MAR\(1) & (\mem|Mem[81][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[81][16]~q\,
	datad => \mem|Mem[83][16]~q\,
	combout => \mem|Mux1~12_combout\);

-- Location: LCCOMB_X22_Y16_N6
\mem|Mux1~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~13_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux1~12_combout\ & ((\mem|Mem[91][16]~q\))) # (!\mem|Mux1~12_combout\ & (\mem|Mem[89][16]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[89][16]~q\,
	datac => \mem|Mem[91][16]~q\,
	datad => \mem|Mux1~12_combout\,
	combout => \mem|Mux1~13_combout\);

-- Location: FF_X20_Y16_N3
\mem|Mem[80][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[80][17]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[80][16]~q\);

-- Location: LCCOMB_X23_Y23_N20
\mem|Mem[82][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[82][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[82][16]~feeder_combout\);

-- Location: FF_X23_Y23_N21
\mem|Mem[82][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[82][16]~feeder_combout\,
	ena => \mem|Mem[82][17]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[82][16]~q\);

-- Location: LCCOMB_X20_Y16_N2
\mem|Mux1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~14_combout\ = (\mar1|ou_MAR\(3) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & ((\mem|Mem[82][16]~q\))) # (!\mar1|ou_MAR\(1) & (\mem|Mem[80][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[80][16]~q\,
	datad => \mem|Mem[82][16]~q\,
	combout => \mem|Mux1~14_combout\);

-- Location: FF_X23_Y17_N23
\mem|Mem[90][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[90][17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[90][16]~q\);

-- Location: LCCOMB_X23_Y17_N12
\mem|Mem[88][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[88][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[88][16]~feeder_combout\);

-- Location: FF_X23_Y17_N13
\mem|Mem[88][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[88][16]~feeder_combout\,
	ena => \mem|Mem[88][17]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[88][16]~q\);

-- Location: LCCOMB_X23_Y17_N22
\mem|Mux1~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~15_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux1~14_combout\ & (\mem|Mem[90][16]~q\)) # (!\mem|Mux1~14_combout\ & ((\mem|Mem[88][16]~q\))))) # (!\mar1|ou_MAR\(3) & (\mem|Mux1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mux1~14_combout\,
	datac => \mem|Mem[90][16]~q\,
	datad => \mem|Mem[88][16]~q\,
	combout => \mem|Mux1~15_combout\);

-- Location: LCCOMB_X24_Y19_N14
\mem|Mux1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~16_combout\ = (\mar1|ou_MAR\(2) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mux1~13_combout\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mux1~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux1~13_combout\,
	datac => \mar1|ou_MAR\(0),
	datad => \mem|Mux1~15_combout\,
	combout => \mem|Mux1~16_combout\);

-- Location: FF_X23_Y15_N3
\mem|Mem[95][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[95][17]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[95][16]~q\);

-- Location: LCCOMB_X23_Y14_N24
\mem|Mem[93][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[93][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[93][16]~feeder_combout\);

-- Location: FF_X23_Y14_N25
\mem|Mem[93][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[93][16]~feeder_combout\,
	ena => \mem|Mem[93][17]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[93][16]~q\);

-- Location: LCCOMB_X23_Y15_N2
\mem|Mux1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~18_combout\ = (\mem|Mux1~17_combout\ & (((\mem|Mem[95][16]~q\)) # (!\mar1|ou_MAR\(3)))) # (!\mem|Mux1~17_combout\ & (\mar1|ou_MAR\(3) & ((\mem|Mem[93][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux1~17_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[95][16]~q\,
	datad => \mem|Mem[93][16]~q\,
	combout => \mem|Mux1~18_combout\);

-- Location: LCCOMB_X17_Y9_N12
\mem|Mem[94][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[94][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[94][16]~feeder_combout\);

-- Location: FF_X17_Y9_N13
\mem|Mem[94][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[94][16]~feeder_combout\,
	ena => \mem|Mem[94][17]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[94][16]~q\);

-- Location: FF_X17_Y13_N27
\mem|Mem[92][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[92][17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[92][16]~q\);

-- Location: FF_X11_Y9_N25
\mem|Mem[84][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[84][17]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[84][16]~q\);

-- Location: LCCOMB_X11_Y9_N24
\mem|Mux1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~10_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(1) & (\mem|Mem[86][16]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[84][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[86][16]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[84][16]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux1~10_combout\);

-- Location: LCCOMB_X17_Y13_N26
\mem|Mux1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~11_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux1~10_combout\ & (\mem|Mem[94][16]~q\)) # (!\mem|Mux1~10_combout\ & ((\mem|Mem[92][16]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[94][16]~q\,
	datac => \mem|Mem[92][16]~q\,
	datad => \mem|Mux1~10_combout\,
	combout => \mem|Mux1~11_combout\);

-- Location: LCCOMB_X24_Y19_N24
\mem|Mux1~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~19_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux1~16_combout\ & (\mem|Mux1~18_combout\)) # (!\mem|Mux1~16_combout\ & ((\mem|Mux1~11_combout\))))) # (!\mar1|ou_MAR\(2) & (\mem|Mux1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux1~16_combout\,
	datac => \mem|Mux1~18_combout\,
	datad => \mem|Mux1~11_combout\,
	combout => \mem|Mux1~19_combout\);

-- Location: LCCOMB_X24_Y19_N22
\mem|Mux1~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~30_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(4))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(4) & ((\mem|Mux1~19_combout\))) # (!\mar1|ou_MAR\(4) & (\mem|Mux1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mux1~29_combout\,
	datac => \mar1|ou_MAR\(4),
	datad => \mem|Mux1~19_combout\,
	combout => \mem|Mux1~30_combout\);

-- Location: LCCOMB_X17_Y9_N14
\mem|Mem[126][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[126][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[126][16]~feeder_combout\);

-- Location: FF_X17_Y9_N15
\mem|Mem[126][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[126][16]~feeder_combout\,
	ena => \mem|Mem[126][17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[126][16]~q\);

-- Location: FF_X12_Y24_N5
\mem|Mem[127][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[127][17]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[127][16]~q\);

-- Location: FF_X10_Y13_N23
\mem|Mem[118][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[118][17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[118][16]~q\);

-- Location: LCCOMB_X10_Y13_N22
\mem|Mux1~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~38_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[119][16]~q\) # ((\mar1|ou_MAR\(3))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[118][16]~q\ & !\mar1|ou_MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[119][16]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[118][16]~q\,
	datad => \mar1|ou_MAR\(3),
	combout => \mem|Mux1~38_combout\);

-- Location: LCCOMB_X12_Y24_N4
\mem|Mux1~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~39_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux1~38_combout\ & ((\mem|Mem[127][16]~q\))) # (!\mem|Mux1~38_combout\ & (\mem|Mem[126][16]~q\)))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux1~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[126][16]~q\,
	datac => \mem|Mem[127][16]~q\,
	datad => \mem|Mux1~38_combout\,
	combout => \mem|Mux1~39_combout\);

-- Location: LCCOMB_X9_Y12_N6
\mem|Mem[123][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[123][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[123][16]~feeder_combout\);

-- Location: FF_X9_Y12_N7
\mem|Mem[123][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[123][16]~feeder_combout\,
	ena => \mem|Mem[123][17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[123][16]~q\);

-- Location: FF_X11_Y13_N7
\mem|Mem[122][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[122][17]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[122][16]~q\);

-- Location: FF_X11_Y12_N15
\mem|Mem[114][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[114][17]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[114][16]~q\);

-- Location: LCCOMB_X11_Y12_N14
\mem|Mux1~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~31_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(0) & (\mem|Mem[115][16]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[114][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[115][16]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[114][16]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux1~31_combout\);

-- Location: LCCOMB_X11_Y13_N6
\mem|Mux1~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~32_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux1~31_combout\ & (\mem|Mem[123][16]~q\)) # (!\mem|Mux1~31_combout\ & ((\mem|Mem[122][16]~q\))))) # (!\mar1|ou_MAR\(3) & (((\mem|Mux1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mem[123][16]~q\,
	datac => \mem|Mem[122][16]~q\,
	datad => \mem|Mux1~31_combout\,
	combout => \mem|Mux1~32_combout\);

-- Location: LCCOMB_X23_Y17_N2
\mem|Mem[125][17]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[125][17]~55_combout\ = (!\rst~input_o\ & (\mem|Decoder0~15_combout\ & (\mem|Decoder0~9_combout\ & \mem|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \mem|Decoder0~15_combout\,
	datac => \mem|Decoder0~9_combout\,
	datad => \mem|always0~0_combout\,
	combout => \mem|Mem[125][17]~55_combout\);

-- Location: FF_X23_Y14_N19
\mem|Mem[125][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[125][17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[125][16]~q\);

-- Location: LCCOMB_X17_Y13_N28
\mem|Mem[124][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[124][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[124][16]~feeder_combout\);

-- Location: FF_X17_Y13_N29
\mem|Mem[124][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[124][16]~feeder_combout\,
	ena => \mem|Mem[124][17]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[124][16]~q\);

-- Location: LCCOMB_X23_Y14_N18
\mem|Mux1~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~34_combout\ = (\mem|Mux1~33_combout\ & (((\mem|Mem[125][16]~q\)) # (!\mar1|ou_MAR\(3)))) # (!\mem|Mux1~33_combout\ & (\mar1|ou_MAR\(3) & ((\mem|Mem[124][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux1~33_combout\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[125][16]~q\,
	datad => \mem|Mem[124][16]~q\,
	combout => \mem|Mux1~34_combout\);

-- Location: FF_X20_Y16_N21
\mem|Mem[112][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[112][17]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[112][16]~q\);

-- Location: LCCOMB_X20_Y16_N20
\mem|Mux1~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~35_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(3) & ((\mar1|ou_MAR\(0) & (\mem|Mem[113][16]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[112][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[113][16]~q\,
	datab => \mar1|ou_MAR\(3),
	datac => \mem|Mem[112][16]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux1~35_combout\);

-- Location: FF_X10_Y15_N5
\mem|Mem[121][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[121][17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[121][16]~q\);

-- Location: LCCOMB_X10_Y15_N2
\mem|Mem[120][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[120][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[120][16]~feeder_combout\);

-- Location: FF_X10_Y15_N3
\mem|Mem[120][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[120][16]~feeder_combout\,
	ena => \mem|Mem[120][17]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[120][16]~q\);

-- Location: LCCOMB_X10_Y15_N4
\mem|Mux1~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~36_combout\ = (\mar1|ou_MAR\(3) & ((\mem|Mux1~35_combout\ & (\mem|Mem[121][16]~q\)) # (!\mem|Mux1~35_combout\ & ((\mem|Mem[120][16]~q\))))) # (!\mar1|ou_MAR\(3) & (\mem|Mux1~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mux1~35_combout\,
	datac => \mem|Mem[121][16]~q\,
	datad => \mem|Mem[120][16]~q\,
	combout => \mem|Mux1~36_combout\);

-- Location: LCCOMB_X20_Y18_N24
\mem|Mux1~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~37_combout\ = (\mar1|ou_MAR\(1) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(2) & (\mem|Mux1~34_combout\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mux1~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux1~34_combout\,
	datac => \mar1|ou_MAR\(2),
	datad => \mem|Mux1~36_combout\,
	combout => \mem|Mux1~37_combout\);

-- Location: LCCOMB_X20_Y18_N26
\mem|Mux1~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~40_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mux1~37_combout\ & (\mem|Mux1~39_combout\)) # (!\mem|Mux1~37_combout\ & ((\mem|Mux1~32_combout\))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mux1~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mem|Mux1~39_combout\,
	datac => \mem|Mux1~32_combout\,
	datad => \mem|Mux1~37_combout\,
	combout => \mem|Mux1~40_combout\);

-- Location: LCCOMB_X24_Y19_N8
\mem|Mux1~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~41_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux1~30_combout\ & ((\mem|Mux1~40_combout\))) # (!\mem|Mux1~30_combout\ & (\mem|Mux1~9_combout\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux1~9_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mux1~30_combout\,
	datad => \mem|Mux1~40_combout\,
	combout => \mem|Mux1~41_combout\);

-- Location: FF_X14_Y22_N9
\mem|Mem[39][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[39][17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[39][16]~q\);

-- Location: LCCOMB_X17_Y19_N12
\mem|Mem~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem~141_combout\ = (\rst~input_o\) # (\alu1|out\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \alu1|out\(16),
	combout => \mem|Mem~141_combout\);

-- Location: FF_X15_Y18_N5
\mem|Mem[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mem|Mem~141_combout\,
	sload => VCC,
	ena => \mem|Mem[3][16]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[3][16]~q\);

-- Location: LCCOMB_X15_Y18_N4
\mem|Mux1~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~69_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(2))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(2) & (\mem|Mem[7][16]~q\)) # (!\mar1|ou_MAR\(2) & ((\mem|Mem[3][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[7][16]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[3][16]~q\,
	datad => \mar1|ou_MAR\(2),
	combout => \mem|Mux1~69_combout\);

-- Location: LCCOMB_X14_Y22_N8
\mem|Mux1~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~70_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux1~69_combout\ & ((\mem|Mem[39][16]~q\))) # (!\mem|Mux1~69_combout\ & (\mem|Mem[35][16]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux1~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[35][16]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[39][16]~q\,
	datad => \mem|Mux1~69_combout\,
	combout => \mem|Mux1~70_combout\);

-- Location: FF_X17_Y19_N7
\mem|Mem[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~19_combout\,
	sload => VCC,
	ena => \mem|Mem[0][14]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[0][16]~q\);

-- Location: LCCOMB_X17_Y19_N6
\mem|Mux1~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~66_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[4][16]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[0][16]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[4][16]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[0][16]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux1~66_combout\);

-- Location: FF_X24_Y19_N31
\mem|Mem[36][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[36][17]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[36][16]~q\);

-- Location: LCCOMB_X24_Y19_N30
\mem|Mux1~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~67_combout\ = (\mem|Mux1~66_combout\ & (((\mem|Mem[36][16]~q\) # (!\mar1|ou_MAR\(5))))) # (!\mem|Mux1~66_combout\ & (\mem|Mem[32][16]~q\ & ((\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[32][16]~q\,
	datab => \mem|Mux1~66_combout\,
	datac => \mem|Mem[36][16]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux1~67_combout\);

-- Location: FF_X8_Y20_N7
\mem|Mem[38][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[38][17]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[38][16]~q\);

-- Location: FF_X17_Y20_N7
\mem|Mem[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mem|Mem~141_combout\,
	sload => VCC,
	ena => \mem|Mem[2][11]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[2][16]~q\);

-- Location: LCCOMB_X17_Y20_N6
\mem|Mux1~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~64_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mem[6][16]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(2) & (((\mem|Mem[2][16]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[6][16]~q\,
	datab => \mar1|ou_MAR\(2),
	datac => \mem|Mem[2][16]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux1~64_combout\);

-- Location: LCCOMB_X8_Y20_N6
\mem|Mux1~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~65_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux1~64_combout\ & ((\mem|Mem[38][16]~q\))) # (!\mem|Mux1~64_combout\ & (\mem|Mem[34][16]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux1~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[34][16]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[38][16]~q\,
	datad => \mem|Mux1~64_combout\,
	combout => \mem|Mux1~65_combout\);

-- Location: LCCOMB_X24_Y19_N0
\mem|Mux1~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~68_combout\ = (\mar1|ou_MAR\(1) & ((\mar1|ou_MAR\(0)) # ((\mem|Mux1~65_combout\)))) # (!\mar1|ou_MAR\(1) & (!\mar1|ou_MAR\(0) & (\mem|Mux1~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(1),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux1~67_combout\,
	datad => \mem|Mux1~65_combout\,
	combout => \mem|Mux1~68_combout\);

-- Location: LCCOMB_X24_Y19_N18
\mem|Mux1~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~71_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mux1~68_combout\ & ((\mem|Mux1~70_combout\))) # (!\mem|Mux1~68_combout\ & (\mem|Mux1~63_combout\)))) # (!\mar1|ou_MAR\(0) & (((\mem|Mux1~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux1~63_combout\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux1~70_combout\,
	datad => \mem|Mux1~68_combout\,
	combout => \mem|Mux1~71_combout\);

-- Location: FF_X23_Y23_N15
\mem|Mem[44][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[44][17]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[44][16]~q\);

-- Location: FF_X17_Y21_N23
\mem|Mem[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mem|Mem~141_combout\,
	sload => VCC,
	ena => \mem|Mem[12][3]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[12][16]~q\);

-- Location: LCCOMB_X17_Y21_N22
\mem|Mux1~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~52_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[14][16]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[12][16]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[14][16]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[12][16]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux1~52_combout\);

-- Location: LCCOMB_X23_Y23_N14
\mem|Mux1~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~53_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux1~52_combout\ & (\mem|Mem[46][16]~q\)) # (!\mem|Mux1~52_combout\ & ((\mem|Mem[44][16]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[46][16]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[44][16]~q\,
	datad => \mem|Mux1~52_combout\,
	combout => \mem|Mux1~53_combout\);

-- Location: LCCOMB_X14_Y21_N0
\mem|Mem[15][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[15][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[15][16]~feeder_combout\);

-- Location: FF_X14_Y21_N1
\mem|Mem[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[15][16]~feeder_combout\,
	ena => \mem|Mem[15][17]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[15][16]~q\);

-- Location: FF_X14_Y21_N3
\mem|Mem[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[13][17]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[13][16]~q\);

-- Location: LCCOMB_X14_Y21_N2
\mem|Mux1~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~59_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(1))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(1) & (\mem|Mem[15][16]~q\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mem[13][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[15][16]~q\,
	datac => \mem|Mem[13][16]~q\,
	datad => \mar1|ou_MAR\(1),
	combout => \mem|Mux1~59_combout\);

-- Location: FF_X11_Y24_N5
\mem|Mem[47][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[47][17]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[47][16]~q\);

-- Location: LCCOMB_X11_Y24_N4
\mem|Mux1~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~60_combout\ = (\mem|Mux1~59_combout\ & (((\mem|Mem[47][16]~q\) # (!\mar1|ou_MAR\(5))))) # (!\mem|Mux1~59_combout\ & (\mem|Mem[45][16]~q\ & ((\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[45][16]~q\,
	datab => \mem|Mux1~59_combout\,
	datac => \mem|Mem[47][16]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux1~60_combout\);

-- Location: FF_X15_Y25_N15
\mem|Mem[43][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[43][17]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[43][16]~q\);

-- Location: LCCOMB_X15_Y25_N12
\mem|Mem[41][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[41][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[41][16]~feeder_combout\);

-- Location: FF_X15_Y25_N13
\mem|Mem[41][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[41][16]~feeder_combout\,
	ena => \mem|Mem[41][17]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[41][16]~q\);

-- Location: LCCOMB_X15_Y25_N14
\mem|Mux1~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~55_combout\ = (\mem|Mux1~54_combout\ & (((\mem|Mem[43][16]~q\)) # (!\mar1|ou_MAR\(5)))) # (!\mem|Mux1~54_combout\ & (\mar1|ou_MAR\(5) & ((\mem|Mem[41][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux1~54_combout\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[43][16]~q\,
	datad => \mem|Mem[41][16]~q\,
	combout => \mem|Mux1~55_combout\);

-- Location: LCCOMB_X21_Y23_N4
\mem|Mem[40][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[40][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[40][16]~feeder_combout\);

-- Location: FF_X21_Y23_N5
\mem|Mem[40][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[40][16]~feeder_combout\,
	ena => \mem|Mem[40][17]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[40][16]~q\);

-- Location: FF_X21_Y23_N31
\mem|Mem[42][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[42][17]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[42][16]~q\);

-- Location: FF_X15_Y21_N15
\mem|Mem[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~19_combout\,
	sload => VCC,
	ena => \mem|Mem[8][3]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[8][16]~q\);

-- Location: LCCOMB_X15_Y21_N14
\mem|Mux1~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~56_combout\ = (\mar1|ou_MAR\(1) & ((\mem|Mem[10][16]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(1) & (((\mem|Mem[8][16]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[10][16]~q\,
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mem[8][16]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux1~56_combout\);

-- Location: LCCOMB_X21_Y23_N30
\mem|Mux1~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~57_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux1~56_combout\ & ((\mem|Mem[42][16]~q\))) # (!\mem|Mux1~56_combout\ & (\mem|Mem[40][16]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux1~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[40][16]~q\,
	datac => \mem|Mem[42][16]~q\,
	datad => \mem|Mux1~56_combout\,
	combout => \mem|Mux1~57_combout\);

-- Location: LCCOMB_X24_Y19_N10
\mem|Mux1~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~58_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(0))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(0) & (\mem|Mux1~55_combout\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mux1~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mux1~55_combout\,
	datad => \mem|Mux1~57_combout\,
	combout => \mem|Mux1~58_combout\);

-- Location: LCCOMB_X24_Y19_N12
\mem|Mux1~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~61_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux1~58_combout\ & ((\mem|Mux1~60_combout\))) # (!\mem|Mux1~58_combout\ & (\mem|Mux1~53_combout\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux1~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux1~53_combout\,
	datac => \mem|Mux1~60_combout\,
	datad => \mem|Mux1~58_combout\,
	combout => \mem|Mux1~61_combout\);

-- Location: LCCOMB_X24_Y19_N4
\mem|Mux1~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~72_combout\ = (\mar1|ou_MAR\(3) & (((\mar1|ou_MAR\(4)) # (\mem|Mux1~61_combout\)))) # (!\mar1|ou_MAR\(3) & (\mem|Mux1~71_combout\ & (!\mar1|ou_MAR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(3),
	datab => \mem|Mux1~71_combout\,
	datac => \mar1|ou_MAR\(4),
	datad => \mem|Mux1~61_combout\,
	combout => \mem|Mux1~72_combout\);

-- Location: LCCOMB_X12_Y25_N2
\mem|Mem[53][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[53][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[53][16]~feeder_combout\);

-- Location: FF_X12_Y25_N3
\mem|Mem[53][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[53][16]~feeder_combout\,
	ena => \mem|Mem[53][17]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[53][16]~q\);

-- Location: FF_X10_Y24_N31
\mem|Mem[52][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[52][17]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[52][16]~q\);

-- Location: LCCOMB_X16_Y18_N20
\mem|Mem[21][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[21][16]~feeder_combout\ = \mux|IR~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~19_combout\,
	combout => \mem|Mem[21][16]~feeder_combout\);

-- Location: FF_X16_Y18_N21
\mem|Mem[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[21][16]~feeder_combout\,
	ena => \mem|Mem[21][3]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[21][16]~q\);

-- Location: FF_X16_Y18_N31
\mem|Mem[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~19_combout\,
	sload => VCC,
	ena => \mem|Mem[20][5]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[20][16]~q\);

-- Location: LCCOMB_X16_Y18_N30
\mem|Mux1~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~42_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(0) & (\mem|Mem[21][16]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[20][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[21][16]~q\,
	datac => \mem|Mem[20][16]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux1~42_combout\);

-- Location: LCCOMB_X10_Y24_N30
\mem|Mux1~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~43_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux1~42_combout\ & (\mem|Mem[53][16]~q\)) # (!\mem|Mux1~42_combout\ & ((\mem|Mem[52][16]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux1~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[53][16]~q\,
	datac => \mem|Mem[52][16]~q\,
	datad => \mem|Mux1~42_combout\,
	combout => \mem|Mux1~43_combout\);

-- Location: LCCOMB_X11_Y20_N14
\mem|Mem[50][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[50][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[50][16]~feeder_combout\);

-- Location: FF_X11_Y20_N15
\mem|Mem[50][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[50][16]~feeder_combout\,
	ena => \mem|Mem[50][17]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[50][16]~q\);

-- Location: FF_X11_Y20_N25
\mem|Mem[51][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[51][17]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[51][16]~q\);

-- Location: FF_X10_Y25_N5
\mem|Mem[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[18][17]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[18][16]~q\);

-- Location: LCCOMB_X10_Y25_N4
\mem|Mux1~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~44_combout\ = (\mar1|ou_MAR\(0) & ((\mem|Mem[19][16]~q\) # ((\mar1|ou_MAR\(5))))) # (!\mar1|ou_MAR\(0) & (((\mem|Mem[18][16]~q\ & !\mar1|ou_MAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[19][16]~q\,
	datab => \mar1|ou_MAR\(0),
	datac => \mem|Mem[18][16]~q\,
	datad => \mar1|ou_MAR\(5),
	combout => \mem|Mux1~44_combout\);

-- Location: LCCOMB_X11_Y20_N24
\mem|Mux1~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~45_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux1~44_combout\ & ((\mem|Mem[51][16]~q\))) # (!\mem|Mux1~44_combout\ & (\mem|Mem[50][16]~q\)))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux1~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[50][16]~q\,
	datac => \mem|Mem[51][16]~q\,
	datad => \mem|Mux1~44_combout\,
	combout => \mem|Mux1~45_combout\);

-- Location: FF_X10_Y17_N5
\mem|Mem[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[16][17]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[16][16]~q\);

-- Location: LCCOMB_X10_Y17_N4
\mem|Mux1~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~46_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(0) & (\mem|Mem[17][16]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[16][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[17][16]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[16][16]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux1~46_combout\);

-- Location: FF_X11_Y17_N7
\mem|Mem[49][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[49][17]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[49][16]~q\);

-- Location: LCCOMB_X6_Y22_N26
\mem|Mem[48][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[48][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \mem|Mem[48][16]~feeder_combout\);

-- Location: FF_X6_Y22_N27
\mem|Mem[48][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[48][16]~feeder_combout\,
	ena => \mem|Mem[48][17]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[48][16]~q\);

-- Location: LCCOMB_X11_Y17_N6
\mem|Mux1~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~47_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux1~46_combout\ & (\mem|Mem[49][16]~q\)) # (!\mem|Mux1~46_combout\ & ((\mem|Mem[48][16]~q\))))) # (!\mar1|ou_MAR\(5) & (\mem|Mux1~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mux1~46_combout\,
	datac => \mem|Mem[49][16]~q\,
	datad => \mem|Mem[48][16]~q\,
	combout => \mem|Mux1~47_combout\);

-- Location: LCCOMB_X8_Y20_N8
\mem|Mux1~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~48_combout\ = (\mar1|ou_MAR\(2) & (\mar1|ou_MAR\(1))) # (!\mar1|ou_MAR\(2) & ((\mar1|ou_MAR\(1) & (\mem|Mux1~45_combout\)) # (!\mar1|ou_MAR\(1) & ((\mem|Mux1~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mar1|ou_MAR\(1),
	datac => \mem|Mux1~45_combout\,
	datad => \mem|Mux1~47_combout\,
	combout => \mem|Mux1~48_combout\);

-- Location: FF_X8_Y20_N11
\mem|Mem[54][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[54][17]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[54][16]~q\);

-- Location: LCCOMB_X9_Y24_N12
\mem|Mem[23][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mem[23][16]~feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(16),
	combout => \mem|Mem[23][16]~feeder_combout\);

-- Location: FF_X9_Y24_N13
\mem|Mem[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mem[23][16]~feeder_combout\,
	ena => \mem|Mem[23][17]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[23][16]~q\);

-- Location: FF_X9_Y21_N21
\mem|Mem[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \alu1|out\(16),
	sload => VCC,
	ena => \mem|Mem[22][17]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|Mem[22][16]~q\);

-- Location: LCCOMB_X9_Y21_N20
\mem|Mux1~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~49_combout\ = (\mar1|ou_MAR\(5) & (((\mar1|ou_MAR\(0))))) # (!\mar1|ou_MAR\(5) & ((\mar1|ou_MAR\(0) & (\mem|Mem[23][16]~q\)) # (!\mar1|ou_MAR\(0) & ((\mem|Mem[22][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(5),
	datab => \mem|Mem[23][16]~q\,
	datac => \mem|Mem[22][16]~q\,
	datad => \mar1|ou_MAR\(0),
	combout => \mem|Mux1~49_combout\);

-- Location: LCCOMB_X8_Y20_N10
\mem|Mux1~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~50_combout\ = (\mar1|ou_MAR\(5) & ((\mem|Mux1~49_combout\ & (\mem|Mem[55][16]~q\)) # (!\mem|Mux1~49_combout\ & ((\mem|Mem[54][16]~q\))))) # (!\mar1|ou_MAR\(5) & (((\mem|Mux1~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mem[55][16]~q\,
	datab => \mar1|ou_MAR\(5),
	datac => \mem|Mem[54][16]~q\,
	datad => \mem|Mux1~49_combout\,
	combout => \mem|Mux1~50_combout\);

-- Location: LCCOMB_X8_Y20_N12
\mem|Mux1~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~51_combout\ = (\mar1|ou_MAR\(2) & ((\mem|Mux1~48_combout\ & ((\mem|Mux1~50_combout\))) # (!\mem|Mux1~48_combout\ & (\mem|Mux1~43_combout\)))) # (!\mar1|ou_MAR\(2) & (((\mem|Mux1~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(2),
	datab => \mem|Mux1~43_combout\,
	datac => \mem|Mux1~48_combout\,
	datad => \mem|Mux1~50_combout\,
	combout => \mem|Mux1~51_combout\);

-- Location: LCCOMB_X24_Y19_N6
\mem|Mux1~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~83_combout\ = (\mar1|ou_MAR\(4) & ((\mem|Mux1~72_combout\ & (\mem|Mux1~82_combout\)) # (!\mem|Mux1~72_combout\ & ((\mem|Mux1~51_combout\))))) # (!\mar1|ou_MAR\(4) & (((\mem|Mux1~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Mux1~82_combout\,
	datab => \mar1|ou_MAR\(4),
	datac => \mem|Mux1~72_combout\,
	datad => \mem|Mux1~51_combout\,
	combout => \mem|Mux1~83_combout\);

-- Location: LCCOMB_X24_Y19_N20
\mem|Mux1~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mem|Mux1~84_combout\ = (\mar1|ou_MAR\(6) & (\mem|Mux1~41_combout\)) # (!\mar1|ou_MAR\(6) & ((\mem|Mux1~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mar1|ou_MAR\(6),
	datac => \mem|Mux1~41_combout\,
	datad => \mem|Mux1~83_combout\,
	combout => \mem|Mux1~84_combout\);

-- Location: FF_X24_Y19_N21
\mem|outD[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mem|Mux1~84_combout\,
	ena => \mem|outD[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|outD\(16));

-- Location: LCCOMB_X10_Y22_N6
\mux1|MD~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|MD~18_combout\ = (\cb|wr_md_mem~q\ & (\mem|outD\(16))) # (!\cb|wr_md_mem~q\ & ((\alu1|out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|wr_md_mem~q\,
	datab => \mem|outD\(16),
	datac => \alu1|out\(16),
	combout => \mux1|MD~18_combout\);

-- Location: FF_X10_Y22_N7
\mux1|MD[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|MD~18_combout\,
	sclr => \rst~input_o\,
	ena => \mux1|MD[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|MD\(16));

-- Location: LCCOMB_X14_Y15_N26
\mux1|out_data~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux1|out_data~19_combout\ = (\mux1|MD\(16) & (\cb|re_md~q\ & !\rst~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux1|MD\(16),
	datac => \cb|re_md~q\,
	datad => \rst~input_o\,
	combout => \mux1|out_data~19_combout\);

-- Location: FF_X14_Y15_N27
\mux1|out_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux1|out_data~19_combout\,
	ena => \mux1|out_data[16]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux1|out_data\(16));

-- Location: LCCOMB_X8_Y22_N30
\stack1|Stack~34feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~34feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \stack1|Stack~34feeder_combout\);

-- Location: FF_X8_Y22_N31
\stack1|Stack~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~34feeder_combout\,
	ena => \stack1|Stack~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~34_q\);

-- Location: LCCOMB_X8_Y22_N16
\stack1|Stack~16feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~16feeder_combout\ = \alu1|out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu1|out\(16),
	combout => \stack1|Stack~16feeder_combout\);

-- Location: FF_X8_Y22_N17
\stack1|Stack~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~16feeder_combout\,
	ena => \stack1|Stack~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|Stack~16_q\);

-- Location: LCCOMB_X10_Y18_N24
\stack1|Stack~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \stack1|Stack~111_combout\ = (\stack1|Stack~110_combout\ & (((\stack1|Stack~16_q\) # (!\stack1|Add0~0_combout\)))) # (!\stack1|Stack~110_combout\ & (\stack1|Stack~34_q\ & ((\stack1|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stack1|Stack~110_combout\,
	datab => \stack1|Stack~34_q\,
	datac => \stack1|Stack~16_q\,
	datad => \stack1|Add0~0_combout\,
	combout => \stack1|Stack~111_combout\);

-- Location: FF_X10_Y18_N25
\stack1|ou_stckD[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \stack1|Stack~111_combout\,
	sclr => \rst~input_o\,
	ena => \stack1|ou_stckD[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stack1|ou_stckD\(16));

-- Location: LCCOMB_X14_Y15_N12
\ouD_b[16]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ouD_b[16]~17_combout\ = (\cb|re_stck~q\ & ((\stack1|ou_stckD\(16)))) # (!\cb|re_stck~q\ & (\mux1|out_data\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cb|re_stck~q\,
	datac => \mux1|out_data\(16),
	datad => \stack1|ou_stckD\(16),
	combout => \ouD_b[16]~17_combout\);

-- Location: LCCOMB_X14_Y15_N30
\alu1|Add0~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~70_combout\ = (\cb|aluop\(0) & ((\cb|aluop\(1) & ((\ouD_b[16]~17_combout\))) # (!\cb|aluop\(1) & (\mux|ouD\(16))))) # (!\cb|aluop\(0) & ((\mux|ouD\(16)) # ((!\cb|aluop\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|ouD\(16),
	datab => \cb|aluop\(0),
	datac => \cb|aluop\(1),
	datad => \ouD_b[16]~17_combout\,
	combout => \alu1|Add0~70_combout\);

-- Location: LCCOMB_X14_Y16_N26
\alu1|Add0~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~71_combout\ = (\cb|aluop\(1) & (((\alu1|Add0~70_combout\)))) # (!\cb|aluop\(1) & ((\cb|aluop\(0) & ((\alu1|Add0~70_combout\))) # (!\cb|aluop\(0) & (\alu1|Add0~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|aluop\(1),
	datab => \cb|aluop\(0),
	datac => \alu1|Add0~64_combout\,
	datad => \alu1|Add0~70_combout\,
	combout => \alu1|Add0~71_combout\);

-- Location: LCCOMB_X14_Y16_N30
\alu1|out[16]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|out\(16) = (GLOBAL(\cb|en_alu~clkctrl_outclk\) & ((\alu1|Add0~71_combout\))) # (!GLOBAL(\cb|en_alu~clkctrl_outclk\) & (\alu1|out\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu1|out\(16),
	datac => \alu1|Add0~71_combout\,
	datad => \cb|en_alu~clkctrl_outclk\,
	combout => \alu1|out\(16));

-- Location: LCCOMB_X14_Y16_N18
\mux|IR~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR~19_combout\ = (!\rst~input_o\ & \alu1|out\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datac => \alu1|out\(16),
	combout => \mux|IR~19_combout\);

-- Location: FF_X14_Y16_N19
\mux|IR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR~19_combout\,
	ena => \mux|IR[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|IR\(16));

-- Location: FF_X26_Y15_N15
\mux|opcode[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR\(16),
	sload => VCC,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|opcode\(1));

-- Location: LCCOMB_X17_Y16_N6
\cb|Mux11~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux11~5_combout\ = (\mux|opcode\(2)) # ((\cb|count\(1) & (\mux|opcode\(1) $ (\mux|opcode\(0)))) # (!\cb|count\(1) & (\mux|opcode\(1) & \mux|opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(1),
	datab => \mux|opcode\(1),
	datac => \mux|opcode\(0),
	datad => \mux|opcode\(2),
	combout => \cb|Mux11~5_combout\);

-- Location: LCCOMB_X17_Y16_N26
\cb|Mux10~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux10~5_combout\ = (\cb|Mux10~8_combout\) # ((\cb|aluop\(1) & ((\cb|Mux11~5_combout\) # (\cb|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux10~8_combout\,
	datab => \cb|Mux11~5_combout\,
	datac => \cb|aluop\(1),
	datad => \cb|Mux12~1_combout\,
	combout => \cb|Mux10~5_combout\);

-- Location: LCCOMB_X24_Y16_N18
\cb|Mux10~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux10~9_combout\ = (\cb|count\(3) & (!\cb|count\(2) & ((\cb|Mux10~5_combout\)))) # (!\cb|count\(3) & (((\cb|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(3),
	datab => \cb|count\(2),
	datac => \cb|Mux10~7_combout\,
	datad => \cb|Mux10~5_combout\,
	combout => \cb|Mux10~9_combout\);

-- Location: FF_X24_Y16_N19
\cb|aluop[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cb|Mux10~9_combout\,
	ena => \cb|Mux11~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|aluop\(1));

-- Location: LCCOMB_X15_Y19_N8
\mux|AC[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|AC[15]~feeder_combout\ = \mux|IR~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~17_combout\,
	combout => \mux|AC[15]~feeder_combout\);

-- Location: FF_X15_Y19_N9
\mux|AC[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|AC[15]~feeder_combout\,
	ena => \mux|AC[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|AC\(15));

-- Location: LCCOMB_X8_Y23_N2
\mux|ouD~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|ouD~16_combout\ = (\cb|re_ac~q\ & ((\mux|AC\(15)))) # (!\cb|re_ac~q\ & (\mux|IR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|IR\(15),
	datac => \cb|re_ac~q\,
	datad => \mux|AC\(15),
	combout => \mux|ouD~16_combout\);

-- Location: FF_X8_Y23_N3
\mux|ouD[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|ouD~16_combout\,
	sclr => \rst~input_o\,
	ena => \mux|ouD[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|ouD\(15));

-- Location: LCCOMB_X15_Y16_N8
\alu1|Add0~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~62_combout\ = (\cb|aluop\(0) & ((\cb|aluop\(1) & (\ouD_b[15]~15_combout\)) # (!\cb|aluop\(1) & ((\mux|ouD\(15)))))) # (!\cb|aluop\(0) & (((\mux|ouD\(15)) # (!\cb|aluop\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ouD_b[15]~15_combout\,
	datab => \cb|aluop\(0),
	datac => \mux|ouD\(15),
	datad => \cb|aluop\(1),
	combout => \alu1|Add0~62_combout\);

-- Location: LCCOMB_X15_Y16_N18
\alu1|Add0~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|Add0~63_combout\ = (\cb|aluop\(0) & (((\alu1|Add0~62_combout\)))) # (!\cb|aluop\(0) & ((\cb|aluop\(1) & (\alu1|Add0~62_combout\)) # (!\cb|aluop\(1) & ((\alu1|Add0~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|aluop\(0),
	datab => \cb|aluop\(1),
	datac => \alu1|Add0~62_combout\,
	datad => \alu1|Add0~60_combout\,
	combout => \alu1|Add0~63_combout\);

-- Location: LCCOMB_X15_Y15_N12
\alu1|out[15]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \alu1|out\(15) = (GLOBAL(\cb|en_alu~clkctrl_outclk\) & ((\alu1|Add0~63_combout\))) # (!GLOBAL(\cb|en_alu~clkctrl_outclk\) & (\alu1|out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu1|out\(15),
	datac => \cb|en_alu~clkctrl_outclk\,
	datad => \alu1|Add0~63_combout\,
	combout => \alu1|out\(15));

-- Location: LCCOMB_X15_Y18_N0
\mux|IR~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR~17_combout\ = (!\rst~input_o\ & \alu1|out\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \alu1|out\(15),
	combout => \mux|IR~17_combout\);

-- Location: LCCOMB_X14_Y19_N12
\mux|IR[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR[15]~feeder_combout\ = \mux|IR~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~17_combout\,
	combout => \mux|IR[15]~feeder_combout\);

-- Location: FF_X14_Y19_N13
\mux|IR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR[15]~feeder_combout\,
	ena => \mux|IR[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|IR\(15));

-- Location: FF_X26_Y15_N3
\mux|opcode[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR\(15),
	sload => VCC,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|opcode\(0));

-- Location: LCCOMB_X24_Y16_N4
\cb|wr_ir~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|wr_ir~0_combout\ = ((!\mux|opcode\(1) & !\mux|opcode\(0))) # (!\mux|opcode\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|opcode\(1),
	datab => \mux|opcode\(0),
	datac => \mux|opcode\(2),
	combout => \cb|wr_ir~0_combout\);

-- Location: LCCOMB_X26_Y16_N2
\cb|Mux4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux4~3_combout\ = (!\rst~input_o\ & ((\cb|count\(2)) # ((!\cb|wr_ir~0_combout\ & \cb|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(2),
	datab => \rst~input_o\,
	datac => \cb|wr_ir~0_combout\,
	datad => \cb|Mux4~2_combout\,
	combout => \cb|Mux4~3_combout\);

-- Location: LCCOMB_X26_Y16_N24
\cb|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux4~1_combout\ = (\cb|count\(1) & ((\cb|Mux4~0_combout\) # ((\cb|count\(3)) # (!\cb|count\(0))))) # (!\cb|count\(1) & (((!\cb|count\(3) & \cb|count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux4~0_combout\,
	datab => \cb|count\(1),
	datac => \cb|count\(3),
	datad => \cb|count\(0),
	combout => \cb|Mux4~1_combout\);

-- Location: LCCOMB_X26_Y16_N18
\cb|Mux4~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux4~5_combout\ = (\cb|count\(3) & ((\cb|Mux4~4_combout\) # ((\cb|Mux4~3_combout\ & \cb|Mux4~1_combout\)))) # (!\cb|count\(3) & (((\cb|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux4~4_combout\,
	datab => \cb|Mux4~3_combout\,
	datac => \cb|count\(3),
	datad => \cb|Mux4~1_combout\,
	combout => \cb|Mux4~5_combout\);

-- Location: FF_X26_Y16_N19
\cb|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cb|Mux4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|count\(1));

-- Location: LCCOMB_X26_Y16_N14
\cb|Mux3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux3~3_combout\ = (!\rst~input_o\ & ((\cb|count\(1)) # ((!\cb|count\(0) & \cb|count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(0),
	datab => \cb|count\(1),
	datac => \rst~input_o\,
	datad => \cb|count\(2),
	combout => \cb|Mux3~3_combout\);

-- Location: LCCOMB_X26_Y16_N20
\cb|Mux3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux3~4_combout\ = (!\mux|opcode\(2) & ((\cb|Mux3~2_combout\ & (!\cb|count\(1) & !\cb|count\(0))) # (!\cb|Mux3~2_combout\ & (\cb|count\(1) & \cb|count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux3~2_combout\,
	datab => \cb|count\(1),
	datac => \mux|opcode\(2),
	datad => \cb|count\(0),
	combout => \cb|Mux3~4_combout\);

-- Location: LCCOMB_X17_Y16_N24
\cb|count~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|count~1_combout\ = (!\cb|Equal1~2_combout\ & (!\rst~input_o\ & (\cb|count\(2) & \mux|opcode\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Equal1~2_combout\,
	datab => \rst~input_o\,
	datac => \cb|count\(2),
	datad => \mux|opcode\(2),
	combout => \cb|count~1_combout\);

-- Location: LCCOMB_X26_Y16_N12
\cb|Mux3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux3~2_combout\ = (\cb|count\(2) & ((\cb|count\(3)) # ((\cb|count~1_combout\) # (!\cb|Mux4~2_combout\)))) # (!\cb|count\(2) & (!\cb|count\(3) & ((\cb|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(2),
	datab => \cb|count\(3),
	datac => \cb|count~1_combout\,
	datad => \cb|Mux4~2_combout\,
	combout => \cb|Mux3~2_combout\);

-- Location: LCCOMB_X24_Y16_N0
\cb|Mux3~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux3~5_combout\ = (\cb|count\(3) & ((\cb|Mux3~4_combout\) # ((\cb|Mux3~3_combout\ & \cb|Mux3~2_combout\)))) # (!\cb|count\(3) & (((\cb|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(3),
	datab => \cb|Mux3~3_combout\,
	datac => \cb|Mux3~4_combout\,
	datad => \cb|Mux3~2_combout\,
	combout => \cb|Mux3~5_combout\);

-- Location: FF_X24_Y16_N1
\cb|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cb|Mux3~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|count\(2));

-- Location: LCCOMB_X24_Y16_N22
\cb|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux5~0_combout\ = (\cb|count\(0) & ((\rst~input_o\))) # (!\cb|count\(0) & (\mux|opcode\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux|opcode\(2),
	datac => \rst~input_o\,
	datad => \cb|count\(0),
	combout => \cb|Mux5~0_combout\);

-- Location: LCCOMB_X17_Y16_N2
\cb|Mux5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux5~1_combout\ = (\cb|count\(2) & (((\cb|count\(1) & !\cb|Mux5~0_combout\)))) # (!\cb|count\(2) & (\cb|Equal1~2_combout\ & ((\cb|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Equal1~2_combout\,
	datab => \cb|count\(2),
	datac => \cb|count\(1),
	datad => \cb|Mux5~0_combout\,
	combout => \cb|Mux5~1_combout\);

-- Location: LCCOMB_X17_Y16_N4
\cb|Mux5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux5~2_combout\ = (!\cb|Mux5~0_combout\ & (\cb|count\(0) & ((!\cb|count\(3)) # (!\cb|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux5~0_combout\,
	datab => \cb|Mux5~1_combout\,
	datac => \cb|count\(3),
	datad => \cb|count\(0),
	combout => \cb|Mux5~2_combout\);

-- Location: LCCOMB_X17_Y16_N0
\cb|Mux5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux5~4_combout\ = (\cb|Mux5~2_combout\ & (!\cb|wr_ir~0_combout\ & ((\cb|Mux5~3_combout\) # (\cb|Mux11~2_combout\)))) # (!\cb|Mux5~2_combout\ & (!\cb|Mux5~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux5~3_combout\,
	datab => \cb|Mux5~2_combout\,
	datac => \cb|Mux11~2_combout\,
	datad => \cb|wr_ir~0_combout\,
	combout => \cb|Mux5~4_combout\);

-- Location: FF_X17_Y16_N1
\cb|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cb|Mux5~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|count\(0));

-- Location: LCCOMB_X24_Y18_N18
\cb|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux0~1_combout\ = (\cb|count\(0) & (!\cb|count\(2) & (\cb|Mux0~0_combout\ $ (!\mux|opcode\(2))))) # (!\cb|count\(0) & ((\mux|opcode\(2)) # (\cb|Mux0~0_combout\ $ (\cb|count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux0~0_combout\,
	datab => \cb|count\(0),
	datac => \cb|count\(2),
	datad => \mux|opcode\(2),
	combout => \cb|Mux0~1_combout\);

-- Location: LCCOMB_X24_Y18_N6
\cb|Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux0~4_combout\ = (\cb|Mux0~3_combout\ & (((!\rst~input_o\ & \cb|re_ir~q\)) # (!\cb|Mux0~1_combout\))) # (!\cb|Mux0~3_combout\ & (((!\rst~input_o\ & \cb|re_ir~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux0~3_combout\,
	datab => \cb|Mux0~1_combout\,
	datac => \rst~input_o\,
	datad => \cb|re_ir~q\,
	combout => \cb|Mux0~4_combout\);

-- Location: LCCOMB_X24_Y18_N0
\cb|Mux0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Mux0~5_combout\ = (\cb|Mux0~3_combout\ & ((\cb|Mux0~1_combout\ & ((\cb|count\(1)) # (\cb|Mux0~4_combout\))) # (!\cb|Mux0~1_combout\ & (\cb|count\(1) & \cb|Mux0~4_combout\)))) # (!\cb|Mux0~3_combout\ & (((\cb|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Mux0~3_combout\,
	datab => \cb|Mux0~1_combout\,
	datac => \cb|count\(1),
	datad => \cb|Mux0~4_combout\,
	combout => \cb|Mux0~5_combout\);

-- Location: FF_X24_Y18_N1
\cb|re_ir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cb|Mux0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|re_ir~q\);

-- Location: LCCOMB_X24_Y15_N16
\cb|Selector4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Selector4~1_combout\ = (\cb|count\(1) & (!\cb|count\(3) & \cb|count\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|count\(1),
	datac => \cb|count\(3),
	datad => \cb|count\(2),
	combout => \cb|Selector4~1_combout\);

-- Location: LCCOMB_X24_Y15_N2
\cb|Selector4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cb|Selector4~2_combout\ = (\cb|Selector4~1_combout\ & (((\cb|Selector4~0_combout\ & !\cb|wr_ir~0_combout\)) # (!\cb|count\(0)))) # (!\cb|Selector4~1_combout\ & (\cb|Selector4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|Selector4~0_combout\,
	datab => \cb|Selector4~1_combout\,
	datac => \cb|count\(0),
	datad => \cb|wr_ir~0_combout\,
	combout => \cb|Selector4~2_combout\);

-- Location: FF_X24_Y15_N3
\cb|wr_ir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cb|Selector4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cb|wr_ir~q\);

-- Location: LCCOMB_X20_Y19_N22
\mux|IR[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR[9]~1_combout\ = (\cb|re_ac~q\) # ((\cb|re_ir~q\) # ((\cb|wr_ac~q\) # (!\cb|wr_ir~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|re_ac~q\,
	datab => \cb|re_ir~q\,
	datac => \cb|wr_ir~q\,
	datad => \cb|wr_ac~q\,
	combout => \mux|IR[9]~1_combout\);

-- Location: LCCOMB_X20_Y19_N16
\mux|IR[9]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR[9]~2_combout\ = (\rst~input_o\) # (!\mux|IR[9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR[9]~1_combout\,
	datad => \rst~input_o\,
	combout => \mux|IR[9]~2_combout\);

-- Location: FF_X20_Y20_N9
\mux|IR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~0_combout\,
	sload => VCC,
	ena => \mux|IR[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|IR\(0));

-- Location: FF_X20_Y19_N1
\mux|AC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR~0_combout\,
	ena => \mux|AC[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|AC\(0));

-- Location: LCCOMB_X10_Y19_N24
\mux|ouD~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|ouD~0_combout\ = (\cb|re_ac~q\ & ((\mux|AC\(0)))) # (!\cb|re_ac~q\ & (\mux|IR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux|IR\(0),
	datac => \cb|re_ac~q\,
	datad => \mux|AC\(0),
	combout => \mux|ouD~0_combout\);

-- Location: FF_X10_Y19_N25
\mux|ouD[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|ouD~0_combout\,
	sclr => \rst~input_o\,
	ena => \mux|ouD[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|ouD\(0));

-- Location: LCCOMB_X14_Y15_N8
\LEDout[0]~reg0feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LEDout[0]~reg0feeder_combout\ = \mux|ouD\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|ouD\(0),
	combout => \LEDout[0]~reg0feeder_combout\);

-- Location: FF_X14_Y15_N9
\LEDout[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \LEDout[0]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LEDout[0]~reg0_q\);

-- Location: LCCOMB_X10_Y19_N4
\LEDout[1]~reg0feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LEDout[1]~reg0feeder_combout\ = \mux|ouD\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|ouD\(1),
	combout => \LEDout[1]~reg0feeder_combout\);

-- Location: FF_X10_Y19_N5
\LEDout[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \LEDout[1]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LEDout[1]~reg0_q\);

-- Location: FF_X15_Y19_N27
\mux|AC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|AC~2_combout\,
	ena => \mux|AC[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|AC\(2));

-- Location: FF_X14_Y19_N25
\mux|IR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \mux|IR~4_combout\,
	sload => VCC,
	ena => \mux|IR[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|IR\(2));

-- Location: LCCOMB_X10_Y19_N28
\mux|ouD~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|ouD~3_combout\ = (\cb|re_ac~q\ & (\mux|AC\(2))) # (!\cb|re_ac~q\ & ((\mux|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|re_ac~q\,
	datac => \mux|AC\(2),
	datad => \mux|IR\(2),
	combout => \mux|ouD~3_combout\);

-- Location: FF_X10_Y19_N29
\mux|ouD[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|ouD~3_combout\,
	sclr => \rst~input_o\,
	ena => \mux|ouD[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|ouD\(2));

-- Location: LCCOMB_X8_Y23_N26
\LEDout[2]~reg0feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LEDout[2]~reg0feeder_combout\ = \mux|ouD\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|ouD\(2),
	combout => \LEDout[2]~reg0feeder_combout\);

-- Location: FF_X8_Y23_N27
\LEDout[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \LEDout[2]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LEDout[2]~reg0_q\);

-- Location: LCCOMB_X8_Y23_N28
\LEDout[3]~reg0feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LEDout[3]~reg0feeder_combout\ = \mux|ouD\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|ouD\(3),
	combout => \LEDout[3]~reg0feeder_combout\);

-- Location: FF_X8_Y23_N29
\LEDout[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \LEDout[3]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LEDout[3]~reg0_q\);

-- Location: LCCOMB_X15_Y19_N28
\mux|AC~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|AC~3_combout\ = (\alu1|out\(4)) # (\rst~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(4),
	datad => \rst~input_o\,
	combout => \mux|AC~3_combout\);

-- Location: FF_X15_Y19_N29
\mux|AC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|AC~3_combout\,
	ena => \mux|AC[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|AC\(4));

-- Location: LCCOMB_X14_Y18_N2
\mux|IR[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR[4]~feeder_combout\ = \mux|IR~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~6_combout\,
	combout => \mux|IR[4]~feeder_combout\);

-- Location: FF_X14_Y18_N3
\mux|IR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR[4]~feeder_combout\,
	ena => \mux|IR[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|IR\(4));

-- Location: LCCOMB_X10_Y19_N8
\mux|ouD~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|ouD~5_combout\ = (\cb|re_ac~q\ & (\mux|AC\(4))) # (!\cb|re_ac~q\ & ((\mux|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|re_ac~q\,
	datac => \mux|AC\(4),
	datad => \mux|IR\(4),
	combout => \mux|ouD~5_combout\);

-- Location: FF_X10_Y19_N9
\mux|ouD[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|ouD~5_combout\,
	sclr => \rst~input_o\,
	ena => \mux|ouD[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|ouD\(4));

-- Location: LCCOMB_X8_Y23_N30
\LEDout[4]~reg0feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LEDout[4]~reg0feeder_combout\ = \mux|ouD\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|ouD\(4),
	combout => \LEDout[4]~reg0feeder_combout\);

-- Location: FF_X8_Y23_N31
\LEDout[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \LEDout[4]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LEDout[4]~reg0_q\);

-- Location: LCCOMB_X15_Y19_N6
\mux|AC~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|AC~4_combout\ = (\alu1|out\(5)) # (\rst~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu1|out\(5),
	datad => \rst~input_o\,
	combout => \mux|AC~4_combout\);

-- Location: FF_X15_Y19_N7
\mux|AC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|AC~4_combout\,
	ena => \mux|AC[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|AC\(5));

-- Location: LCCOMB_X16_Y19_N0
\mux|IR~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR~7_combout\ = (!\rst~input_o\ & \alu1|out\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \alu1|out\(5),
	combout => \mux|IR~7_combout\);

-- Location: LCCOMB_X14_Y18_N12
\mux|IR[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR[5]~feeder_combout\ = \mux|IR~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~7_combout\,
	combout => \mux|IR[5]~feeder_combout\);

-- Location: FF_X14_Y18_N13
\mux|IR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR[5]~feeder_combout\,
	ena => \mux|IR[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|IR\(5));

-- Location: LCCOMB_X10_Y19_N2
\mux|ouD~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|ouD~6_combout\ = (\cb|re_ac~q\ & (\mux|AC\(5))) # (!\cb|re_ac~q\ & ((\mux|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|re_ac~q\,
	datac => \mux|AC\(5),
	datad => \mux|IR\(5),
	combout => \mux|ouD~6_combout\);

-- Location: FF_X10_Y19_N3
\mux|ouD[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|ouD~6_combout\,
	sclr => \rst~input_o\,
	ena => \mux|ouD[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|ouD\(5));

-- Location: LCCOMB_X8_Y23_N16
\LEDout[5]~reg0feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LEDout[5]~reg0feeder_combout\ = \mux|ouD\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|ouD\(5),
	combout => \LEDout[5]~reg0feeder_combout\);

-- Location: FF_X8_Y23_N17
\LEDout[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \LEDout[5]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LEDout[5]~reg0_q\);

-- Location: LCCOMB_X8_Y23_N18
\LEDout[6]~reg0feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LEDout[6]~reg0feeder_combout\ = \mux|ouD\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|ouD\(6),
	combout => \LEDout[6]~reg0feeder_combout\);

-- Location: FF_X8_Y23_N19
\LEDout[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \LEDout[6]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LEDout[6]~reg0_q\);

-- Location: LCCOMB_X8_Y23_N4
\LEDout[7]~reg0feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LEDout[7]~reg0feeder_combout\ = \mux|ouD\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|ouD\(7),
	combout => \LEDout[7]~reg0feeder_combout\);

-- Location: FF_X8_Y23_N5
\LEDout[7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \LEDout[7]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LEDout[7]~reg0_q\);

-- Location: LCCOMB_X16_Y18_N0
\mux|IR~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR~10_combout\ = (!\rst~input_o\ & \alu1|out\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \alu1|out\(8),
	combout => \mux|IR~10_combout\);

-- Location: LCCOMB_X14_Y18_N18
\mux|IR[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR[8]~feeder_combout\ = \mux|IR~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~10_combout\,
	combout => \mux|IR[8]~feeder_combout\);

-- Location: FF_X14_Y18_N19
\mux|IR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR[8]~feeder_combout\,
	ena => \mux|IR[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|IR\(8));

-- Location: LCCOMB_X15_Y19_N4
\mux|AC[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|AC[8]~feeder_combout\ = \mux|IR~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~10_combout\,
	combout => \mux|AC[8]~feeder_combout\);

-- Location: FF_X15_Y19_N5
\mux|AC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|AC[8]~feeder_combout\,
	ena => \mux|AC[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|AC\(8));

-- Location: LCCOMB_X10_Y19_N16
\mux|ouD~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|ouD~9_combout\ = (\cb|re_ac~q\ & ((\mux|AC\(8)))) # (!\cb|re_ac~q\ & (\mux|IR\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|re_ac~q\,
	datab => \mux|IR\(8),
	datac => \mux|AC\(8),
	combout => \mux|ouD~9_combout\);

-- Location: FF_X10_Y19_N17
\mux|ouD[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|ouD~9_combout\,
	sclr => \rst~input_o\,
	ena => \mux|ouD[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|ouD\(8));

-- Location: LCCOMB_X8_Y23_N22
\LEDout[8]~reg0feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LEDout[8]~reg0feeder_combout\ = \mux|ouD\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|ouD\(8),
	combout => \LEDout[8]~reg0feeder_combout\);

-- Location: FF_X8_Y23_N23
\LEDout[8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \LEDout[8]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LEDout[8]~reg0_q\);

-- Location: LCCOMB_X8_Y23_N0
\LEDout[9]~reg0feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LEDout[9]~reg0feeder_combout\ = \mux|ouD\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|ouD\(9),
	combout => \LEDout[9]~reg0feeder_combout\);

-- Location: FF_X8_Y23_N1
\LEDout[9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \LEDout[9]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LEDout[9]~reg0_q\);

-- Location: LCCOMB_X16_Y19_N26
\mux|IR~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR~12_combout\ = (!\rst~input_o\ & \alu1|out\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \alu1|out\(10),
	combout => \mux|IR~12_combout\);

-- Location: LCCOMB_X15_Y19_N30
\mux|AC[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|AC[10]~feeder_combout\ = \mux|IR~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|IR~12_combout\,
	combout => \mux|AC[10]~feeder_combout\);

-- Location: FF_X15_Y19_N31
\mux|AC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|AC[10]~feeder_combout\,
	ena => \mux|AC[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|AC\(10));

-- Location: LCCOMB_X10_Y19_N12
\mux|ouD~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|ouD~11_combout\ = (\cb|re_ac~q\ & ((\mux|AC\(10)))) # (!\cb|re_ac~q\ & (\mux|IR\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux|IR\(10),
	datac => \cb|re_ac~q\,
	datad => \mux|AC\(10),
	combout => \mux|ouD~11_combout\);

-- Location: FF_X10_Y19_N13
\mux|ouD[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|ouD~11_combout\,
	sclr => \rst~input_o\,
	ena => \mux|ouD[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|ouD\(10));

-- Location: LCCOMB_X10_Y19_N6
\LEDout[10]~reg0feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LEDout[10]~reg0feeder_combout\ = \mux|ouD\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|ouD\(10),
	combout => \LEDout[10]~reg0feeder_combout\);

-- Location: FF_X10_Y19_N7
\LEDout[10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \LEDout[10]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LEDout[10]~reg0_q\);

-- Location: LCCOMB_X16_Y18_N18
\mux|IR~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR~13_combout\ = (!\rst~input_o\ & \alu1|out\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~input_o\,
	datad => \alu1|out\(11),
	combout => \mux|IR~13_combout\);

-- Location: LCCOMB_X14_Y19_N4
\mux|IR[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR[11]~feeder_combout\ = \mux|IR~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~13_combout\,
	combout => \mux|IR[11]~feeder_combout\);

-- Location: FF_X14_Y19_N5
\mux|IR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR[11]~feeder_combout\,
	ena => \mux|IR[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|IR\(11));

-- Location: LCCOMB_X15_Y19_N0
\mux|AC[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|AC[11]~feeder_combout\ = \mux|IR~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~13_combout\,
	combout => \mux|AC[11]~feeder_combout\);

-- Location: FF_X15_Y19_N1
\mux|AC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|AC[11]~feeder_combout\,
	ena => \mux|AC[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|AC\(11));

-- Location: LCCOMB_X10_Y19_N30
\mux|ouD~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|ouD~12_combout\ = (\cb|re_ac~q\ & ((\mux|AC\(11)))) # (!\cb|re_ac~q\ & (\mux|IR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux|IR\(11),
	datac => \cb|re_ac~q\,
	datad => \mux|AC\(11),
	combout => \mux|ouD~12_combout\);

-- Location: FF_X10_Y19_N31
\mux|ouD[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|ouD~12_combout\,
	sclr => \rst~input_o\,
	ena => \mux|ouD[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|ouD\(11));

-- Location: LCCOMB_X8_Y23_N10
\LEDout[11]~reg0feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LEDout[11]~reg0feeder_combout\ = \mux|ouD\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|ouD\(11),
	combout => \LEDout[11]~reg0feeder_combout\);

-- Location: FF_X8_Y23_N11
\LEDout[11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \LEDout[11]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LEDout[11]~reg0_q\);

-- Location: LCCOMB_X10_Y18_N18
\LEDout[12]~reg0feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LEDout[12]~reg0feeder_combout\ = \mux|ouD\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|ouD\(12),
	combout => \LEDout[12]~reg0feeder_combout\);

-- Location: FF_X10_Y18_N19
\LEDout[12]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \LEDout[12]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LEDout[12]~reg0_q\);

-- Location: LCCOMB_X10_Y16_N24
\LEDout[13]~reg0feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LEDout[13]~reg0feeder_combout\ = \mux|ouD\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|ouD\(13),
	combout => \LEDout[13]~reg0feeder_combout\);

-- Location: FF_X10_Y16_N25
\LEDout[13]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \LEDout[13]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LEDout[13]~reg0_q\);

-- Location: LCCOMB_X15_Y19_N14
\mux|AC[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|AC[14]~feeder_combout\ = \mux|IR~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~16_combout\,
	combout => \mux|AC[14]~feeder_combout\);

-- Location: FF_X15_Y19_N15
\mux|AC[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|AC[14]~feeder_combout\,
	ena => \mux|AC[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|AC\(14));

-- Location: LCCOMB_X14_Y19_N2
\mux|IR[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|IR[14]~feeder_combout\ = \mux|IR~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|IR~16_combout\,
	combout => \mux|IR[14]~feeder_combout\);

-- Location: FF_X14_Y19_N3
\mux|IR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|IR[14]~feeder_combout\,
	ena => \mux|IR[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|IR\(14));

-- Location: LCCOMB_X8_Y23_N8
\mux|ouD~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux|ouD~15_combout\ = (\cb|re_ac~q\ & (\mux|AC\(14))) # (!\cb|re_ac~q\ & ((\mux|IR\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cb|re_ac~q\,
	datac => \mux|AC\(14),
	datad => \mux|IR\(14),
	combout => \mux|ouD~15_combout\);

-- Location: FF_X8_Y23_N9
\mux|ouD[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \mux|ouD~15_combout\,
	sclr => \rst~input_o\,
	ena => \mux|ouD[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mux|ouD\(14));

-- Location: LCCOMB_X8_Y23_N20
\LEDout[14]~reg0feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LEDout[14]~reg0feeder_combout\ = \mux|ouD\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux|ouD\(14),
	combout => \LEDout[14]~reg0feeder_combout\);

-- Location: FF_X8_Y23_N21
\LEDout[14]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \LEDout[14]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LEDout[14]~reg0_q\);

-- Location: LCCOMB_X8_Y23_N6
\LEDout[15]~reg0feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LEDout[15]~reg0feeder_combout\ = \mux|ouD\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux|ouD\(15),
	combout => \LEDout[15]~reg0feeder_combout\);

-- Location: FF_X8_Y23_N7
\LEDout[15]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \LEDout[15]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LEDout[15]~reg0_q\);

ww_LEDout(0) <= \LEDout[0]~output_o\;

ww_LEDout(1) <= \LEDout[1]~output_o\;

ww_LEDout(2) <= \LEDout[2]~output_o\;

ww_LEDout(3) <= \LEDout[3]~output_o\;

ww_LEDout(4) <= \LEDout[4]~output_o\;

ww_LEDout(5) <= \LEDout[5]~output_o\;

ww_LEDout(6) <= \LEDout[6]~output_o\;

ww_LEDout(7) <= \LEDout[7]~output_o\;

ww_LEDout(8) <= \LEDout[8]~output_o\;

ww_LEDout(9) <= \LEDout[9]~output_o\;

ww_LEDout(10) <= \LEDout[10]~output_o\;

ww_LEDout(11) <= \LEDout[11]~output_o\;

ww_LEDout(12) <= \LEDout[12]~output_o\;

ww_LEDout(13) <= \LEDout[13]~output_o\;

ww_LEDout(14) <= \LEDout[14]~output_o\;

ww_LEDout(15) <= \LEDout[15]~output_o\;
END structure;


