<pre>name: ibex
description: Full ibex core test
files: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/ibex/examples/sim/rtl/prim_clock_gating.sv /home/travis/build/SymbiFlow/sv-tests/third_party/cores/ibex/rtl/ibex_pkg.sv /home/travis/build/SymbiFlow/sv-tests/third_party/cores/ibex/rtl/ibex_alu.sv /home/travis/build/SymbiFlow/sv-tests/third_party/cores/ibex/rtl/ibex_compressed_decoder.sv /home/travis/build/SymbiFlow/sv-tests/third_party/cores/ibex/rtl/ibex_controller.sv /home/travis/build/SymbiFlow/sv-tests/third_party/cores/ibex/rtl/ibex_cs_registers.sv /home/travis/build/SymbiFlow/sv-tests/third_party/cores/ibex/rtl/ibex_decoder.sv /home/travis/build/SymbiFlow/sv-tests/third_party/cores/ibex/rtl/ibex_ex_block.sv /home/travis/build/SymbiFlow/sv-tests/third_party/cores/ibex/rtl/ibex_id_stage.sv /home/travis/build/SymbiFlow/sv-tests/third_party/cores/ibex/rtl/ibex_if_stage.sv /home/travis/build/SymbiFlow/sv-tests/third_party/cores/ibex/rtl/ibex_load_store_unit.sv /home/travis/build/SymbiFlow/sv-tests/third_party/cores/ibex/rtl/ibex_multdiv_slow.sv /home/travis/build/SymbiFlow/sv-tests/third_party/cores/ibex/rtl/ibex_multdiv_fast.sv /home/travis/build/SymbiFlow/sv-tests/third_party/cores/ibex/rtl/ibex_prefetch_buffer.sv /home/travis/build/SymbiFlow/sv-tests/third_party/cores/ibex/rtl/ibex_fetch_fifo.sv /home/travis/build/SymbiFlow/sv-tests/third_party/cores/ibex/rtl/ibex_pmp.sv /home/travis/build/SymbiFlow/sv-tests/third_party/cores/ibex/rtl/ibex_core.sv /home/travis/build/SymbiFlow/sv-tests/third_party/cores/ibex/rtl/ibex_register_file_ff.sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/ibex/rtl
should_fail: 0
tags: ibex
top_module: 
rc: 1


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `/home/travis/build/SymbiFlow/sv-tests/third_party/cores/ibex/examples/sim/rtl/prim_clock_gating.sv' to AST representation.
Generating RTLIL representation for module `\prim_clock_gating'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend.
ERROR: Parser error in line /home/travis/build/SymbiFlow/sv-tests/third_party/cores/ibex/rtl/ibex_pkg.sv:16: syntax error, unexpected TOK_ID, expecting TOK_LOCALPARAM or TOK_ENDPACKAGE
</pre>