	component jtag_uart_sys is
		port (
			clk_clk          : in  std_logic                     := 'X';             -- clk
			rcvd_byte_export : out std_logic_vector(8 downto 0);                     -- export
			regs_export      : in  std_logic_vector(16 downto 0) := (others => 'X'); -- export
			reset_reset_n    : in  std_logic                     := 'X'              -- reset_n
		);
	end component jtag_uart_sys;

