

================================================================
== Vivado HLS Report for 'Advios_LedControl'
================================================================
* Date:           Tue Oct  9 16:09:36 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Advisio
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.94|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    1|    1|         1|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|     17|     17|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     39|
|Register         |        -|      -|      6|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     23|     56|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+----+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+----+----+------------+------------+
    |v_V_1_fu_127_p2  |     +    |      0|  17|   9|           4|           1|
    |r_V_fu_110_p2    |    and   |      0|   0|   4|           4|           4|
    |tmp_3_fu_117_p2  |   icmp   |      0|   0|   2|           4|           5|
    |tmp_fu_104_p2    |   icmp   |      0|   0|   2|           4|           1|
    +-----------------+----------+-------+----+----+------------+------------+
    |Total            |          |      0|  17|  17|          16|          11|
    +-----------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   9|          2|    1|          2|
    |counter_V  |   9|          2|    4|          8|
    |outLeds    |  21|          4|    4|         16|
    +-----------+----+-----------+-----+-----------+
    |Total      |  39|          8|    9|         26|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  2|   0|    2|          0|
    |counter_V  |  4|   0|    4|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  6|   0|    6|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------+-----+-----+------------+--------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Advios::LedControl | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Advios::LedControl | return value |
|ctrl            |  in |    4|   ap_none  |        ctrl        |    pointer   |
|inSwitch        |  in |    4|   ap_none  |      inSwitch      |    pointer   |
|outLeds         | out |    4|   ap_vld   |       outLeds      |    pointer   |
|outLeds_ap_vld  | out |    1|   ap_vld   |       outLeds      |    pointer   |
+----------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_3 (9)  [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !158

ST_1: StgValue_4 (10)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_sc_in), !map !162

ST_1: StgValue_5 (11)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_sc_out), !map !166

ST_1: StgValue_6 (12)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !170

ST_1: StgValue_7 (13)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ctrl), !map !174

ST_1: StgValue_8 (14)  [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inSwitch), !map !178

ST_1: StgValue_9 (15)  [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outLeds), !map !182

ST_1: StgValue_10 (16)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:24
codeRepl:7  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str2, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str23, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_11 (17)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:25
codeRepl:8  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str2, i32 0, [7 x i8]* @p_str1, [10 x i8]* @p_str34, i32 0, i32 0, i1* %clk_sc_in) nounwind

ST_1: StgValue_12 (18)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:26
codeRepl:9  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str2, i32 1, [7 x i8]* @p_str1, [11 x i8]* @p_str45, i32 0, i32 0, i1* %clk_sc_out) nounwind

ST_1: StgValue_13 (19)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:27
codeRepl:10  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str2, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str56, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_14 (20)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:28
codeRepl:11  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str2, i32 0, [13 x i8]* @p_str67, [5 x i8]* @p_str78, i32 0, i32 0, i4* %ctrl) nounwind

ST_1: StgValue_15 (21)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:29
codeRepl:12  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str2, i32 0, [13 x i8]* @p_str67, [9 x i8]* @p_str89, i32 0, i32 0, i4* %inSwitch) nounwind

ST_1: StgValue_16 (22)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:30
codeRepl:13  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str2, i32 1, [13 x i8]* @p_str67, [8 x i8]* @p_str910, i32 0, i32 0, i4* %outLeds) nounwind

ST_1: StgValue_17 (23)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:31
codeRepl:14  call void (...)* @_ssdm_op_SpecProcessDef([7 x i8]* @p_str2, i32 2, [11 x i8]* @p_str1415) nounwind

ST_1: tmp_4 (24)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:31
codeRepl:15  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str1112)

ST_1: StgValue_19 (25)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:31
codeRepl:16  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1213) nounwind

ST_1: p_ssdm_reset_v (26)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:31
codeRepl:17  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: StgValue_21 (27)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:25
codeRepl:18  call void (...)* @_ssdm_op_SpecIFCore(i4* %ctrl, [1 x i8]* @p_str1213, [10 x i8]* @p_str1516, [1 x i8]* @p_str1213, i32 -1, [1 x i8]* @p_str1213, [1 x i8]* @p_str1213, [1 x i8]* @p_str1213, [1 x i8]* @p_str1213, [17 x i8]* @p_str1617)

ST_1: empty (28)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:29
codeRepl:19  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_3 (29)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:29
codeRepl:20  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str1112, i32 %tmp_4)

ST_1: StgValue_24 (30)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:29
codeRepl:21  br label %0


 <State 2>: 3.94ns
ST_2: val_V (32)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:32
:0  %val_V = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %ctrl)

ST_2: val_V_1 (33)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:33
:1  %val_V_1 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %inSwitch)

ST_2: tmp (34)  [1/1] 3.10ns  loc: Advisio/Advios.cpp:34
:2  %tmp = icmp eq i4 %val_V, 0

ST_2: StgValue_28 (35)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:34
:3  br i1 %tmp, label %1, label %5

ST_2: r_V (37)  [1/1] 2.07ns  loc: Advisio/Advios.cpp:49
:0  %r_V = and i4 %val_V_1, %val_V

ST_2: StgValue_30 (38)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:49
:1  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %outLeds, i4 %r_V)

ST_2: StgValue_31 (39)  [1/1] 0.00ns
:2  br label %_ZN7_ap_sc_7sc_core4waitEi.exit

ST_2: tmp_3 (41)  [1/1] 3.10ns  loc: Advisio/Advios.cpp:36
:0  %tmp_3 = icmp eq i4 %val_V_1, -8

ST_2: StgValue_33 (42)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:36
:1  br i1 %tmp_3, label %2, label %3

ST_2: counter_V_load (44)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:43
:0  %counter_V_load = load i4* @counter_V, align 1

ST_2: v_V_1 (45)  [1/1] 2.35ns  loc: Advisio/Advios.cpp:43
:1  %v_V_1 = add i4 %counter_V_load, 1

ST_2: StgValue_36 (46)  [1/1] 1.59ns  loc: Advisio/Advios.cpp:43
:2  store i4 %v_V_1, i4* @counter_V, align 1

ST_2: StgValue_37 (47)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:44
:3  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %outLeds, i4 %v_V_1)

ST_2: StgValue_38 (48)  [1/1] 0.00ns
:4  br label %4

ST_2: StgValue_39 (50)  [1/1] 1.59ns  loc: Advisio/Advios.cpp:38
:0  store i4 0, i4* @counter_V, align 1

ST_2: StgValue_40 (51)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:39
:1  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %outLeds, i4 0)

ST_2: StgValue_41 (52)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:40
:2  br label %4

ST_2: StgValue_42 (54)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:46
:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit

ST_2: StgValue_43 (56)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:51
_ZN7_ap_sc_7sc_core4waitEi.exit:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: StgValue_44 (57)  [1/1] 0.00ns  loc: Advisio/Advios.cpp:52
_ZN7_ap_sc_7sc_core4waitEi.exit:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clk_sc_in]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clk_sc_out]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inSwitch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outLeds]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ counter_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3     (specbitsmap    ) [ 000]
StgValue_4     (specbitsmap    ) [ 000]
StgValue_5     (specbitsmap    ) [ 000]
StgValue_6     (specbitsmap    ) [ 000]
StgValue_7     (specbitsmap    ) [ 000]
StgValue_8     (specbitsmap    ) [ 000]
StgValue_9     (specbitsmap    ) [ 000]
StgValue_10    (specport       ) [ 000]
StgValue_11    (specport       ) [ 000]
StgValue_12    (specport       ) [ 000]
StgValue_13    (specport       ) [ 000]
StgValue_14    (specport       ) [ 000]
StgValue_15    (specport       ) [ 000]
StgValue_16    (specport       ) [ 000]
StgValue_17    (specprocessdef ) [ 000]
tmp_4          (specregionbegin) [ 000]
StgValue_19    (specprotocol   ) [ 000]
p_ssdm_reset_v (specstatebegin ) [ 000]
StgValue_21    (specifcore     ) [ 000]
empty          (specstateend   ) [ 000]
empty_3        (specregionend  ) [ 000]
StgValue_24    (br             ) [ 000]
val_V          (read           ) [ 000]
val_V_1        (read           ) [ 000]
tmp            (icmp           ) [ 001]
StgValue_28    (br             ) [ 000]
r_V            (and            ) [ 000]
StgValue_30    (write          ) [ 000]
StgValue_31    (br             ) [ 000]
tmp_3          (icmp           ) [ 001]
StgValue_33    (br             ) [ 000]
counter_V_load (load           ) [ 000]
v_V_1          (add            ) [ 000]
StgValue_36    (store          ) [ 000]
StgValue_37    (write          ) [ 000]
StgValue_38    (br             ) [ 000]
StgValue_39    (store          ) [ 000]
StgValue_40    (write          ) [ 000]
StgValue_41    (br             ) [ 000]
StgValue_42    (br             ) [ 000]
StgValue_43    (wait           ) [ 000]
StgValue_44    (br             ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="clk_sc_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk_sc_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="clk_sc_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk_sc_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ctrl">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inSwitch">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inSwitch"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outLeds">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLeds"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="counter_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str89"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str910"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1415"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1112"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1213"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1516"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1617"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="val_V_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="4" slack="0"/>
<pin id="87" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="val_V_1_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V_1/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_30/2 StgValue_37/2 StgValue_40/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="r_V_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_3_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="4" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="counter_V_load_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_V_load/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="v_V_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_V_1/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="StgValue_36_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_36/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="StgValue_39_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="4" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_39/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="72" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="72" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="76" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="74" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="108"><net_src comp="84" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="74" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="90" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="84" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="116"><net_src comp="110" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="121"><net_src comp="90" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="78" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="80" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="127" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="138"><net_src comp="127" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="74" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outLeds | {2 }
	Port: counter_V | {2 }
 - Input state : 
	Port: Advios::LedControl : ctrl | {2 }
	Port: Advios::LedControl : inSwitch | {2 }
	Port: Advios::LedControl : counter_V | {2 }
  - Chain level:
	State 1
		empty : 1
		empty_3 : 1
	State 2
		StgValue_28 : 1
		StgValue_33 : 1
		v_V_1 : 1
		StgValue_36 : 2
		StgValue_37 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |    v_V_1_fu_127    |    17   |    9    |
|----------|--------------------|---------|---------|
|   icmp   |     tmp_fu_104     |    0    |    2    |
|          |    tmp_3_fu_117    |    0    |    2    |
|----------|--------------------|---------|---------|
|    and   |     r_V_fu_110     |    0    |    4    |
|----------|--------------------|---------|---------|
|   read   |  val_V_read_fu_84  |    0    |    0    |
|          | val_V_1_read_fu_90 |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  |   grp_write_fu_96  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    17   |    17   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_96 |  p2  |   3  |   4  |   12   ||    15   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   12   ||  1.773  ||    15   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   17   |   17   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   15   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   17   |   32   |
+-----------+--------+--------+--------+
