<html><body><samp><pre>
<!@TC:1742547013>

Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA332
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Fri Mar 21 09:49:24 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 70.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.437ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[1]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              10.869ns  (36.0% logic, 64.0% route), 8 logic levels.

 Constraint Details:

     10.869ns physical path delay SLICE_16 to ram_side_wr_en_pin_MGIOL meets
     14.286ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 14.306ns) by 3.437ns

 Physical Path Details:

      Data path SLICE_16 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C10B.CLK to      R5C10B.Q0 SLICE_16 (from clk_c)
ROUTE         2     1.457      R5C10B.Q0 to      R6C11C.B0 refresh_counter[1]
CTOF_DEL    ---     0.495      R6C11C.B0 to      R6C11C.F0 SLICE_73
ROUTE         1     0.436      R6C11C.F0 to      R6C11B.C1 un1_refresh_counterlt7
CTOF_DEL    ---     0.495      R6C11B.C1 to      R6C11B.F1 SLICE_56
ROUTE         1     0.436      R6C11B.F1 to      R6C11B.C0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495      R6C11B.C0 to      R6C11B.F0 SLICE_56
ROUTE         1     0.626      R6C11B.F0 to      R6C11A.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495      R6C11A.D1 to      R6C11A.F1 SLICE_48
ROUTE         4     1.318      R6C11A.F1 to       R9C9B.C1 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495       R9C9B.C1 to       R9C9B.F1 SLICE_19
ROUTE         2     0.445       R9C9B.F1 to       R9C9D.C1 next_state_0_sqmuxa_7
CTOF_DEL    ---     0.495       R9C9D.C1 to       R9C9D.F1 SLICE_43
ROUTE         2     0.635       R9C9D.F1 to       R9C9A.D0 N_145
CTOF_DEL    ---     0.495       R9C9A.D0 to       R9C9A.F0 SLICE_47
ROUTE         1     1.599       R9C9A.F0 to   IOL_L9D.OPOS N_137_i (to clk_c)
                  --------
                   10.869   (36.0% logic, 64.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.433       B9.PADDI to     R5C10B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.606       B9.PADDI to    IOL_L9D.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.474ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[4]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              10.832ns  (36.2% logic, 63.8% route), 8 logic levels.

 Constraint Details:

     10.832ns physical path delay SLICE_15 to ram_side_wr_en_pin_MGIOL meets
     14.286ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 14.306ns) by 3.474ns

 Physical Path Details:

      Data path SLICE_15 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C10C.CLK to      R5C10C.Q1 SLICE_15 (from clk_c)
ROUTE         2     1.420      R5C10C.Q1 to      R6C11C.A0 refresh_counter[4]
CTOF_DEL    ---     0.495      R6C11C.A0 to      R6C11C.F0 SLICE_73
ROUTE         1     0.436      R6C11C.F0 to      R6C11B.C1 un1_refresh_counterlt7
CTOF_DEL    ---     0.495      R6C11B.C1 to      R6C11B.F1 SLICE_56
ROUTE         1     0.436      R6C11B.F1 to      R6C11B.C0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495      R6C11B.C0 to      R6C11B.F0 SLICE_56
ROUTE         1     0.626      R6C11B.F0 to      R6C11A.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495      R6C11A.D1 to      R6C11A.F1 SLICE_48
ROUTE         4     1.318      R6C11A.F1 to       R9C9B.C1 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495       R9C9B.C1 to       R9C9B.F1 SLICE_19
ROUTE         2     0.445       R9C9B.F1 to       R9C9D.C1 next_state_0_sqmuxa_7
CTOF_DEL    ---     0.495       R9C9D.C1 to       R9C9D.F1 SLICE_43
ROUTE         2     0.635       R9C9D.F1 to       R9C9A.D0 N_145
CTOF_DEL    ---     0.495       R9C9A.D0 to       R9C9A.F0 SLICE_47
ROUTE         1     1.599       R9C9A.F0 to   IOL_L9D.OPOS N_137_i (to clk_c)
                  --------
                   10.832   (36.2% logic, 63.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.433       B9.PADDI to     R5C10C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.606       B9.PADDI to    IOL_L9D.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.808ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[3]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              10.498ns  (37.3% logic, 62.7% route), 8 logic levels.

 Constraint Details:

     10.498ns physical path delay SLICE_15 to ram_side_wr_en_pin_MGIOL meets
     14.286ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 14.306ns) by 3.808ns

 Physical Path Details:

      Data path SLICE_15 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C10C.CLK to      R5C10C.Q0 SLICE_15 (from clk_c)
ROUTE         2     1.086      R5C10C.Q0 to      R6C11C.C0 refresh_counter[3]
CTOF_DEL    ---     0.495      R6C11C.C0 to      R6C11C.F0 SLICE_73
ROUTE         1     0.436      R6C11C.F0 to      R6C11B.C1 un1_refresh_counterlt7
CTOF_DEL    ---     0.495      R6C11B.C1 to      R6C11B.F1 SLICE_56
ROUTE         1     0.436      R6C11B.F1 to      R6C11B.C0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495      R6C11B.C0 to      R6C11B.F0 SLICE_56
ROUTE         1     0.626      R6C11B.F0 to      R6C11A.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495      R6C11A.D1 to      R6C11A.F1 SLICE_48
ROUTE         4     1.318      R6C11A.F1 to       R9C9B.C1 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495       R9C9B.C1 to       R9C9B.F1 SLICE_19
ROUTE         2     0.445       R9C9B.F1 to       R9C9D.C1 next_state_0_sqmuxa_7
CTOF_DEL    ---     0.495       R9C9D.C1 to       R9C9D.F1 SLICE_43
ROUTE         2     0.635       R9C9D.F1 to       R9C9A.D0 N_145
CTOF_DEL    ---     0.495       R9C9A.D0 to       R9C9A.F0 SLICE_47
ROUTE         1     1.599       R9C9A.F0 to   IOL_L9D.OPOS N_137_i (to clk_c)
                  --------
                   10.498   (37.3% logic, 62.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.433       B9.PADDI to     R5C10C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.606       B9.PADDI to    IOL_L9D.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.929ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[2]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              10.377ns  (37.7% logic, 62.3% route), 8 logic levels.

 Constraint Details:

     10.377ns physical path delay SLICE_16 to ram_side_wr_en_pin_MGIOL meets
     14.286ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 14.306ns) by 3.929ns

 Physical Path Details:

      Data path SLICE_16 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C10B.CLK to      R5C10B.Q1 SLICE_16 (from clk_c)
ROUTE         2     0.965      R5C10B.Q1 to      R6C11C.D0 refresh_counter[2]
CTOF_DEL    ---     0.495      R6C11C.D0 to      R6C11C.F0 SLICE_73
ROUTE         1     0.436      R6C11C.F0 to      R6C11B.C1 un1_refresh_counterlt7
CTOF_DEL    ---     0.495      R6C11B.C1 to      R6C11B.F1 SLICE_56
ROUTE         1     0.436      R6C11B.F1 to      R6C11B.C0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495      R6C11B.C0 to      R6C11B.F0 SLICE_56
ROUTE         1     0.626      R6C11B.F0 to      R6C11A.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495      R6C11A.D1 to      R6C11A.F1 SLICE_48
ROUTE         4     1.318      R6C11A.F1 to       R9C9B.C1 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495       R9C9B.C1 to       R9C9B.F1 SLICE_19
ROUTE         2     0.445       R9C9B.F1 to       R9C9D.C1 next_state_0_sqmuxa_7
CTOF_DEL    ---     0.495       R9C9D.C1 to       R9C9D.F1 SLICE_43
ROUTE         2     0.635       R9C9D.F1 to       R9C9A.D0 N_145
CTOF_DEL    ---     0.495       R9C9A.D0 to       R9C9A.F0 SLICE_47
ROUTE         1     1.599       R9C9A.F0 to   IOL_L9D.OPOS N_137_i (to clk_c)
                  --------
                   10.377   (37.7% logic, 62.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.433       B9.PADDI to     R5C10B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.606       B9.PADDI to    IOL_L9D.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.930ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[1]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              10.376ns  (37.8% logic, 62.2% route), 8 logic levels.

 Constraint Details:

     10.376ns physical path delay SLICE_16 to ram_side_ras_n_pin_MGIOL meets
     14.286ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 14.306ns) by 3.930ns

 Physical Path Details:

      Data path SLICE_16 to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C10B.CLK to      R5C10B.Q0 SLICE_16 (from clk_c)
ROUTE         2     1.457      R5C10B.Q0 to      R6C11C.B0 refresh_counter[1]
CTOF_DEL    ---     0.495      R6C11C.B0 to      R6C11C.F0 SLICE_73
ROUTE         1     0.436      R6C11C.F0 to      R6C11B.C1 un1_refresh_counterlt7
CTOF_DEL    ---     0.495      R6C11B.C1 to      R6C11B.F1 SLICE_56
ROUTE         1     0.436      R6C11B.F1 to      R6C11B.C0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495      R6C11B.C0 to      R6C11B.F0 SLICE_56
ROUTE         1     0.626      R6C11B.F0 to      R6C11A.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495      R6C11A.D1 to      R6C11A.F1 SLICE_48
ROUTE         4     1.318      R6C11A.F1 to       R9C9B.C1 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495       R9C9B.C1 to       R9C9B.F1 SLICE_19
ROUTE         2     0.445       R9C9B.F1 to       R9C9D.C1 next_state_0_sqmuxa_7
CTOF_DEL    ---     0.495       R9C9D.C1 to       R9C9D.F1 SLICE_43
ROUTE         2     0.445       R9C9D.F1 to       R9C9D.C0 N_145
CTOF_DEL    ---     0.495       R9C9D.C0 to       R9C9D.F0 SLICE_43
ROUTE         1     1.296       R9C9D.F0 to   IOL_L9B.OPOS N_141_i (to clk_c)
                  --------
                   10.376   (37.8% logic, 62.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.433       B9.PADDI to     R5C10B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.606       B9.PADDI to    IOL_L9B.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.967ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[4]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              10.339ns  (37.9% logic, 62.1% route), 8 logic levels.

 Constraint Details:

     10.339ns physical path delay SLICE_15 to ram_side_ras_n_pin_MGIOL meets
     14.286ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 14.306ns) by 3.967ns

 Physical Path Details:

      Data path SLICE_15 to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C10C.CLK to      R5C10C.Q1 SLICE_15 (from clk_c)
ROUTE         2     1.420      R5C10C.Q1 to      R6C11C.A0 refresh_counter[4]
CTOF_DEL    ---     0.495      R6C11C.A0 to      R6C11C.F0 SLICE_73
ROUTE         1     0.436      R6C11C.F0 to      R6C11B.C1 un1_refresh_counterlt7
CTOF_DEL    ---     0.495      R6C11B.C1 to      R6C11B.F1 SLICE_56
ROUTE         1     0.436      R6C11B.F1 to      R6C11B.C0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495      R6C11B.C0 to      R6C11B.F0 SLICE_56
ROUTE         1     0.626      R6C11B.F0 to      R6C11A.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495      R6C11A.D1 to      R6C11A.F1 SLICE_48
ROUTE         4     1.318      R6C11A.F1 to       R9C9B.C1 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495       R9C9B.C1 to       R9C9B.F1 SLICE_19
ROUTE         2     0.445       R9C9B.F1 to       R9C9D.C1 next_state_0_sqmuxa_7
CTOF_DEL    ---     0.495       R9C9D.C1 to       R9C9D.F1 SLICE_43
ROUTE         2     0.445       R9C9D.F1 to       R9C9D.C0 N_145
CTOF_DEL    ---     0.495       R9C9D.C0 to       R9C9D.F0 SLICE_43
ROUTE         1     1.296       R9C9D.F0 to   IOL_L9B.OPOS N_141_i (to clk_c)
                  --------
                   10.339   (37.9% logic, 62.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.433       B9.PADDI to     R5C10C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.606       B9.PADDI to    IOL_L9B.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[3]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              10.005ns  (39.2% logic, 60.8% route), 8 logic levels.

 Constraint Details:

     10.005ns physical path delay SLICE_15 to ram_side_ras_n_pin_MGIOL meets
     14.286ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 14.306ns) by 4.301ns

 Physical Path Details:

      Data path SLICE_15 to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C10C.CLK to      R5C10C.Q0 SLICE_15 (from clk_c)
ROUTE         2     1.086      R5C10C.Q0 to      R6C11C.C0 refresh_counter[3]
CTOF_DEL    ---     0.495      R6C11C.C0 to      R6C11C.F0 SLICE_73
ROUTE         1     0.436      R6C11C.F0 to      R6C11B.C1 un1_refresh_counterlt7
CTOF_DEL    ---     0.495      R6C11B.C1 to      R6C11B.F1 SLICE_56
ROUTE         1     0.436      R6C11B.F1 to      R6C11B.C0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495      R6C11B.C0 to      R6C11B.F0 SLICE_56
ROUTE         1     0.626      R6C11B.F0 to      R6C11A.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495      R6C11A.D1 to      R6C11A.F1 SLICE_48
ROUTE         4     1.318      R6C11A.F1 to       R9C9B.C1 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495       R9C9B.C1 to       R9C9B.F1 SLICE_19
ROUTE         2     0.445       R9C9B.F1 to       R9C9D.C1 next_state_0_sqmuxa_7
CTOF_DEL    ---     0.495       R9C9D.C1 to       R9C9D.F1 SLICE_43
ROUTE         2     0.445       R9C9D.F1 to       R9C9D.C0 N_145
CTOF_DEL    ---     0.495       R9C9D.C0 to       R9C9D.F0 SLICE_43
ROUTE         1     1.296       R9C9D.F0 to   IOL_L9B.OPOS N_141_i (to clk_c)
                  --------
                   10.005   (39.2% logic, 60.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.433       B9.PADDI to     R5C10C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.606       B9.PADDI to    IOL_L9B.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.405ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[5]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:               9.901ns  (34.6% logic, 65.4% route), 7 logic levels.

 Constraint Details:

      9.901ns physical path delay SLICE_14 to ram_side_wr_en_pin_MGIOL meets
     14.286ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 14.306ns) by 4.405ns

 Physical Path Details:

      Data path SLICE_14 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C10D.CLK to      R5C10D.Q0 SLICE_14 (from clk_c)
ROUTE         2     1.420      R5C10D.Q0 to      R6C11B.A1 refresh_counter[5]
CTOF_DEL    ---     0.495      R6C11B.A1 to      R6C11B.F1 SLICE_56
ROUTE         1     0.436      R6C11B.F1 to      R6C11B.C0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495      R6C11B.C0 to      R6C11B.F0 SLICE_56
ROUTE         1     0.626      R6C11B.F0 to      R6C11A.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495      R6C11A.D1 to      R6C11A.F1 SLICE_48
ROUTE         4     1.318      R6C11A.F1 to       R9C9B.C1 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495       R9C9B.C1 to       R9C9B.F1 SLICE_19
ROUTE         2     0.445       R9C9B.F1 to       R9C9D.C1 next_state_0_sqmuxa_7
CTOF_DEL    ---     0.495       R9C9D.C1 to       R9C9D.F1 SLICE_43
ROUTE         2     0.635       R9C9D.F1 to       R9C9A.D0 N_145
CTOF_DEL    ---     0.495       R9C9A.D0 to       R9C9A.F0 SLICE_47
ROUTE         1     1.599       R9C9A.F0 to   IOL_L9D.OPOS N_137_i (to clk_c)
                  --------
                    9.901   (34.6% logic, 65.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.433       B9.PADDI to     R5C10D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.606       B9.PADDI to    IOL_L9D.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.422ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[2]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:               9.884ns  (39.6% logic, 60.4% route), 8 logic levels.

 Constraint Details:

      9.884ns physical path delay SLICE_16 to ram_side_ras_n_pin_MGIOL meets
     14.286ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 14.306ns) by 4.422ns

 Physical Path Details:

      Data path SLICE_16 to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C10B.CLK to      R5C10B.Q1 SLICE_16 (from clk_c)
ROUTE         2     0.965      R5C10B.Q1 to      R6C11C.D0 refresh_counter[2]
CTOF_DEL    ---     0.495      R6C11C.D0 to      R6C11C.F0 SLICE_73
ROUTE         1     0.436      R6C11C.F0 to      R6C11B.C1 un1_refresh_counterlt7
CTOF_DEL    ---     0.495      R6C11B.C1 to      R6C11B.F1 SLICE_56
ROUTE         1     0.436      R6C11B.F1 to      R6C11B.C0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495      R6C11B.C0 to      R6C11B.F0 SLICE_56
ROUTE         1     0.626      R6C11B.F0 to      R6C11A.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495      R6C11A.D1 to      R6C11A.F1 SLICE_48
ROUTE         4     1.318      R6C11A.F1 to       R9C9B.C1 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495       R9C9B.C1 to       R9C9B.F1 SLICE_19
ROUTE         2     0.445       R9C9B.F1 to       R9C9D.C1 next_state_0_sqmuxa_7
CTOF_DEL    ---     0.495       R9C9D.C1 to       R9C9D.F1 SLICE_43
ROUTE         2     0.445       R9C9D.F1 to       R9C9D.C0 N_145
CTOF_DEL    ---     0.495       R9C9D.C0 to       R9C9D.F0 SLICE_43
ROUTE         1     1.296       R9C9D.F0 to   IOL_L9B.OPOS N_141_i (to clk_c)
                  --------
                    9.884   (39.6% logic, 60.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.433       B9.PADDI to     R5C10B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.606       B9.PADDI to    IOL_L9B.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.746ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[6]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:               9.560ns  (35.8% logic, 64.2% route), 7 logic levels.

 Constraint Details:

      9.560ns physical path delay SLICE_14 to ram_side_wr_en_pin_MGIOL meets
     14.286ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 14.306ns) by 4.746ns

 Physical Path Details:

      Data path SLICE_14 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C10D.CLK to      R5C10D.Q1 SLICE_14 (from clk_c)
ROUTE         2     1.079      R5C10D.Q1 to      R6C11B.D1 refresh_counter[6]
CTOF_DEL    ---     0.495      R6C11B.D1 to      R6C11B.F1 SLICE_56
ROUTE         1     0.436      R6C11B.F1 to      R6C11B.C0 un1_refresh_counterlt9
CTOF_DEL    ---     0.495      R6C11B.C0 to      R6C11B.F0 SLICE_56
ROUTE         1     0.626      R6C11B.F0 to      R6C11A.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495      R6C11A.D1 to      R6C11A.F1 SLICE_48
ROUTE         4     1.318      R6C11A.F1 to       R9C9B.C1 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495       R9C9B.C1 to       R9C9B.F1 SLICE_19
ROUTE         2     0.445       R9C9B.F1 to       R9C9D.C1 next_state_0_sqmuxa_7
CTOF_DEL    ---     0.495       R9C9D.C1 to       R9C9D.F1 SLICE_43
ROUTE         2     0.635       R9C9D.F1 to       R9C9A.D0 N_145
CTOF_DEL    ---     0.495       R9C9A.D0 to       R9C9A.F0 SLICE_47
ROUTE         1     1.599       R9C9A.F0 to   IOL_L9D.OPOS N_137_i (to clk_c)
                  --------
                    9.560   (35.8% logic, 64.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.433       B9.PADDI to     R5C10D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.606       B9.PADDI to    IOL_L9D.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.

Report:   92.174MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 70.000000 MHz ;    |   70.000 MHz|   92.174 MHz|   8  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 106
   Covered under: FREQUENCY PORT "clk" 70.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4399 paths, 1 nets, and 559 connections (56.24% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Fri Mar 21 09:49:24 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 70.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[13]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C13D.CLK to      R9C13D.Q0 SLICE_1 (from clk_c)
ROUTE         2     0.132      R9C13D.Q0 to      R9C13D.A0 delay_counter[13]
CTOF_DEL    ---     0.101      R9C13D.A0 to      R9C13D.F0 SLICE_1
ROUTE         1     0.000      R9C13D.F0 to     R9C13D.DI0 next_delay_counter[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.881       B9.PADDI to     R9C13D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.881       B9.PADDI to     R9C13D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[14]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[14]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C11D.CLK to      R5C11D.Q1 SLICE_10 (from clk_c)
ROUTE         2     0.132      R5C11D.Q1 to      R5C11D.A1 refresh_counter[14]
CTOF_DEL    ---     0.101      R5C11D.A1 to      R5C11D.F1 SLICE_10
ROUTE         1     0.000      R5C11D.F1 to     R5C11D.DI1 refresh_counter_3[14] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.881       B9.PADDI to     R5C11D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.881       B9.PADDI to     R5C11D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[13]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C11D.CLK to      R5C11D.Q0 SLICE_10 (from clk_c)
ROUTE         2     0.132      R5C11D.Q0 to      R5C11D.A0 refresh_counter[13]
CTOF_DEL    ---     0.101      R5C11D.A0 to      R5C11D.F0 SLICE_10
ROUTE         1     0.000      R5C11D.F0 to     R5C11D.DI0 refresh_counter_3[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.881       B9.PADDI to     R5C11D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.881       B9.PADDI to     R5C11D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[11]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[11]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C11C.CLK to      R5C11C.Q0 SLICE_11 (from clk_c)
ROUTE         2     0.132      R5C11C.Q0 to      R5C11C.A0 refresh_counter[11]
CTOF_DEL    ---     0.101      R5C11C.A0 to      R5C11C.F0 SLICE_11
ROUTE         1     0.000      R5C11C.F0 to     R5C11C.DI0 refresh_counter_3[11] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.881       B9.PADDI to     R5C11C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.881       B9.PADDI to     R5C11C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[12]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[12]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C11C.CLK to      R5C11C.Q1 SLICE_11 (from clk_c)
ROUTE         2     0.132      R5C11C.Q1 to      R5C11C.A1 refresh_counter[12]
CTOF_DEL    ---     0.101      R5C11C.A1 to      R5C11C.F1 SLICE_11
ROUTE         1     0.000      R5C11C.F1 to     R5C11C.DI1 refresh_counter_3[12] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.881       B9.PADDI to     R5C11C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.881       B9.PADDI to     R5C11C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[10]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[10]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C11B.CLK to      R5C11B.Q1 SLICE_12 (from clk_c)
ROUTE         2     0.132      R5C11B.Q1 to      R5C11B.A1 refresh_counter[10]
CTOF_DEL    ---     0.101      R5C11B.A1 to      R5C11B.F1 SLICE_12
ROUTE         1     0.000      R5C11B.F1 to     R5C11B.DI1 refresh_counter_3[10] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.881       B9.PADDI to     R5C11B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.881       B9.PADDI to     R5C11B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[9]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[9]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C11B.CLK to      R5C11B.Q0 SLICE_12 (from clk_c)
ROUTE         2     0.132      R5C11B.Q0 to      R5C11B.A0 refresh_counter[9]
CTOF_DEL    ---     0.101      R5C11B.A0 to      R5C11B.F0 SLICE_12
ROUTE         1     0.000      R5C11B.F0 to     R5C11B.DI0 refresh_counter_3[9] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.881       B9.PADDI to     R5C11B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.881       B9.PADDI to     R5C11B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[8]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[8]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C11A.CLK to      R5C11A.Q1 SLICE_13 (from clk_c)
ROUTE         2     0.132      R5C11A.Q1 to      R5C11A.A1 refresh_counter[8]
CTOF_DEL    ---     0.101      R5C11A.A1 to      R5C11A.F1 SLICE_13
ROUTE         1     0.000      R5C11A.F1 to     R5C11A.DI1 refresh_counter_3[8] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.881       B9.PADDI to     R5C11A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.881       B9.PADDI to     R5C11A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[7]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[7]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C11A.CLK to      R5C11A.Q0 SLICE_13 (from clk_c)
ROUTE         2     0.132      R5C11A.Q0 to      R5C11A.A0 refresh_counter[7]
CTOF_DEL    ---     0.101      R5C11A.A0 to      R5C11A.F0 SLICE_13
ROUTE         1     0.000      R5C11A.F0 to     R5C11A.DI0 refresh_counter_3[7] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.881       B9.PADDI to     R5C11A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.881       B9.PADDI to     R5C11A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[5]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[5]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C10D.CLK to      R5C10D.Q0 SLICE_14 (from clk_c)
ROUTE         2     0.132      R5C10D.Q0 to      R5C10D.A0 refresh_counter[5]
CTOF_DEL    ---     0.101      R5C10D.A0 to      R5C10D.F0 SLICE_14
ROUTE         1     0.000      R5C10D.F0 to     R5C10D.DI0 refresh_counter_3[5] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.881       B9.PADDI to     R5C10D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.881       B9.PADDI to     R5C10D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 70.000000 MHz ;    |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 106
   Covered under: FREQUENCY PORT "clk" 70.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4399 paths, 1 nets, and 559 connections (56.24% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


</pre></samp></body></html>
