<?xml version='1.0' encoding='utf-8'?>
<X2O><serial>NA</serial><subsystem>me0</subsystem><notes>NA</notes><power_module><powermod_serial>NA</powermod_serial><powermod_12V>NA</powermod_12V></power_module><kria_module><kria_serial>NA</kria_serial><kria_DNA>NA</kria_DNA></kria_module><optical_module><opticmod_serial>NA</opticmod_serial><opticmod_QSFPs><QSFP8><QSFP_NUMBER>NA</QSFP_NUMBER><type>QSFP+</type><vendor>Vitex</vendor><part_num>VQ-40SR4CP-EA</part_num><serial>VTX00154</serial><voltage>3.3073</voltage><spec_temperature>26.8193359375</spec_temperature><extended_temperature>26.806640625</extended_temperature><cage_num>8</cage_num><tx_channels><tx_chan0><power>0.0009303989880358805</power><bias>NA</bias><extinction_ratio>0.38896219230821</extinction_ratio><optical_modulation_amplitude>0.0008186096944558912</optical_modulation_amplitude><total_interval_error>6.8605373025861e-19</total_interval_error><deterministic_jitter>2.24077247223e-12</deterministic_jitter><random_jitter>1.80801743337e-12</random_jitter><total_jitter>2.573984237277e-11</total_jitter><total_width>3.7504703978195e-10</total_width><width_at_BER>3.6412120390841e-10</width_at_BER><high>-0.23970330477165</high><low>-0.61626376422136</low></tx_chan0><tx_chan1><power>0.0009358886662233588</power><bias>NA</bias><extinction_ratio>0.3946068978441572</extinction_ratio><optical_modulation_amplitude>0.0008125308196787175</optical_modulation_amplitude><total_interval_error>-1.176662511e-18</total_interval_error><deterministic_jitter>1.55790260811e-12</deterministic_jitter><random_jitter>1.72180747593e-12</random_jitter><total_jitter>2.426520911052e-11</total_jitter><total_width>3.7481547523662e-10</total_width><width_at_BER>3.6559583922348e-10</width_at_BER><high>-0.24362669793664</high><low>-0.61739087498885</low></tx_chan1><tx_chan2><power>0.0009321829933393696</power><bias>NA</bias><extinction_ratio>0.39036619330837086</extinction_ratio><optical_modulation_amplitude>0.0008174684762874347</optical_modulation_amplitude><total_interval_error>2.6574214881161e-19</total_interval_error><deterministic_jitter>1.45049020304e-12</deterministic_jitter><random_jitter>1.75556763847e-12</random_jitter><total_jitter>2.468881292295e-11</total_jitter><total_width>3.7458636371253e-10</total_width><width_at_BER>3.6517222725977e-10</width_at_BER><high>-0.24078642739</high><low>-0.61682192648222</low></tx_chan2><tx_chan3><power>0.0009302590869329783</power><bias>NA</bias><extinction_ratio>0.3893850150445574</extinction_ratio><optical_modulation_amplitude>0.000817671318204087</optical_modulation_amplitude><total_interval_error>3.12463647159e-18</total_interval_error><deterministic_jitter>1.67514050911e-12</deterministic_jitter><random_jitter>1.89426681547e-12</random_jitter><total_jitter>2.663818204199e-11</total_jitter><total_width>3.7512013333472e-10</total_width><width_at_BER>3.6322286275636e-10</width_at_BER><high>-0.23985477680223</high><low>-0.61598358317611</low><spec_power>-11.074501835450423</spec_power><avg_spec_power>-11.07254443708748</avg_spec_power><extended_power>-12.461305696949891</extended_power><avg_extended_power>-12.462408079908702</avg_extended_power><preFEC_BER_spec>0</preFEC_BER_spec><postFEC_BER_spec>0</postFEC_BER_spec><preFEC_BER_extended>0</preFEC_BER_extended><postFEC_BER_extended>0</postFEC_BER_extended><spec_power>0.12377388161078917</spec_power><avg_spec_power>0.12752887491215906</avg_spec_power><extended_power>-12.447366345724504</extended_power><avg_extended_power>-12.451083715489577</avg_extended_power><preFEC_BER_spec>0</preFEC_BER_spec><postFEC_BER_spec>0</postFEC_BER_spec><preFEC_BER_extended>0</preFEC_BER_extended><postFEC_BER_extended>0</postFEC_BER_extended><spec_power>-11.054258746804495</spec_power><avg_spec_power>-11.058662242577064</avg_spec_power><extended_power>-12.453153692244186</extended_power><avg_extended_power>-12.449499437452594</avg_extended_power><preFEC_BER_spec>0</preFEC_BER_spec><postFEC_BER_spec>0</postFEC_BER_spec><preFEC_BER_extended>0</preFEC_BER_extended><postFEC_BER_extended>0</postFEC_BER_extended><spec_power>-11.059061269074684</spec_power><avg_spec_power>-11.054308575280901</avg_spec_power><extended_power>-12.443095681546716</extended_power><avg_extended_power>-12.445573680590737</avg_extended_power><preFEC_BER_spec>65535</preFEC_BER_spec><postFEC_BER_spec>65535</postFEC_BER_spec><preFEC_BER_extended>65535</preFEC_BER_extended><postFEC_BER_extended>65535</postFEC_BER_extended></tx_chan3></tx_channels><rx_channels><rx_chan0 /><rx_chan1 /><rx_chan2 /><rx_chan3 /></rx_channels></QSFP8></opticmod_QSFPs></optical_module><FPGA_module><FPGA_serial>NA</FPGA_serial><FPGA_DNA>NA</FPGA_DNA><FPGA_monitor_off><status>OFF</status><V_12V0>{'V': 11.970825}</V_12V0><V_0V85_VCCINT_VUP>0.84875</V_0V85_VCCINT_VUP><I_0V85_VCCINT_VUP>1.205</I_0V85_VCCINT_VUP><T_loc_0V85_VCCINT_VUP>98304</T_loc_0V85_VCCINT_VUP><T_ext_0V85_VCCINT_VUP>98304</T_ext_0V85_VCCINT_VUP><V_0V9_MGTAVCC_VUP_S>0.8981250000000001</V_0V9_MGTAVCC_VUP_S><I_0V9_MGTAVCC_VUP_S>0.1285</I_0V9_MGTAVCC_VUP_S><T_loc_0V9_MGTAVCC_VUP_S>35.75</T_loc_0V9_MGTAVCC_VUP_S><T_ext_0V9_MGTAVCC_VUP_S>40.8125</T_ext_0V9_MGTAVCC_VUP_S><V_0V9_MGTAVCC_VUP_N>0.895625</V_0V9_MGTAVCC_VUP_N><I_0V9_MGTAVCC_VUP_N>0.16325</I_0V9_MGTAVCC_VUP_N><T_loc_0V9_MGTAVCC_VUP_N>NA</T_loc_0V9_MGTAVCC_VUP_N><T_ext_0V9_MGTAVCC_VUP_N>NA</T_ext_0V9_MGTAVCC_VUP_N><V_1V2_MGTAVCC_VUP_S>NA</V_1V2_MGTAVCC_VUP_S><I_1V2_MGTAVCC_VUP_S>NA</I_1V2_MGTAVCC_VUP_S><T_loc_1V2_MGTAVCC_VUP_S>NA</T_loc_1V2_MGTAVCC_VUP_S><T_ext_1V2_MGTAVCC_VUP_S>NA</T_ext_1V2_MGTAVCC_VUP_S><V_1V2_MGTAVCC_VUP_N /><I_1V2_MGTAVCC_VUP_N /><T_loc_1V2_MGTAVCC_VUP_N /><T_ext_1V2_MGTAVCC_VUP_N /><V_1V8_MGTVCCAUX_VUP_S /><V_1V8_MGTVCCAUX_VUP_N /><V_1V8_VCCAUX_VUP>1.796875</V_1V8_VCCAUX_VUP><I_1V8_VCCAUX_VUP>0.9570000000000001</I_1V8_VCCAUX_VUP><MACHXO2_V>1.796875</MACHXO2_V><V_2V5_OSC_NE>2.505</V_2V5_OSC_NE><V_2V5_OSC_NW>2.51625</V_2V5_OSC_NW><V_2V5_OSC_SE>0.0</V_2V5_OSC_SE><V_2V5_OSC_SW>2.5125</V_2V5_OSC_SW><LMK_SYNTH_V>3.2625</LMK_SYNTH_V><INTERMEDIATE_V>2.63375</INTERMEDIATE_V><INTERMEDIATE_I>0.5535000000000001</INTERMEDIATE_I><INTERMEDIATE_T_loc>41.4375</INTERMEDIATE_T_loc><INTERMEDIATE_T_ext>55.4375</INTERMEDIATE_T_ext><V_3V3_STANDBY>3.24125</V_3V3_STANDBY><FPGA_T_loc>NA</FPGA_T_loc><FPGA_T_ext>NA</FPGA_T_ext></FPGA_monitor_off><FPGA_monitor_unprogrammed><status>UNPROGRAMMED</status><V_12V0>{'V': 11.970825}</V_12V0><V_0V85_VCCINT_VUP>0.84875</V_0V85_VCCINT_VUP><I_0V85_VCCINT_VUP>1.2100000000000002</I_0V85_VCCINT_VUP><T_loc_0V85_VCCINT_VUP>98304</T_loc_0V85_VCCINT_VUP><T_ext_0V85_VCCINT_VUP>98304</T_ext_0V85_VCCINT_VUP><V_0V9_MGTAVCC_VUP_S>0.8981250000000001</V_0V9_MGTAVCC_VUP_S><I_0V9_MGTAVCC_VUP_S>0.128</I_0V9_MGTAVCC_VUP_S><T_loc_0V9_MGTAVCC_VUP_S>35.75</T_loc_0V9_MGTAVCC_VUP_S><T_ext_0V9_MGTAVCC_VUP_S>40.6875</T_ext_0V9_MGTAVCC_VUP_S><V_0V9_MGTAVCC_VUP_N>0.895625</V_0V9_MGTAVCC_VUP_N><I_0V9_MGTAVCC_VUP_N>0.16275</I_0V9_MGTAVCC_VUP_N><T_loc_0V9_MGTAVCC_VUP_N>NA</T_loc_0V9_MGTAVCC_VUP_N><T_ext_0V9_MGTAVCC_VUP_N>NA</T_ext_0V9_MGTAVCC_VUP_N><V_1V2_MGTAVCC_VUP_S>NA</V_1V2_MGTAVCC_VUP_S><I_1V2_MGTAVCC_VUP_S>NA</I_1V2_MGTAVCC_VUP_S><T_loc_1V2_MGTAVCC_VUP_S>NA</T_loc_1V2_MGTAVCC_VUP_S><T_ext_1V2_MGTAVCC_VUP_S>NA</T_ext_1V2_MGTAVCC_VUP_S><V_1V2_MGTAVCC_VUP_N /><I_1V2_MGTAVCC_VUP_N /><T_loc_1V2_MGTAVCC_VUP_N /><T_ext_1V2_MGTAVCC_VUP_N /><V_1V8_MGTVCCAUX_VUP_S /><V_1V8_MGTVCCAUX_VUP_N /><V_1V8_VCCAUX_VUP>1.796875</V_1V8_VCCAUX_VUP><I_1V8_VCCAUX_VUP>0.95725</I_1V8_VCCAUX_VUP><MACHXO2_V>1.796875</MACHXO2_V><V_2V5_OSC_NE>2.505</V_2V5_OSC_NE><V_2V5_OSC_NW>2.51625</V_2V5_OSC_NW><V_2V5_OSC_SE>0.0</V_2V5_OSC_SE><V_2V5_OSC_SW>2.5125</V_2V5_OSC_SW><LMK_SYNTH_V>3.2625</LMK_SYNTH_V><INTERMEDIATE_V>2.63375</INTERMEDIATE_V><INTERMEDIATE_I>0.55425</INTERMEDIATE_I><INTERMEDIATE_T_loc>41.4375</INTERMEDIATE_T_loc><INTERMEDIATE_T_ext>55.0625</INTERMEDIATE_T_ext><V_3V3_STANDBY>3.24125</V_3V3_STANDBY><FPGA_T_loc>NA</FPGA_T_loc><FPGA_T_ext>NA</FPGA_T_ext></FPGA_monitor_unprogrammed><FPGA_monitor_programmed><status>PROGRAMMED</status><V_12V0>{'V': 11.970825}</V_12V0><V_0V85_VCCINT_VUP>0.84875</V_0V85_VCCINT_VUP><I_0V85_VCCINT_VUP>1.2100000000000002</I_0V85_VCCINT_VUP><T_loc_0V85_VCCINT_VUP>98304</T_loc_0V85_VCCINT_VUP><T_ext_0V85_VCCINT_VUP>98304</T_ext_0V85_VCCINT_VUP><V_0V9_MGTAVCC_VUP_S>0.8981250000000001</V_0V9_MGTAVCC_VUP_S><I_0V9_MGTAVCC_VUP_S>0.12875</I_0V9_MGTAVCC_VUP_S><T_loc_0V9_MGTAVCC_VUP_S>35.75</T_loc_0V9_MGTAVCC_VUP_S><T_ext_0V9_MGTAVCC_VUP_S>40.75</T_ext_0V9_MGTAVCC_VUP_S><V_0V9_MGTAVCC_VUP_N>0.895625</V_0V9_MGTAVCC_VUP_N><I_0V9_MGTAVCC_VUP_N>0.162</I_0V9_MGTAVCC_VUP_N><T_loc_0V9_MGTAVCC_VUP_N>NA</T_loc_0V9_MGTAVCC_VUP_N><T_ext_0V9_MGTAVCC_VUP_N>NA</T_ext_0V9_MGTAVCC_VUP_N><V_1V2_MGTAVCC_VUP_S>NA</V_1V2_MGTAVCC_VUP_S><I_1V2_MGTAVCC_VUP_S>NA</I_1V2_MGTAVCC_VUP_S><T_loc_1V2_MGTAVCC_VUP_S>NA</T_loc_1V2_MGTAVCC_VUP_S><T_ext_1V2_MGTAVCC_VUP_S>NA</T_ext_1V2_MGTAVCC_VUP_S><V_1V2_MGTAVCC_VUP_N /><I_1V2_MGTAVCC_VUP_N /><T_loc_1V2_MGTAVCC_VUP_N /><T_ext_1V2_MGTAVCC_VUP_N /><V_1V8_MGTVCCAUX_VUP_S /><V_1V8_MGTVCCAUX_VUP_N /><V_1V8_VCCAUX_VUP>1.796875</V_1V8_VCCAUX_VUP><I_1V8_VCCAUX_VUP>0.9575</I_1V8_VCCAUX_VUP><MACHXO2_V>1.796875</MACHXO2_V><V_2V5_OSC_NE>2.505</V_2V5_OSC_NE><V_2V5_OSC_NW>2.51625</V_2V5_OSC_NW><V_2V5_OSC_SE>0.0</V_2V5_OSC_SE><V_2V5_OSC_SW>2.5125</V_2V5_OSC_SW><LMK_SYNTH_V>3.2625</LMK_SYNTH_V><INTERMEDIATE_V>2.63375</INTERMEDIATE_V><INTERMEDIATE_I>0.552</INTERMEDIATE_I><INTERMEDIATE_T_loc>41.375</INTERMEDIATE_T_loc><INTERMEDIATE_T_ext>55.3125</INTERMEDIATE_T_ext><V_3V3_STANDBY>3.24</V_3V3_STANDBY><FPGA_T_loc>NA</FPGA_T_loc><FPGA_T_ext>NA</FPGA_T_ext></FPGA_monitor_programmed><FPGA_monitor_25Gb><status>25GB</status><V_12V0>{'V': 11.970825}</V_12V0><V_0V85_VCCINT_VUP>0.84875</V_0V85_VCCINT_VUP><I_0V85_VCCINT_VUP>1.195</I_0V85_VCCINT_VUP><T_loc_0V85_VCCINT_VUP>98304</T_loc_0V85_VCCINT_VUP><T_ext_0V85_VCCINT_VUP>98304</T_ext_0V85_VCCINT_VUP><V_0V9_MGTAVCC_VUP_S>0.8981250000000001</V_0V9_MGTAVCC_VUP_S><I_0V9_MGTAVCC_VUP_S>0.128</I_0V9_MGTAVCC_VUP_S><T_loc_0V9_MGTAVCC_VUP_S>35.75</T_loc_0V9_MGTAVCC_VUP_S><T_ext_0V9_MGTAVCC_VUP_S>41.0625</T_ext_0V9_MGTAVCC_VUP_S><V_0V9_MGTAVCC_VUP_N>0.895625</V_0V9_MGTAVCC_VUP_N><I_0V9_MGTAVCC_VUP_N>0.1625</I_0V9_MGTAVCC_VUP_N><T_loc_0V9_MGTAVCC_VUP_N>NA</T_loc_0V9_MGTAVCC_VUP_N><T_ext_0V9_MGTAVCC_VUP_N>NA</T_ext_0V9_MGTAVCC_VUP_N><V_1V2_MGTAVCC_VUP_S>NA</V_1V2_MGTAVCC_VUP_S><I_1V2_MGTAVCC_VUP_S>NA</I_1V2_MGTAVCC_VUP_S><T_loc_1V2_MGTAVCC_VUP_S>NA</T_loc_1V2_MGTAVCC_VUP_S><T_ext_1V2_MGTAVCC_VUP_S>NA</T_ext_1V2_MGTAVCC_VUP_S><V_1V2_MGTAVCC_VUP_N /><I_1V2_MGTAVCC_VUP_N /><T_loc_1V2_MGTAVCC_VUP_N /><T_ext_1V2_MGTAVCC_VUP_N /><V_1V8_MGTVCCAUX_VUP_S /><V_1V8_MGTVCCAUX_VUP_N /><V_1V8_VCCAUX_VUP>1.7962500000000001</V_1V8_VCCAUX_VUP><I_1V8_VCCAUX_VUP>0.9562500000000002</I_1V8_VCCAUX_VUP><MACHXO2_V>1.7962500000000001</MACHXO2_V><V_2V5_OSC_NE>2.505</V_2V5_OSC_NE><V_2V5_OSC_NW>2.51625</V_2V5_OSC_NW><V_2V5_OSC_SE>0.0</V_2V5_OSC_SE><V_2V5_OSC_SW>2.5125</V_2V5_OSC_SW><LMK_SYNTH_V>3.2625</LMK_SYNTH_V><INTERMEDIATE_V>2.63375</INTERMEDIATE_V><INTERMEDIATE_I>0.5497500000000001</INTERMEDIATE_I><INTERMEDIATE_T_loc>41.4375</INTERMEDIATE_T_loc><INTERMEDIATE_T_ext>55.1875</INTERMEDIATE_T_ext><V_3V3_STANDBY>3.24</V_3V3_STANDBY><FPGA_T_loc>NA</FPGA_T_loc><FPGA_T_ext>NA</FPGA_T_ext></FPGA_monitor_25Gb><FPGA_25Gb_BER>NA</FPGA_25Gb_BER><FPGA_25Gb_eyescan>NA</FPGA_25Gb_eyescan><FPGA_25Gb_temperatures>NA</FPGA_25Gb_temperatures><FPGA_slow_BER>NA</FPGA_slow_BER></FPGA_module></X2O>