Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/Code/verarecovery/ise/pbkdf2-hmac-whirlpool/KDF/top_whirlpool_hash_tb_isim_beh.exe -prj D:/Code/verarecovery/ise/pbkdf2-hmac-whirlpool/KDF/top_whirlpool_hash_tb_beh.prj work.top_whirlpool_hash_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Code/verarecovery/ise/pbkdf2-hmac-whirlpool/KDF/../../../src/pbkdf2_hmac_whirlpool/rtl/whirlpool_wcipher_sbox.v" into library work
Analyzing Verilog file "D:/Code/verarecovery/ise/pbkdf2-hmac-whirlpool/KDF/../../../src/pbkdf2_hmac_whirlpool/rtl/WHIRLPOOL_WCIPHER_THETA.v" into library work
Analyzing Verilog file "D:/Code/verarecovery/ise/pbkdf2-hmac-whirlpool/KDF/../../../src/pbkdf2_hmac_whirlpool/rtl/WHIRLPOOL_WCIPHER_PI.v" into library work
Analyzing Verilog file "D:/Code/verarecovery/ise/pbkdf2-hmac-whirlpool/KDF/../../../src/pbkdf2_hmac_whirlpool/rtl/WHIRLPOOL_WCIPHER_GAMMA.v" into library work
Analyzing Verilog file "D:/Code/verarecovery/ise/pbkdf2-hmac-whirlpool/KDF/../../../src/pbkdf2_hmac_whirlpool/rtl/WHIRLPOOL_WCIPHER_ROUND.v" into library work
Analyzing Verilog file "D:/Code/verarecovery/ise/pbkdf2-hmac-whirlpool/KDF/../../../src/pbkdf2_hmac_whirlpool/rtl/Whirlpool_hash.v" into library work
Analyzing Verilog file "D:/Code/verarecovery/ise/pbkdf2-hmac-whirlpool/KDF/../../../src/pbkdf2_hmac_whirlpool/rtl/key_expansion.v" into library work
Analyzing Verilog file "D:/Code/verarecovery/ise/pbkdf2-hmac-whirlpool/KDF/../../../src/pbkdf2_hmac_whirlpool/rtl/top_whirlpool_hash.v" into library work
Analyzing Verilog file "D:/Code/verarecovery/ise/pbkdf2-hmac-whirlpool/KDF/../../../src/pbkdf2_hmac_whirlpool/tb/top_whirlpool_hash_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module WHIRLPOOL_WCIPHER_SBOX
Compiling module WHIRLPOOL_WCIPHER_GAMMA
Compiling module WHIRLPOOL_WCIPHER_PI
Compiling module WHIRLPOOL_WCIPHER_THETA
Compiling module WHIRLPOOL_WCIPHER_ROUND
Compiling module Whirlpool_hash
Compiling module key_expansion
Compiling module top_whirlpool_hash
Compiling module top_whirlpool_hash_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable D:/Code/verarecovery/ise/pbkdf2-hmac-whirlpool/KDF/top_whirlpool_hash_tb_isim_beh.exe
Fuse Memory Usage: 37468 KB
Fuse CPU Usage: 452 ms
