#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-863-ged7734c7)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x562be6bbbd00 .scope module, "UART_tb" "UART_tb" 2 16;
 .timescale 0 0;
P_0x562be6bbbe90 .param/l "BITS" 1 2 18, +C4<00000000000000000000000000001000>;
P_0x562be6bbbed0 .param/l "DUMMYDATA_A" 1 2 21, C4<01010101>;
P_0x562be6bbbf10 .param/l "DUMMYDATA_B" 1 2 22, C4<11001100>;
P_0x562be6bbbf50 .param/l "PARITY" 1 2 20, +C4<00000000000000000000000000000010>;
P_0x562be6bbbf90 .param/l "STOPBITS" 1 2 19, +C4<00000000000000000000000000000001>;
v0x562be6c2d980_0 .var "clk", 0 0;
v0x562be6c2da40_0 .var "data_ready", 0 0;
v0x562be6c2db00_0 .net "data_sent", 0 0, v0x562be6c2d5f0_0;  1 drivers
v0x562be6c2dc00_0 .var "rst", 0 0;
v0x562be6c2dcf0_0 .net "rx_data_ready", 0 0, v0x562be6c2c220_0;  1 drivers
v0x562be6c2dde0_0 .net "rxdata", 7 0, L_0x562be6be3200;  1 drivers
v0x562be6c2de80_0 .net "rxtx", 0 0, v0x562be6c2d810_0;  1 drivers
v0x562be6c2df70_0 .var "txdata", 7 0;
S_0x562be6c05370 .scope module, "RX" "UART_RX" 2 51, 3 13 0, S_0x562be6bbbd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "data";
    .port_info 4 /OUTPUT 1 "data_ready";
P_0x562be6c05550 .param/l "BITLEN" 1 3 18, +C4<00000000000000000000000000010000>;
P_0x562be6c05590 .param/l "BITS" 0 3 14, +C4<00000000000000000000000000001000>;
P_0x562be6c055d0 .param/l "NUM_STATES" 1 3 19, +C4<00000000000000000000000000000101>;
P_0x562be6c05610 .param/l "PARITY" 0 3 16, +C4<00000000000000000000000000000010>;
P_0x562be6c05650 .param/l "STATE_PARITY" 1 3 23, +C4<00000000000000000000000000001000>;
P_0x562be6c05690 .param/l "STATE_READING" 1 3 22, +C4<00000000000000000000000000000100>;
P_0x562be6c056d0 .param/l "STATE_START" 1 3 21, +C4<00000000000000000000000000000010>;
P_0x562be6c05710 .param/l "STATE_STOP" 1 3 24, +C4<00000000000000000000000000010000>;
P_0x562be6c05750 .param/l "STATE_WAIT" 1 3 20, +C4<00000000000000000000000000000001>;
P_0x562be6c05790 .param/l "STOPBITS" 0 3 15, +C4<00000000000000000000000000000001>;
L_0x562be6be3200 .functor BUFZ 8, v0x562be6c2c2e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x562be6bf4e90_0 .var "STATE", 4 0;
v0x562be6be98b0_0 .var "bitsread", 3 0;
v0x562be6c2bf40_0 .net "clk", 0 0, v0x562be6c2d980_0;  1 drivers
v0x562be6c2c010_0 .var "counter", 4 0;
v0x562be6c2c0f0_0 .net "data", 7 0, L_0x562be6be3200;  alias, 1 drivers
v0x562be6c2c220_0 .var "data_ready", 0 0;
v0x562be6c2c2e0_0 .var "outputbuffer", 7 0;
v0x562be6c2c3c0_0 .var "readbuffer", 7 0;
v0x562be6c2c4a0_0 .net "rst", 0 0, v0x562be6c2dc00_0;  1 drivers
v0x562be6c2c560_0 .net "rx", 0 0, v0x562be6c2d810_0;  alias, 1 drivers
E_0x562be6bfa180 .event posedge, v0x562be6c2bf40_0;
S_0x562be6c2c6c0 .scope module, "TX" "UART_TX" 2 39, 4 16 0, S_0x562be6bbbd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /INPUT 1 "data_ready";
    .port_info 4 /OUTPUT 1 "data_sent";
    .port_info 5 /OUTPUT 1 "tx";
P_0x562be6c2c870 .param/l "BITLEN" 1 4 21, +C4<00000000000000000000000000010000>;
P_0x562be6c2c8b0 .param/l "BITS" 0 4 17, +C4<00000000000000000000000000001000>;
P_0x562be6c2c8f0 .param/l "NUM_STATES" 1 4 28, +C4<00000000000000000000000000000101>;
P_0x562be6c2c930 .param/l "PARITY" 0 4 19, +C4<00000000000000000000000000000010>;
P_0x562be6c2c970 .param/l "STATE_PARITY" 1 4 26, +C4<00000000000000000000000000001000>;
P_0x562be6c2c9b0 .param/l "STATE_SEND" 1 4 25, +C4<00000000000000000000000000000100>;
P_0x562be6c2c9f0 .param/l "STATE_START" 1 4 24, +C4<00000000000000000000000000000010>;
P_0x562be6c2ca30 .param/l "STATE_STOP" 1 4 27, +C4<00000000000000000000000000010000>;
P_0x562be6c2ca70 .param/l "STATE_WAIT" 1 4 23, +C4<00000000000000000000000000000001>;
P_0x562be6c2cab0 .param/l "STOPBITS" 0 4 18, +C4<00000000000000000000000000000001>;
v0x562be6c2d0a0_0 .var "STATE", 4 0;
v0x562be6c2d180_0 .var "bits_sent", 3 0;
v0x562be6c2d260_0 .net "clk", 0 0, v0x562be6c2d980_0;  alias, 1 drivers
v0x562be6c2d360_0 .var "counter", 4 0;
v0x562be6c2d400_0 .net "data", 7 0, v0x562be6c2df70_0;  1 drivers
v0x562be6c2d530_0 .net "data_ready", 0 0, v0x562be6c2da40_0;  1 drivers
v0x562be6c2d5f0_0 .var "data_sent", 0 0;
v0x562be6c2d6b0_0 .net "rst", 0 0, v0x562be6c2dc00_0;  alias, 1 drivers
v0x562be6c2d750_0 .var "send_data", 7 0;
v0x562be6c2d810_0 .var "tx", 0 0;
    .scope S_0x562be6c2c6c0;
T_0 ;
    %wait E_0x562be6bfa180;
    %load/vec4 v0x562be6c2d6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x562be6c2d0a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562be6c2d180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562be6c2d750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x562be6c2d360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562be6c2d5f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x562be6c2d0a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x562be6c2d530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x562be6c2d0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562be6c2d5f0_0, 0;
    %load/vec4 v0x562be6c2d400_0;
    %assign/vec4 v0x562be6c2d750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x562be6c2d360_0, 0;
T_0.8 ;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562be6c2d810_0, 0;
    %load/vec4 v0x562be6c2d360_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x562be6c2d360_0, 0;
    %load/vec4 v0x562be6c2d360_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x562be6c2d360_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x562be6c2d0a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562be6c2d180_0, 0;
T_0.10 ;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x562be6c2d360_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x562be6c2d360_0, 0;
    %load/vec4 v0x562be6c2d750_0;
    %load/vec4 v0x562be6c2d180_0;
    %part/u 1;
    %assign/vec4 v0x562be6c2d810_0, 0;
    %load/vec4 v0x562be6c2d360_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x562be6c2d360_0, 0;
    %load/vec4 v0x562be6c2d180_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x562be6c2d180_0, 0;
    %load/vec4 v0x562be6c2d180_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562be6c2d180_0, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x562be6c2d0a0_0, 0;
T_0.14 ;
T_0.12 ;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x562be6c2d360_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x562be6c2d360_0, 0;
    %load/vec4 v0x562be6c2d750_0;
    %xor/r;
    %assign/vec4 v0x562be6c2d810_0, 0;
    %load/vec4 v0x562be6c2d360_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x562be6c2d360_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x562be6c2d0a0_0, 0;
T_0.16 ;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x562be6c2d360_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x562be6c2d360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562be6c2d810_0, 0;
    %load/vec4 v0x562be6c2d360_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x562be6c2d0a0_0, 0;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x562be6c2d810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562be6c2d5f0_0, 0;
T_0.18 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x562be6c05370;
T_1 ;
    %wait E_0x562be6bfa180;
    %load/vec4 v0x562be6c2c4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x562be6bf4e90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x562be6c2c010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562be6c2c2e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562be6be98b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562be6c2c3c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x562be6bf4e90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0x562be6c2c560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x562be6bf4e90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x562be6c2c010_0, 0;
T_1.8 ;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562be6c2c220_0, 0;
    %load/vec4 v0x562be6c2c010_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x562be6c2c010_0, 0;
    %load/vec4 v0x562be6c2c010_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x562be6bf4e90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x562be6c2c010_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x562be6c2c560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x562be6bf4e90_0, 0;
T_1.12 ;
T_1.11 ;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x562be6c2c010_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x562be6c2c010_0, 0;
    %load/vec4 v0x562be6c2c010_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0x562be6c2c3c0_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562be6c2c3c0_0, 4, 5;
    %load/vec4 v0x562be6c2c560_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562be6c2c3c0_0, 4, 5;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x562be6c2c010_0, 0;
    %load/vec4 v0x562be6be98b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x562be6be98b0_0, 0;
    %load/vec4 v0x562be6be98b0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x562be6bf4e90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x562be6c2c010_0, 0;
T_1.16 ;
T_1.14 ;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x562be6c2c010_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x562be6c2c010_0, 0;
    %load/vec4 v0x562be6c2c010_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %load/vec4 v0x562be6c2c560_0;
    %load/vec4 v0x562be6c2c3c0_0;
    %xor/r;
    %cmp/e;
    %jmp/0xz  T_1.20, 4;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x562be6bf4e90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x562be6c2c010_0, 0;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x562be6bf4e90_0, 0;
T_1.21 ;
T_1.18 ;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x562be6c2c010_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x562be6c2c010_0, 0;
    %load/vec4 v0x562be6c2c010_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_1.22, 4;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x562be6bf4e90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x562be6c2c010_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562be6be98b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562be6c2c3c0_0, 0;
    %load/vec4 v0x562be6c2c560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %load/vec4 v0x562be6c2c3c0_0;
    %assign/vec4 v0x562be6c2c2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562be6c2c220_0, 0;
T_1.24 ;
T_1.22 ;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x562be6bbbd00;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x562be6c2d980_0;
    %nor/r;
    %store/vec4 v0x562be6c2d980_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x562be6bbbd00;
T_3 ;
    %vpi_call 2 62 "$dumpfile", "UART.vcd" {0 0 0};
    %vpi_call 2 63 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562be6c2c6c0 {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562be6c05370 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562be6c2d980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562be6c2dc00_0, 0, 1;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x562be6c2df70_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562be6c2dc00_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562be6c2da40_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562be6c2da40_0, 0, 1;
    %delay 400, 0;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x562be6c2df70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562be6c2da40_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562be6c2da40_0, 0, 1;
    %delay 400, 0;
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "UART_tb.v";
    "UART_RX.v";
    "UART_TX.v";
