Information: Updating design information... (UID-85)
Warning: Design 'PIM_ALU_SYN_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1000
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Fri Jul 10 06:46:34 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss_1p08v_125c   Library: scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
Wire Load Model Mode: top

  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1431/Y (INVX10MTR)                                    0.059      0.315 f
  U1638/Y (INVX8MTR)                                     0.055      0.370 r
  U6979/Y (NAND2X4MTR)                                   0.042      0.412 f
  U12712/Y (INVX2MTR)                                    0.045      0.458 r
  U8076/S (ADDFHX2MTR)                                   0.259      0.716 r
  U16006/Y (XNOR2X8MTR)                                  0.086      0.802 r
  U7890/Y (INVX4MTR)                                     0.042      0.844 f
  U473/Y (OAI21X3MTR)                                    0.076      0.920 r
  U16204/Y (OAI2BB1X4MTR)                                0.065      0.984 f
  U288/Y (NOR2X6MTR)                                     0.078      1.063 r
  U9421/Y (OAI21X6MTR)                                   0.068      1.131 f
  U179/Y (AOI21X2MTR)                                    0.076      1.207 r
  U1809/Y (OAI21X2MTR)                                   0.061      1.267 f
  U7704/Y (XNOR2X2MTR)                                   0.074      1.341 f
  U7141/Y (NOR2X2MTR)                                    0.055      1.397 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1390/Y (INVX8MTR)                                     0.079      0.338 r
  U1823/Y (INVX12MTR)                                    0.056      0.394 f
  U1127/Y (NAND2X12MTR)                                  0.051      0.445 r
  U739/Y (XNOR2X4MTR)                                    0.091      0.536 r
  U12122/Y (XOR2X8MTR)                                   0.105      0.641 r
  U16452/Y (XNOR2X8MTR)                                  0.101      0.741 r
  U11937/Y (XOR2X8MTR)                                   0.099      0.840 r
  U13596/Y (XOR2X8MTR)                                   0.092      0.933 r
  U13590/Y (XNOR2X8MTR)                                  0.105      1.038 r
  U2511/Y (NAND2X3MTR)                                   0.078      1.115 f
  U16237/Y (OAI21X6MTR)                                  0.052      1.168 r
  U8016/Y (AOI21X8MTR)                                   0.039      1.206 f
  U11220/Y (XNOR2X1MTR)                                  0.103      1.310 f
  U9814/Y (NOR2X1MTR)                                    0.061      1.371 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX1MTR)
                                                         0.000      1.371 r
  data arrival time                                                 1.371

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.371
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U8679/Y (OAI21X2MTR)                                   0.075      0.956 f
  U9600/Y (AOI21X2MTR)                                   0.091      1.047 r
  U9566/Y (XNOR2X2MTR)                                   0.081      1.128 r
  U10424/Y (CLKNAND2X2MTR)                               0.069      1.197 f
  U5422/Y (OAI2B1X4MTR)                                  0.053      1.250 r
  U1825/Y (OAI22X4MTR)                                   0.070      1.320 f
  U17363/Y (OAI22X2MTR)                                  0.063      1.383 r
  U0_BANK_TOP/vACC_2_reg_5__1_/D (DFFRHQX2MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__1_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U904/Y (INVX2MTR)                                      0.077      0.189 r
  U6027/Y (NAND2X1MTR)                                   0.103      0.292 f
  U14437/Y (OAI22X1MTR)                                  0.109      0.401 r
  U7500/Y (NOR2X2MTR)                                    0.041      0.442 f
  U4683/Y (AND4X2MTR)                                    0.106      0.548 f
  U9120/Y (NAND2X4MTR)                                   0.054      0.602 r
  U9046/Y (INVX2MTR)                                     0.040      0.643 f
  U1256/Y (NAND2X4MTR)                                   0.047      0.689 r
  U7811/Y (INVX1MTR)                                     0.049      0.738 f
  U2366/Y (AOI2B1X4MTR)                                  0.073      0.811 r
  U5168/Y (OAI21X6MTR)                                   0.068      0.879 f
  U514/Y (NAND2X6MTR)                                    0.050      0.929 r
  U1805/Y (NAND2X12MTR)                                  0.049      0.978 f
  U1371/Y (NAND2X2MTR)                                   0.039      1.017 r
  U10402/Y (NAND2X2MTR)                                  0.047      1.064 f
  U12976/Y (XNOR2X2MTR)                                  0.073      1.137 f
  U12979/Y (OAI22X4MTR)                                  0.076      1.213 r
  U5657/Y (NAND2X4MTR)                                   0.053      1.266 f
  U8336/Y (NAND3X4MTR)                                   0.051      1.316 r
  U11432/Y (NAND2X2MTR)                                  0.044      1.360 f
  U13016/Y (OAI2BB1X2MTR)                                0.040      1.400 r
  U0_BANK_TOP/vACC_2_reg_1__4_/D (DFFRHQX4MTR)           0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_366_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U12133/Y (BUFX20MTR)                                   0.067      0.412 r
  U9127/Y (INVX4MTR)                                     0.040      0.452 f
  U16904/Y (CLKNAND2X2MTR)                               0.035      0.487 r
  U871/Y (NAND4X2MTR)                                    0.131      0.618 f
  U7739/Y (NOR2X4MTR)                                    0.113      0.731 r
  U7305/Y (NAND2X6MTR)                                   0.074      0.804 f
  U10672/Y (NOR2X4MTR)                                   0.084      0.888 r
  U16933/Y (NAND3X2MTR)                                  0.116      1.004 f
  U11856/Y (CLKNAND2X2MTR)                               0.061      1.065 r
  U257/Y (NOR2X2MTR)                                     0.042      1.108 f
  U5390/Y (OAI21X4MTR)                                   0.051      1.158 r
  U8089/Y (NOR2X3MTR)                                    0.047      1.205 f
  U10314/Y (OAI22X2MTR)                                  0.079      1.284 r
  U112/Y (AOI2BB1X4MTR)                                  0.057      1.340 f
  U2726/Y (NOR2X2MTR)                                    0.056      1.396 r
  PIM_result_reg_366_/D (DFFRHQX4MTR)                    0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_366_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U1597/Y (INVX16MTR)                                    0.043      0.370 r
  U1231/Y (INVX10MTR)                                    0.034      0.403 f
  U4120/Y (NOR2BX4MTR)                                   0.050      0.454 r
  U10267/Y (NAND3BX4MTR)                                 0.077      0.531 r
  U7389/Y (NAND2X2MTR)                                   0.070      0.601 f
  U7362/Y (CLKNAND2X2MTR)                                0.068      0.669 r
  U2074/Y (NOR2BX2MTR)                                   0.118      0.786 r
  U2983/Y (NAND2X2MTR)                                   0.079      0.865 f
  U2921/Y (INVX4MTR)                                     0.057      0.922 r
  U4888/Y (AND2X1MTR)                                    0.087      1.010 r
  U327/Y (NAND2X2MTR)                                    0.065      1.075 f
  U7602/Y (OAI2B11X4MTR)                                 0.096      1.171 r
  U12228/Y (NAND2X2MTR)                                  0.067      1.237 f
  U16508/Y (OAI22X4MTR)                                  0.087      1.324 r
  U11095/Y (OAI22X1MTR)                                  0.082      1.406 f
  U0_BANK_TOP/vACC_3_reg_6__5_/D (DFFRHQX4MTR)           0.000      1.406 f
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1431/Y (INVX10MTR)                                    0.059      0.315 f
  U1641/Y (INVX10MTR)                                    0.051      0.366 r
  U1003/Y (NAND2X4MTR)                                   0.071      0.437 f
  U4112/Y (INVX4MTR)                                     0.047      0.484 r
  U4035/CO (ADDHX4MTR)                                   0.107      0.591 r
  U16272/Y (OAI21X2MTR)                                  0.052      0.643 f
  U14547/Y (OAI2B1X2MTR)                                 0.066      0.709 r
  U8956/Y (INVX2MTR)                                     0.045      0.755 f
  U11640/Y (OAI2B1X1MTR)                                 0.142      0.897 f
  U2553/Y (XNOR2X2MTR)                                   0.114      1.011 r
  U1452/Y (NAND2X4MTR)                                   0.069      1.080 f
  U12797/Y (OAI21X4MTR)                                  0.101      1.181 r
  U1454/Y (AOI21X2MTR)                                   0.063      1.244 f
  U2343/Y (OAI21X2MTR)                                   0.046      1.291 r
  U16276/Y (XNOR2X2MTR)                                  0.050      1.341 f
  U7140/Y (NOR2X2MTR)                                    0.055      1.396 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U1349/Y (INVX14MTR)                                    0.038      0.411 f
  U1260/Y (INVX12MTR)                                    0.030      0.441 r
  U4505/Y (CLKNAND2X4MTR)                                0.029      0.470 f
  U854/Y (OAI2BB1X2MTR)                                  0.038      0.508 r
  U1153/Y (INVX3MTR)                                     0.029      0.537 f
  U9716/Y (NAND3X4MTR)                                   0.034      0.571 r
  U13724/Y (NAND2X6MTR)                                  0.046      0.617 f
  U13717/Y (CLKNAND2X8MTR)                               0.043      0.660 r
  U9154/Y (NOR2X4MTR)                                    0.031      0.691 f
  U9419/Y (NOR2X2MTR)                                    0.069      0.760 r
  U7130/Y (CLKNAND2X4MTR)                                0.057      0.817 f
  U6316/Y (NAND2X4MTR)                                   0.051      0.868 r
  U589/Y (NAND2X6MTR)                                    0.050      0.918 f
  U10906/Y (CLKNAND2X4MTR)                               0.045      0.963 r
  U10451/Y (AOI21X2MTR)                                  0.054      1.017 f
  U2459/Y (XNOR2X2MTR)                                   0.078      1.095 f
  U8746/Y (OAI22X4MTR)                                   0.096      1.191 r
  U4999/Y (NOR2X4MTR)                                    0.045      1.236 f
  U12929/Y (MXI2X6MTR)                                   0.067      1.303 r
  U2535/Y (CLKNAND2X2MTR)                                0.055      1.358 f
  U1504/Y (OAI2BB1X2MTR)                                 0.042      1.400 r
  U0_BANK_TOP/vACC_0_reg_0__4_/D (DFFRHQX4MTR)           0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1375/Y (INVX16MTR)                                    0.057      0.313 f
  U1814/Y (INVX16MTR)                                    0.053      0.366 r
  U1133/Y (BUFX4MTR)                                     0.091      0.457 r
  U10035/Y (NAND2X2MTR)                                  0.056      0.513 f
  U11724/Y (NOR2X2MTR)                                   0.082      0.596 r
  U15170/Y (INVX1MTR)                                    0.047      0.643 f
  U3011/Y (AND2X2MTR)                                    0.104      0.747 f
  U2971/Y (XNOR2X8MTR)                                   0.084      0.830 f
  U533/Y (NOR2X6MTR)                                     0.076      0.907 r
  U2995/Y (CLKNAND2X2MTR)                                0.063      0.970 f
  U17082/Y (INVX2MTR)                                    0.050      1.020 r
  U1941/Y (AOI21X4MTR)                                   0.031      1.051 f
  U1940/Y (AOI2BB1X4MTR)                                 0.113      1.164 f
  U145/Y (NAND2X2MTR)                                    0.059      1.223 r
  U7613/Y (AND2X8MTR)                                    0.097      1.320 r
  U1753/Y (NOR2X4MTR)                                    0.030      1.350 f
  U2365/Y (NOR2X2MTR)                                    0.053      1.403 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.403 r
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U9448/Y (OAI21X8MTR)                                   0.068      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.091      1.040 r
  U5890/Y (INVX4MTR)                                     0.037      1.077 f
  U9508/Y (NAND2X6MTR)                                   0.040      1.116 r
  U200/Y (INVX4MTR)                                      0.031      1.148 f
  U5350/Y (NAND2X2MTR)                                   0.043      1.191 r
  U6318/Y (OAI2B11X4MTR)                                 0.078      1.269 f
  U17246/Y (OAI22X2MTR)                                  0.065      1.333 r
  U0_BANK_TOP/vACC_1_reg_5__16_/D (DFFRQX2MTR)           0.000      1.333 r
  data arrival time                                                 1.333

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__16_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.181      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.333
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_29_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U12074/Y (BUFX16MTR)                                   0.081      0.453 f
  U12076/Y (INVX8MTR)                                    0.035      0.488 r
  U9924/Y (CLKNAND2X2MTR)                                0.039      0.527 f
  U3287/Y (AND2X4MTR)                                    0.077      0.604 f
  U3887/Y (AND2X4MTR)                                    0.078      0.681 f
  U11755/Y (INVX4MTR)                                    0.052      0.734 r
  U11752/Y (NOR2X2MTR)                                   0.033      0.767 f
  U3271/Y (CLKNAND2X2MTR)                                0.037      0.804 r
  U7641/Y (INVX2MTR)                                     0.036      0.839 f
  U2841/Y (CLKNAND2X4MTR)                                0.041      0.881 r
  U380/Y (INVX4MTR)                                      0.037      0.918 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.971 r
  U3084/Y (NAND3X2MTR)                                   0.077      1.047 f
  U10323/Y (NOR2X4MTR)                                   0.100      1.147 r
  U4821/Y (OAI2B1X4MTR)                                  0.061      1.208 f
  U3696/Y (AOI22X2MTR)                                   0.132      1.340 r
  U11386/Y (NOR2X1MTR)                                   0.058      1.398 f
  PIM_result_reg_29_/D (DFFRHQX2MTR)                     0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_29_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_157_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U12074/Y (BUFX16MTR)                                   0.081      0.453 f
  U12076/Y (INVX8MTR)                                    0.035      0.488 r
  U9924/Y (CLKNAND2X2MTR)                                0.039      0.527 f
  U3287/Y (AND2X4MTR)                                    0.077      0.604 f
  U3887/Y (AND2X4MTR)                                    0.078      0.681 f
  U11755/Y (INVX4MTR)                                    0.052      0.734 r
  U11752/Y (NOR2X2MTR)                                   0.033      0.767 f
  U3271/Y (CLKNAND2X2MTR)                                0.037      0.804 r
  U7641/Y (INVX2MTR)                                     0.036      0.839 f
  U2841/Y (CLKNAND2X4MTR)                                0.041      0.881 r
  U380/Y (INVX4MTR)                                      0.037      0.918 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.971 r
  U3084/Y (NAND3X2MTR)                                   0.077      1.047 f
  U10323/Y (NOR2X4MTR)                                   0.100      1.147 r
  U4821/Y (OAI2B1X4MTR)                                  0.061      1.208 f
  U3696/Y (AOI22X2MTR)                                   0.132      1.340 r
  U2654/Y (NOR2X1MTR)                                    0.058      1.398 f
  PIM_result_reg_157_/D (DFFRHQX2MTR)                    0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_157_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_285_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U12074/Y (BUFX16MTR)                                   0.081      0.453 f
  U12076/Y (INVX8MTR)                                    0.035      0.488 r
  U9924/Y (CLKNAND2X2MTR)                                0.039      0.527 f
  U3287/Y (AND2X4MTR)                                    0.077      0.604 f
  U3887/Y (AND2X4MTR)                                    0.078      0.681 f
  U11755/Y (INVX4MTR)                                    0.052      0.734 r
  U11752/Y (NOR2X2MTR)                                   0.033      0.767 f
  U3271/Y (CLKNAND2X2MTR)                                0.037      0.804 r
  U7641/Y (INVX2MTR)                                     0.036      0.839 f
  U2841/Y (CLKNAND2X4MTR)                                0.041      0.881 r
  U380/Y (INVX4MTR)                                      0.037      0.918 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.971 r
  U3084/Y (NAND3X2MTR)                                   0.077      1.047 f
  U10323/Y (NOR2X4MTR)                                   0.100      1.147 r
  U4821/Y (OAI2B1X4MTR)                                  0.061      1.208 f
  U3696/Y (AOI22X2MTR)                                   0.132      1.340 r
  U11383/Y (NOR2X1MTR)                                   0.058      1.398 f
  PIM_result_reg_285_/D (DFFRHQX2MTR)                    0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_285_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_413_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U12074/Y (BUFX16MTR)                                   0.081      0.453 f
  U12076/Y (INVX8MTR)                                    0.035      0.488 r
  U9924/Y (CLKNAND2X2MTR)                                0.039      0.527 f
  U3287/Y (AND2X4MTR)                                    0.077      0.604 f
  U3887/Y (AND2X4MTR)                                    0.078      0.681 f
  U11755/Y (INVX4MTR)                                    0.052      0.734 r
  U11752/Y (NOR2X2MTR)                                   0.033      0.767 f
  U3271/Y (CLKNAND2X2MTR)                                0.037      0.804 r
  U7641/Y (INVX2MTR)                                     0.036      0.839 f
  U2841/Y (CLKNAND2X4MTR)                                0.041      0.881 r
  U380/Y (INVX4MTR)                                      0.037      0.918 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.971 r
  U3084/Y (NAND3X2MTR)                                   0.077      1.047 f
  U10323/Y (NOR2X4MTR)                                   0.100      1.147 r
  U4821/Y (OAI2B1X4MTR)                                  0.061      1.208 f
  U3696/Y (AOI22X2MTR)                                   0.132      1.340 r
  U4244/Y (NOR2X1MTR)                                    0.058      1.398 f
  PIM_result_reg_413_/D (DFFRHQX2MTR)                    0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_413_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U8921/Y (BUFX16MTR)                                    0.102      0.377 f
  U1752/Y (INVX8MTR)                                     0.038      0.416 r
  U10254/Y (OAI2BB1X2MTR)                                0.091      0.507 r
  U9369/Y (NAND2BX2MTR)                                  0.054      0.561 f
  U4272/Y (OAI211X4MTR)                                  0.058      0.618 r
  U3242/Y (NAND3X3MTR)                                   0.116      0.734 f
  U2325/Y (INVX2MTR)                                     0.107      0.841 r
  U5930/Y (NAND4X4MTR)                                   0.105      0.946 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.022 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.093 f
  U1782/Y (NAND2X6MTR)                                   0.053      1.146 r
  U13335/Y (NOR2X12MTR)                                  0.035      1.182 f
  U4815/Y (OAI21X3MTR)                                   0.075      1.257 r
  U4807/Y (INVX3MTR)                                     0.049      1.306 f
  U2634/Y (OAI22X1MTR)                                   0.057      1.363 r
  U0_BANK_TOP/vACC_3_reg_7__21_/D (DFFRHQX1MTR)          0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U2008/Y (INVX6MTR)                                     0.037      0.372 f
  U8665/Y (CLKNAND2X2MTR)                                0.032      0.404 r
  U9103/Y (NAND4X2MTR)                                   0.100      0.503 f
  U2462/Y (NAND2X4MTR)                                   0.059      0.563 r
  U1581/Y (CLKNAND2X4MTR)                                0.067      0.630 f
  U1421/Y (INVX4MTR)                                     0.039      0.669 r
  U7346/Y (NAND2X4MTR)                                   0.044      0.713 f
  U6511/Y (INVX4MTR)                                     0.038      0.750 r
  U10047/Y (NOR2X4MTR)                                   0.025      0.775 f
  U1526/Y (OAI2BB1X4MTR)                                 0.086      0.861 f
  U632/Y (NAND2X6MTR)                                    0.047      0.908 r
  U554/Y (NAND2X6MTR)                                    0.059      0.967 f
  U5117/Y (INVX4MTR)                                     0.047      1.015 r
  U2042/Y (NAND2X6MTR)                                   0.042      1.057 f
  U1869/Y (OAI2B11X4MTR)                                 0.083      1.139 r
  U1866/Y (OAI21X4MTR)                                   0.061      1.200 f
  U1438/Y (OAI21BX4MTR)                                  0.075      1.275 r
  U16287/Y (OAI2BB1X4MTR)                                0.064      1.338 f
  U1821/Y (NAND2X2MTR)                                   0.041      1.379 r
  U2041/Y (OAI2BB1X2MTR)                                 0.040      1.420 f
  U0_BANK_TOP/vACC_2_reg_3__3_/D (DFFRHQX4MTR)           0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U1891/Y (NOR2BX4MTR)                                   0.073      0.195 f
  U4210/Y (INVX3MTR)                                     0.050      0.245 r
  U5292/Y (NOR2X1MTR)                                    0.041      0.286 f
  U8495/Y (AOI2BB1X1MTR)                                 0.061      0.346 r
  U7896/Y (OAI22X1MTR)                                   0.067      0.413 f
  U7157/Y (NOR2X1MTR)                                    0.067      0.480 r
  U955/Y (CLKNAND2X2MTR)                                 0.059      0.539 f
  U954/Y (INVX3MTR)                                      0.056      0.595 r
  U2720/Y (NAND2X4MTR)                                   0.048      0.643 f
  U16149/Y (NOR2X4MTR)                                   0.076      0.719 r
  U6936/Y (OAI21X4MTR)                                   0.066      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.042      0.826 r
  U2934/Y (NAND2X4MTR)                                   0.051      0.877 f
  U1471/Y (NAND2X8MTR)                                   0.042      0.919 r
  U5932/Y (NAND2X6MTR)                                   0.048      0.967 f
  U1912/Y (AOI21X4MTR)                                   0.076      1.043 r
  U2375/Y (XNOR2X2MTR)                                   0.079      1.122 r
  U260/Y (NOR2X2MTR)                                     0.054      1.176 f
  U9340/Y (NOR2X4MTR)                                    0.078      1.255 r
  U7174/Y (OAI22X4MTR)                                   0.059      1.314 f
  U1559/Y (OAI2BB1X2MTR)                                 0.089      1.403 f
  U0_BANK_TOP/vACC_2_reg_6__3_/D (DFFRHQX2MTR)           0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__3_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.111      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1375/Y (INVX16MTR)                                    0.078      0.337 r
  U1814/Y (INVX16MTR)                                    0.051      0.388 f
  U1296/Y (INVX12MTR)                                    0.040      0.428 r
  U3497/Y (NOR2X4MTR)                                    0.027      0.455 f
  U4127/Y (INVX2MTR)                                     0.028      0.483 r
  U16622/Y (NAND2X2MTR)                                  0.058      0.541 f
  U13515/Y (OAI21X3MTR)                                  0.084      0.625 r
  U851/Y (OAI21BX4MTR)                                   0.094      0.719 r
  U733/Y (AOI21X4MTR)                                    0.071      0.789 f
  U16422/Y (XNOR2X8MTR)                                  0.086      0.875 f
  U574/Y (NOR2X8MTR)                                     0.065      0.940 r
  U11933/Y (NAND2BX4MTR)                                 0.089      1.029 r
  U8175/Y (NAND2X4MTR)                                   0.046      1.075 f
  U11272/Y (CLKNAND2X4MTR)                               0.036      1.110 r
  U8741/Y (AOI21X2MTR)                                   0.058      1.169 f
  U17025/Y (AOI21X2MTR)                                  0.095      1.263 r
  U16484/Y (NAND3BX4MTR)                                 0.072      1.335 f
  U65/Y (NOR2X1MTR)                                      0.066      1.401 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.401 r
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U10184/Y (INVX4MTR)                                    0.044      0.159 r
  U1333/Y (INVX4MTR)                                     0.040      0.199 f
  U4198/Y (NAND2X2MTR)                                   0.068      0.267 r
  U7516/Y (NOR2X1MTR)                                    0.049      0.315 f
  U11134/Y (NAND3BX2MTR)                                 0.110      0.425 f
  U6001/Y (NOR2X1MTR)                                    0.078      0.503 r
  U956/Y (NAND3X4MTR)                                    0.085      0.588 f
  U546/Y (INVX4MTR)                                      0.063      0.651 r
  U802/Y (NOR2X4MTR)                                     0.045      0.696 f
  U9617/Y (NOR2X2MTR)                                    0.079      0.775 r
  U9872/Y (OAI2BB1X4MTR)                                 0.108      0.883 r
  U8950/Y (CLKNAND2X4MTR)                                0.048      0.931 f
  U2911/Y (NAND2X8MTR)                                   0.048      0.979 r
  U2172/Y (CLKNAND2X2MTR)                                0.046      1.025 f
  U11011/Y (CLKNAND2X2MTR)                               0.040      1.066 r
  U1936/Y (XNOR2X2MTR)                                   0.073      1.138 r
  U2082/Y (NAND2X4MTR)                                   0.067      1.206 f
  U9157/Y (NAND3X4MTR)                                   0.057      1.263 r
  U2487/Y (MXI2X6MTR)                                    0.062      1.324 f
  U15892/Y (OAI22X2MTR)                                  0.062      1.387 r
  U0_BANK_TOP/vACC_0_reg_2__7_/D (DFFRHQX4MTR)           0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U7022/Y (CLKNAND2X16MTR)                               0.067      0.304 f
  U1873/Y (INVX16MTR)                                    0.046      0.349 r
  U1570/Y (INVX20MTR)                                    0.032      0.382 f
  U1084/Y (OR2X8MTR)                                     0.089      0.470 f
  U2006/Y (NOR2X4MTR)                                    0.054      0.524 r
  U2196/Y (XNOR2X2MTR)                                   0.124      0.649 r
  U4481/Y (OAI2BB1X4MTR)                                 0.137      0.786 r
  U568/Y (OAI21X2MTR)                                    0.063      0.849 f
  U16003/Y (OAI2BB1X4MTR)                                0.064      0.913 r
  U1533/Y (OAI21X2MTR)                                   0.066      0.979 f
  U11463/Y (OAI2BB1X4MTR)                                0.059      1.038 r
  U9568/Y (CLKNAND2X4MTR)                                0.062      1.100 f
  U9498/Y (OAI21X3MTR)                                   0.098      1.197 r
  U11681/Y (AOI21X2MTR)                                  0.060      1.257 f
  U15187/Y (OAI21X1MTR)                                  0.039      1.297 r
  U70/Y (NOR2BX2MTR)                                     0.096      1.392 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_/Q (DFFRHQX1MTR)
                                                         0.154      0.154 f
  U11299/Y (NAND2X2MTR)                                  0.084      0.238 r
  U11274/Y (INVX2MTR)                                    0.051      0.289 f
  U5904/Y (AOI22X1MTR)                                   0.089      0.378 r
  U16187/Y (CLKNAND2X2MTR)                               0.052      0.430 f
  U9843/Y (NOR2X2MTR)                                    0.076      0.507 r
  U8457/Y (NAND2BX4MTR)                                  0.081      0.588 f
  U7829/Y (INVX2MTR)                                     0.052      0.640 r
  U9386/Y (NAND2X3MTR)                                   0.057      0.697 f
  U16203/Y (OAI2B1X8MTR)                                 0.105      0.801 f
  U8602/Y (AOI21X8MTR)                                   0.096      0.898 r
  U5889/Y (NAND2X6MTR)                                   0.065      0.962 f
  U2228/Y (AOI21X8MTR)                                   0.062      1.024 r
  U2550/Y (XNOR2X2MTR)                                   0.080      1.105 r
  U16330/Y (OAI22X4MTR)                                  0.082      1.187 f
  U2110/Y (NOR2X4MTR)                                    0.077      1.264 r
  U2419/Y (MXI2X6MTR)                                    0.069      1.333 f
  U5068/Y (CLKNAND2X2MTR)                                0.043      1.376 r
  U12983/Y (OAI2BB1X2MTR)                                0.044      1.420 f
  U0_BANK_TOP/vACC_1_reg_0__2_/D (DFFRHQX4MTR)           0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U1349/Y (INVX14MTR)                                    0.038      0.411 f
  U1260/Y (INVX12MTR)                                    0.030      0.441 r
  U4505/Y (CLKNAND2X4MTR)                                0.029      0.470 f
  U854/Y (OAI2BB1X2MTR)                                  0.038      0.508 r
  U1153/Y (INVX3MTR)                                     0.029      0.537 f
  U9716/Y (NAND3X4MTR)                                   0.034      0.571 r
  U13724/Y (NAND2X6MTR)                                  0.046      0.617 f
  U13717/Y (CLKNAND2X8MTR)                               0.043      0.660 r
  U9154/Y (NOR2X4MTR)                                    0.031      0.691 f
  U9419/Y (NOR2X2MTR)                                    0.069      0.760 r
  U7130/Y (CLKNAND2X4MTR)                                0.057      0.817 f
  U6316/Y (NAND2X4MTR)                                   0.051      0.868 r
  U589/Y (NAND2X6MTR)                                    0.050      0.918 f
  U10906/Y (CLKNAND2X4MTR)                               0.045      0.963 r
  U10451/Y (AOI21X2MTR)                                  0.054      1.017 f
  U2459/Y (XNOR2X2MTR)                                   0.078      1.095 f
  U8746/Y (OAI22X4MTR)                                   0.096      1.191 r
  U4999/Y (NOR2X4MTR)                                    0.045      1.236 f
  U12929/Y (MXI2X6MTR)                                   0.067      1.303 r
  U2533/Y (CLKNAND2X2MTR)                                0.055      1.358 f
  U13238/Y (OAI2BB1X2MTR)                                0.042      1.400 r
  U0_BANK_TOP/vACC_1_reg_0__4_/D (DFFRHQX4MTR)           0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U1597/Y (INVX16MTR)                                    0.036      0.304 f
  U1231/Y (INVX10MTR)                                    0.039      0.343 r
  U9348/Y (OAI2B2X4MTR)                                  0.048      0.391 f
  U12116/Y (AOI21X4MTR)                                  0.070      0.461 r
  U12823/Y (OAI2BB1X4MTR)                                0.061      0.523 f
  U2468/Y (NAND2X4MTR)                                   0.043      0.566 r
  U8591/Y (INVX4MTR)                                     0.032      0.598 f
  U16673/Y (NOR2X2MTR)                                   0.088      0.686 r
  U723/Y (NOR2X2MTR)                                     0.055      0.741 f
  U1806/Y (AND2X4MTR)                                    0.087      0.828 f
  U1944/Y (NOR2BX8MTR)                                   0.077      0.905 r
  U12917/Y (OAI21X6MTR)                                  0.058      0.963 f
  U305/Y (INVX4MTR)                                      0.042      1.005 r
  U412/Y (NAND2X6MTR)                                    0.064      1.069 f
  U2034/Y (NAND2X4MTR)                                   0.044      1.113 r
  U2139/Y (INVX4MTR)                                     0.033      1.146 f
  U1784/Y (AOI21X2MTR)                                   0.073      1.218 r
  U16507/Y (OAI2B11X4MTR)                                0.090      1.308 f
  U9093/Y (OAI2B1X8MTR)                                  0.050      1.358 r
  U12942/Y (OAI22X2MTR)                                  0.054      1.412 f
  U0_BANK_TOP/vACC_1_reg_7__5_/D (DFFRHQX4MTR)           0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U1349/Y (INVX14MTR)                                    0.038      0.411 f
  U1260/Y (INVX12MTR)                                    0.030      0.441 r
  U4505/Y (CLKNAND2X4MTR)                                0.029      0.470 f
  U854/Y (OAI2BB1X2MTR)                                  0.038      0.508 r
  U1153/Y (INVX3MTR)                                     0.029      0.537 f
  U9716/Y (NAND3X4MTR)                                   0.034      0.571 r
  U13724/Y (NAND2X6MTR)                                  0.046      0.617 f
  U13717/Y (CLKNAND2X8MTR)                               0.043      0.660 r
  U9154/Y (NOR2X4MTR)                                    0.031      0.691 f
  U9419/Y (NOR2X2MTR)                                    0.069      0.760 r
  U7130/Y (CLKNAND2X4MTR)                                0.057      0.817 f
  U6316/Y (NAND2X4MTR)                                   0.051      0.868 r
  U589/Y (NAND2X6MTR)                                    0.050      0.918 f
  U10906/Y (CLKNAND2X4MTR)                               0.045      0.963 r
  U10451/Y (AOI21X2MTR)                                  0.054      1.017 f
  U2459/Y (XNOR2X2MTR)                                   0.078      1.095 f
  U8746/Y (OAI22X4MTR)                                   0.096      1.191 r
  U4999/Y (NOR2X4MTR)                                    0.045      1.236 f
  U12929/Y (MXI2X6MTR)                                   0.067      1.303 r
  U13179/Y (CLKNAND2X2MTR)                               0.055      1.358 f
  U13237/Y (OAI2BB1X2MTR)                                0.042      1.400 r
  U0_BANK_TOP/vACC_3_reg_0__4_/D (DFFRHQX4MTR)           0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1390/Y (INVX8MTR)                                     0.079      0.338 r
  U1823/Y (INVX12MTR)                                    0.056      0.394 f
  U1207/Y (NAND2X3MTR)                                   0.048      0.443 r
  U8418/Y (NAND2X2MTR)                                   0.070      0.513 f
  U7614/Y (OAI21X6MTR)                                   0.048      0.561 r
  U993/Y (NAND2X2MTR)                                    0.060      0.621 f
  U576/Y (NAND2X4MTR)                                    0.060      0.681 r
  U10736/Y (NAND2X4MTR)                                  0.042      0.723 f
  U2384/Y (NAND2X4MTR)                                   0.040      0.763 r
  U2971/Y (XNOR2X8MTR)                                   0.073      0.836 r
  U533/Y (NOR2X6MTR)                                     0.049      0.885 f
  U2370/Y (INVX4MTR)                                     0.029      0.915 r
  U2355/Y (NAND2X2MTR)                                   0.050      0.965 f
  U1941/Y (AOI21X4MTR)                                   0.085      1.050 r
  U11693/Y (XNOR2X2MTR)                                  0.115      1.165 r
  U11637/Y (AND3X4MTR)                                   0.112      1.277 r
  U1649/Y (NAND3X4MTR)                                   0.055      1.333 f
  U1648/Y (NOR2X4MTR)                                    0.059      1.392 r
  U11486/Y (NOR2X2MTR)                                   0.032      1.423 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.423 f
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.091      1.424
  data required time                                                1.424
  --------------------------------------------------------------------------
  data required time                                                1.424
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U8679/Y (OAI21X2MTR)                                   0.075      0.956 f
  U8839/Y (AOI21X2MTR)                                   0.091      1.047 r
  U231/Y (XNOR2X2MTR)                                    0.090      1.137 r
  U6177/Y (CLKNAND2X4MTR)                                0.071      1.207 f
  U11941/Y (NAND3X4MTR)                                  0.064      1.271 r
  U11500/Y (OAI22X4MTR)                                  0.056      1.327 f
  U13286/Y (OAI22X2MTR)                                  0.059      1.386 r
  U0_BANK_TOP/vACC_2_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1431/Y (INVX10MTR)                                    0.059      0.315 f
  U1641/Y (INVX10MTR)                                    0.051      0.366 r
  U1003/Y (NAND2X4MTR)                                   0.071      0.437 f
  U4112/Y (INVX4MTR)                                     0.047      0.484 r
  U4035/CO (ADDHX4MTR)                                   0.107      0.591 r
  U16272/Y (OAI21X2MTR)                                  0.052      0.643 f
  U14547/Y (OAI2B1X2MTR)                                 0.066      0.709 r
  U8956/Y (INVX2MTR)                                     0.045      0.755 f
  U11640/Y (OAI2B1X1MTR)                                 0.142      0.897 f
  U2553/Y (XNOR2X2MTR)                                   0.114      1.011 r
  U1452/Y (NAND2X4MTR)                                   0.069      1.080 f
  U12797/Y (OAI21X4MTR)                                  0.101      1.181 r
  U16595/Y (AOI21X2MTR)                                  0.061      1.242 f
  U11138/Y (OAI21X1MTR)                                  0.038      1.280 r
  U13570/Y (NOR2BX1MTR)                                  0.091      1.371 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX1MTR)
                                                         0.000      1.371 r
  data arrival time                                                 1.371

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX1MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.371
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U9303/Y (INVX18MTR)                                    0.029      0.403 f
  U991/Y (OAI2B2X4MTR)                                   0.048      0.451 r
  U12024/Y (NAND3BX4MTR)                                 0.096      0.547 r
  U9809/Y (AND2X8MTR)                                    0.092      0.639 r
  U5510/Y (INVX2MTR)                                     0.027      0.666 f
  U5430/Y (CLKNAND2X2MTR)                                0.063      0.729 r
  U5426/Y (NAND2X4MTR)                                   0.065      0.794 f
  U3040/Y (INVX2MTR)                                     0.056      0.850 r
  U5448/Y (CLKNAND2X2MTR)                                0.068      0.918 f
  U11834/Y (OAI211X4MTR)                                 0.099      1.016 r
  U1898/Y (AOI31X4MTR)                                   0.040      1.057 f
  U1575/Y (XNOR2X2MTR)                                   0.086      1.142 f
  U10341/Y (NAND2X4MTR)                                  0.044      1.186 r
  U1300/Y (NAND3X4MTR)                                   0.076      1.262 f
  U8629/Y (INVX2MTR)                                     0.063      1.325 r
  U2659/Y (OAI22X1MTR)                                   0.067      1.393 f
  U0_BANK_TOP/vACC_2_reg_3__15_/D (DFFRHQX2MTR)          0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U1891/Y (NOR2BX4MTR)                                   0.073      0.195 f
  U4210/Y (INVX3MTR)                                     0.050      0.245 r
  U5292/Y (NOR2X1MTR)                                    0.041      0.286 f
  U8495/Y (AOI2BB1X1MTR)                                 0.061      0.346 r
  U7896/Y (OAI22X1MTR)                                   0.067      0.413 f
  U7157/Y (NOR2X1MTR)                                    0.067      0.480 r
  U955/Y (CLKNAND2X2MTR)                                 0.059      0.539 f
  U954/Y (INVX3MTR)                                      0.056      0.595 r
  U2720/Y (NAND2X4MTR)                                   0.048      0.643 f
  U16149/Y (NOR2X4MTR)                                   0.076      0.719 r
  U6936/Y (OAI21X4MTR)                                   0.066      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.042      0.826 r
  U2934/Y (NAND2X4MTR)                                   0.051      0.877 f
  U1471/Y (NAND2X8MTR)                                   0.042      0.919 r
  U5932/Y (NAND2X6MTR)                                   0.048      0.967 f
  U1912/Y (AOI21X4MTR)                                   0.076      1.043 r
  U2375/Y (XNOR2X2MTR)                                   0.079      1.122 r
  U260/Y (NOR2X2MTR)                                     0.054      1.176 f
  U9340/Y (NOR2X4MTR)                                    0.078      1.255 r
  U7174/Y (OAI22X4MTR)                                   0.059      1.314 f
  U15941/Y (OAI2BB1X2MTR)                                0.089      1.403 f
  U0_BANK_TOP/vACC_3_reg_6__3_/D (DFFRHQX2MTR)           0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__3_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.111      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U10184/Y (INVX4MTR)                                    0.044      0.159 r
  U1333/Y (INVX4MTR)                                     0.040      0.199 f
  U4198/Y (NAND2X2MTR)                                   0.068      0.267 r
  U7516/Y (NOR2X1MTR)                                    0.049      0.315 f
  U11134/Y (NAND3BX2MTR)                                 0.110      0.425 f
  U6001/Y (NOR2X1MTR)                                    0.078      0.503 r
  U956/Y (NAND3X4MTR)                                    0.085      0.588 f
  U546/Y (INVX4MTR)                                      0.063      0.651 r
  U802/Y (NOR2X4MTR)                                     0.045      0.696 f
  U9617/Y (NOR2X2MTR)                                    0.079      0.775 r
  U9872/Y (OAI2BB1X4MTR)                                 0.108      0.883 r
  U8950/Y (CLKNAND2X4MTR)                                0.048      0.931 f
  U2911/Y (NAND2X8MTR)                                   0.048      0.979 r
  U2172/Y (CLKNAND2X2MTR)                                0.046      1.025 f
  U11011/Y (CLKNAND2X2MTR)                               0.040      1.066 r
  U1936/Y (XNOR2X2MTR)                                   0.073      1.138 r
  U2082/Y (NAND2X4MTR)                                   0.067      1.206 f
  U9157/Y (NAND3X4MTR)                                   0.057      1.263 r
  U2487/Y (MXI2X6MTR)                                    0.062      1.324 f
  U15878/Y (OAI22X2MTR)                                  0.062      1.387 r
  U0_BANK_TOP/vACC_3_reg_2__7_/D (DFFRHQX4MTR)           0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/Q (DFFRHQX1MTR)
                                                         0.148      0.148 f
  U16477/Y (NAND2X2MTR)                                  0.074      0.223 r
  U10715/Y (OAI22X1MTR)                                  0.097      0.319 f
  U12696/Y (NAND3BX2MTR)                                 0.125      0.444 f
  U13164/Y (NAND3BX4MTR)                                 0.120      0.564 f
  U8398/Y (INVX2MTR)                                     0.065      0.629 r
  U8958/Y (NAND2X6MTR)                                   0.050      0.679 f
  U9780/Y (INVX4MTR)                                     0.046      0.725 r
  U9770/Y (OAI21X4MTR)                                   0.055      0.779 f
  U9301/Y (NOR2X4MTR)                                    0.084      0.864 r
  U1338/Y (OAI21X6MTR)                                   0.077      0.941 f
  U13000/Y (AOI2B1X2MTR)                                 0.084      1.026 r
  U11675/Y (OAI2BB1X2MTR)                                0.071      1.097 f
  U9218/Y (NAND3X6MTR)                                   0.063      1.160 r
  U9962/Y (NAND2X6MTR)                                   0.052      1.212 f
  U1284/Y (XNOR2X8MTR)                                   0.082      1.294 f
  U4862/Y (OAI2BB2X4MTR)                                 0.075      1.369 r
  U0_BANK_TOP/vACC_1_reg_4__19_/D (DFFRHQX1MTR)          0.000      1.369 r
  data arrival time                                                 1.369

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__19_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.146      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.369
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U1363/Y (INVX8MTR)                                     0.045      0.277 f
  U5145/Y (INVX8MTR)                                     0.044      0.320 r
  U5174/Y (INVX6MTR)                                     0.035      0.356 f
  U12709/Y (NAND2X2MTR)                                  0.032      0.388 r
  U13427/Y (CLKNAND2X2MTR)                               0.044      0.432 f
  U8733/Y (NAND3BX4MTR)                                  0.107      0.539 f
  U2441/Y (CLKNAND2X2MTR)                                0.054      0.593 r
  U3199/Y (CLKNAND2X4MTR)                                0.047      0.640 f
  U3873/Y (NAND2BX8MTR)                                  0.103      0.743 f
  U3056/Y (INVX4MTR)                                     0.055      0.798 r
  U6267/Y (NAND2X1MTR)                                   0.056      0.855 f
  U8568/Y (AO21X2MTR)                                    0.130      0.984 f
  U10236/Y (NOR2X3MTR)                                   0.071      1.055 r
  U9890/Y (OAI2BB1X4MTR)                                 0.068      1.123 f
  U10054/Y (NAND3X12MTR)                                 0.051      1.174 r
  U12769/Y (NAND2X4MTR)                                  0.048      1.222 f
  U7180/Y (XNOR2X2MTR)                                   0.091      1.313 r
  U12783/Y (OAI22X1MTR)                                  0.092      1.405 f
  U0_BANK_TOP/vACC_3_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U1363/Y (INVX8MTR)                                     0.045      0.277 f
  U5145/Y (INVX8MTR)                                     0.044      0.320 r
  U5174/Y (INVX6MTR)                                     0.035      0.356 f
  U12709/Y (NAND2X2MTR)                                  0.032      0.388 r
  U13427/Y (CLKNAND2X2MTR)                               0.044      0.432 f
  U8733/Y (NAND3BX4MTR)                                  0.107      0.539 f
  U2441/Y (CLKNAND2X2MTR)                                0.054      0.593 r
  U3199/Y (CLKNAND2X4MTR)                                0.047      0.640 f
  U3873/Y (NAND2BX8MTR)                                  0.103      0.743 f
  U3056/Y (INVX4MTR)                                     0.055      0.798 r
  U6267/Y (NAND2X1MTR)                                   0.056      0.855 f
  U8568/Y (AO21X2MTR)                                    0.130      0.984 f
  U10236/Y (NOR2X3MTR)                                   0.071      1.055 r
  U9890/Y (OAI2BB1X4MTR)                                 0.068      1.123 f
  U10054/Y (NAND3X12MTR)                                 0.051      1.174 r
  U12769/Y (NAND2X4MTR)                                  0.048      1.222 f
  U7180/Y (XNOR2X2MTR)                                   0.091      1.313 r
  U12785/Y (OAI22X1MTR)                                  0.092      1.405 f
  U0_BANK_TOP/vACC_2_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U1363/Y (INVX8MTR)                                     0.045      0.277 f
  U5145/Y (INVX8MTR)                                     0.044      0.320 r
  U5174/Y (INVX6MTR)                                     0.035      0.356 f
  U12709/Y (NAND2X2MTR)                                  0.032      0.388 r
  U13427/Y (CLKNAND2X2MTR)                               0.044      0.432 f
  U8733/Y (NAND3BX4MTR)                                  0.107      0.539 f
  U2441/Y (CLKNAND2X2MTR)                                0.054      0.593 r
  U3199/Y (CLKNAND2X4MTR)                                0.047      0.640 f
  U3873/Y (NAND2BX8MTR)                                  0.103      0.743 f
  U3056/Y (INVX4MTR)                                     0.055      0.798 r
  U6267/Y (NAND2X1MTR)                                   0.056      0.855 f
  U8568/Y (AO21X2MTR)                                    0.130      0.984 f
  U10236/Y (NOR2X3MTR)                                   0.071      1.055 r
  U9890/Y (OAI2BB1X4MTR)                                 0.068      1.123 f
  U10054/Y (NAND3X12MTR)                                 0.051      1.174 r
  U12769/Y (NAND2X4MTR)                                  0.048      1.222 f
  U7180/Y (XNOR2X2MTR)                                   0.091      1.313 r
  U12786/Y (OAI22X1MTR)                                  0.092      1.405 f
  U0_BANK_TOP/vACC_1_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U1363/Y (INVX8MTR)                                     0.045      0.277 f
  U5145/Y (INVX8MTR)                                     0.044      0.320 r
  U5174/Y (INVX6MTR)                                     0.035      0.356 f
  U12709/Y (NAND2X2MTR)                                  0.032      0.388 r
  U13427/Y (CLKNAND2X2MTR)                               0.044      0.432 f
  U8733/Y (NAND3BX4MTR)                                  0.107      0.539 f
  U2441/Y (CLKNAND2X2MTR)                                0.054      0.593 r
  U3199/Y (CLKNAND2X4MTR)                                0.047      0.640 f
  U3873/Y (NAND2BX8MTR)                                  0.103      0.743 f
  U3056/Y (INVX4MTR)                                     0.055      0.798 r
  U6267/Y (NAND2X1MTR)                                   0.056      0.855 f
  U8568/Y (AO21X2MTR)                                    0.130      0.984 f
  U10236/Y (NOR2X3MTR)                                   0.071      1.055 r
  U9890/Y (OAI2BB1X4MTR)                                 0.068      1.123 f
  U10054/Y (NAND3X12MTR)                                 0.051      1.174 r
  U12769/Y (NAND2X4MTR)                                  0.048      1.222 f
  U7180/Y (XNOR2X2MTR)                                   0.091      1.313 r
  U12780/Y (OAI22X1MTR)                                  0.092      1.405 f
  U0_BANK_TOP/vACC_0_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U7020/Y (INVX8MTR)                                     0.034      0.369 f
  U2555/Y (CLKNAND2X2MTR)                                0.030      0.399 r
  U4992/Y (NAND3X2MTR)                                   0.064      0.463 f
  U13160/Y (NOR2X4MTR)                                   0.090      0.553 r
  U12336/Y (OAI21X6MTR)                                  0.073      0.626 f
  U2915/Y (INVX8MTR)                                     0.046      0.672 r
  U1542/Y (NOR2X8MTR)                                    0.029      0.701 f
  U2989/Y (INVX6MTR)                                     0.041      0.742 r
  U579/Y (NAND2BX4MTR)                                   0.044      0.787 f
  U4340/Y (NOR2X4MTR)                                    0.070      0.857 r
  U6443/Y (NAND2X6MTR)                                   0.058      0.915 f
  U2664/Y (NAND2X8MTR)                                   0.053      0.968 r
  U8344/Y (NAND2X3MTR)                                   0.039      1.007 f
  U4976/Y (NAND2X2MTR)                                   0.038      1.045 r
  U8037/Y (XNOR2X2MTR)                                   0.075      1.120 r
  U5632/Y (CLKNAND2X4MTR)                                0.063      1.183 f
  U4168/Y (INVX4MTR)                                     0.044      1.227 r
  U167/Y (MXI2X6MTR)                                     0.052      1.279 f
  U5613/Y (CLKNAND2X4MTR)                                0.041      1.320 r
  U8731/Y (NAND2X2MTR)                                   0.040      1.360 f
  U8322/Y (OAI2BB1X2MTR)                                 0.040      1.400 r
  U0_BANK_TOP/vACC_2_reg_6__2_/D (DFFRHQX4MTR)           0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U10033/Y (INVX5MTR)                                    0.042      0.159 r
  U1367/Y (INVX4MTR)                                     0.041      0.199 f
  U13723/Y (NOR2BX4MTR)                                  0.090      0.289 r
  U5907/Y (AOI22X1MTR)                                   0.111      0.400 f
  U2557/Y (AND4X4MTR)                                    0.136      0.536 f
  U5187/Y (NAND2X4MTR)                                   0.042      0.578 r
  U4639/Y (INVX3MTR)                                     0.033      0.611 f
  U6151/Y (INVX2MTR)                                     0.043      0.654 r
  U5597/Y (NAND3X2MTR)                                   0.077      0.731 f
  U6563/Y (OAI21X3MTR)                                   0.052      0.783 r
  U11970/Y (OAI2BB1X4MTR)                                0.106      0.889 r
  U3227/Y (INVX4MTR)                                     0.035      0.924 f
  U9187/Y (NAND2X8MTR)                                   0.042      0.966 r
  U2433/Y (OAI2BB1X4MTR)                                 0.088      1.054 r
  U2485/Y (XNOR2X2MTR)                                   0.070      1.124 r
  U4844/Y (NAND2X3MTR)                                   0.061      1.186 f
  U9944/Y (OAI2B11X4MTR)                                 0.060      1.246 r
  U1968/Y (MXI2X6MTR)                                    0.077      1.323 f
  U11351/Y (OAI22X2MTR)                                  0.063      1.386 r
  U0_BANK_TOP/vACC_2_reg_3__6_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U1346/Y (INVX10MTR)                                    0.069      0.329 r
  U1342/Y (INVX12MTR)                                    0.045      0.374 f
  U1956/Y (OAI22X8MTR)                                   0.070      0.444 r
  U1953/Y (NAND3BX4MTR)                                  0.090      0.534 r
  U1020/Y (AND2X6MTR)                                    0.106      0.640 r
  U1593/Y (NAND2X6MTR)                                   0.047      0.687 f
  U689/Y (INVX4MTR)                                      0.036      0.724 r
  U8900/Y (NAND2X2MTR)                                   0.048      0.772 f
  U525/Y (NAND2X4MTR)                                    0.050      0.822 r
  U4906/Y (AOI21X6MTR)                                   0.052      0.874 f
  U16553/Y (OA21X4MTR)                                   0.141      1.015 f
  U5453/Y (OAI2BB1X4MTR)                                 0.039      1.054 r
  U10364/Y (XNOR2X2MTR)                                  0.073      1.127 r
  U2504/Y (AOI22X4MTR)                                   0.072      1.199 f
  U2345/Y (OAI2B1X8MTR)                                  0.058      1.258 r
  U9873/Y (MXI2X8MTR)                                    0.066      1.324 f
  U9666/Y (OAI22X2MTR)                                   0.060      1.384 r
  U0_BANK_TOP/vACC_2_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U8679/Y (OAI21X2MTR)                                   0.075      0.956 f
  U8839/Y (AOI21X2MTR)                                   0.091      1.047 r
  U231/Y (XNOR2X2MTR)                                    0.090      1.137 r
  U6177/Y (CLKNAND2X4MTR)                                0.071      1.207 f
  U11941/Y (NAND3X4MTR)                                  0.064      1.271 r
  U11500/Y (OAI22X4MTR)                                  0.056      1.327 f
  U11459/Y (OAI22X2MTR)                                  0.059      1.386 r
  U0_BANK_TOP/vACC_1_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U2008/Y (INVX6MTR)                                     0.037      0.372 f
  U8665/Y (CLKNAND2X2MTR)                                0.032      0.404 r
  U9103/Y (NAND4X2MTR)                                   0.100      0.503 f
  U2462/Y (NAND2X4MTR)                                   0.059      0.563 r
  U1581/Y (CLKNAND2X4MTR)                                0.067      0.630 f
  U1421/Y (INVX4MTR)                                     0.039      0.669 r
  U7346/Y (NAND2X4MTR)                                   0.044      0.713 f
  U6511/Y (INVX4MTR)                                     0.038      0.750 r
  U10047/Y (NOR2X4MTR)                                   0.025      0.775 f
  U1526/Y (OAI2BB1X4MTR)                                 0.086      0.861 f
  U632/Y (NAND2X6MTR)                                    0.047      0.908 r
  U554/Y (NAND2X6MTR)                                    0.059      0.967 f
  U12152/Y (NOR2X2MTR)                                   0.061      1.028 r
  U9032/Y (OAI2BB1X2MTR)                                 0.104      1.132 r
  U13193/Y (CLKOR2X4MTR)                                 0.078      1.210 r
  U8012/Y (NOR2X4MTR)                                    0.030      1.240 f
  U8237/Y (OAI21X6MTR)                                   0.071      1.311 r
  U1444/Y (NAND2X2MTR)                                   0.049      1.360 f
  U2418/Y (OAI2BB1X2MTR)                                 0.039      1.400 r
  U0_BANK_TOP/vACC_1_reg_3__2_/D (DFFRHQX4MTR)           0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U16151/Y (OAI2BB1X2MTR)                                0.102      0.476 r
  U10165/Y (INVX2MTR)                                    0.031      0.507 f
  U1948/Y (NAND2X2MTR)                                   0.043      0.550 r
  U4373/Y (NAND2X6MTR)                                   0.053      0.603 f
  U704/Y (AND2X4MTR)                                     0.101      0.704 f
  U13856/Y (NOR2X6MTR)                                   0.090      0.794 r
  U3131/Y (CLKNAND2X4MTR)                                0.067      0.862 f
  U455/Y (INVX4MTR)                                      0.043      0.905 r
  U2823/Y (NOR2BX1MTR)                                   0.085      0.990 r
  U10700/Y (CLKNAND2X2MTR)                               0.057      1.048 f
  U13855/Y (NAND3X4MTR)                                  0.048      1.096 r
  U9218/Y (NAND3X6MTR)                                   0.085      1.181 f
  U10082/Y (NAND2X6MTR)                                  0.054      1.235 r
  U108/Y (CLKNAND2X2MTR)                                 0.064      1.299 f
  U3674/Y (OAI22X1MTR)                                   0.065      1.364 r
  U0_BANK_TOP/vACC_2_reg_4__16_/D (DFFRHQX1MTR)          0.000      1.364 r
  data arrival time                                                 1.364

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.364
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U10184/Y (INVX4MTR)                                    0.044      0.159 r
  U1333/Y (INVX4MTR)                                     0.040      0.199 f
  U4198/Y (NAND2X2MTR)                                   0.068      0.267 r
  U7516/Y (NOR2X1MTR)                                    0.049      0.315 f
  U11134/Y (NAND3BX2MTR)                                 0.110      0.425 f
  U6001/Y (NOR2X1MTR)                                    0.078      0.503 r
  U956/Y (NAND3X4MTR)                                    0.085      0.588 f
  U546/Y (INVX4MTR)                                      0.063      0.651 r
  U802/Y (NOR2X4MTR)                                     0.045      0.696 f
  U9617/Y (NOR2X2MTR)                                    0.079      0.775 r
  U9872/Y (OAI2BB1X4MTR)                                 0.108      0.883 r
  U8950/Y (CLKNAND2X4MTR)                                0.048      0.931 f
  U2911/Y (NAND2X8MTR)                                   0.048      0.979 r
  U2172/Y (CLKNAND2X2MTR)                                0.046      1.025 f
  U11011/Y (CLKNAND2X2MTR)                               0.040      1.066 r
  U1936/Y (XNOR2X2MTR)                                   0.073      1.138 r
  U2082/Y (NAND2X4MTR)                                   0.067      1.206 f
  U9157/Y (NAND3X4MTR)                                   0.057      1.263 r
  U2487/Y (MXI2X6MTR)                                    0.062      1.324 f
  U16130/Y (OAI22X2MTR)                                  0.062      1.387 r
  U0_BANK_TOP/vACC_2_reg_2__7_/D (DFFRHQX4MTR)           0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U1597/Y (INVX16MTR)                                    0.043      0.370 r
  U1231/Y (INVX10MTR)                                    0.034      0.403 f
  U4120/Y (NOR2BX4MTR)                                   0.050      0.454 r
  U10267/Y (NAND3BX4MTR)                                 0.077      0.531 r
  U7389/Y (NAND2X2MTR)                                   0.070      0.601 f
  U7362/Y (CLKNAND2X2MTR)                                0.068      0.669 r
  U2074/Y (NOR2BX2MTR)                                   0.118      0.786 r
  U2983/Y (NAND2X2MTR)                                   0.079      0.865 f
  U9897/Y (NOR2X1MTR)                                    0.070      0.935 r
  U9088/Y (AOI31X2MTR)                                   0.082      1.017 f
  U9441/Y (NAND3X2MTR)                                   0.060      1.077 r
  U9440/Y (XNOR2X2MTR)                                   0.083      1.160 r
  U16275/Y (OAI2B11X4MTR)                                0.099      1.259 f
  U4806/Y (INVX2MTR)                                     0.064      1.323 r
  U4275/Y (OAI22X1MTR)                                   0.068      1.391 f
  U0_BANK_TOP/vACC_1_reg_6__14_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1390/Y (INVX8MTR)                                     0.057      0.313 f
  U1823/Y (INVX12MTR)                                    0.059      0.372 r
  U7119/Y (NAND2X12MTR)                                  0.050      0.422 f
  U11716/Y (NOR2X4MTR)                                   0.064      0.487 r
  U945/Y (INVX4MTR)                                      0.041      0.527 f
  U12341/Y (XOR2X8MTR)                                   0.071      0.598 f
  U12231/Y (XOR2X8MTR)                                   0.083      0.682 f
  U11218/Y (XOR2X4MTR)                                   0.092      0.774 f
  U10405/Y (XOR2X4MTR)                                   0.102      0.876 f
  U509/Y (OR2X4MTR)                                      0.099      0.976 f
  U430/Y (AOI21X6MTR)                                    0.075      1.050 r
  U12179/Y (OAI21X6MTR)                                  0.067      1.117 f
  U8086/Y (AOI21X8MTR)                                   0.101      1.218 r
  U8080/Y (OAI21X4MTR)                                   0.057      1.275 f
  U12665/Y (XNOR2X2MTR)                                  0.071      1.347 f
  U1423/Y (NOR2X3MTR)                                    0.051      1.398 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1390/Y (INVX8MTR)                                     0.057      0.313 f
  U1823/Y (INVX12MTR)                                    0.059      0.372 r
  U7119/Y (NAND2X12MTR)                                  0.050      0.422 f
  U11716/Y (NOR2X4MTR)                                   0.064      0.487 r
  U945/Y (INVX4MTR)                                      0.041      0.527 f
  U12341/Y (XOR2X8MTR)                                   0.071      0.598 f
  U12231/Y (XOR2X8MTR)                                   0.083      0.682 f
  U11218/Y (XOR2X4MTR)                                   0.092      0.774 f
  U10405/Y (XOR2X4MTR)                                   0.102      0.876 f
  U509/Y (OR2X4MTR)                                      0.099      0.976 f
  U430/Y (AOI21X6MTR)                                    0.075      1.050 r
  U12179/Y (OAI21X6MTR)                                  0.067      1.117 f
  U8086/Y (AOI21X8MTR)                                   0.101      1.218 r
  U114/Y (OAI21X4MTR)                                    0.057      1.275 f
  U8103/Y (XNOR2X2MTR)                                   0.065      1.341 f
  U7239/Y (NOR2X2MTR)                                    0.055      1.396 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_110_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U12133/Y (BUFX20MTR)                                   0.067      0.412 r
  U9127/Y (INVX4MTR)                                     0.040      0.452 f
  U16904/Y (CLKNAND2X2MTR)                               0.035      0.487 r
  U871/Y (NAND4X2MTR)                                    0.131      0.618 f
  U7739/Y (NOR2X4MTR)                                    0.113      0.731 r
  U7305/Y (NAND2X6MTR)                                   0.074      0.804 f
  U10672/Y (NOR2X4MTR)                                   0.084      0.888 r
  U16933/Y (NAND3X2MTR)                                  0.116      1.004 f
  U11856/Y (CLKNAND2X2MTR)                               0.061      1.065 r
  U257/Y (NOR2X2MTR)                                     0.042      1.108 f
  U5390/Y (OAI21X4MTR)                                   0.051      1.158 r
  U8089/Y (NOR2X3MTR)                                    0.047      1.205 f
  U10314/Y (OAI22X2MTR)                                  0.079      1.284 r
  U112/Y (AOI2BB1X4MTR)                                  0.057      1.340 f
  U2719/Y (NOR2X1MTR)                                    0.055      1.396 r
  PIM_result_reg_110_/D (DFFRHQX4MTR)                    0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_110_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_238_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U12133/Y (BUFX20MTR)                                   0.067      0.412 r
  U9127/Y (INVX4MTR)                                     0.040      0.452 f
  U16904/Y (CLKNAND2X2MTR)                               0.035      0.487 r
  U871/Y (NAND4X2MTR)                                    0.131      0.618 f
  U7739/Y (NOR2X4MTR)                                    0.113      0.731 r
  U7305/Y (NAND2X6MTR)                                   0.074      0.804 f
  U10672/Y (NOR2X4MTR)                                   0.084      0.888 r
  U16933/Y (NAND3X2MTR)                                  0.116      1.004 f
  U11856/Y (CLKNAND2X2MTR)                               0.061      1.065 r
  U257/Y (NOR2X2MTR)                                     0.042      1.108 f
  U5390/Y (OAI21X4MTR)                                   0.051      1.158 r
  U8089/Y (NOR2X3MTR)                                    0.047      1.205 f
  U10314/Y (OAI22X2MTR)                                  0.079      1.284 r
  U112/Y (AOI2BB1X4MTR)                                  0.057      1.340 f
  U7188/Y (NOR2X1MTR)                                    0.055      1.396 r
  PIM_result_reg_238_/D (DFFRHQX4MTR)                    0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_238_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_494_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U12133/Y (BUFX20MTR)                                   0.067      0.412 r
  U9127/Y (INVX4MTR)                                     0.040      0.452 f
  U16904/Y (CLKNAND2X2MTR)                               0.035      0.487 r
  U871/Y (NAND4X2MTR)                                    0.131      0.618 f
  U7739/Y (NOR2X4MTR)                                    0.113      0.731 r
  U7305/Y (NAND2X6MTR)                                   0.074      0.804 f
  U10672/Y (NOR2X4MTR)                                   0.084      0.888 r
  U16933/Y (NAND3X2MTR)                                  0.116      1.004 f
  U11856/Y (CLKNAND2X2MTR)                               0.061      1.065 r
  U257/Y (NOR2X2MTR)                                     0.042      1.108 f
  U5390/Y (OAI21X4MTR)                                   0.051      1.158 r
  U8089/Y (NOR2X3MTR)                                    0.047      1.205 f
  U10314/Y (OAI22X2MTR)                                  0.079      1.284 r
  U112/Y (AOI2BB1X4MTR)                                  0.057      1.340 f
  U6975/Y (NOR2X1MTR)                                    0.055      1.396 r
  PIM_result_reg_494_/D (DFFRHQX4MTR)                    0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_494_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U9448/Y (OAI21X8MTR)                                   0.099      0.962 r
  U1000/Y (AOI21X4MTR)                                   0.059      1.021 f
  U2547/Y (XNOR2X2MTR)                                   0.080      1.101 f
  U2504/Y (AOI22X4MTR)                                   0.111      1.213 r
  U2345/Y (OAI2B1X8MTR)                                  0.069      1.282 f
  U9873/Y (MXI2X8MTR)                                    0.075      1.356 r
  U13042/Y (OAI22X2MTR)                                  0.056      1.413 f
  U0_BANK_TOP/vACC_1_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U2008/Y (INVX6MTR)                                     0.037      0.372 f
  U8665/Y (CLKNAND2X2MTR)                                0.032      0.404 r
  U9103/Y (NAND4X2MTR)                                   0.100      0.503 f
  U2462/Y (NAND2X4MTR)                                   0.059      0.563 r
  U1581/Y (CLKNAND2X4MTR)                                0.067      0.630 f
  U1421/Y (INVX4MTR)                                     0.039      0.669 r
  U7346/Y (NAND2X4MTR)                                   0.044      0.713 f
  U6511/Y (INVX4MTR)                                     0.038      0.750 r
  U10047/Y (NOR2X4MTR)                                   0.025      0.775 f
  U1526/Y (OAI2BB1X4MTR)                                 0.086      0.861 f
  U632/Y (NAND2X6MTR)                                    0.047      0.908 r
  U554/Y (NAND2X6MTR)                                    0.059      0.967 f
  U12152/Y (NOR2X2MTR)                                   0.061      1.028 r
  U9032/Y (OAI2BB1X2MTR)                                 0.104      1.132 r
  U13193/Y (CLKOR2X4MTR)                                 0.078      1.210 r
  U8012/Y (NOR2X4MTR)                                    0.030      1.240 f
  U8237/Y (OAI21X6MTR)                                   0.071      1.311 r
  U8257/Y (NAND2X2MTR)                                   0.049      1.360 f
  U2412/Y (OAI2BB1X2MTR)                                 0.039      1.400 r
  U0_BANK_TOP/vACC_3_reg_3__2_/D (DFFRHQX4MTR)           0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U2008/Y (INVX6MTR)                                     0.037      0.372 f
  U8665/Y (CLKNAND2X2MTR)                                0.032      0.404 r
  U9103/Y (NAND4X2MTR)                                   0.100      0.503 f
  U2462/Y (NAND2X4MTR)                                   0.059      0.563 r
  U1581/Y (CLKNAND2X4MTR)                                0.067      0.630 f
  U1421/Y (INVX4MTR)                                     0.039      0.669 r
  U7346/Y (NAND2X4MTR)                                   0.044      0.713 f
  U6511/Y (INVX4MTR)                                     0.038      0.750 r
  U10047/Y (NOR2X4MTR)                                   0.025      0.775 f
  U1526/Y (OAI2BB1X4MTR)                                 0.086      0.861 f
  U632/Y (NAND2X6MTR)                                    0.047      0.908 r
  U554/Y (NAND2X6MTR)                                    0.059      0.967 f
  U12152/Y (NOR2X2MTR)                                   0.061      1.028 r
  U9032/Y (OAI2BB1X2MTR)                                 0.104      1.132 r
  U13193/Y (CLKOR2X4MTR)                                 0.078      1.210 r
  U8012/Y (NOR2X4MTR)                                    0.030      1.240 f
  U8237/Y (OAI21X6MTR)                                   0.071      1.311 r
  U13413/Y (NAND2X2MTR)                                  0.049      1.360 f
  U2409/Y (OAI2BB1X2MTR)                                 0.039      1.400 r
  U0_BANK_TOP/vACC_0_reg_3__2_/D (DFFRHQX4MTR)           0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U9303/Y (INVX18MTR)                                    0.029      0.403 f
  U991/Y (OAI2B2X4MTR)                                   0.048      0.451 r
  U12024/Y (NAND3BX4MTR)                                 0.096      0.547 r
  U9809/Y (AND2X8MTR)                                    0.092      0.639 r
  U5510/Y (INVX2MTR)                                     0.027      0.666 f
  U5430/Y (CLKNAND2X2MTR)                                0.063      0.729 r
  U5426/Y (NAND2X4MTR)                                   0.065      0.794 f
  U3040/Y (INVX2MTR)                                     0.056      0.850 r
  U5448/Y (CLKNAND2X2MTR)                                0.068      0.918 f
  U11834/Y (OAI211X4MTR)                                 0.099      1.016 r
  U1898/Y (AOI31X4MTR)                                   0.040      1.057 f
  U1575/Y (XNOR2X2MTR)                                   0.086      1.142 f
  U10341/Y (NAND2X4MTR)                                  0.044      1.186 r
  U1300/Y (NAND3X4MTR)                                   0.076      1.262 f
  U8629/Y (INVX2MTR)                                     0.063      1.325 r
  U2663/Y (OAI22X1MTR)                                   0.067      1.393 f
  U0_BANK_TOP/vACC_1_reg_3__15_/D (DFFRHQX2MTR)          0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U1126/Y (OAI2BB1X4MTR)                                 0.087      0.524 r
  U11235/Y (OAI21X4MTR)                                  0.056      0.580 f
  U8850/Y (NAND2X6MTR)                                   0.050      0.630 r
  U7061/Y (NAND2X4MTR)                                   0.051      0.681 f
  U5597/Y (NAND3X2MTR)                                   0.048      0.729 r
  U6563/Y (OAI21X3MTR)                                   0.053      0.782 f
  U11970/Y (OAI2BB1X4MTR)                                0.087      0.869 f
  U3227/Y (INVX4MTR)                                     0.043      0.913 r
  U9187/Y (NAND2X8MTR)                                   0.052      0.965 f
  U7088/Y (AOI21X1MTR)                                   0.087      1.052 r
  U10361/Y (XNOR2X1MTR)                                  0.085      1.137 r
  U16269/Y (NAND2X2MTR)                                  0.070      1.207 f
  U7266/Y (NAND2X2MTR)                                   0.064      1.271 r
  U8622/Y (OAI21X6MTR)                                   0.055      1.326 f
  U12933/Y (OAI22X2MTR)                                  0.059      1.384 r
  U0_BANK_TOP/vACC_2_reg_3__5_/D (DFFRHQX2MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__5_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1375/Y (INVX16MTR)                                    0.078      0.337 r
  U1470/Y (INVX24MTR)                                    0.045      0.383 f
  U6710/Y (NAND2X2MTR)                                   0.051      0.434 r
  U1098/Y (NOR2X4MTR)                                    0.035      0.469 f
  U1121/Y (OAI21X4MTR)                                   0.087      0.556 r
  U1376/Y (INVX2MTR)                                     0.050      0.606 f
  U16457/Y (OAI21X2MTR)                                  0.079      0.685 r
  U1093/Y (XNOR2X1MTR)                                   0.087      0.772 r
  U3228/Y (NAND2BX2MTR)                                  0.076      0.848 f
  U2385/Y (NAND2X2MTR)                                   0.063      0.910 r
  U5914/Y (OAI2BB1X4MTR)                                 0.121      1.031 r
  U11786/Y (AOI21X8MTR)                                  0.058      1.089 f
  U4868/Y (XOR2X2MTR)                                    0.075      1.164 f
  U12870/Y (AOI21X2MTR)                                  0.084      1.249 r
  U11621/Y (NAND3BX4MTR)                                 0.077      1.326 f
  U94/Y (NOR2X4MTR)                                      0.064      1.389 r
  U16616/Y (NOR2X2MTR)                                   0.033      1.422 f
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.422 f
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.092      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_387_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U3349/Y (INVX8MTR)                                     0.028      0.452 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.480 r
  U10793/Y (NAND2X2MTR)                                  0.052      0.532 f
  U9681/Y (AOI2BB1X4MTR)                                 0.082      0.614 r
  U1535/Y (NAND2X4MTR)                                   0.053      0.668 f
  U442/Y (NOR2X4MTR)                                     0.069      0.736 r
  U11232/Y (NAND3X4MTR)                                  0.083      0.820 f
  U355/Y (NOR2X4MTR)                                     0.097      0.917 r
  U7635/Y (AND2X4MTR)                                    0.115      1.032 r
  U2801/Y (NAND2X2MTR)                                   0.064      1.096 f
  U7606/Y (NOR2X4MTR)                                    0.078      1.174 r
  U13140/Y (NOR2BX1MTR)                                  0.113      1.287 r
  U9667/Y (NOR2X3MTR)                                    0.052      1.339 f
  U13122/Y (NOR2X1MTR)                                   0.053      1.393 r
  PIM_result_reg_387_/D (DFFRHQX2MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_387_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U9448/Y (OAI21X8MTR)                                   0.068      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.091      1.040 r
  U16600/Y (OR2X8MTR)                                    0.104      1.144 r
  U4847/Y (INVX8MTR)                                     0.035      1.180 f
  U2724/Y (INVX6MTR)                                     0.047      1.226 r
  U77/Y (NAND2X4MTR)                                     0.063      1.289 f
  U11451/Y (OAI22X2MTR)                                  0.073      1.363 r
  U0_BANK_TOP/vACC_0_reg_5__12_/D (DFFRHQX1MTR)          0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__12_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1193/Y (INVX14MTR)                                    0.033      0.435 r
  U9142/Y (AOI21X3MTR)                                   0.042      0.477 f
  U1208/Y (NAND3X2MTR)                                   0.050      0.527 r
  U2003/Y (NAND2BX4MTR)                                  0.052      0.578 f
  U2002/Y (INVX3MTR)                                     0.045      0.623 r
  U2128/Y (CLKNAND2X4MTR)                                0.070      0.693 f
  U7722/Y (NAND2X3MTR)                                   0.056      0.750 r
  U7688/Y (INVX2MTR)                                     0.041      0.790 f
  U6448/Y (NAND2X2MTR)                                   0.050      0.840 r
  U1500/Y (INVX2MTR)                                     0.042      0.882 f
  U395/Y (NAND2X2MTR)                                    0.042      0.924 r
  U5386/Y (NOR2X1MTR)                                    0.040      0.964 f
  U1503/Y (AOI21X2MTR)                                   0.071      1.035 r
  U353/Y (NAND2X2MTR)                                    0.079      1.114 f
  U7085/Y (NAND3X8MTR)                                   0.067      1.181 r
  U7082/Y (INVX4MTR)                                     0.038      1.219 f
  U9338/Y (CLKNAND2X4MTR)                                0.032      1.251 r
  U12965/Y (NAND3BX4MTR)                                 0.069      1.319 f
  U13267/Y (OAI22X2MTR)                                  0.065      1.384 r
  U0_BANK_TOP/vACC_1_reg_3__18_/D (DFFRHQX2MTR)          0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U8921/Y (BUFX16MTR)                                    0.102      0.377 f
  U1752/Y (INVX8MTR)                                     0.038      0.416 r
  U10254/Y (OAI2BB1X2MTR)                                0.091      0.507 r
  U9369/Y (NAND2BX2MTR)                                  0.054      0.561 f
  U4272/Y (OAI211X4MTR)                                  0.058      0.618 r
  U3242/Y (NAND3X3MTR)                                   0.116      0.734 f
  U2325/Y (INVX2MTR)                                     0.107      0.841 r
  U5930/Y (NAND4X4MTR)                                   0.105      0.946 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.022 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.093 f
  U1782/Y (NAND2X6MTR)                                   0.053      1.146 r
  U13335/Y (NOR2X12MTR)                                  0.035      1.182 f
  U4815/Y (OAI21X3MTR)                                   0.075      1.257 r
  U4807/Y (INVX3MTR)                                     0.049      1.306 f
  U5325/Y (OAI22X1MTR)                                   0.057      1.363 r
  U0_BANK_TOP/vACC_0_reg_7__21_/D (DFFRHQX1MTR)          0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1680/Y (INVX8MTR)                                     0.077      0.336 r
  U1173/Y (INVX18MTR)                                    0.054      0.390 f
  U1131/Y (NAND2X12MTR)                                  0.049      0.439 r
  U1041/Y (INVX4MTR)                                     0.035      0.474 f
  U884/Y (NAND2X2MTR)                                    0.038      0.511 r
  U9380/Y (OAI2BB1X2MTR)                                 0.094      0.606 r
  U10760/Y (OAI2BB1X2MTR)                                0.055      0.660 f
  U1808/Y (BUFX4MTR)                                     0.086      0.746 f
  U11733/Y (XNOR2X8MTR)                                  0.079      0.825 f
  U402/Y (NOR2X4MTR)                                     0.075      0.900 r
  U11068/Y (OAI21X6MTR)                                  0.069      0.969 f
  U1758/Y (AOI21X6MTR)                                   0.094      1.064 r
  U1883/Y (OAI21X8MTR)                                   0.064      1.128 f
  U16572/Y (AOI21X8MTR)                                  0.075      1.203 r
  U13154/Y (OAI21X2MTR)                                  0.064      1.267 f
  U9379/Y (XNOR2X2MTR)                                   0.074      1.340 f
  U2661/Y (NOR2X2MTR)                                    0.055      1.396 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_76_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U906/Y (NAND2X4MTR)                                    0.058      0.175 f
  U13108/Y (OAI21X4MTR)                                  0.098      0.273 r
  U16146/Y (NAND2X8MTR)                                  0.074      0.347 f
  U1157/Y (BUFX6MTR)                                     0.081      0.428 f
  U16953/Y (INVX2MTR)                                    0.074      0.502 r
  U16954/Y (CLKNAND2X2MTR)                               0.062      0.564 f
  U9835/Y (AND4X4MTR)                                    0.118      0.682 f
  U8286/Y (CLKNAND2X2MTR)                                0.039      0.721 r
  U6402/Y (NOR2X1MTR)                                    0.048      0.769 f
  U9631/Y (NAND3X4MTR)                                   0.057      0.826 r
  U8045/Y (INVX1MTR)                                     0.040      0.866 f
  U210/Y (NOR2BX2MTR)                                    0.090      0.955 f
  U2771/Y (NOR3X4MTR)                                    0.169      1.124 r
  U7189/Y (OAI21X4MTR)                                   0.077      1.201 f
  U13132/Y (AOI211X4MTR)                                 0.153      1.353 r
  U5844/Y (NOR2X1MTR)                                    0.059      1.413 f
  PIM_result_reg_76_/D (DFFRHQX4MTR)                     0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_76_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_204_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U906/Y (NAND2X4MTR)                                    0.058      0.175 f
  U13108/Y (OAI21X4MTR)                                  0.098      0.273 r
  U16146/Y (NAND2X8MTR)                                  0.074      0.347 f
  U1157/Y (BUFX6MTR)                                     0.081      0.428 f
  U16953/Y (INVX2MTR)                                    0.074      0.502 r
  U16954/Y (CLKNAND2X2MTR)                               0.062      0.564 f
  U9835/Y (AND4X4MTR)                                    0.118      0.682 f
  U8286/Y (CLKNAND2X2MTR)                                0.039      0.721 r
  U6402/Y (NOR2X1MTR)                                    0.048      0.769 f
  U9631/Y (NAND3X4MTR)                                   0.057      0.826 r
  U8045/Y (INVX1MTR)                                     0.040      0.866 f
  U210/Y (NOR2BX2MTR)                                    0.090      0.955 f
  U2771/Y (NOR3X4MTR)                                    0.169      1.124 r
  U7189/Y (OAI21X4MTR)                                   0.077      1.201 f
  U13132/Y (AOI211X4MTR)                                 0.153      1.353 r
  U5845/Y (NOR2X1MTR)                                    0.059      1.413 f
  PIM_result_reg_204_/D (DFFRHQX4MTR)                    0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_204_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_460_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U906/Y (NAND2X4MTR)                                    0.058      0.175 f
  U13108/Y (OAI21X4MTR)                                  0.098      0.273 r
  U16146/Y (NAND2X8MTR)                                  0.074      0.347 f
  U1157/Y (BUFX6MTR)                                     0.081      0.428 f
  U16953/Y (INVX2MTR)                                    0.074      0.502 r
  U16954/Y (CLKNAND2X2MTR)                               0.062      0.564 f
  U9835/Y (AND4X4MTR)                                    0.118      0.682 f
  U8286/Y (CLKNAND2X2MTR)                                0.039      0.721 r
  U6402/Y (NOR2X1MTR)                                    0.048      0.769 f
  U9631/Y (NAND3X4MTR)                                   0.057      0.826 r
  U8045/Y (INVX1MTR)                                     0.040      0.866 f
  U210/Y (NOR2BX2MTR)                                    0.090      0.955 f
  U2771/Y (NOR3X4MTR)                                    0.169      1.124 r
  U7189/Y (OAI21X4MTR)                                   0.077      1.201 f
  U13132/Y (AOI211X4MTR)                                 0.153      1.353 r
  U5842/Y (NOR2X1MTR)                                    0.059      1.413 f
  PIM_result_reg_460_/D (DFFRHQX4MTR)                    0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_460_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_332_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U906/Y (NAND2X4MTR)                                    0.058      0.175 f
  U13108/Y (OAI21X4MTR)                                  0.098      0.273 r
  U16146/Y (NAND2X8MTR)                                  0.074      0.347 f
  U1157/Y (BUFX6MTR)                                     0.081      0.428 f
  U16953/Y (INVX2MTR)                                    0.074      0.502 r
  U16954/Y (CLKNAND2X2MTR)                               0.062      0.564 f
  U9835/Y (AND4X4MTR)                                    0.118      0.682 f
  U8286/Y (CLKNAND2X2MTR)                                0.039      0.721 r
  U6402/Y (NOR2X1MTR)                                    0.048      0.769 f
  U9631/Y (NAND3X4MTR)                                   0.057      0.826 r
  U8045/Y (INVX1MTR)                                     0.040      0.866 f
  U210/Y (NOR2BX2MTR)                                    0.090      0.955 f
  U2771/Y (NOR3X4MTR)                                    0.169      1.124 r
  U7189/Y (OAI21X4MTR)                                   0.077      1.201 f
  U13132/Y (AOI211X4MTR)                                 0.153      1.353 r
  U5843/Y (NOR2X1MTR)                                    0.059      1.413 f
  PIM_result_reg_332_/D (DFFRHQX4MTR)                    0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_332_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2010/Y (NAND3X12MTR)                                  0.093      0.255 f
  U1363/Y (INVX8MTR)                                     0.064      0.319 r
  U5145/Y (INVX8MTR)                                     0.041      0.360 f
  U2382/Y (INVX4MTR)                                     0.033      0.393 r
  U16097/Y (OAI2BB1X2MTR)                                0.088      0.481 r
  U10257/Y (INVX2MTR)                                    0.034      0.514 f
  U2499/Y (NAND3X4MTR)                                   0.036      0.550 r
  U1317/Y (CLKNAND2X4MTR)                                0.047      0.597 f
  U1341/Y (NAND3X2MTR)                                   0.054      0.651 r
  U8960/Y (AND2X4MTR)                                    0.116      0.767 r
  U5956/Y (NAND2X4MTR)                                   0.063      0.830 f
  U2978/Y (OAI21X8MTR)                                   0.102      0.932 r
  U8787/Y (AOI21X2MTR)                                   0.067      0.999 f
  U9577/Y (XNOR2X1MTR)                                   0.089      1.089 f
  U9401/Y (OAI22X4MTR)                                   0.115      1.203 r
  U5414/Y (NOR2X3MTR)                                    0.045      1.249 f
  U1585/Y (NOR2X4MTR)                                    0.063      1.312 r
  U8804/Y (CLKNAND2X2MTR)                                0.050      1.361 f
  U3012/Y (CLKNAND2X2MTR)                                0.036      1.397 r
  U0_BANK_TOP/vACC_2_reg_4__1_/D (DFFRHQX2MTR)           0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__1_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U10083/Y (INVX10MTR)                                   0.046      0.299 f
  U1348/Y (INVX16MTR)                                    0.043      0.342 r
  U2536/Y (INVX20MTR)                                    0.031      0.373 f
  U5763/Y (CLKNAND2X2MTR)                                0.037      0.410 r
  U8413/Y (NAND3X4MTR)                                   0.051      0.461 f
  U9491/Y (OAI2B1X4MTR)                                  0.075      0.535 r
  U9487/Y (OAI2BB1X4MTR)                                 0.069      0.605 f
  U1942/Y (AND2X8MTR)                                    0.089      0.693 f
  U4984/Y (AOI21X6MTR)                                   0.074      0.767 r
  U13322/Y (NOR2X4MTR)                                   0.040      0.808 f
  U5109/Y (NOR2X2MTR)                                    0.085      0.893 r
  U9129/Y (NAND2X6MTR)                                   0.072      0.965 f
  U9245/Y (AOI2B1X4MTR)                                  0.074      1.039 r
  U2574/Y (XNOR2X2MTR)                                   0.083      1.122 r
  U9743/Y (OAI22X4MTR)                                   0.073      1.195 f
  U13234/Y (NOR2X2MTR)                                   0.112      1.307 r
  U8626/Y (OAI22X1MTR)                                   0.084      1.392 f
  U0_BANK_TOP/vACC_3_reg_4__12_/D (DFFRHQX2MTR)          0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U10083/Y (INVX10MTR)                                   0.046      0.299 f
  U1348/Y (INVX16MTR)                                    0.043      0.342 r
  U2536/Y (INVX20MTR)                                    0.031      0.373 f
  U5763/Y (CLKNAND2X2MTR)                                0.037      0.410 r
  U8413/Y (NAND3X4MTR)                                   0.051      0.461 f
  U9491/Y (OAI2B1X4MTR)                                  0.075      0.535 r
  U9487/Y (OAI2BB1X4MTR)                                 0.069      0.605 f
  U1942/Y (AND2X8MTR)                                    0.089      0.693 f
  U4984/Y (AOI21X6MTR)                                   0.074      0.767 r
  U13322/Y (NOR2X4MTR)                                   0.040      0.808 f
  U5109/Y (NOR2X2MTR)                                    0.085      0.893 r
  U9129/Y (NAND2X6MTR)                                   0.072      0.965 f
  U9245/Y (AOI2B1X4MTR)                                  0.074      1.039 r
  U2574/Y (XNOR2X2MTR)                                   0.083      1.122 r
  U9743/Y (OAI22X4MTR)                                   0.073      1.195 f
  U13234/Y (NOR2X2MTR)                                   0.112      1.307 r
  U8627/Y (OAI22X1MTR)                                   0.084      1.392 f
  U0_BANK_TOP/vACC_0_reg_4__12_/D (DFFRHQX2MTR)          0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 r
  U15077/Y (NAND2BX2MTR)                                 0.095      0.237 r
  U5300/Y (INVX2MTR)                                     0.047      0.284 f
  U9189/Y (OAI2BB1X2MTR)                                 0.089      0.373 f
  U9165/Y (AOI2B1X1MTR)                                  0.060      0.433 r
  U9130/Y (NAND2X2MTR)                                   0.048      0.481 f
  U3752/Y (NOR2X2MTR)                                    0.069      0.549 r
  U1838/Y (CLKNAND2X4MTR)                                0.064      0.613 f
  U1440/Y (INVX3MTR)                                     0.055      0.668 r
  U1356/Y (NOR2X4MTR)                                    0.045      0.713 f
  U10053/Y (AOI21X3MTR)                                  0.090      0.803 r
  U13305/Y (CLKNAND2X2MTR)                               0.087      0.890 f
  U427/Y (XNOR2X1MTR)                                    0.118      1.008 f
  U9583/Y (CLKNAND2X2MTR)                                0.046      1.054 r
  U10427/Y (OAI2BB1X2MTR)                                0.052      1.107 f
  U9731/Y (AOI21X4MTR)                                   0.082      1.189 r
  U10240/Y (NAND3BX2MTR)                                 0.090      1.279 r
  U1368/Y (NOR2BX4MTR)                                   0.079      1.357 r
  U67/Y (OAI21X2MTR)                                     0.045      1.402 f
  U0_BANK_TOP/vACC_3_reg_6__4_/D (DFFRHQX2MTR)           0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__4_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U2008/Y (INVX6MTR)                                     0.037      0.372 f
  U8665/Y (CLKNAND2X2MTR)                                0.032      0.404 r
  U9103/Y (NAND4X2MTR)                                   0.100      0.503 f
  U2462/Y (NAND2X4MTR)                                   0.059      0.563 r
  U1581/Y (CLKNAND2X4MTR)                                0.067      0.630 f
  U1421/Y (INVX4MTR)                                     0.039      0.669 r
  U7346/Y (NAND2X4MTR)                                   0.044      0.713 f
  U6511/Y (INVX4MTR)                                     0.038      0.750 r
  U10047/Y (NOR2X4MTR)                                   0.025      0.775 f
  U1526/Y (OAI2BB1X4MTR)                                 0.086      0.861 f
  U632/Y (NAND2X6MTR)                                    0.047      0.908 r
  U554/Y (NAND2X6MTR)                                    0.059      0.967 f
  U5117/Y (INVX4MTR)                                     0.047      1.015 r
  U2042/Y (NAND2X6MTR)                                   0.042      1.057 f
  U1869/Y (OAI2B11X4MTR)                                 0.083      1.139 r
  U1866/Y (OAI21X4MTR)                                   0.061      1.200 f
  U1438/Y (OAI21BX4MTR)                                  0.075      1.275 r
  U16287/Y (OAI2BB1X4MTR)                                0.064      1.338 f
  U5324/Y (CLKNAND2X2MTR)                                0.040      1.379 r
  U1772/Y (OAI2BB1X2MTR)                                 0.041      1.419 f
  U0_BANK_TOP/vACC_3_reg_3__3_/D (DFFRHQX4MTR)           0.000      1.419 f
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_/Q (DFFRHQX1MTR)
                                                         0.154      0.154 f
  U11299/Y (NAND2X2MTR)                                  0.084      0.238 r
  U11274/Y (INVX2MTR)                                    0.051      0.289 f
  U5904/Y (AOI22X1MTR)                                   0.089      0.378 r
  U16187/Y (CLKNAND2X2MTR)                               0.052      0.430 f
  U9843/Y (NOR2X2MTR)                                    0.076      0.507 r
  U8457/Y (NAND2BX4MTR)                                  0.081      0.588 f
  U7829/Y (INVX2MTR)                                     0.052      0.640 r
  U9386/Y (NAND2X3MTR)                                   0.057      0.697 f
  U16203/Y (OAI2B1X8MTR)                                 0.105      0.801 f
  U8602/Y (AOI21X8MTR)                                   0.096      0.898 r
  U1763/Y (NAND2X6MTR)                                   0.064      0.962 f
  U13296/Y (OAI2BB1X2MTR)                                0.096      1.058 f
  U263/Y (NOR2X4MTR)                                     0.053      1.112 r
  U1937/Y (OAI21X3MTR)                                   0.050      1.162 f
  U2155/Y (NOR2X4MTR)                                    0.072      1.234 r
  U9312/Y (MXI2X6MTR)                                    0.069      1.302 f
  U156/Y (CLKNAND2X2MTR)                                 0.053      1.356 r
  U16231/Y (OAI2B1X2MTR)                                 0.046      1.402 f
  U0_BANK_TOP/vACC_3_reg_0__1_/D (DFFRHQX2MTR)           0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__1_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_259_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U3349/Y (INVX8MTR)                                     0.028      0.452 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.480 r
  U10793/Y (NAND2X2MTR)                                  0.052      0.532 f
  U9681/Y (AOI2BB1X4MTR)                                 0.082      0.614 r
  U1535/Y (NAND2X4MTR)                                   0.053      0.668 f
  U442/Y (NOR2X4MTR)                                     0.069      0.736 r
  U11232/Y (NAND3X4MTR)                                  0.083      0.820 f
  U355/Y (NOR2X4MTR)                                     0.097      0.917 r
  U7635/Y (AND2X4MTR)                                    0.115      1.032 r
  U2801/Y (NAND2X2MTR)                                   0.064      1.096 f
  U7606/Y (NOR2X4MTR)                                    0.078      1.174 r
  U13140/Y (NOR2BX1MTR)                                  0.113      1.287 r
  U9667/Y (NOR2X3MTR)                                    0.052      1.339 f
  U13123/Y (NOR2X1MTR)                                   0.053      1.393 r
  PIM_result_reg_259_/D (DFFRHQX2MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_259_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 r
  U9280/Y (INVX8MTR)                                     0.041      0.173 f
  U8578/Y (CLKNAND2X4MTR)                                0.045      0.218 r
  U7958/Y (INVX2MTR)                                     0.046      0.264 f
  U12802/Y (AOI22X2MTR)                                  0.096      0.360 r
  U9139/Y (NOR4BX2MTR)                                   0.121      0.482 r
  U9994/Y (AND2X4MTR)                                    0.128      0.609 r
  U7821/Y (INVX2MTR)                                     0.039      0.648 f
  U11800/Y (NOR2X2MTR)                                   0.103      0.751 r
  U8929/Y (NOR2X6MTR)                                    0.048      0.799 f
  U5956/Y (NAND2X4MTR)                                   0.058      0.857 r
  U13353/Y (OAI21X4MTR)                                  0.064      0.921 f
  U13263/Y (AOI21X4MTR)                                  0.075      0.996 r
  U4872/Y (XNOR2X2MTR)                                   0.083      1.079 r
  U10080/Y (NAND2X4MTR)                                  0.061      1.140 f
  U8963/Y (OAI21X6MTR)                                   0.046      1.186 r
  U16268/Y (AOI21X8MTR)                                  0.038      1.224 f
  U1310/Y (MXI2X6MTR)                                    0.077      1.300 r
  U10226/Y (CLKNAND2X2MTR)                               0.057      1.357 f
  U13185/Y (OAI2BB1X2MTR)                                0.042      1.399 r
  U0_BANK_TOP/vACC_3_reg_4__2_/D (DFFRHQX4MTR)           0.000      1.399 r
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_131_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U3349/Y (INVX8MTR)                                     0.028      0.452 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.480 r
  U10793/Y (NAND2X2MTR)                                  0.052      0.532 f
  U9681/Y (AOI2BB1X4MTR)                                 0.082      0.614 r
  U1535/Y (NAND2X4MTR)                                   0.053      0.668 f
  U442/Y (NOR2X4MTR)                                     0.069      0.736 r
  U11232/Y (NAND3X4MTR)                                  0.083      0.820 f
  U355/Y (NOR2X4MTR)                                     0.097      0.917 r
  U7635/Y (AND2X4MTR)                                    0.115      1.032 r
  U2801/Y (NAND2X2MTR)                                   0.064      1.096 f
  U7606/Y (NOR2X4MTR)                                    0.078      1.174 r
  U13140/Y (NOR2BX1MTR)                                  0.113      1.287 r
  U9667/Y (NOR2X3MTR)                                    0.052      1.339 f
  U13124/Y (NOR2X1MTR)                                   0.053      1.393 r
  PIM_result_reg_131_/D (DFFRHQX2MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_131_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1390/Y (INVX8MTR)                                     0.079      0.338 r
  U1658/Y (INVX8MTR)                                     0.047      0.385 f
  U1165/Y (NAND2X4MTR)                                   0.050      0.435 r
  U16449/Y (NOR2X4MTR)                                   0.033      0.469 f
  U937/Y (INVX3MTR)                                      0.049      0.518 r
  U7797/Y (OAI2BB1X4MTR)                                 0.096      0.613 r
  U6966/Y (NAND2X4MTR)                                   0.060      0.673 f
  U1820/Y (OAI21X3MTR)                                   0.096      0.769 r
  U2351/Y (OAI2BB1X4MTR)                                 0.066      0.835 f
  U12598/Y (XOR2X8MTR)                                   0.080      0.915 f
  U12596/Y (XNOR2X8MTR)                                  0.093      1.007 f
  U2016/Y (NOR2X12MTR)                                   0.063      1.071 r
  U1817/Y (OAI21X6MTR)                                   0.061      1.132 f
  U13330/Y (AOI21X8MTR)                                  0.082      1.214 r
  U15917/Y (OAI2B1X4MTR)                                 0.059      1.273 f
  U1788/Y (XNOR2X2MTR)                                   0.066      1.340 f
  U87/Y (NOR2X2MTR)                                      0.055      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 r
  U9280/Y (INVX8MTR)                                     0.041      0.173 f
  U8578/Y (CLKNAND2X4MTR)                                0.045      0.218 r
  U7958/Y (INVX2MTR)                                     0.046      0.264 f
  U12802/Y (AOI22X2MTR)                                  0.096      0.360 r
  U9139/Y (NOR4BX2MTR)                                   0.121      0.482 r
  U9994/Y (AND2X4MTR)                                    0.128      0.609 r
  U7821/Y (INVX2MTR)                                     0.039      0.648 f
  U11800/Y (NOR2X2MTR)                                   0.103      0.751 r
  U8929/Y (NOR2X6MTR)                                    0.048      0.799 f
  U5956/Y (NAND2X4MTR)                                   0.058      0.857 r
  U13353/Y (OAI21X4MTR)                                  0.064      0.921 f
  U13263/Y (AOI21X4MTR)                                  0.075      0.996 r
  U4872/Y (XNOR2X2MTR)                                   0.083      1.079 r
  U10080/Y (NAND2X4MTR)                                  0.061      1.140 f
  U8963/Y (OAI21X6MTR)                                   0.046      1.186 r
  U16268/Y (AOI21X8MTR)                                  0.038      1.224 f
  U1310/Y (MXI2X6MTR)                                    0.077      1.300 r
  U10229/Y (CLKNAND2X2MTR)                               0.057      1.357 f
  U16103/Y (OAI2BB1X2MTR)                                0.042      1.399 r
  U0_BANK_TOP/vACC_0_reg_4__2_/D (DFFRHQX4MTR)           0.000      1.399 r
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_267_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U2158/Y (BUFX4MTR)                                     0.087      0.432 r
  U9696/Y (INVX3MTR)                                     0.046      0.478 f
  U9073/Y (CLKNAND2X2MTR)                                0.036      0.514 r
  U522/Y (NAND4X2MTR)                                    0.144      0.658 f
  U7669/Y (NOR2X1MTR)                                    0.096      0.755 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.848 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.939 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      0.995 f
  U4287/Y (NOR2X2MTR)                                    0.081      1.076 r
  U10575/Y (NAND2X3MTR)                                  0.063      1.138 f
  U995/Y (NAND3X4MTR)                                    0.057      1.196 r
  U9412/Y (INVX2MTR)                                     0.034      1.229 f
  U195/Y (NOR2X2MTR)                                     0.062      1.291 r
  U6807/Y (NOR2X2MTR)                                    0.049      1.340 f
  U10247/Y (NOR2X1MTR)                                   0.053      1.393 r
  PIM_result_reg_267_/D (DFFRHQX2MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_267_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U3349/Y (INVX8MTR)                                     0.028      0.452 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.480 r
  U10793/Y (NAND2X2MTR)                                  0.052      0.532 f
  U9681/Y (AOI2BB1X4MTR)                                 0.082      0.614 r
  U1535/Y (NAND2X4MTR)                                   0.053      0.668 f
  U442/Y (NOR2X4MTR)                                     0.069      0.736 r
  U11232/Y (NAND3X4MTR)                                  0.083      0.820 f
  U355/Y (NOR2X4MTR)                                     0.097      0.917 r
  U7635/Y (AND2X4MTR)                                    0.115      1.032 r
  U2801/Y (NAND2X2MTR)                                   0.064      1.096 f
  U7606/Y (NOR2X4MTR)                                    0.078      1.174 r
  U13140/Y (NOR2BX1MTR)                                  0.113      1.287 r
  U9667/Y (NOR2X3MTR)                                    0.052      1.339 f
  U9344/Y (NOR2X1MTR)                                    0.053      1.393 r
  PIM_result_reg_3_/D (DFFRHQX2MTR)                      0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_3_/CK (DFFRHQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U2158/Y (BUFX4MTR)                                     0.087      0.432 r
  U9696/Y (INVX3MTR)                                     0.046      0.478 f
  U9073/Y (CLKNAND2X2MTR)                                0.036      0.514 r
  U522/Y (NAND4X2MTR)                                    0.144      0.658 f
  U7669/Y (NOR2X1MTR)                                    0.096      0.755 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.848 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.939 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      0.995 f
  U4287/Y (NOR2X2MTR)                                    0.081      1.076 r
  U10575/Y (NAND2X3MTR)                                  0.063      1.138 f
  U995/Y (NAND3X4MTR)                                    0.057      1.196 r
  U9412/Y (INVX2MTR)                                     0.034      1.229 f
  U195/Y (NOR2X2MTR)                                     0.062      1.291 r
  U6807/Y (NOR2X2MTR)                                    0.049      1.340 f
  U11456/Y (NOR2X1MTR)                                   0.053      1.393 r
  PIM_result_reg_11_/D (DFFRHQX2MTR)                     0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_11_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_139_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U2158/Y (BUFX4MTR)                                     0.087      0.432 r
  U9696/Y (INVX3MTR)                                     0.046      0.478 f
  U9073/Y (CLKNAND2X2MTR)                                0.036      0.514 r
  U522/Y (NAND4X2MTR)                                    0.144      0.658 f
  U7669/Y (NOR2X1MTR)                                    0.096      0.755 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.848 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.939 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      0.995 f
  U4287/Y (NOR2X2MTR)                                    0.081      1.076 r
  U10575/Y (NAND2X3MTR)                                  0.063      1.138 f
  U995/Y (NAND3X4MTR)                                    0.057      1.196 r
  U9412/Y (INVX2MTR)                                     0.034      1.229 f
  U195/Y (NOR2X2MTR)                                     0.062      1.291 r
  U6807/Y (NOR2X2MTR)                                    0.049      1.340 f
  U11455/Y (NOR2X1MTR)                                   0.053      1.393 r
  PIM_result_reg_139_/D (DFFRHQX2MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_139_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U9448/Y (OAI21X8MTR)                                   0.099      0.962 r
  U1000/Y (AOI21X4MTR)                                   0.059      1.021 f
  U2547/Y (XNOR2X2MTR)                                   0.080      1.101 f
  U2504/Y (AOI22X4MTR)                                   0.111      1.213 r
  U2345/Y (OAI2B1X8MTR)                                  0.069      1.282 f
  U9873/Y (MXI2X8MTR)                                    0.075      1.356 r
  U13040/Y (OAI22X2MTR)                                  0.056      1.413 f
  U0_BANK_TOP/vACC_0_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U8402/Y (NOR2BX4MTR)                                   0.071      0.193 f
  U9254/Y (INVX4MTR)                                     0.051      0.244 r
  U777/Y (INVX2MTR)                                      0.057      0.301 f
  U15859/Y (AOI22X1MTR)                                  0.069      0.370 r
  U16054/Y (OAI2B11X2MTR)                                0.111      0.481 f
  U7490/Y (INVX2MTR)                                     0.075      0.556 r
  U16540/Y (AND2X4MTR)                                   0.117      0.673 r
  U8909/Y (NOR2X2MTR)                                    0.031      0.704 f
  U6112/Y (NOR2BX1MTR)                                   0.080      0.784 r
  U6047/Y (CLKNAND2X4MTR)                                0.067      0.851 f
  U8153/Y (INVX2MTR)                                     0.050      0.901 r
  U4463/Y (OAI21X1MTR)                                   0.068      0.970 f
  U8737/Y (AOI21X2MTR)                                   0.081      1.051 r
  U8698/Y (XNOR2X1MTR)                                   0.098      1.149 r
  U9327/Y (AOI2BB2X4MTR)                                 0.070      1.220 f
  U8883/Y (OAI2BB1X4MTR)                                 0.062      1.281 r
  U8868/Y (OAI2B1X8MTR)                                  0.051      1.332 f
  U12961/Y (OAI22X2MTR)                                  0.054      1.386 r
  U0_BANK_TOP/vACC_2_reg_6__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U2008/Y (INVX6MTR)                                     0.037      0.372 f
  U8665/Y (CLKNAND2X2MTR)                                0.032      0.404 r
  U9103/Y (NAND4X2MTR)                                   0.100      0.503 f
  U2462/Y (NAND2X4MTR)                                   0.059      0.563 r
  U1581/Y (CLKNAND2X4MTR)                                0.067      0.630 f
  U1421/Y (INVX4MTR)                                     0.039      0.669 r
  U7346/Y (NAND2X4MTR)                                   0.044      0.713 f
  U6511/Y (INVX4MTR)                                     0.038      0.750 r
  U10047/Y (NOR2X4MTR)                                   0.025      0.775 f
  U1526/Y (OAI2BB1X4MTR)                                 0.086      0.861 f
  U632/Y (NAND2X6MTR)                                    0.047      0.908 r
  U554/Y (NAND2X6MTR)                                    0.059      0.967 f
  U5117/Y (INVX4MTR)                                     0.047      1.015 r
  U2042/Y (NAND2X6MTR)                                   0.042      1.057 f
  U1869/Y (OAI2B11X4MTR)                                 0.083      1.139 r
  U1866/Y (OAI21X4MTR)                                   0.061      1.200 f
  U1438/Y (OAI21BX4MTR)                                  0.075      1.275 r
  U16287/Y (OAI2BB1X4MTR)                                0.064      1.338 f
  U5243/Y (CLKNAND2X2MTR)                                0.040      1.379 r
  U13014/Y (OAI2BB1X2MTR)                                0.041      1.420 f
  U0_BANK_TOP/vACC_0_reg_3__3_/D (DFFRHQX4MTR)           0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1390/Y (INVX8MTR)                                     0.079      0.338 r
  U1658/Y (INVX8MTR)                                     0.047      0.385 f
  U9168/Y (CLKNAND2X2MTR)                                0.045      0.429 r
  U7882/Y (CLKNAND2X2MTR)                                0.061      0.490 f
  U8717/Y (NAND2BX4MTR)                                  0.093      0.583 f
  U959/Y (NAND2X3MTR)                                    0.047      0.631 r
  U7955/Y (AOI21X8MTR)                                   0.035      0.665 f
  U708/Y (OAI21X3MTR)                                    0.077      0.742 r
  U10645/Y (XNOR2X2MTR)                                  0.091      0.833 r
  U3128/Y (NOR2X4MTR)                                    0.059      0.892 f
  U8813/Y (NAND2BX8MTR)                                  0.087      0.979 f
  U499/Y (NAND2X2MTR)                                    0.037      1.016 r
  U405/Y (INVX2MTR)                                      0.036      1.052 f
  U2373/Y (AOI21X4MTR)                                   0.072      1.124 r
  U10419/Y (XNOR2X2MTR)                                  0.100      1.224 r
  U15871/Y (NAND2X2MTR)                                  0.060      1.284 f
  U12911/Y (NOR3BX1MTR)                                  0.101      1.384 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1375/Y (INVX16MTR)                                    0.078      0.337 r
  U1814/Y (INVX16MTR)                                    0.051      0.388 f
  U1296/Y (INVX12MTR)                                    0.040      0.428 r
  U7501/Y (INVX14MTR)                                    0.025      0.453 f
  U15907/Y (CLKNAND2X2MTR)                               0.033      0.487 r
  U9119/Y (NOR2X2MTR)                                    0.042      0.528 f
  U5694/Y (NOR2X2MTR)                                    0.069      0.598 r
  U4571/Y (CLKNAND2X2MTR)                                0.066      0.663 f
  U12339/Y (OAI2BB2X4MTR)                                0.094      0.757 r
  U13292/Y (NAND2X3MTR)                                  0.053      0.811 f
  U12161/Y (OAI2B11X4MTR)                                0.041      0.852 r
  U12068/Y (XNOR2X2MTR)                                  0.096      0.948 r
  U1627/Y (NOR2X4MTR)                                    0.053      1.001 f
  U1626/Y (NAND2X3MTR)                                   0.054      1.055 r
  U16286/Y (NOR2X1MTR)                                   0.043      1.098 f
  U11768/Y (NAND3BX4MTR)                                 0.100      1.198 f
  U3707/Y (NOR2X4MTR)                                    0.068      1.266 r
  U7721/Y (NAND3BX4MTR)                                  0.067      1.333 f
  U15357/Y (NAND2X2MTR)                                  0.044      1.377 r
  U18881/Y (INVX2MTR)                                    0.030      1.406 f
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX2MTR)
                                                         0.000      1.406 f
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U1126/Y (OAI2BB1X4MTR)                                 0.087      0.524 r
  U11235/Y (OAI21X4MTR)                                  0.056      0.580 f
  U8850/Y (NAND2X6MTR)                                   0.050      0.630 r
  U10722/Y (NAND2X1MTR)                                  0.113      0.742 f
  U10832/Y (OAI21X6MTR)                                  0.068      0.811 r
  U1951/Y (AOI21X8MTR)                                   0.060      0.871 f
  U408/Y (AOI2BB1X2MTR)                                  0.115      0.986 f
  U392/Y (OAI21X3MTR)                                    0.037      1.022 r
  U1675/Y (XNOR2X2MTR)                                   0.089      1.112 r
  U10481/Y (NAND2X4MTR)                                  0.062      1.174 f
  U5466/Y (OAI21X6MTR)                                   0.042      1.216 r
  U1524/Y (AOI2BB1X8MTR)                                 0.101      1.317 r
  U2531/Y (NAND2X4MTR)                                   0.039      1.356 f
  U10810/Y (OAI21X2MTR)                                  0.033      1.389 r
  U0_BANK_TOP/vACC_0_reg_3__4_/D (DFFRHQX2MTR)           0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__4_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1375/Y (INVX16MTR)                                    0.057      0.313 f
  U1814/Y (INVX16MTR)                                    0.053      0.366 r
  U4560/Y (NAND2X2MTR)                                   0.070      0.436 f
  U8971/Y (NOR2X4MTR)                                    0.069      0.505 r
  U1072/Y (OAI21X3MTR)                                   0.079      0.584 f
  U953/Y (AOI21X4MTR)                                    0.100      0.685 r
  U12170/Y (OAI21X2MTR)                                  0.077      0.761 f
  U12149/Y (XNOR2X1MTR)                                  0.076      0.837 f
  U9724/Y (NOR2X2MTR)                                    0.094      0.931 r
  U4929/Y (NAND2BX2MTR)                                  0.117      1.048 r
  U8822/Y (NAND2X2MTR)                                   0.078      1.126 f
  U8022/Y (XNOR2X8MTR)                                   0.090      1.216 f
  U8020/Y (INVX2MTR)                                     0.040      1.256 r
  U2682/Y (NAND2X2MTR)                                   0.046      1.302 f
  U2238/Y (NOR3X1MTR)                                    0.082      1.384 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U1597/Y (INVX16MTR)                                    0.043      0.370 r
  U1231/Y (INVX10MTR)                                    0.034      0.403 f
  U4120/Y (NOR2BX4MTR)                                   0.050      0.454 r
  U10267/Y (NAND3BX4MTR)                                 0.077      0.531 r
  U7389/Y (NAND2X2MTR)                                   0.070      0.601 f
  U8301/Y (NAND2BX4MTR)                                  0.107      0.707 f
  U11102/Y (OAI2BB1X2MTR)                                0.090      0.797 f
  U16695/Y (OAI21BX4MTR)                                 0.099      0.896 f
  U9590/Y (INVX2MTR)                                     0.062      0.959 r
  U8107/Y (NOR2X2MTR)                                    0.043      1.002 f
  U2567/Y (NOR2BX4MTR)                                   0.061      1.063 r
  U2566/Y (OAI2BB1X4MTR)                                 0.057      1.120 f
  U1313/Y (NAND3X8MTR)                                   0.055      1.175 r
  U8633/Y (NAND2X3MTR)                                   0.054      1.229 f
  U9354/Y (XNOR2X8MTR)                                   0.080      1.309 f
  U2025/Y (OAI2BB2X2MTR)                                 0.079      1.388 r
  U0_BANK_TOP/vACC_1_reg_6__20_/D (DFFRHQX2MTR)          0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U10083/Y (INVX10MTR)                                   0.046      0.299 f
  U1348/Y (INVX16MTR)                                    0.043      0.342 r
  U2069/Y (INVX8MTR)                                     0.033      0.375 f
  U8734/Y (NAND2X2MTR)                                   0.031      0.407 r
  U10985/Y (NAND3X2MTR)                                  0.071      0.478 f
  U8363/Y (OAI21BX4MTR)                                  0.081      0.558 r
  U8359/Y (NAND2X4MTR)                                   0.061      0.619 f
  U16699/Y (AND2X6MTR)                                   0.092      0.712 f
  U11911/Y (NOR2X4MTR)                                   0.067      0.779 r
  U544/Y (AND2X6MTR)                                     0.105      0.884 r
  U2204/Y (NAND2X8MTR)                                   0.056      0.939 f
  U2118/Y (NAND2X6MTR)                                   0.044      0.983 r
  U1769/Y (NAND2X2MTR)                                   0.047      1.030 f
  U3051/Y (CLKNAND2X2MTR)                                0.040      1.070 r
  U3703/Y (XNOR2X2MTR)                                   0.070      1.140 r
  U2626/Y (NAND2X3MTR)                                   0.060      1.200 f
  U13190/Y (NAND3X4MTR)                                  0.059      1.259 r
  U1828/Y (MXI2X6MTR)                                    0.064      1.323 f
  U10363/Y (OAI22X2MTR)                                  0.062      1.385 r
  U0_BANK_TOP/vACC_0_reg_0__5_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U15989/Y (CLKNAND2X16MTR)                              0.052      0.289 f
  U1868/Y (INVX12MTR)                                    0.042      0.331 r
  U1174/Y (INVX14MTR)                                    0.035      0.367 f
  U8114/Y (INVX8MTR)                                     0.034      0.401 r
  U12591/Y (NAND2X12MTR)                                 0.046      0.447 f
  U1004/Y (NOR2X5MTR)                                    0.075      0.522 r
  U16068/Y (OAI2BB1X4MTR)                                0.051      0.573 f
  U16091/Y (OAI2B1X4MTR)                                 0.039      0.612 r
  U679/Y (XNOR2X2MTR)                                    0.097      0.709 r
  U1923/Y (XOR2X4MTR)                                    0.119      0.828 r
  U13252/Y (INVX4MTR)                                    0.049      0.877 f
  U16597/Y (XNOR2X8MTR)                                  0.078      0.955 f
  U16594/Y (XNOR2X8MTR)                                  0.086      1.041 f
  U1908/Y (NAND2X6MTR)                                   0.051      1.092 r
  U13183/Y (OAI21X6MTR)                                  0.060      1.152 f
  U7258/Y (AOI21X4MTR)                                   0.076      1.228 r
  U2621/Y (OAI21X4MTR)                                   0.047      1.275 f
  U16179/Y (XNOR2X2MTR)                                  0.071      1.346 f
  U1569/Y (NOR2X3MTR)                                    0.051      1.397 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U493/Y (NOR2X2MTR)                                     0.063      0.732 f
  U16654/Y (NOR2X3MTR)                                   0.081      0.814 r
  U2411/Y (NAND2X2MTR)                                   0.078      0.892 f
  U12295/Y (OA21X8MTR)                                   0.152      1.044 f
  U2201/Y (NAND2X8MTR)                                   0.047      1.091 r
  U7598/Y (NAND2X8MTR)                                   0.049      1.141 f
  U8224/Y (INVX4MTR)                                     0.038      1.179 r
  U11707/Y (NAND2X4MTR)                                  0.041      1.220 f
  U9611/Y (XNOR2X8MTR)                                   0.077      1.297 f
  U17130/Y (OAI22X2MTR)                                  0.062      1.359 r
  U0_BANK_TOP/vACC_0_reg_2__18_/D (DFFRHQX1MTR)          0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__18_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.155      1.360
  data required time                                                1.360
  --------------------------------------------------------------------------
  data required time                                                1.360
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U16151/Y (OAI2BB1X2MTR)                                0.102      0.476 r
  U10165/Y (INVX2MTR)                                    0.031      0.507 f
  U1948/Y (NAND2X2MTR)                                   0.043      0.550 r
  U4373/Y (NAND2X6MTR)                                   0.053      0.603 f
  U704/Y (AND2X4MTR)                                     0.101      0.704 f
  U13856/Y (NOR2X6MTR)                                   0.090      0.794 r
  U3131/Y (CLKNAND2X4MTR)                                0.067      0.862 f
  U455/Y (INVX4MTR)                                      0.043      0.905 r
  U2823/Y (NOR2BX1MTR)                                   0.085      0.990 r
  U10700/Y (CLKNAND2X2MTR)                               0.057      1.048 f
  U13855/Y (NAND3X4MTR)                                  0.048      1.096 r
  U9218/Y (NAND3X6MTR)                                   0.085      1.181 f
  U10082/Y (NAND2X6MTR)                                  0.054      1.235 r
  U108/Y (CLKNAND2X2MTR)                                 0.064      1.299 f
  U3680/Y (OAI22X1MTR)                                   0.065      1.364 r
  U0_BANK_TOP/vACC_3_reg_4__16_/D (DFFRHQX1MTR)          0.000      1.364 r
  data arrival time                                                 1.364

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.150      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.364
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_395_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U2158/Y (BUFX4MTR)                                     0.087      0.432 r
  U9696/Y (INVX3MTR)                                     0.046      0.478 f
  U9073/Y (CLKNAND2X2MTR)                                0.036      0.514 r
  U522/Y (NAND4X2MTR)                                    0.144      0.658 f
  U7669/Y (NOR2X1MTR)                                    0.096      0.755 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.848 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.939 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      0.995 f
  U4287/Y (NOR2X2MTR)                                    0.081      1.076 r
  U10575/Y (NAND2X3MTR)                                  0.063      1.138 f
  U995/Y (NAND3X4MTR)                                    0.057      1.196 r
  U9412/Y (INVX2MTR)                                     0.034      1.229 f
  U195/Y (NOR2X2MTR)                                     0.062      1.291 r
  U3691/Y (OAI2BB1X1MTR)                                 0.104      1.395 r
  PIM_result_reg_395_/D (DFFRHQX2MTR)                    0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_395_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U1785/Y (OAI21X8MTR)                                   0.071      0.952 f
  U10529/Y (AOI21X2MTR)                                  0.089      1.041 r
  U2575/Y (XNOR2X2MTR)                                   0.082      1.123 r
  U225/Y (CLKNAND2X2MTR)                                 0.070      1.193 f
  U1350/Y (NAND3X4MTR)                                   0.072      1.265 r
  U16096/Y (AOI21X8MTR)                                  0.054      1.320 f
  U8612/Y (OAI2BB2X2MTR)                                 0.069      1.389 r
  U0_BANK_TOP/vACC_1_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U1597/Y (INVX16MTR)                                    0.043      0.370 r
  U1231/Y (INVX10MTR)                                    0.034      0.403 f
  U4120/Y (NOR2BX4MTR)                                   0.050      0.454 r
  U10267/Y (NAND3BX4MTR)                                 0.077      0.531 r
  U7389/Y (NAND2X2MTR)                                   0.070      0.601 f
  U7362/Y (CLKNAND2X2MTR)                                0.068      0.669 r
  U2074/Y (NOR2BX2MTR)                                   0.118      0.786 r
  U2983/Y (NAND2X2MTR)                                   0.079      0.865 f
  U2921/Y (INVX4MTR)                                     0.057      0.922 r
  U4888/Y (AND2X1MTR)                                    0.087      1.010 r
  U327/Y (NAND2X2MTR)                                    0.065      1.075 f
  U7602/Y (OAI2B11X4MTR)                                 0.096      1.171 r
  U12228/Y (NAND2X2MTR)                                  0.067      1.237 f
  U16508/Y (OAI22X4MTR)                                  0.087      1.324 r
  U7317/Y (OAI22X1MTR)                                   0.082      1.406 f
  U0_BANK_TOP/vACC_2_reg_6__5_/D (DFFRHQX4MTR)           0.000      1.406 f
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1390/Y (INVX8MTR)                                     0.079      0.338 r
  U1823/Y (INVX12MTR)                                    0.056      0.394 f
  U1207/Y (NAND2X3MTR)                                   0.048      0.443 r
  U8418/Y (NAND2X2MTR)                                   0.070      0.513 f
  U7614/Y (OAI21X6MTR)                                   0.048      0.561 r
  U993/Y (NAND2X2MTR)                                    0.060      0.621 f
  U576/Y (NAND2X4MTR)                                    0.060      0.681 r
  U10736/Y (NAND2X4MTR)                                  0.042      0.723 f
  U2384/Y (NAND2X4MTR)                                   0.040      0.763 r
  U2971/Y (XNOR2X8MTR)                                   0.073      0.836 r
  U533/Y (NOR2X6MTR)                                     0.049      0.885 f
  U2370/Y (INVX4MTR)                                     0.029      0.915 r
  U2355/Y (NAND2X2MTR)                                   0.050      0.965 f
  U1941/Y (AOI21X4MTR)                                   0.085      1.050 r
  U11693/Y (XNOR2X2MTR)                                  0.115      1.165 r
  U11637/Y (AND3X4MTR)                                   0.112      1.277 r
  U1649/Y (NAND3X4MTR)                                   0.055      1.333 f
  U4257/Y (NOR2X1MTR)                                    0.059      1.392 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U19488/Y (CLKNAND2X2MTR)                               0.025      0.382 r
  U1035/Y (OAI2B1X1MTR)                                  0.057      0.439 f
  U11378/Y (NAND2BX2MTR)                                 0.103      0.541 f
  U16335/Y (OAI2BB1X4MTR)                                0.107      0.648 f
  U6560/Y (CLKNAND2X2MTR)                                0.078      0.727 r
  U2799/Y (OAI21X6MTR)                                   0.070      0.797 f
  U9844/Y (AOI21X8MTR)                                   0.102      0.899 r
  U1479/Y (NAND2X8MTR)                                   0.069      0.968 f
  U364/Y (AOI21X4MTR)                                    0.073      1.041 r
  U9439/Y (XNOR2X2MTR)                                   0.074      1.116 r
  U9394/Y (NAND2X2MTR)                                   0.068      1.184 f
  U9378/Y (NAND3X4MTR)                                   0.069      1.253 r
  U13833/Y (OAI2B2X2MTR)                                 0.109      1.361 r
  U0_BANK_TOP/vACC_3_reg_2__9_/D (DFFRHQX1MTR)           0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__9_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.153      1.362
  data required time                                                1.362
  --------------------------------------------------------------------------
  data required time                                                1.362
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U15989/Y (CLKNAND2X16MTR)                              0.052      0.289 f
  U1795/Y (INVX14MTR)                                    0.065      0.354 r
  U1203/Y (NAND2X12MTR)                                  0.065      0.419 f
  U7454/Y (INVX6MTR)                                     0.040      0.459 r
  U9912/Y (XNOR2X2MTR)                                   0.104      0.564 r
  U9026/Y (XNOR2X4MTR)                                   0.136      0.699 r
  U9877/Y (XOR2X8MTR)                                    0.109      0.808 r
  U7356/Y (XOR2X2MTR)                                    0.099      0.907 r
  U1955/Y (INVX2MTR)                                     0.044      0.951 f
  U1158/Y (OAI2BB1X4MTR)                                 0.092      1.043 f
  U8124/Y (NAND2X4MTR)                                   0.053      1.097 r
  U8122/Y (OAI21X6MTR)                                   0.064      1.161 f
  U16605/Y (AOI21X2MTR)                                  0.077      1.238 r
  U13560/Y (OAI21X1MTR)                                  0.070      1.308 f
  U10523/Y (NOR2BX2MTR)                                  0.094      1.402 f
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.120      0.120 r
  U904/Y (INVX2MTR)                                      0.063      0.184 f
  U14447/Y (CLKNAND2X4MTR)                               0.066      0.249 r
  U14402/Y (BUFX2MTR)                                    0.086      0.336 r
  U11121/Y (OAI22X1MTR)                                  0.075      0.410 f
  U8529/Y (AOI2B1X2MTR)                                  0.077      0.488 r
  U8449/Y (NAND2BX2MTR)                                  0.074      0.562 f
  U7843/Y (INVX2MTR)                                     0.061      0.623 r
  U5061/Y (CLKNAND2X4MTR)                                0.064      0.687 f
  U1336/Y (INVX4MTR)                                     0.057      0.744 r
  U5062/Y (AOI21X6MTR)                                   0.056      0.800 f
  U1554/Y (OAI21X6MTR)                                   0.088      0.888 r
  U1580/Y (NAND2X2MTR)                                   0.051      0.939 f
  U3757/Y (NOR2BX2MTR)                                   0.095      1.034 f
  U235/Y (OAI2BB1X4MTR)                                  0.044      1.078 r
  U8933/Y (NOR2X2MTR)                                    0.036      1.114 f
  U8930/Y (AOI2B1X4MTR)                                  0.059      1.173 r
  U10357/Y (NAND3X4MTR)                                  0.074      1.247 f
  U5185/Y (OAI2B2X1MTR)                                  0.145      1.392 f
  U0_BANK_TOP/vACC_1_reg_1__15_/D (DFFRHQX2MTR)          0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U19488/Y (CLKNAND2X2MTR)                               0.025      0.382 r
  U1035/Y (OAI2B1X1MTR)                                  0.057      0.439 f
  U11378/Y (NAND2BX2MTR)                                 0.103      0.541 f
  U16335/Y (OAI2BB1X4MTR)                                0.107      0.648 f
  U6560/Y (CLKNAND2X2MTR)                                0.078      0.727 r
  U2799/Y (OAI21X6MTR)                                   0.070      0.797 f
  U9844/Y (AOI21X8MTR)                                   0.102      0.899 r
  U1565/Y (NAND2X12MTR)                                  0.070      0.968 f
  U2019/Y (AOI21X4MTR)                                   0.081      1.050 r
  U9210/Y (XNOR2X2MTR)                                   0.087      1.137 r
  U2463/Y (NAND2X4MTR)                                   0.056      1.193 f
  U2585/Y (NAND3X4MTR)                                   0.068      1.261 r
  U2587/Y (MXI2X6MTR)                                    0.064      1.325 f
  U17655/Y (OAI22X2MTR)                                  0.061      1.386 r
  U0_BANK_TOP/vACC_0_reg_2__5_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U16151/Y (OAI2BB1X2MTR)                                0.102      0.476 r
  U10165/Y (INVX2MTR)                                    0.031      0.507 f
  U1948/Y (NAND2X2MTR)                                   0.043      0.550 r
  U4373/Y (NAND2X6MTR)                                   0.053      0.603 f
  U704/Y (AND2X4MTR)                                     0.101      0.704 f
  U13856/Y (NOR2X6MTR)                                   0.090      0.794 r
  U3131/Y (CLKNAND2X4MTR)                                0.067      0.862 f
  U455/Y (INVX4MTR)                                      0.043      0.905 r
  U2823/Y (NOR2BX1MTR)                                   0.085      0.990 r
  U10700/Y (CLKNAND2X2MTR)                               0.057      1.048 f
  U13855/Y (NAND3X4MTR)                                  0.048      1.096 r
  U9218/Y (NAND3X6MTR)                                   0.085      1.181 f
  U10082/Y (NAND2X6MTR)                                  0.054      1.235 r
  U108/Y (CLKNAND2X2MTR)                                 0.064      1.299 f
  U3684/Y (OAI22X1MTR)                                   0.065      1.364 r
  U0_BANK_TOP/vACC_1_reg_4__16_/D (DFFRHQX1MTR)          0.000      1.364 r
  data arrival time                                                 1.364

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.150      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.364
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U6724/Y (AOI21X2MTR)                                   0.074      0.431 r
  U9390/Y (NAND3X4MTR)                                   0.078      0.509 f
  U1025/Y (NAND2X4MTR)                                   0.049      0.558 r
  U16649/Y (NAND2X4MTR)                                  0.058      0.616 f
  U9764/Y (AND2X6MTR)                                    0.094      0.711 f
  U1922/Y (NOR2X4MTR)                                    0.066      0.777 r
  U8953/Y (NOR2X4MTR)                                    0.035      0.812 f
  U8774/Y (OAI21X6MTR)                                   0.085      0.897 r
  U482/Y (NAND2X6MTR)                                    0.056      0.953 f
  U403/Y (NAND2X6MTR)                                    0.050      1.003 r
  U11419/Y (AOI21X1MTR)                                  0.077      1.080 f
  U9437/Y (XOR2X1MTR)                                    0.101      1.181 r
  U1327/Y (AOI21X4MTR)                                   0.092      1.272 f
  U17221/Y (OAI22X2MTR)                                  0.064      1.336 r
  U0_BANK_TOP/vACC_2_reg_7__10_/D (DFFRQX2MTR)           0.000      1.336 r
  data arrival time                                                 1.336

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__10_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.178      1.337
  data required time                                                1.337
  --------------------------------------------------------------------------
  data required time                                                1.337
  data arrival time                                                -1.336
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U2008/Y (INVX6MTR)                                     0.037      0.372 f
  U8665/Y (CLKNAND2X2MTR)                                0.032      0.404 r
  U9103/Y (NAND4X2MTR)                                   0.100      0.503 f
  U2462/Y (NAND2X4MTR)                                   0.059      0.563 r
  U1581/Y (CLKNAND2X4MTR)                                0.067      0.630 f
  U1421/Y (INVX4MTR)                                     0.039      0.669 r
  U7346/Y (NAND2X4MTR)                                   0.044      0.713 f
  U5108/Y (AOI2BB1X4MTR)                                 0.107      0.820 f
  U3283/Y (NAND3X4MTR)                                   0.044      0.864 r
  U12401/Y (INVX1MTR)                                    0.040      0.904 f
  U1560/Y (AOI2BB1X1MTR)                                 0.110      1.014 f
  U11678/Y (XNOR2X1MTR)                                  0.078      1.091 f
  U223/Y (AOI22X2MTR)                                    0.102      1.194 r
  U184/Y (OAI2BB1X2MTR)                                  0.077      1.271 f
  U1968/Y (MXI2X6MTR)                                    0.083      1.354 r
  U15438/Y (OAI22X2MTR)                                  0.058      1.412 f
  U0_BANK_TOP/vACC_1_reg_3__6_/D (DFFRHQX4MTR)           0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U8679/Y (OAI21X2MTR)                                   0.075      0.956 f
  U8839/Y (AOI21X2MTR)                                   0.091      1.047 r
  U231/Y (XNOR2X2MTR)                                    0.090      1.137 r
  U6177/Y (CLKNAND2X4MTR)                                0.071      1.207 f
  U11941/Y (NAND3X4MTR)                                  0.064      1.271 r
  U11500/Y (OAI22X4MTR)                                  0.056      1.327 f
  U13285/Y (OAI22X2MTR)                                  0.059      1.386 r
  U0_BANK_TOP/vACC_0_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1375/Y (INVX16MTR)                                    0.078      0.337 r
  U1814/Y (INVX16MTR)                                    0.051      0.388 f
  U1296/Y (INVX12MTR)                                    0.040      0.428 r
  U7501/Y (INVX14MTR)                                    0.025      0.453 f
  U15907/Y (CLKNAND2X2MTR)                               0.033      0.487 r
  U9119/Y (NOR2X2MTR)                                    0.042      0.528 f
  U5694/Y (NOR2X2MTR)                                    0.069      0.598 r
  U4571/Y (CLKNAND2X2MTR)                                0.066      0.663 f
  U12339/Y (OAI2BB2X4MTR)                                0.094      0.757 r
  U13292/Y (NAND2X3MTR)                                  0.053      0.811 f
  U12161/Y (OAI2B11X4MTR)                                0.041      0.852 r
  U12068/Y (XNOR2X2MTR)                                  0.096      0.948 r
  U1627/Y (NOR2X4MTR)                                    0.053      1.001 f
  U1626/Y (NAND2X3MTR)                                   0.054      1.055 r
  U16286/Y (NOR2X1MTR)                                   0.043      1.098 f
  U11768/Y (NAND3BX4MTR)                                 0.100      1.198 f
  U3707/Y (NOR2X4MTR)                                    0.068      1.266 r
  U7721/Y (NAND3BX4MTR)                                  0.067      1.333 f
  U5339/Y (NOR2X1MTR)                                    0.059      1.392 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U1891/Y (NOR2BX4MTR)                                   0.073      0.195 f
  U4210/Y (INVX3MTR)                                     0.050      0.245 r
  U5292/Y (NOR2X1MTR)                                    0.041      0.286 f
  U8495/Y (AOI2BB1X1MTR)                                 0.061      0.346 r
  U7896/Y (OAI22X1MTR)                                   0.067      0.413 f
  U7157/Y (NOR2X1MTR)                                    0.067      0.480 r
  U955/Y (CLKNAND2X2MTR)                                 0.059      0.539 f
  U954/Y (INVX3MTR)                                      0.056      0.595 r
  U2720/Y (NAND2X4MTR)                                   0.048      0.643 f
  U16149/Y (NOR2X4MTR)                                   0.076      0.719 r
  U6936/Y (OAI21X4MTR)                                   0.066      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.042      0.826 r
  U2934/Y (NAND2X4MTR)                                   0.051      0.877 f
  U1471/Y (NAND2X8MTR)                                   0.042      0.919 r
  U2856/Y (NAND2X8MTR)                                   0.046      0.966 f
  U7112/Y (NAND2X6MTR)                                   0.042      1.008 r
  U1354/Y (NAND2X8MTR)                                   0.049      1.057 f
  U9643/Y (CLKNAND2X4MTR)                                0.047      1.104 r
  U1313/Y (NAND3X8MTR)                                   0.073      1.176 f
  U8633/Y (NAND2X3MTR)                                   0.057      1.233 r
  U9354/Y (XNOR2X8MTR)                                   0.074      1.308 r
  U1455/Y (OAI22X1MTR)                                   0.082      1.390 f
  U0_BANK_TOP/vACC_3_reg_6__20_/D (DFFRHQX2MTR)          0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_75_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U906/Y (NAND2X4MTR)                                    0.058      0.175 f
  U13108/Y (OAI21X4MTR)                                  0.098      0.273 r
  U16146/Y (NAND2X8MTR)                                  0.074      0.347 f
  U1157/Y (BUFX6MTR)                                     0.081      0.428 f
  U16953/Y (INVX2MTR)                                    0.074      0.502 r
  U16954/Y (CLKNAND2X2MTR)                               0.062      0.564 f
  U9835/Y (AND4X4MTR)                                    0.118      0.682 f
  U8286/Y (CLKNAND2X2MTR)                                0.039      0.721 r
  U6402/Y (NOR2X1MTR)                                    0.048      0.769 f
  U9631/Y (NAND3X4MTR)                                   0.057      0.826 r
  U8045/Y (INVX1MTR)                                     0.040      0.866 f
  U210/Y (NOR2BX2MTR)                                    0.090      0.955 f
  U2771/Y (NOR3X4MTR)                                    0.169      1.124 r
  U2735/Y (AOI21X1MTR)                                   0.082      1.206 f
  U17701/Y (AOI211X4MTR)                                 0.131      1.337 r
  U6804/Y (NOR2X1MTR)                                    0.060      1.397 f
  PIM_result_reg_75_/D (DFFRHQX2MTR)                     0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_75_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_459_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U906/Y (NAND2X4MTR)                                    0.058      0.175 f
  U13108/Y (OAI21X4MTR)                                  0.098      0.273 r
  U16146/Y (NAND2X8MTR)                                  0.074      0.347 f
  U1157/Y (BUFX6MTR)                                     0.081      0.428 f
  U16953/Y (INVX2MTR)                                    0.074      0.502 r
  U16954/Y (CLKNAND2X2MTR)                               0.062      0.564 f
  U9835/Y (AND4X4MTR)                                    0.118      0.682 f
  U8286/Y (CLKNAND2X2MTR)                                0.039      0.721 r
  U6402/Y (NOR2X1MTR)                                    0.048      0.769 f
  U9631/Y (NAND3X4MTR)                                   0.057      0.826 r
  U8045/Y (INVX1MTR)                                     0.040      0.866 f
  U210/Y (NOR2BX2MTR)                                    0.090      0.955 f
  U2771/Y (NOR3X4MTR)                                    0.169      1.124 r
  U2735/Y (AOI21X1MTR)                                   0.082      1.206 f
  U17701/Y (AOI211X4MTR)                                 0.131      1.337 r
  U6803/Y (NOR2X1MTR)                                    0.060      1.397 f
  PIM_result_reg_459_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_459_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_331_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U906/Y (NAND2X4MTR)                                    0.058      0.175 f
  U13108/Y (OAI21X4MTR)                                  0.098      0.273 r
  U16146/Y (NAND2X8MTR)                                  0.074      0.347 f
  U1157/Y (BUFX6MTR)                                     0.081      0.428 f
  U16953/Y (INVX2MTR)                                    0.074      0.502 r
  U16954/Y (CLKNAND2X2MTR)                               0.062      0.564 f
  U9835/Y (AND4X4MTR)                                    0.118      0.682 f
  U8286/Y (CLKNAND2X2MTR)                                0.039      0.721 r
  U6402/Y (NOR2X1MTR)                                    0.048      0.769 f
  U9631/Y (NAND3X4MTR)                                   0.057      0.826 r
  U8045/Y (INVX1MTR)                                     0.040      0.866 f
  U210/Y (NOR2BX2MTR)                                    0.090      0.955 f
  U2771/Y (NOR3X4MTR)                                    0.169      1.124 r
  U2735/Y (AOI21X1MTR)                                   0.082      1.206 f
  U17701/Y (AOI211X4MTR)                                 0.131      1.337 r
  U6805/Y (NOR2X1MTR)                                    0.060      1.397 f
  PIM_result_reg_331_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_331_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_203_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U906/Y (NAND2X4MTR)                                    0.058      0.175 f
  U13108/Y (OAI21X4MTR)                                  0.098      0.273 r
  U16146/Y (NAND2X8MTR)                                  0.074      0.347 f
  U1157/Y (BUFX6MTR)                                     0.081      0.428 f
  U16953/Y (INVX2MTR)                                    0.074      0.502 r
  U16954/Y (CLKNAND2X2MTR)                               0.062      0.564 f
  U9835/Y (AND4X4MTR)                                    0.118      0.682 f
  U8286/Y (CLKNAND2X2MTR)                                0.039      0.721 r
  U6402/Y (NOR2X1MTR)                                    0.048      0.769 f
  U9631/Y (NAND3X4MTR)                                   0.057      0.826 r
  U8045/Y (INVX1MTR)                                     0.040      0.866 f
  U210/Y (NOR2BX2MTR)                                    0.090      0.955 f
  U2771/Y (NOR3X4MTR)                                    0.169      1.124 r
  U2735/Y (AOI21X1MTR)                                   0.082      1.206 f
  U17701/Y (AOI211X4MTR)                                 0.131      1.337 r
  U6806/Y (NOR2X1MTR)                                    0.060      1.397 f
  PIM_result_reg_203_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_203_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_93_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12072/Y (INVX6MTR)                                    0.037      0.458 f
  U12536/Y (CLKNAND2X2MTR)                               0.032      0.490 r
  U12357/Y (AND2X4MTR)                                   0.092      0.582 r
  U8979/Y (NAND3X4MTR)                                   0.092      0.674 f
  U6021/Y (INVX4MTR)                                     0.059      0.733 r
  U14637/Y (NOR2X4MTR)                                   0.038      0.771 f
  U12038/Y (INVX4MTR)                                    0.047      0.819 r
  U5425/Y (NAND2X3MTR)                                   0.053      0.871 f
  U7235/Y (NOR2X2MTR)                                    0.072      0.944 r
  U12310/Y (OAI211X2MTR)                                 0.090      1.033 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.137 r
  U10946/Y (OAI21X4MTR)                                  0.067      1.204 f
  U2497/Y (AOI22X2MTR)                                   0.135      1.339 r
  U8528/Y (NOR2X1MTR)                                    0.058      1.397 f
  PIM_result_reg_93_/D (DFFRHQX2MTR)                     0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_93_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_221_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12072/Y (INVX6MTR)                                    0.037      0.458 f
  U12536/Y (CLKNAND2X2MTR)                               0.032      0.490 r
  U12357/Y (AND2X4MTR)                                   0.092      0.582 r
  U8979/Y (NAND3X4MTR)                                   0.092      0.674 f
  U6021/Y (INVX4MTR)                                     0.059      0.733 r
  U14637/Y (NOR2X4MTR)                                   0.038      0.771 f
  U12038/Y (INVX4MTR)                                    0.047      0.819 r
  U5425/Y (NAND2X3MTR)                                   0.053      0.871 f
  U7235/Y (NOR2X2MTR)                                    0.072      0.944 r
  U12310/Y (OAI211X2MTR)                                 0.090      1.033 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.137 r
  U10946/Y (OAI21X4MTR)                                  0.067      1.204 f
  U2497/Y (AOI22X2MTR)                                   0.135      1.339 r
  U15408/Y (NOR2X1MTR)                                   0.058      1.397 f
  PIM_result_reg_221_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_221_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_349_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12072/Y (INVX6MTR)                                    0.037      0.458 f
  U12536/Y (CLKNAND2X2MTR)                               0.032      0.490 r
  U12357/Y (AND2X4MTR)                                   0.092      0.582 r
  U8979/Y (NAND3X4MTR)                                   0.092      0.674 f
  U6021/Y (INVX4MTR)                                     0.059      0.733 r
  U14637/Y (NOR2X4MTR)                                   0.038      0.771 f
  U12038/Y (INVX4MTR)                                    0.047      0.819 r
  U5425/Y (NAND2X3MTR)                                   0.053      0.871 f
  U7235/Y (NOR2X2MTR)                                    0.072      0.944 r
  U12310/Y (OAI211X2MTR)                                 0.090      1.033 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.137 r
  U10946/Y (OAI21X4MTR)                                  0.067      1.204 f
  U2497/Y (AOI22X2MTR)                                   0.135      1.339 r
  U15407/Y (NOR2X1MTR)                                   0.058      1.397 f
  PIM_result_reg_349_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_349_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_477_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12072/Y (INVX6MTR)                                    0.037      0.458 f
  U12536/Y (CLKNAND2X2MTR)                               0.032      0.490 r
  U12357/Y (AND2X4MTR)                                   0.092      0.582 r
  U8979/Y (NAND3X4MTR)                                   0.092      0.674 f
  U6021/Y (INVX4MTR)                                     0.059      0.733 r
  U14637/Y (NOR2X4MTR)                                   0.038      0.771 f
  U12038/Y (INVX4MTR)                                    0.047      0.819 r
  U5425/Y (NAND2X3MTR)                                   0.053      0.871 f
  U7235/Y (NOR2X2MTR)                                    0.072      0.944 r
  U12310/Y (OAI211X2MTR)                                 0.090      1.033 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.137 r
  U10946/Y (OAI21X4MTR)                                  0.067      1.204 f
  U2497/Y (AOI22X2MTR)                                   0.135      1.339 r
  U3704/Y (NOR2X1MTR)                                    0.058      1.397 f
  PIM_result_reg_477_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_477_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U7451/Y (NAND2X12MTR)                                  0.064      0.301 f
  U7147/Y (INVX12MTR)                                    0.060      0.361 r
  U695/Y (NAND2X8MTR)                                    0.062      0.423 f
  U911/Y (NOR2X6MTR)                                     0.080      0.503 r
  U899/Y (XNOR2X4MTR)                                    0.094      0.596 r
  U691/Y (XNOR2X1MTR)                                    0.098      0.694 r
  U7359/Y (CLKNAND2X2MTR)                                0.067      0.761 f
  U6938/Y (INVX1MTR)                                     0.045      0.806 r
  U12174/Y (AOI21X2MTR)                                  0.035      0.841 f
  U15964/Y (OAI21X2MTR)                                  0.090      0.931 r
  U16349/Y (INVX2MTR)                                    0.040      0.971 f
  U1644/Y (OAI2BB1X4MTR)                                 0.091      1.062 f
  U1642/Y (OAI21X8MTR)                                   0.078      1.140 r
  U10530/Y (INVX2MTR)                                    0.052      1.192 f
  U11141/Y (XOR2X2MTR)                                   0.074      1.266 r
  U17745/Y (NOR2BX2MTR)                                  0.104      1.370 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX1MTR)
                                                         0.000      1.370 r
  data arrival time                                                 1.370

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.370
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U19488/Y (CLKNAND2X2MTR)                               0.025      0.382 r
  U1035/Y (OAI2B1X1MTR)                                  0.057      0.439 f
  U11378/Y (NAND2BX2MTR)                                 0.103      0.541 f
  U16335/Y (OAI2BB1X4MTR)                                0.107      0.648 f
  U6560/Y (CLKNAND2X2MTR)                                0.078      0.727 r
  U2799/Y (OAI21X6MTR)                                   0.070      0.797 f
  U9844/Y (AOI21X8MTR)                                   0.102      0.899 r
  U1565/Y (NAND2X12MTR)                                  0.070      0.968 f
  U2019/Y (AOI21X4MTR)                                   0.081      1.050 r
  U9210/Y (XNOR2X2MTR)                                   0.087      1.137 r
  U2463/Y (NAND2X4MTR)                                   0.056      1.193 f
  U2585/Y (NAND3X4MTR)                                   0.068      1.261 r
  U2587/Y (MXI2X6MTR)                                    0.064      1.325 f
  U9323/Y (OAI22X2MTR)                                   0.061      1.386 r
  U0_BANK_TOP/vACC_2_reg_2__5_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U19488/Y (CLKNAND2X2MTR)                               0.025      0.382 r
  U1035/Y (OAI2B1X1MTR)                                  0.057      0.439 f
  U11378/Y (NAND2BX2MTR)                                 0.103      0.541 f
  U16335/Y (OAI2BB1X4MTR)                                0.107      0.648 f
  U6560/Y (CLKNAND2X2MTR)                                0.078      0.727 r
  U2799/Y (OAI21X6MTR)                                   0.070      0.797 f
  U9844/Y (AOI21X8MTR)                                   0.102      0.899 r
  U1565/Y (NAND2X12MTR)                                  0.070      0.968 f
  U2019/Y (AOI21X4MTR)                                   0.081      1.050 r
  U9210/Y (XNOR2X2MTR)                                   0.087      1.137 r
  U2463/Y (NAND2X4MTR)                                   0.056      1.193 f
  U2585/Y (NAND3X4MTR)                                   0.068      1.261 r
  U2587/Y (MXI2X6MTR)                                    0.064      1.325 f
  U11366/Y (OAI22X2MTR)                                  0.061      1.386 r
  U0_BANK_TOP/vACC_1_reg_2__5_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U19488/Y (CLKNAND2X2MTR)                               0.025      0.382 r
  U1035/Y (OAI2B1X1MTR)                                  0.057      0.439 f
  U11378/Y (NAND2BX2MTR)                                 0.103      0.541 f
  U16335/Y (OAI2BB1X4MTR)                                0.107      0.648 f
  U6560/Y (CLKNAND2X2MTR)                                0.078      0.727 r
  U2799/Y (OAI21X6MTR)                                   0.070      0.797 f
  U9844/Y (AOI21X8MTR)                                   0.102      0.899 r
  U1565/Y (NAND2X12MTR)                                  0.070      0.968 f
  U2019/Y (AOI21X4MTR)                                   0.081      1.050 r
  U9210/Y (XNOR2X2MTR)                                   0.087      1.137 r
  U2463/Y (NAND2X4MTR)                                   0.056      1.193 f
  U2585/Y (NAND3X4MTR)                                   0.068      1.261 r
  U2587/Y (MXI2X6MTR)                                    0.064      1.325 f
  U17653/Y (OAI22X2MTR)                                  0.061      1.386 r
  U0_BANK_TOP/vACC_3_reg_2__5_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U16151/Y (OAI2BB1X2MTR)                                0.102      0.476 r
  U10165/Y (INVX2MTR)                                    0.031      0.507 f
  U1948/Y (NAND2X2MTR)                                   0.043      0.550 r
  U4373/Y (NAND2X6MTR)                                   0.053      0.603 f
  U704/Y (AND2X4MTR)                                     0.101      0.704 f
  U13856/Y (NOR2X6MTR)                                   0.090      0.794 r
  U3131/Y (CLKNAND2X4MTR)                                0.067      0.862 f
  U455/Y (INVX4MTR)                                      0.043      0.905 r
  U2823/Y (NOR2BX1MTR)                                   0.085      0.990 r
  U10700/Y (CLKNAND2X2MTR)                               0.057      1.048 f
  U13855/Y (NAND3X4MTR)                                  0.048      1.096 r
  U9218/Y (NAND3X6MTR)                                   0.085      1.181 f
  U10082/Y (NAND2X6MTR)                                  0.054      1.235 r
  U108/Y (CLKNAND2X2MTR)                                 0.064      1.299 f
  U3673/Y (OAI22X1MTR)                                   0.065      1.364 r
  U0_BANK_TOP/vACC_0_reg_4__16_/D (DFFRHQX1MTR)          0.000      1.364 r
  data arrival time                                                 1.364

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.150      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.364
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U9782/Y (NAND2X4MTR)                                   0.040      0.603 f
  U3902/Y (INVX2MTR)                                     0.055      0.658 r
  U3094/Y (NOR2X2MTR)                                    0.049      0.706 f
  U3049/Y (NOR2X2MTR)                                    0.093      0.799 r
  U3524/Y (NAND2X2MTR)                                   0.077      0.875 f
  U6437/Y (AOI2B1X2MTR)                                  0.093      0.969 r
  U414/Y (NOR2X4MTR)                                     0.047      1.016 f
  U2732/Y (NAND2X8MTR)                                   0.053      1.070 r
  U13100/Y (NAND2X12MTR)                                 0.048      1.118 f
  U233/Y (BUFX6MTR)                                      0.093      1.211 f
  U9408/Y (CLKNAND2X2MTR)                                0.035      1.246 r
  U3032/Y (NAND2X2MTR)                                   0.055      1.301 f
  U4247/Y (OAI22X1MTR)                                   0.062      1.364 r
  U0_BANK_TOP/vACC_0_reg_1__16_/D (DFFRHQX1MTR)          0.000      1.364 r
  data arrival time                                                 1.364

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.150      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.364
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1193/Y (INVX14MTR)                                    0.033      0.435 r
  U9142/Y (AOI21X3MTR)                                   0.042      0.477 f
  U1208/Y (NAND3X2MTR)                                   0.050      0.527 r
  U2003/Y (NAND2BX4MTR)                                  0.052      0.578 f
  U2002/Y (INVX3MTR)                                     0.045      0.623 r
  U2128/Y (CLKNAND2X4MTR)                                0.070      0.693 f
  U7722/Y (NAND2X3MTR)                                   0.056      0.750 r
  U7688/Y (INVX2MTR)                                     0.041      0.790 f
  U6448/Y (NAND2X2MTR)                                   0.050      0.840 r
  U1500/Y (INVX2MTR)                                     0.042      0.882 f
  U395/Y (NAND2X2MTR)                                    0.042      0.924 r
  U5386/Y (NOR2X1MTR)                                    0.040      0.964 f
  U1503/Y (AOI21X2MTR)                                   0.071      1.035 r
  U353/Y (NAND2X2MTR)                                    0.079      1.114 f
  U7085/Y (NAND3X8MTR)                                   0.067      1.181 r
  U7082/Y (INVX4MTR)                                     0.038      1.219 f
  U9338/Y (CLKNAND2X4MTR)                                0.032      1.251 r
  U12965/Y (NAND3BX4MTR)                                 0.069      1.319 f
  U13269/Y (OAI22X2MTR)                                  0.065      1.384 r
  U0_BANK_TOP/vACC_3_reg_3__18_/D (DFFRHQX2MTR)          0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U10033/Y (INVX5MTR)                                    0.042      0.159 r
  U1367/Y (INVX4MTR)                                     0.041      0.199 f
  U13723/Y (NOR2BX4MTR)                                  0.090      0.289 r
  U5907/Y (AOI22X1MTR)                                   0.111      0.400 f
  U2557/Y (AND4X4MTR)                                    0.136      0.536 f
  U5187/Y (NAND2X4MTR)                                   0.042      0.578 r
  U4639/Y (INVX3MTR)                                     0.033      0.611 f
  U6151/Y (INVX2MTR)                                     0.043      0.654 r
  U5597/Y (NAND3X2MTR)                                   0.077      0.731 f
  U6563/Y (OAI21X3MTR)                                   0.052      0.783 r
  U11970/Y (OAI2BB1X4MTR)                                0.106      0.889 r
  U3227/Y (INVX4MTR)                                     0.035      0.924 f
  U9187/Y (NAND2X8MTR)                                   0.042      0.966 r
  U2433/Y (OAI2BB1X4MTR)                                 0.088      1.054 r
  U2485/Y (XNOR2X2MTR)                                   0.070      1.124 r
  U4844/Y (NAND2X3MTR)                                   0.061      1.186 f
  U9944/Y (OAI2B11X4MTR)                                 0.060      1.246 r
  U1968/Y (MXI2X6MTR)                                    0.077      1.323 f
  U17640/Y (OAI22X2MTR)                                  0.063      1.386 r
  U0_BANK_TOP/vACC_3_reg_3__6_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U9782/Y (NAND2X4MTR)                                   0.040      0.603 f
  U3902/Y (INVX2MTR)                                     0.055      0.658 r
  U3094/Y (NOR2X2MTR)                                    0.049      0.706 f
  U3049/Y (NOR2X2MTR)                                    0.093      0.799 r
  U3524/Y (NAND2X2MTR)                                   0.077      0.875 f
  U6437/Y (AOI2B1X2MTR)                                  0.093      0.969 r
  U414/Y (NOR2X4MTR)                                     0.047      1.016 f
  U2732/Y (NAND2X8MTR)                                   0.053      1.070 r
  U13100/Y (NAND2X12MTR)                                 0.048      1.118 f
  U233/Y (BUFX6MTR)                                      0.093      1.211 f
  U9408/Y (CLKNAND2X2MTR)                                0.035      1.246 r
  U3032/Y (NAND2X2MTR)                                   0.055      1.301 f
  U5329/Y (OAI22X1MTR)                                   0.062      1.364 r
  U0_BANK_TOP/vACC_3_reg_1__16_/D (DFFRHQX1MTR)          0.000      1.364 r
  data arrival time                                                 1.364

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.150      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.364
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1390/Y (INVX8MTR)                                     0.079      0.338 r
  U1658/Y (INVX8MTR)                                     0.047      0.385 f
  U1165/Y (NAND2X4MTR)                                   0.050      0.435 r
  U16449/Y (NOR2X4MTR)                                   0.033      0.469 f
  U937/Y (INVX3MTR)                                      0.049      0.518 r
  U7797/Y (OAI2BB1X4MTR)                                 0.096      0.613 r
  U6966/Y (NAND2X4MTR)                                   0.060      0.673 f
  U1820/Y (OAI21X3MTR)                                   0.096      0.769 r
  U2351/Y (OAI2BB1X4MTR)                                 0.066      0.835 f
  U12598/Y (XOR2X8MTR)                                   0.080      0.915 f
  U12596/Y (XNOR2X8MTR)                                  0.093      1.007 f
  U2016/Y (NOR2X12MTR)                                   0.063      1.071 r
  U1817/Y (OAI21X6MTR)                                   0.061      1.132 f
  U13330/Y (AOI21X8MTR)                                  0.082      1.214 r
  U7714/Y (XOR2X2MTR)                                    0.087      1.301 r
  U16617/Y (NOR2BX4MTR)                                  0.093      1.394 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U15989/Y (CLKNAND2X16MTR)                              0.052      0.289 f
  U1795/Y (INVX14MTR)                                    0.065      0.354 r
  U1203/Y (NAND2X12MTR)                                  0.065      0.419 f
  U7454/Y (INVX6MTR)                                     0.040      0.459 r
  U9912/Y (XNOR2X2MTR)                                   0.104      0.564 r
  U9026/Y (XNOR2X4MTR)                                   0.136      0.699 r
  U9877/Y (XOR2X8MTR)                                    0.109      0.808 r
  U7356/Y (XOR2X2MTR)                                    0.099      0.907 r
  U1618/Y (CLKNAND2X2MTR)                                0.074      0.981 f
  U1158/Y (OAI2BB1X4MTR)                                 0.059      1.041 r
  U2537/Y (NOR2X4MTR)                                    0.039      1.079 f
  U6407/Y (NOR2X3MTR)                                    0.059      1.139 r
  U1002/Y (NAND2X2MTR)                                   0.066      1.205 f
  U8126/Y (OAI21X4MTR)                                   0.089      1.294 r
  U16254/Y (XNOR2X2MTR)                                  0.046      1.340 f
  U16253/Y (NOR2X2MTR)                                   0.055      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U9448/Y (OAI21X8MTR)                                   0.099      0.962 r
  U1000/Y (AOI21X4MTR)                                   0.059      1.021 f
  U2547/Y (XNOR2X2MTR)                                   0.080      1.101 f
  U2504/Y (AOI22X4MTR)                                   0.111      1.213 r
  U2345/Y (OAI2B1X8MTR)                                  0.069      1.282 f
  U9873/Y (MXI2X8MTR)                                    0.075      1.356 r
  U11518/Y (OAI22X2MTR)                                  0.056      1.413 f
  U0_BANK_TOP/vACC_3_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U8921/Y (BUFX16MTR)                                    0.102      0.377 f
  U1752/Y (INVX8MTR)                                     0.038      0.416 r
  U10254/Y (OAI2BB1X2MTR)                                0.091      0.507 r
  U9369/Y (NAND2BX2MTR)                                  0.054      0.561 f
  U4272/Y (OAI211X4MTR)                                  0.058      0.618 r
  U3242/Y (NAND3X3MTR)                                   0.116      0.734 f
  U2325/Y (INVX2MTR)                                     0.107      0.841 r
  U5930/Y (NAND4X4MTR)                                   0.105      0.946 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.022 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.093 f
  U1782/Y (NAND2X6MTR)                                   0.053      1.146 r
  U13335/Y (NOR2X12MTR)                                  0.035      1.182 f
  U4815/Y (OAI21X3MTR)                                   0.075      1.257 r
  U4807/Y (INVX3MTR)                                     0.049      1.306 f
  U10222/Y (OAI22X2MTR)                                  0.057      1.362 r
  U0_BANK_TOP/vACC_1_reg_7__21_/D (DFFRHQX1MTR)          0.000      1.362 r
  data arrival time                                                 1.362

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.362
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U1597/Y (INVX16MTR)                                    0.043      0.370 r
  U1231/Y (INVX10MTR)                                    0.034      0.403 f
  U4120/Y (NOR2BX4MTR)                                   0.050      0.454 r
  U10267/Y (NAND3BX4MTR)                                 0.077      0.531 r
  U7389/Y (NAND2X2MTR)                                   0.070      0.601 f
  U7362/Y (CLKNAND2X2MTR)                                0.068      0.669 r
  U2074/Y (NOR2BX2MTR)                                   0.118      0.786 r
  U2983/Y (NAND2X2MTR)                                   0.079      0.865 f
  U2921/Y (INVX4MTR)                                     0.057      0.922 r
  U4888/Y (AND2X1MTR)                                    0.087      1.010 r
  U327/Y (NAND2X2MTR)                                    0.065      1.075 f
  U7602/Y (OAI2B11X4MTR)                                 0.096      1.171 r
  U12228/Y (NAND2X2MTR)                                  0.067      1.237 f
  U16508/Y (OAI22X4MTR)                                  0.087      1.324 r
  U11097/Y (OAI22X1MTR)                                  0.082      1.406 f
  U0_BANK_TOP/vACC_0_reg_6__5_/D (DFFRHQX4MTR)           0.000      1.406 f
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U6724/Y (AOI21X2MTR)                                   0.074      0.431 r
  U9390/Y (NAND3X4MTR)                                   0.078      0.509 f
  U1025/Y (NAND2X4MTR)                                   0.049      0.558 r
  U16649/Y (NAND2X4MTR)                                  0.058      0.616 f
  U9764/Y (AND2X6MTR)                                    0.094      0.711 f
  U1922/Y (NOR2X4MTR)                                    0.066      0.777 r
  U8953/Y (NOR2X4MTR)                                    0.035      0.812 f
  U8774/Y (OAI21X6MTR)                                   0.085      0.897 r
  U8105/Y (INVX2MTR)                                     0.052      0.949 f
  U4147/Y (AOI2BB1X2MTR)                                 0.109      1.058 f
  U9470/Y (XNOR2X1MTR)                                   0.083      1.140 f
  U16608/Y (AOI22X4MTR)                                  0.085      1.225 r
  U13546/Y (NAND2BX4MTR)                                 0.057      1.282 f
  U2216/Y (OAI21X4MTR)                                   0.044      1.326 r
  U10896/Y (OAI22X1MTR)                                  0.078      1.404 f
  U0_BANK_TOP/vACC_1_reg_7__6_/D (DFFRHQX4MTR)           0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U1126/Y (OAI2BB1X4MTR)                                 0.087      0.524 r
  U11235/Y (OAI21X4MTR)                                  0.056      0.580 f
  U8850/Y (NAND2X6MTR)                                   0.050      0.630 r
  U7061/Y (NAND2X4MTR)                                   0.051      0.681 f
  U5597/Y (NAND3X2MTR)                                   0.048      0.729 r
  U6563/Y (OAI21X3MTR)                                   0.053      0.782 f
  U11970/Y (OAI2BB1X4MTR)                                0.087      0.869 f
  U3227/Y (INVX4MTR)                                     0.043      0.913 r
  U9187/Y (NAND2X8MTR)                                   0.052      0.965 f
  U7088/Y (AOI21X1MTR)                                   0.087      1.052 r
  U10361/Y (XNOR2X1MTR)                                  0.085      1.137 r
  U16269/Y (NAND2X2MTR)                                  0.070      1.207 f
  U7266/Y (NAND2X2MTR)                                   0.064      1.271 r
  U8622/Y (OAI21X6MTR)                                   0.055      1.326 f
  U16582/Y (OAI22X2MTR)                                  0.059      1.384 r
  U0_BANK_TOP/vACC_0_reg_3__5_/D (DFFRHQX2MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__5_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U6724/Y (AOI21X2MTR)                                   0.074      0.431 r
  U9390/Y (NAND3X4MTR)                                   0.078      0.509 f
  U1025/Y (NAND2X4MTR)                                   0.049      0.558 r
  U16649/Y (NAND2X4MTR)                                  0.058      0.616 f
  U9764/Y (AND2X6MTR)                                    0.094      0.711 f
  U1922/Y (NOR2X4MTR)                                    0.066      0.777 r
  U8953/Y (NOR2X4MTR)                                    0.035      0.812 f
  U8774/Y (OAI21X6MTR)                                   0.085      0.897 r
  U482/Y (NAND2X6MTR)                                    0.056      0.953 f
  U403/Y (NAND2X6MTR)                                    0.050      1.003 r
  U8069/Y (XNOR2X1MTR)                                   0.071      1.074 r
  U8677/Y (OAI22X2MTR)                                   0.079      1.153 f
  U8654/Y (AOI2BB1X4MTR)                                 0.074      1.227 r
  U8017/Y (INVX2MTR)                                     0.038      1.265 f
  U16095/Y (NOR2X4MTR)                                   0.065      1.330 r
  U17229/Y (OAI22X2MTR)                                  0.052      1.383 f
  U0_BANK_TOP/vACC_0_reg_7__8_/D (DFFRQX2MTR)            0.000      1.383 f
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__8_/CK (DFFRQX2MTR)           0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U7022/Y (CLKNAND2X16MTR)                               0.067      0.304 f
  U1841/Y (INVX16MTR)                                    0.070      0.373 r
  U7222/Y (NAND2X12MTR)                                  0.053      0.426 f
  U1022/Y (INVX6MTR)                                     0.045      0.471 r
  U915/Y (NAND2X6MTR)                                    0.045      0.516 f
  U12791/Y (XOR2X8MTR)                                   0.076      0.592 f
  U12789/Y (XOR2X8MTR)                                   0.086      0.678 f
  U605/Y (XNOR2X4MTR)                                    0.101      0.778 f
  U5464/Y (XNOR2X8MTR)                                   0.097      0.876 f
  U8755/Y (OAI21X4MTR)                                   0.047      0.922 r
  U7370/Y (OAI2BB1X4MTR)                                 0.071      0.993 f
  U2080/Y (NOR2X8MTR)                                    0.080      1.073 r
  U9395/Y (NOR2X4MTR)                                    0.048      1.121 f
  U9391/Y (AOI21X8MTR)                                   0.095      1.215 r
  U13236/Y (OAI21BX4MTR)                                 0.061      1.276 f
  U7459/Y (XNOR2X2MTR)                                   0.065      1.341 f
  U7422/Y (NOR2X1MTR)                                    0.054      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U10033/Y (INVX5MTR)                                    0.042      0.159 r
  U1367/Y (INVX4MTR)                                     0.041      0.199 f
  U13723/Y (NOR2BX4MTR)                                  0.090      0.289 r
  U5907/Y (AOI22X1MTR)                                   0.111      0.400 f
  U2557/Y (AND4X4MTR)                                    0.136      0.536 f
  U5187/Y (NAND2X4MTR)                                   0.042      0.578 r
  U4639/Y (INVX3MTR)                                     0.033      0.611 f
  U6151/Y (INVX2MTR)                                     0.043      0.654 r
  U5597/Y (NAND3X2MTR)                                   0.077      0.731 f
  U6563/Y (OAI21X3MTR)                                   0.052      0.783 r
  U11970/Y (OAI2BB1X4MTR)                                0.106      0.889 r
  U3227/Y (INVX4MTR)                                     0.035      0.924 f
  U9187/Y (NAND2X8MTR)                                   0.042      0.966 r
  U2433/Y (OAI2BB1X4MTR)                                 0.088      1.054 r
  U2485/Y (XNOR2X2MTR)                                   0.070      1.124 r
  U4844/Y (NAND2X3MTR)                                   0.061      1.186 f
  U9944/Y (OAI2B11X4MTR)                                 0.060      1.246 r
  U1968/Y (MXI2X6MTR)                                    0.077      1.323 f
  U17642/Y (OAI22X2MTR)                                  0.063      1.386 r
  U0_BANK_TOP/vACC_0_reg_3__6_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U1126/Y (OAI2BB1X4MTR)                                 0.087      0.524 r
  U11235/Y (OAI21X4MTR)                                  0.056      0.580 f
  U8850/Y (NAND2X6MTR)                                   0.050      0.630 r
  U7061/Y (NAND2X4MTR)                                   0.051      0.681 f
  U5597/Y (NAND3X2MTR)                                   0.048      0.729 r
  U6563/Y (OAI21X3MTR)                                   0.053      0.782 f
  U11970/Y (OAI2BB1X4MTR)                                0.087      0.869 f
  U3227/Y (INVX4MTR)                                     0.043      0.913 r
  U9187/Y (NAND2X8MTR)                                   0.052      0.965 f
  U7088/Y (AOI21X1MTR)                                   0.087      1.052 r
  U10361/Y (XNOR2X1MTR)                                  0.085      1.137 r
  U16269/Y (NAND2X2MTR)                                  0.070      1.207 f
  U7266/Y (NAND2X2MTR)                                   0.064      1.271 r
  U8622/Y (OAI21X6MTR)                                   0.055      1.326 f
  U12934/Y (OAI22X2MTR)                                  0.059      1.384 r
  U0_BANK_TOP/vACC_1_reg_3__5_/D (DFFRHQX2MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__5_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U9782/Y (NAND2X4MTR)                                   0.040      0.603 f
  U3902/Y (INVX2MTR)                                     0.055      0.658 r
  U3094/Y (NOR2X2MTR)                                    0.049      0.706 f
  U3049/Y (NOR2X2MTR)                                    0.093      0.799 r
  U3524/Y (NAND2X2MTR)                                   0.077      0.875 f
  U6437/Y (AOI2B1X2MTR)                                  0.093      0.969 r
  U414/Y (NOR2X4MTR)                                     0.047      1.016 f
  U2732/Y (NAND2X8MTR)                                   0.053      1.070 r
  U13100/Y (NAND2X12MTR)                                 0.048      1.118 f
  U233/Y (BUFX6MTR)                                      0.093      1.211 f
  U9408/Y (CLKNAND2X2MTR)                                0.035      1.246 r
  U3032/Y (NAND2X2MTR)                                   0.055      1.301 f
  U5327/Y (OAI22X1MTR)                                   0.062      1.364 r
  U0_BANK_TOP/vACC_1_reg_1__16_/D (DFFRHQX1MTR)          0.000      1.364 r
  data arrival time                                                 1.364

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.150      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.364
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1375/Y (INVX16MTR)                                    0.078      0.337 r
  U1814/Y (INVX16MTR)                                    0.051      0.388 f
  U1229/Y (NAND2BX2MTR)                                  0.048      0.436 r
  U6224/Y (NAND2X2MTR)                                   0.060      0.497 f
  U5704/Y (NOR2X2MTR)                                    0.088      0.585 r
  U1156/Y (NOR2X4MTR)                                    0.037      0.622 f
  U1550/Y (NAND2X4MTR)                                   0.042      0.664 r
  U864/Y (NAND2X2MTR)                                    0.062      0.725 f
  U11306/Y (NAND2X4MTR)                                  0.049      0.774 r
  U10042/Y (XOR2X8MTR)                                   0.074      0.847 r
  U11340/Y (NOR2X8MTR)                                   0.040      0.888 f
  U10554/Y (NOR2X4MTR)                                   0.067      0.954 r
  U15890/Y (NOR2X1MTR)                                   0.050      1.004 f
  U16282/Y (NAND3BX4MTR)                                 0.109      1.113 f
  U1551/Y (XNOR2X2MTR)                                   0.083      1.195 f
  U7181/Y (NAND2X2MTR)                                   0.043      1.238 r
  U989/Y (NAND3X2MTR)                                    0.080      1.318 f
  U10455/Y (AOI2B1X1MTR)                                 0.080      1.398 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1375/Y (INVX16MTR)                                    0.078      0.337 r
  U1814/Y (INVX16MTR)                                    0.051      0.388 f
  U1296/Y (INVX12MTR)                                    0.040      0.428 r
  U3497/Y (NOR2X4MTR)                                    0.027      0.455 f
  U4127/Y (INVX2MTR)                                     0.028      0.483 r
  U16622/Y (NAND2X2MTR)                                  0.058      0.541 f
  U13515/Y (OAI21X3MTR)                                  0.084      0.625 r
  U851/Y (OAI21BX4MTR)                                   0.094      0.719 r
  U733/Y (AOI21X4MTR)                                    0.071      0.789 f
  U16422/Y (XNOR2X8MTR)                                  0.086      0.875 f
  U574/Y (NOR2X8MTR)                                     0.065      0.940 r
  U11933/Y (NAND2BX4MTR)                                 0.089      1.029 r
  U11852/Y (CLKNAND2X4MTR)                               0.038      1.067 f
  U17023/Y (MXI2X2MTR)                                   0.087      1.154 r
  U9562/Y (NAND2BX2MTR)                                  0.095      1.249 r
  U16484/Y (NAND3BX4MTR)                                 0.077      1.326 r
  U2717/Y (INVX2MTR)                                     0.033      1.359 f
  U9368/Y (NOR2X3MTR)                                    0.045      1.404 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.404 r
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U8402/Y (NOR2BX4MTR)                                   0.071      0.193 f
  U9254/Y (INVX4MTR)                                     0.051      0.244 r
  U777/Y (INVX2MTR)                                      0.057      0.301 f
  U15859/Y (AOI22X1MTR)                                  0.069      0.370 r
  U16054/Y (OAI2B11X2MTR)                                0.111      0.481 f
  U7490/Y (INVX2MTR)                                     0.075      0.556 r
  U16540/Y (AND2X4MTR)                                   0.117      0.673 r
  U8909/Y (NOR2X2MTR)                                    0.031      0.704 f
  U6112/Y (NOR2BX1MTR)                                   0.080      0.784 r
  U6047/Y (CLKNAND2X4MTR)                                0.067      0.851 f
  U8153/Y (INVX2MTR)                                     0.050      0.901 r
  U4463/Y (OAI21X1MTR)                                   0.068      0.970 f
  U8737/Y (AOI21X2MTR)                                   0.081      1.051 r
  U8698/Y (XNOR2X1MTR)                                   0.098      1.149 r
  U9327/Y (AOI2BB2X4MTR)                                 0.070      1.220 f
  U8883/Y (OAI2BB1X4MTR)                                 0.062      1.281 r
  U8868/Y (OAI2B1X8MTR)                                  0.051      1.332 f
  U12958/Y (OAI22X2MTR)                                  0.054      1.386 r
  U0_BANK_TOP/vACC_3_reg_6__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U769/Y (BUFX12MTR)                                     0.074      0.462 f
  U9925/Y (INVX6MTR)                                     0.042      0.504 r
  U10597/Y (NAND2X1MTR)                                  0.054      0.559 f
  U10581/Y (NOR2BX2MTR)                                  0.091      0.649 f
  U725/Y (NAND2X2MTR)                                    0.053      0.702 r
  U5977/Y (NOR2X4MTR)                                    0.039      0.741 f
  U11232/Y (NAND3X4MTR)                                  0.053      0.794 r
  U2946/Y (INVX2MTR)                                     0.033      0.827 f
  U325/Y (NAND2X2MTR)                                    0.067      0.894 r
  U10473/Y (CLKNAND2X2MTR)                               0.063      0.957 f
  U308/Y (NOR2X2MTR)                                     0.082      1.039 r
  U9474/Y (NAND3X4MTR)                                   0.096      1.135 f
  U8772/Y (NAND2BX2MTR)                                  0.117      1.252 f
  U2696/Y (AOI22X2MTR)                                   0.103      1.356 r
  U15249/Y (NOR2X1MTR)                                   0.057      1.413 f
  PIM_result_reg_13_/D (DFFRHQX4MTR)                     0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_13_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_141_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U769/Y (BUFX12MTR)                                     0.074      0.462 f
  U9925/Y (INVX6MTR)                                     0.042      0.504 r
  U10597/Y (NAND2X1MTR)                                  0.054      0.559 f
  U10581/Y (NOR2BX2MTR)                                  0.091      0.649 f
  U725/Y (NAND2X2MTR)                                    0.053      0.702 r
  U5977/Y (NOR2X4MTR)                                    0.039      0.741 f
  U11232/Y (NAND3X4MTR)                                  0.053      0.794 r
  U2946/Y (INVX2MTR)                                     0.033      0.827 f
  U325/Y (NAND2X2MTR)                                    0.067      0.894 r
  U10473/Y (CLKNAND2X2MTR)                               0.063      0.957 f
  U308/Y (NOR2X2MTR)                                     0.082      1.039 r
  U9474/Y (NAND3X4MTR)                                   0.096      1.135 f
  U8772/Y (NAND2BX2MTR)                                  0.117      1.252 f
  U2696/Y (AOI22X2MTR)                                   0.103      1.356 r
  U15248/Y (NOR2X1MTR)                                   0.057      1.413 f
  PIM_result_reg_141_/D (DFFRHQX4MTR)                    0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_141_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_269_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U769/Y (BUFX12MTR)                                     0.074      0.462 f
  U9925/Y (INVX6MTR)                                     0.042      0.504 r
  U10597/Y (NAND2X1MTR)                                  0.054      0.559 f
  U10581/Y (NOR2BX2MTR)                                  0.091      0.649 f
  U725/Y (NAND2X2MTR)                                    0.053      0.702 r
  U5977/Y (NOR2X4MTR)                                    0.039      0.741 f
  U11232/Y (NAND3X4MTR)                                  0.053      0.794 r
  U2946/Y (INVX2MTR)                                     0.033      0.827 f
  U325/Y (NAND2X2MTR)                                    0.067      0.894 r
  U10473/Y (CLKNAND2X2MTR)                               0.063      0.957 f
  U308/Y (NOR2X2MTR)                                     0.082      1.039 r
  U9474/Y (NAND3X4MTR)                                   0.096      1.135 f
  U8772/Y (NAND2BX2MTR)                                  0.117      1.252 f
  U2696/Y (AOI22X2MTR)                                   0.103      1.356 r
  U11528/Y (NOR2X1MTR)                                   0.057      1.413 f
  PIM_result_reg_269_/D (DFFRHQX4MTR)                    0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_269_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_397_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U769/Y (BUFX12MTR)                                     0.074      0.462 f
  U9925/Y (INVX6MTR)                                     0.042      0.504 r
  U10597/Y (NAND2X1MTR)                                  0.054      0.559 f
  U10581/Y (NOR2BX2MTR)                                  0.091      0.649 f
  U725/Y (NAND2X2MTR)                                    0.053      0.702 r
  U5977/Y (NOR2X4MTR)                                    0.039      0.741 f
  U11232/Y (NAND3X4MTR)                                  0.053      0.794 r
  U2946/Y (INVX2MTR)                                     0.033      0.827 f
  U325/Y (NAND2X2MTR)                                    0.067      0.894 r
  U10473/Y (CLKNAND2X2MTR)                               0.063      0.957 f
  U308/Y (NOR2X2MTR)                                     0.082      1.039 r
  U9474/Y (NAND3X4MTR)                                   0.096      1.135 f
  U8772/Y (NAND2BX2MTR)                                  0.117      1.252 f
  U2696/Y (AOI22X2MTR)                                   0.103      1.356 r
  U3694/Y (NOR2X1MTR)                                    0.057      1.413 f
  PIM_result_reg_397_/D (DFFRHQX4MTR)                    0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_397_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U8402/Y (NOR2BX4MTR)                                   0.071      0.193 f
  U9254/Y (INVX4MTR)                                     0.051      0.244 r
  U777/Y (INVX2MTR)                                      0.057      0.301 f
  U15859/Y (AOI22X1MTR)                                  0.069      0.370 r
  U16054/Y (OAI2B11X2MTR)                                0.111      0.481 f
  U7490/Y (INVX2MTR)                                     0.075      0.556 r
  U16540/Y (AND2X4MTR)                                   0.117      0.673 r
  U8909/Y (NOR2X2MTR)                                    0.031      0.704 f
  U6112/Y (NOR2BX1MTR)                                   0.080      0.784 r
  U6047/Y (CLKNAND2X4MTR)                                0.067      0.851 f
  U8153/Y (INVX2MTR)                                     0.050      0.901 r
  U4463/Y (OAI21X1MTR)                                   0.068      0.970 f
  U8737/Y (AOI21X2MTR)                                   0.081      1.051 r
  U8698/Y (XNOR2X1MTR)                                   0.098      1.149 r
  U9327/Y (AOI2BB2X4MTR)                                 0.070      1.220 f
  U8883/Y (OAI2BB1X4MTR)                                 0.062      1.281 r
  U8868/Y (OAI2B1X8MTR)                                  0.051      1.332 f
  U12959/Y (OAI22X2MTR)                                  0.054      1.386 r
  U0_BANK_TOP/vACC_0_reg_6__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U7451/Y (NAND2X12MTR)                                  0.064      0.301 f
  U1177/Y (INVX16MTR)                                    0.063      0.364 r
  U1963/Y (NAND2BX12MTR)                                 0.055      0.419 f
  U1721/Y (INVX4MTR)                                     0.042      0.461 r
  U751/Y (XNOR2X4MTR)                                    0.103      0.563 r
  U7631/Y (XNOR2X8MTR)                                   0.102      0.666 r
  U409/Y (OAI2BB1X4MTR)                                  0.123      0.788 r
  U13320/Y (XOR2X8MTR)                                   0.072      0.860 f
  U488/Y (OAI21X4MTR)                                    0.047      0.907 r
  U1688/Y (OAI2BB1X4MTR)                                 0.077      0.984 f
  U10483/Y (NOR2X8MTR)                                   0.088      1.072 r
  U13309/Y (OAI21X6MTR)                                  0.060      1.132 f
  U16037/Y (AOI21X8MTR)                                  0.081      1.213 r
  U13192/Y (OAI21BX4MTR)                                 0.061      1.273 f
  U1779/Y (XNOR2X2MTR)                                   0.066      1.340 f
  U1384/Y (NOR2X2MTR)                                    0.055      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.120      0.120 r
  U904/Y (INVX2MTR)                                      0.063      0.184 f
  U14447/Y (CLKNAND2X4MTR)                               0.066      0.249 r
  U14402/Y (BUFX2MTR)                                    0.086      0.336 r
  U11121/Y (OAI22X1MTR)                                  0.075      0.410 f
  U8529/Y (AOI2B1X2MTR)                                  0.077      0.488 r
  U8449/Y (NAND2BX2MTR)                                  0.074      0.562 f
  U7843/Y (INVX2MTR)                                     0.061      0.623 r
  U5061/Y (CLKNAND2X4MTR)                                0.064      0.687 f
  U1336/Y (INVX4MTR)                                     0.057      0.744 r
  U5062/Y (AOI21X6MTR)                                   0.056      0.800 f
  U1554/Y (OAI21X6MTR)                                   0.088      0.888 r
  U1580/Y (NAND2X2MTR)                                   0.051      0.939 f
  U3757/Y (NOR2BX2MTR)                                   0.095      1.034 f
  U235/Y (OAI2BB1X4MTR)                                  0.044      1.078 r
  U8933/Y (NOR2X2MTR)                                    0.036      1.114 f
  U8930/Y (AOI2B1X4MTR)                                  0.059      1.173 r
  U10357/Y (NAND3X4MTR)                                  0.074      1.247 f
  U5179/Y (OAI2B2X1MTR)                                  0.145      1.392 f
  U0_BANK_TOP/vACC_2_reg_1__15_/D (DFFRHQX2MTR)          0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U4265/Y (CLKNAND2X4MTR)                                0.045      0.608 f
  U1038/Y (NAND2X6MTR)                                   0.048      0.656 r
  U980/Y (NAND2X4MTR)                                    0.053      0.709 f
  U9176/Y (CLKNAND2X4MTR)                                0.039      0.749 r
  U3579/Y (NAND2X4MTR)                                   0.035      0.784 f
  U1613/Y (OAI2BB1X4MTR)                                 0.082      0.866 f
  U1987/Y (INVX4MTR)                                     0.043      0.910 r
  U1712/Y (NAND2X8MTR)                                   0.058      0.967 f
  U298/Y (AOI21X2MTR)                                    0.093      1.061 r
  U8676/Y (XNOR2X2MTR)                                   0.064      1.124 f
  U2123/Y (AOI21X4MTR)                                   0.089      1.214 r
  U4507/Y (AND2X4MTR)                                    0.115      1.328 r
  U2632/Y (OAI22X1MTR)                                   0.063      1.392 f
  U0_BANK_TOP/vACC_3_reg_1__14_/D (DFFRHQX2MTR)          0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U1126/Y (OAI2BB1X4MTR)                                 0.087      0.524 r
  U11235/Y (OAI21X4MTR)                                  0.056      0.580 f
  U8850/Y (NAND2X6MTR)                                   0.050      0.630 r
  U10722/Y (NAND2X1MTR)                                  0.113      0.742 f
  U10832/Y (OAI21X6MTR)                                  0.068      0.811 r
  U1951/Y (AOI21X8MTR)                                   0.060      0.871 f
  U408/Y (AOI2BB1X2MTR)                                  0.115      0.986 f
  U392/Y (OAI21X3MTR)                                    0.037      1.022 r
  U1675/Y (XNOR2X2MTR)                                   0.089      1.112 r
  U10481/Y (NAND2X4MTR)                                  0.062      1.174 f
  U5466/Y (OAI21X6MTR)                                   0.042      1.216 r
  U1524/Y (AOI2BB1X8MTR)                                 0.101      1.317 r
  U5500/Y (CLKNAND2X2MTR)                                0.045      1.362 f
  U5749/Y (OAI2BB1X1MTR)                                 0.036      1.399 r
  U0_BANK_TOP/vACC_2_reg_3__4_/D (DFFRHQX4MTR)           0.000      1.399 r
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U8402/Y (NOR2BX4MTR)                                   0.071      0.193 f
  U9254/Y (INVX4MTR)                                     0.051      0.244 r
  U777/Y (INVX2MTR)                                      0.057      0.301 f
  U15859/Y (AOI22X1MTR)                                  0.069      0.370 r
  U16054/Y (OAI2B11X2MTR)                                0.111      0.481 f
  U7490/Y (INVX2MTR)                                     0.075      0.556 r
  U16540/Y (AND2X4MTR)                                   0.117      0.673 r
  U8909/Y (NOR2X2MTR)                                    0.031      0.704 f
  U6112/Y (NOR2BX1MTR)                                   0.080      0.784 r
  U6047/Y (CLKNAND2X4MTR)                                0.067      0.851 f
  U8153/Y (INVX2MTR)                                     0.050      0.901 r
  U4463/Y (OAI21X1MTR)                                   0.068      0.970 f
  U8737/Y (AOI21X2MTR)                                   0.081      1.051 r
  U8698/Y (XNOR2X1MTR)                                   0.098      1.149 r
  U9327/Y (AOI2BB2X4MTR)                                 0.070      1.220 f
  U8883/Y (OAI2BB1X4MTR)                                 0.062      1.281 r
  U8868/Y (OAI2B1X8MTR)                                  0.051      1.332 f
  U12960/Y (OAI22X2MTR)                                  0.054      1.386 r
  U0_BANK_TOP/vACC_1_reg_6__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U1126/Y (OAI2BB1X4MTR)                                 0.087      0.524 r
  U11235/Y (OAI21X4MTR)                                  0.056      0.580 f
  U8850/Y (NAND2X6MTR)                                   0.050      0.630 r
  U7061/Y (NAND2X4MTR)                                   0.051      0.681 f
  U5597/Y (NAND3X2MTR)                                   0.048      0.729 r
  U6563/Y (OAI21X3MTR)                                   0.053      0.782 f
  U11970/Y (OAI2BB1X4MTR)                                0.087      0.869 f
  U3227/Y (INVX4MTR)                                     0.043      0.913 r
  U9187/Y (NAND2X8MTR)                                   0.052      0.965 f
  U7088/Y (AOI21X1MTR)                                   0.087      1.052 r
  U10361/Y (XNOR2X1MTR)                                  0.085      1.137 r
  U16269/Y (NAND2X2MTR)                                  0.070      1.207 f
  U7266/Y (NAND2X2MTR)                                   0.064      1.271 r
  U8622/Y (OAI21X6MTR)                                   0.055      1.326 f
  U12935/Y (OAI22X2MTR)                                  0.059      1.384 r
  U0_BANK_TOP/vACC_3_reg_3__5_/D (DFFRHQX2MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__5_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U1785/Y (OAI21X8MTR)                                   0.103      0.967 r
  U11100/Y (XNOR2X2MTR)                                  0.085      1.052 r
  U13007/Y (AO2B2X4MTR)                                  0.155      1.206 r
  U13011/Y (NOR2X8MTR)                                   0.035      1.241 f
  U9807/Y (MXI2X8MTR)                                    0.059      1.300 r
  U9370/Y (NAND2X3MTR)                                   0.048      1.348 f
  U11374/Y (OAI21X2MTR)                                  0.037      1.385 r
  U0_BANK_TOP/vACC_3_reg_5__0_/D (DFFRHQX2MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_/Q (DFFRHQX1MTR)
                                                         0.154      0.154 f
  U11299/Y (NAND2X2MTR)                                  0.084      0.238 r
  U11274/Y (INVX2MTR)                                    0.051      0.289 f
  U5904/Y (AOI22X1MTR)                                   0.089      0.378 r
  U16187/Y (CLKNAND2X2MTR)                               0.052      0.430 f
  U9843/Y (NOR2X2MTR)                                    0.076      0.507 r
  U8457/Y (NAND2BX4MTR)                                  0.081      0.588 f
  U7829/Y (INVX2MTR)                                     0.052      0.640 r
  U9386/Y (NAND2X3MTR)                                   0.057      0.697 f
  U16203/Y (OAI2B1X8MTR)                                 0.105      0.801 f
  U8602/Y (AOI21X8MTR)                                   0.096      0.898 r
  U5889/Y (NAND2X6MTR)                                   0.065      0.962 f
  U2228/Y (AOI21X8MTR)                                   0.062      1.024 r
  U2550/Y (XNOR2X2MTR)                                   0.080      1.105 r
  U16330/Y (OAI22X4MTR)                                  0.082      1.187 f
  U2110/Y (NOR2X4MTR)                                    0.077      1.264 r
  U2419/Y (MXI2X6MTR)                                    0.069      1.333 f
  U2103/Y (NAND2X2MTR)                                   0.044      1.377 r
  U16430/Y (OAI2BB1X2MTR)                                0.042      1.419 f
  U0_BANK_TOP/vACC_2_reg_0__2_/D (DFFRHQX4MTR)           0.000      1.419 f
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U10083/Y (INVX10MTR)                                   0.046      0.299 f
  U1348/Y (INVX16MTR)                                    0.043      0.342 r
  U2069/Y (INVX8MTR)                                     0.033      0.375 f
  U8734/Y (NAND2X2MTR)                                   0.031      0.407 r
  U10985/Y (NAND3X2MTR)                                  0.071      0.478 f
  U8363/Y (OAI21BX4MTR)                                  0.081      0.558 r
  U8359/Y (NAND2X4MTR)                                   0.061      0.619 f
  U16699/Y (AND2X6MTR)                                   0.092      0.712 f
  U11911/Y (NOR2X4MTR)                                   0.067      0.779 r
  U544/Y (AND2X6MTR)                                     0.105      0.884 r
  U2204/Y (NAND2X8MTR)                                   0.056      0.939 f
  U2118/Y (NAND2X6MTR)                                   0.044      0.983 r
  U1769/Y (NAND2X2MTR)                                   0.047      1.030 f
  U3051/Y (CLKNAND2X2MTR)                                0.040      1.070 r
  U3703/Y (XNOR2X2MTR)                                   0.070      1.140 r
  U2626/Y (NAND2X3MTR)                                   0.060      1.200 f
  U13190/Y (NAND3X4MTR)                                  0.059      1.259 r
  U1828/Y (MXI2X6MTR)                                    0.064      1.323 f
  U12986/Y (OAI22X2MTR)                                  0.062      1.385 r
  U0_BANK_TOP/vACC_2_reg_0__5_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1193/Y (INVX14MTR)                                    0.033      0.435 r
  U9142/Y (AOI21X3MTR)                                   0.042      0.477 f
  U1208/Y (NAND3X2MTR)                                   0.050      0.527 r
  U2003/Y (NAND2BX4MTR)                                  0.052      0.578 f
  U2002/Y (INVX3MTR)                                     0.045      0.623 r
  U2128/Y (CLKNAND2X4MTR)                                0.070      0.693 f
  U7722/Y (NAND2X3MTR)                                   0.056      0.750 r
  U7688/Y (INVX2MTR)                                     0.041      0.790 f
  U6448/Y (NAND2X2MTR)                                   0.050      0.840 r
  U1500/Y (INVX2MTR)                                     0.042      0.882 f
  U395/Y (NAND2X2MTR)                                    0.042      0.924 r
  U5386/Y (NOR2X1MTR)                                    0.040      0.964 f
  U1503/Y (AOI21X2MTR)                                   0.071      1.035 r
  U353/Y (NAND2X2MTR)                                    0.079      1.114 f
  U7085/Y (NAND3X8MTR)                                   0.067      1.181 r
  U7082/Y (INVX4MTR)                                     0.038      1.219 f
  U9338/Y (CLKNAND2X4MTR)                                0.032      1.251 r
  U12965/Y (NAND3BX4MTR)                                 0.069      1.319 f
  U8499/Y (OAI22X2MTR)                                   0.065      1.384 r
  U0_BANK_TOP/vACC_2_reg_3__18_/D (DFFRHQX2MTR)          0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U1316/Y (CLKNAND2X2MTR)                                0.056      0.469 f
  U12705/Y (AOI21X4MTR)                                  0.079      0.548 r
  U1234/Y (NOR2X2MTR)                                    0.047      0.595 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.646 r
  U4305/Y (NAND2X4MTR)                                   0.049      0.695 f
  U16607/Y (OAI2BB1X4MTR)                                0.092      0.787 f
  U2805/Y (CLKNAND2X4MTR)                                0.039      0.826 r
  U2554/Y (NAND2X4MTR)                                   0.041      0.866 f
  U6443/Y (NAND2X6MTR)                                   0.043      0.910 r
  U2664/Y (NAND2X8MTR)                                   0.057      0.967 f
  U12904/Y (XNOR2X2MTR)                                  0.096      1.062 f
  U226/Y (AOI22X2MTR)                                    0.109      1.172 r
  U9399/Y (OAI2B1X4MTR)                                  0.067      1.239 f
  U2677/Y (OAI22X4MTR)                                   0.082      1.320 r
  U18740/Y (OAI22X1MTR)                                  0.084      1.405 f
  U0_BANK_TOP/vACC_3_reg_6__0_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1375/Y (INVX16MTR)                                    0.078      0.337 r
  U1814/Y (INVX16MTR)                                    0.051      0.388 f
  U749/Y (NAND2X4MTR)                                    0.044      0.432 r
  U3332/Y (NOR2X4MTR)                                    0.031      0.463 f
  U11363/Y (OAI21X4MTR)                                  0.112      0.576 r
  U3957/Y (CLKNAND2X2MTR)                                0.068      0.644 f
  U12175/Y (CLKNAND2X2MTR)                               0.044      0.688 r
  U16867/Y (XNOR2X2MTR)                                  0.067      0.755 r
  U13233/Y (NAND2X2MTR)                                  0.067      0.821 f
  U10621/Y (NAND2X2MTR)                                  0.063      0.884 r
  U6432/Y (OAI21X2MTR)                                   0.057      0.941 f
  U2948/Y (NAND2X2MTR)                                   0.062      1.002 r
  U8726/Y (XNOR2X2MTR)                                   0.114      1.117 r
  U9479/Y (NAND2X2MTR)                                   0.076      1.193 f
  U12637/Y (NOR2X2MTR)                                   0.075      1.267 r
  U10302/Y (NAND3X4MTR)                                  0.062      1.329 f
  U1860/Y (NOR2X4MTR)                                    0.061      1.390 r
  U1859/Y (NOR2X2MTR)                                    0.032      1.422 f
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.422 f
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.092      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U904/Y (INVX2MTR)                                      0.077      0.189 r
  U6027/Y (NAND2X1MTR)                                   0.103      0.292 f
  U14437/Y (OAI22X1MTR)                                  0.109      0.401 r
  U7500/Y (NOR2X2MTR)                                    0.041      0.442 f
  U4683/Y (AND4X2MTR)                                    0.106      0.548 f
  U9120/Y (NAND2X4MTR)                                   0.054      0.602 r
  U9046/Y (INVX2MTR)                                     0.040      0.643 f
  U1256/Y (NAND2X4MTR)                                   0.047      0.689 r
  U7811/Y (INVX1MTR)                                     0.049      0.738 f
  U2366/Y (AOI2B1X4MTR)                                  0.073      0.811 r
  U5168/Y (OAI21X6MTR)                                   0.068      0.879 f
  U514/Y (NAND2X6MTR)                                    0.050      0.929 r
  U1805/Y (NAND2X12MTR)                                  0.049      0.978 f
  U2098/Y (NAND2X4MTR)                                   0.034      1.012 r
  U438/Y (NAND2X2MTR)                                    0.042      1.054 f
  U1678/Y (XNOR2X2MTR)                                   0.077      1.130 f
  U16652/Y (OAI22X4MTR)                                  0.073      1.203 r
  U12873/Y (NOR3X4MTR)                                   0.045      1.249 f
  U9619/Y (NOR2X4MTR)                                    0.062      1.311 r
  U6145/Y (NAND2X2MTR)                                   0.048      1.358 f
  U1589/Y (OAI2BB1X2MTR)                                 0.040      1.399 r
  U0_BANK_TOP/vACC_1_reg_1__2_/D (DFFRHQX4MTR)           0.000      1.399 r
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U15989/Y (CLKNAND2X16MTR)                              0.052      0.289 f
  U1795/Y (INVX14MTR)                                    0.065      0.354 r
  U1894/Y (NAND2X12MTR)                                  0.048      0.402 f
  U1106/Y (INVX6MTR)                                     0.058      0.460 r
  U609/Y (NAND3X4MTR)                                    0.090      0.550 f
  U12244/Y (OAI2BB1X2MTR)                                0.117      0.667 f
  U8047/Y (OAI2BB1X4MTR)                                 0.057      0.723 r
  U8041/Y (XNOR2X8MTR)                                   0.076      0.800 r
  U16141/Y (XNOR2X8MTR)                                  0.107      0.907 r
  U11183/Y (XOR2X8MTR)                                   0.114      1.021 r
  U295/Y (NAND2X6MTR)                                    0.060      1.081 f
  U1382/Y (OAI21X6MTR)                                   0.093      1.174 r
  U8086/Y (AOI21X8MTR)                                   0.044      1.219 f
  U115/Y (OAI21X4MTR)                                    0.075      1.294 r
  U2517/Y (XNOR2X2MTR)                                   0.046      1.340 f
  U2516/Y (NOR2X2MTR)                                    0.055      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1375/Y (INVX16MTR)                                    0.078      0.337 r
  U1470/Y (INVX24MTR)                                    0.045      0.383 f
  U6710/Y (NAND2X2MTR)                                   0.051      0.434 r
  U1098/Y (NOR2X4MTR)                                    0.035      0.469 f
  U1121/Y (OAI21X4MTR)                                   0.087      0.556 r
  U1376/Y (INVX2MTR)                                     0.050      0.606 f
  U16457/Y (OAI21X2MTR)                                  0.079      0.685 r
  U1093/Y (XNOR2X1MTR)                                   0.087      0.772 r
  U3228/Y (NAND2BX2MTR)                                  0.076      0.848 f
  U2385/Y (NAND2X2MTR)                                   0.063      0.910 r
  U5914/Y (OAI2BB1X4MTR)                                 0.121      1.031 r
  U11786/Y (AOI21X8MTR)                                  0.058      1.089 f
  U16036/Y (OAI2B1X8MTR)                                 0.068      1.157 r
  U293/Y (INVX2MTR)                                      0.041      1.198 f
  U10381/Y (CLKNAND2X4MTR)                               0.041      1.239 r
  U10352/Y (NAND2X4MTR)                                  0.046      1.285 f
  U1729/Y (NAND3BX4MTR)                                  0.044      1.329 r
  U11513/Y (NAND2X2MTR)                                  0.045      1.374 f
  U11442/Y (INVX2MTR)                                    0.035      1.409 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U1891/Y (NOR2BX4MTR)                                   0.073      0.195 f
  U4210/Y (INVX3MTR)                                     0.050      0.245 r
  U5292/Y (NOR2X1MTR)                                    0.041      0.286 f
  U8495/Y (AOI2BB1X1MTR)                                 0.061      0.346 r
  U7896/Y (OAI22X1MTR)                                   0.067      0.413 f
  U7157/Y (NOR2X1MTR)                                    0.067      0.480 r
  U955/Y (CLKNAND2X2MTR)                                 0.059      0.539 f
  U954/Y (INVX3MTR)                                      0.056      0.595 r
  U2720/Y (NAND2X4MTR)                                   0.048      0.643 f
  U16149/Y (NOR2X4MTR)                                   0.076      0.719 r
  U6936/Y (OAI21X4MTR)                                   0.066      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.042      0.826 r
  U2934/Y (NAND2X4MTR)                                   0.051      0.877 f
  U1471/Y (NAND2X8MTR)                                   0.042      0.919 r
  U2856/Y (NAND2X8MTR)                                   0.046      0.966 f
  U7112/Y (NAND2X6MTR)                                   0.042      1.008 r
  U1354/Y (NAND2X8MTR)                                   0.049      1.057 f
  U9643/Y (CLKNAND2X4MTR)                                0.047      1.104 r
  U1313/Y (NAND3X8MTR)                                   0.073      1.176 f
  U8633/Y (NAND2X3MTR)                                   0.057      1.233 r
  U9354/Y (XNOR2X8MTR)                                   0.074      1.308 r
  U1451/Y (OAI22X1MTR)                                   0.082      1.390 f
  U0_BANK_TOP/vACC_2_reg_6__20_/D (DFFRHQX2MTR)          0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U8921/Y (BUFX16MTR)                                    0.102      0.377 f
  U1752/Y (INVX8MTR)                                     0.038      0.416 r
  U10254/Y (OAI2BB1X2MTR)                                0.091      0.507 r
  U9369/Y (NAND2BX2MTR)                                  0.054      0.561 f
  U4272/Y (OAI211X4MTR)                                  0.058      0.618 r
  U3242/Y (NAND3X3MTR)                                   0.116      0.734 f
  U2325/Y (INVX2MTR)                                     0.107      0.841 r
  U5930/Y (NAND4X4MTR)                                   0.105      0.946 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.022 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.093 f
  U1782/Y (NAND2X6MTR)                                   0.053      1.146 r
  U13335/Y (NOR2X12MTR)                                  0.035      1.182 f
  U4815/Y (OAI21X3MTR)                                   0.075      1.257 r
  U4807/Y (INVX3MTR)                                     0.049      1.306 f
  U2646/Y (OAI22X1MTR)                                   0.057      1.363 r
  U0_BANK_TOP/vACC_2_reg_7__21_/D (DFFRHQX1MTR)          0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.039      0.163 f
  U12967/Y (CLKNAND2X2MTR)                               0.072      0.236 r
  U13548/Y (OAI22X2MTR)                                  0.082      0.318 f
  U9321/Y (NAND2BX2MTR)                                  0.099      0.417 f
  U12980/Y (NOR2BX2MTR)                                  0.075      0.491 r
  U16373/Y (NAND4X4MTR)                                  0.106      0.597 f
  U12973/Y (INVX2MTR)                                    0.069      0.666 r
  U12969/Y (NOR2BX8MTR)                                  0.095      0.761 r
  U573/Y (NOR2X4MTR)                                     0.044      0.804 f
  U8445/Y (CLKNAND2X4MTR)                                0.037      0.842 r
  U388/Y (AND2X4MTR)                                     0.096      0.937 r
  U403/Y (NAND2X6MTR)                                    0.056      0.993 f
  U9414/Y (AOI21X4MTR)                                   0.081      1.074 r
  U2590/Y (XNOR2X2MTR)                                   0.087      1.161 r
  U2257/Y (NAND2X4MTR)                                   0.056      1.217 f
  U2053/Y (NAND3X4MTR)                                   0.057      1.274 r
  U2049/Y (OAI21X6MTR)                                   0.054      1.327 f
  U12928/Y (OAI22X2MTR)                                  0.057      1.385 r
  U0_BANK_TOP/vACC_2_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U1126/Y (OAI2BB1X4MTR)                                 0.087      0.524 r
  U11235/Y (OAI21X4MTR)                                  0.056      0.580 f
  U8850/Y (NAND2X6MTR)                                   0.050      0.630 r
  U7061/Y (NAND2X4MTR)                                   0.051      0.681 f
  U5597/Y (NAND3X2MTR)                                   0.048      0.729 r
  U6563/Y (OAI21X3MTR)                                   0.053      0.782 f
  U11970/Y (OAI2BB1X4MTR)                                0.087      0.869 f
  U3227/Y (INVX4MTR)                                     0.043      0.913 r
  U9187/Y (NAND2X8MTR)                                   0.052      0.965 f
  U5372/Y (AOI21X1MTR)                                   0.089      1.054 r
  U1422/Y (XNOR2X2MTR)                                   0.082      1.135 r
  U194/Y (NAND2X2MTR)                                    0.068      1.203 f
  U1300/Y (NAND3X4MTR)                                   0.060      1.264 r
  U16375/Y (MXI2X6MTR)                                   0.060      1.324 f
  U12939/Y (OAI22X2MTR)                                  0.061      1.385 r
  U0_BANK_TOP/vACC_1_reg_3__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1390/Y (INVX8MTR)                                     0.057      0.313 f
  U1658/Y (INVX8MTR)                                     0.048      0.361 r
  U1165/Y (NAND2X4MTR)                                   0.055      0.415 f
  U914/Y (INVX2MTR)                                      0.056      0.471 r
  U4066/Y (NOR2BX4MTR)                                   0.093      0.564 r
  U11679/S (ADDFHX4MTR)                                  0.189      0.753 f
  U562/Y (OAI21X3MTR)                                    0.043      0.796 r
  U606/Y (OAI2B1X4MTR)                                   0.076      0.872 f
  U10200/Y (OAI21X4MTR)                                  0.048      0.920 r
  U7450/Y (OAI2BB1X4MTR)                                 0.068      0.989 f
  U11677/Y (CLKNAND2X4MTR)                               0.043      1.032 r
  U7727/Y (INVX2MTR)                                     0.030      1.062 f
  U9978/Y (AOI21X2MTR)                                   0.066      1.128 r
  U205/Y (OAI21X2MTR)                                    0.056      1.184 f
  U1074/Y (OAI21BX4MTR)                                  0.092      1.276 f
  U16454/Y (XNOR2X2MTR)                                  0.065      1.340 f
  U13298/Y (NOR2X1MTR)                                   0.054      1.394 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U15989/Y (CLKNAND2X16MTR)                              0.052      0.289 f
  U1868/Y (INVX12MTR)                                    0.042      0.331 r
  U1174/Y (INVX14MTR)                                    0.035      0.367 f
  U8114/Y (INVX8MTR)                                     0.034      0.401 r
  U12591/Y (NAND2X12MTR)                                 0.046      0.447 f
  U1004/Y (NOR2X5MTR)                                    0.075      0.522 r
  U16068/Y (OAI2BB1X4MTR)                                0.051      0.573 f
  U16091/Y (OAI2B1X4MTR)                                 0.039      0.612 r
  U679/Y (XNOR2X2MTR)                                    0.097      0.709 r
  U1923/Y (XOR2X4MTR)                                    0.119      0.828 r
  U13252/Y (INVX4MTR)                                    0.049      0.877 f
  U16597/Y (XNOR2X8MTR)                                  0.078      0.955 f
  U16594/Y (XNOR2X8MTR)                                  0.086      1.041 f
  U1908/Y (NAND2X6MTR)                                   0.051      1.092 r
  U13183/Y (OAI21X6MTR)                                  0.060      1.152 f
  U16606/Y (AOI21X2MTR)                                  0.073      1.225 r
  U13002/Y (OAI21X1MTR)                                  0.068      1.293 f
  U6964/Y (NOR2BX1MTR)                                   0.105      1.398 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U904/Y (INVX2MTR)                                      0.077      0.189 r
  U6027/Y (NAND2X1MTR)                                   0.103      0.292 f
  U14437/Y (OAI22X1MTR)                                  0.109      0.401 r
  U7500/Y (NOR2X2MTR)                                    0.041      0.442 f
  U4683/Y (AND4X2MTR)                                    0.106      0.548 f
  U9120/Y (NAND2X4MTR)                                   0.054      0.602 r
  U9046/Y (INVX2MTR)                                     0.040      0.643 f
  U1256/Y (NAND2X4MTR)                                   0.047      0.689 r
  U7811/Y (INVX1MTR)                                     0.049      0.738 f
  U2366/Y (AOI2B1X4MTR)                                  0.073      0.811 r
  U5168/Y (OAI21X6MTR)                                   0.068      0.879 f
  U514/Y (NAND2X6MTR)                                    0.050      0.929 r
  U1805/Y (NAND2X12MTR)                                  0.049      0.978 f
  U2098/Y (NAND2X4MTR)                                   0.034      1.012 r
  U438/Y (NAND2X2MTR)                                    0.042      1.054 f
  U1678/Y (XNOR2X2MTR)                                   0.077      1.130 f
  U16652/Y (OAI22X4MTR)                                  0.073      1.203 r
  U12873/Y (NOR3X4MTR)                                   0.045      1.249 f
  U9619/Y (NOR2X4MTR)                                    0.062      1.311 r
  U6142/Y (CLKNAND2X2MTR)                                0.049      1.360 f
  U1988/Y (OAI2BB1X2MTR)                                 0.039      1.399 r
  U0_BANK_TOP/vACC_0_reg_1__2_/D (DFFRHQX4MTR)           0.000      1.399 r
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U6724/Y (AOI21X2MTR)                                   0.074      0.431 r
  U9390/Y (NAND3X4MTR)                                   0.078      0.509 f
  U1025/Y (NAND2X4MTR)                                   0.049      0.558 r
  U16649/Y (NAND2X4MTR)                                  0.058      0.616 f
  U9764/Y (AND2X6MTR)                                    0.094      0.711 f
  U1922/Y (NOR2X4MTR)                                    0.066      0.777 r
  U8953/Y (NOR2X4MTR)                                    0.035      0.812 f
  U8774/Y (OAI21X6MTR)                                   0.085      0.897 r
  U482/Y (NAND2X6MTR)                                    0.056      0.953 f
  U403/Y (NAND2X6MTR)                                    0.050      1.003 r
  U11419/Y (AOI21X1MTR)                                  0.077      1.080 f
  U9437/Y (XOR2X1MTR)                                    0.101      1.181 r
  U1327/Y (AOI21X4MTR)                                   0.092      1.272 f
  U13089/Y (OAI22X2MTR)                                  0.064      1.336 r
  U0_BANK_TOP/vACC_1_reg_7__10_/D (DFFRQX2MTR)           0.000      1.336 r
  data arrival time                                                 1.336

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__10_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.336
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U9448/Y (OAI21X8MTR)                                   0.068      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.091      1.040 r
  U16600/Y (OR2X8MTR)                                    0.104      1.144 r
  U4847/Y (INVX8MTR)                                     0.035      1.180 f
  U2724/Y (INVX6MTR)                                     0.047      1.226 r
  U77/Y (NAND2X4MTR)                                     0.063      1.289 f
  U2678/Y (OAI22X1MTR)                                   0.074      1.363 r
  U0_BANK_TOP/vACC_0_reg_5__9_/D (DFFRHQX1MTR)           0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__9_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U493/Y (NOR2X2MTR)                                     0.063      0.732 f
  U16654/Y (NOR2X3MTR)                                   0.081      0.814 r
  U2411/Y (NAND2X2MTR)                                   0.078      0.892 f
  U12295/Y (OA21X8MTR)                                   0.152      1.044 f
  U2201/Y (NAND2X8MTR)                                   0.047      1.091 r
  U7598/Y (NAND2X8MTR)                                   0.049      1.141 f
  U8224/Y (INVX4MTR)                                     0.038      1.179 r
  U11707/Y (NAND2X4MTR)                                  0.041      1.220 f
  U9611/Y (XNOR2X8MTR)                                   0.077      1.297 f
  U13304/Y (OAI22X1MTR)                                  0.062      1.359 r
  U0_BANK_TOP/vACC_3_reg_2__18_/D (DFFRHQX1MTR)          0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__18_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.154      1.361
  data required time                                                1.361
  --------------------------------------------------------------------------
  data required time                                                1.361
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U1891/Y (NOR2BX4MTR)                                   0.073      0.195 f
  U4210/Y (INVX3MTR)                                     0.050      0.245 r
  U5292/Y (NOR2X1MTR)                                    0.041      0.286 f
  U8495/Y (AOI2BB1X1MTR)                                 0.061      0.346 r
  U7896/Y (OAI22X1MTR)                                   0.067      0.413 f
  U7157/Y (NOR2X1MTR)                                    0.067      0.480 r
  U955/Y (CLKNAND2X2MTR)                                 0.059      0.539 f
  U954/Y (INVX3MTR)                                      0.056      0.595 r
  U2720/Y (NAND2X4MTR)                                   0.048      0.643 f
  U16149/Y (NOR2X4MTR)                                   0.076      0.719 r
  U6936/Y (OAI21X4MTR)                                   0.066      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.042      0.826 r
  U2934/Y (NAND2X4MTR)                                   0.051      0.877 f
  U1471/Y (NAND2X8MTR)                                   0.042      0.919 r
  U2856/Y (NAND2X8MTR)                                   0.046      0.966 f
  U7112/Y (NAND2X6MTR)                                   0.042      1.008 r
  U1354/Y (NAND2X8MTR)                                   0.049      1.057 f
  U9643/Y (CLKNAND2X4MTR)                                0.047      1.104 r
  U1313/Y (NAND3X8MTR)                                   0.073      1.176 f
  U8633/Y (NAND2X3MTR)                                   0.057      1.233 r
  U9354/Y (XNOR2X8MTR)                                   0.074      1.308 r
  U1453/Y (OAI22X1MTR)                                   0.082      1.390 f
  U0_BANK_TOP/vACC_0_reg_6__20_/D (DFFRHQX2MTR)          0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U1920/Y (BUFX4MTR)                                     0.078      0.294 f
  U1334/Y (BUFX5MTR)                                     0.081      0.375 f
  U7443/Y (NAND2X2MTR)                                   0.042      0.417 r
  U7855/Y (NAND3X4MTR)                                   0.051      0.468 f
  U8345/Y (OAI21BX4MTR)                                  0.075      0.543 r
  U4023/Y (NAND2X4MTR)                                   0.070      0.613 f
  U8283/Y (INVX4MTR)                                     0.043      0.657 r
  U4232/Y (NAND2X4MTR)                                   0.042      0.699 f
  U2374/Y (NAND2X4MTR)                                   0.040      0.739 r
  U2298/Y (NAND2X4MTR)                                   0.040      0.779 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.825 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.869 f
  U2360/Y (NAND2X8MTR)                                   0.045      0.914 r
  U1934/Y (NAND2X12MTR)                                  0.049      0.963 f
  U8077/Y (XNOR2X1MTR)                                   0.078      1.042 f
  U9235/Y (AOI22X2MTR)                                   0.114      1.156 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.214 f
  U5338/Y (NOR2X2MTR)                                    0.092      1.307 r
  U3695/Y (OAI22X1MTR)                                   0.076      1.383 f
  U0_BANK_TOP/vACC_1_reg_4__8_/D (DFFRQX1MTR)            0.000      1.383 f
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__8_/CK (DFFRQX1MTR)           0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U1597/Y (INVX16MTR)                                    0.036      0.304 f
  U1231/Y (INVX10MTR)                                    0.039      0.343 r
  U9348/Y (OAI2B2X4MTR)                                  0.048      0.391 f
  U12116/Y (AOI21X4MTR)                                  0.070      0.461 r
  U12823/Y (OAI2BB1X4MTR)                                0.061      0.523 f
  U2468/Y (NAND2X4MTR)                                   0.043      0.566 r
  U8591/Y (INVX4MTR)                                     0.032      0.598 f
  U16673/Y (NOR2X2MTR)                                   0.088      0.686 r
  U723/Y (NOR2X2MTR)                                     0.055      0.741 f
  U1806/Y (AND2X4MTR)                                    0.087      0.828 f
  U1944/Y (NOR2BX8MTR)                                   0.077      0.905 r
  U12917/Y (OAI21X6MTR)                                  0.058      0.963 f
  U305/Y (INVX4MTR)                                      0.042      1.005 r
  U412/Y (NAND2X6MTR)                                    0.064      1.069 f
  U2034/Y (NAND2X4MTR)                                   0.044      1.113 r
  U2139/Y (INVX4MTR)                                     0.033      1.146 f
  U1784/Y (AOI21X2MTR)                                   0.073      1.218 r
  U16507/Y (OAI2B11X4MTR)                                0.090      1.308 f
  U9093/Y (OAI2B1X8MTR)                                  0.050      1.358 r
  U12944/Y (OAI22X2MTR)                                  0.054      1.412 f
  U0_BANK_TOP/vACC_0_reg_7__5_/D (DFFRHQX4MTR)           0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1193/Y (INVX14MTR)                                    0.033      0.435 r
  U9142/Y (AOI21X3MTR)                                   0.042      0.477 f
  U1208/Y (NAND3X2MTR)                                   0.050      0.527 r
  U2003/Y (NAND2BX4MTR)                                  0.052      0.578 f
  U2002/Y (INVX3MTR)                                     0.045      0.623 r
  U2128/Y (CLKNAND2X4MTR)                                0.070      0.693 f
  U7722/Y (NAND2X3MTR)                                   0.056      0.750 r
  U7688/Y (INVX2MTR)                                     0.041      0.790 f
  U6448/Y (NAND2X2MTR)                                   0.050      0.840 r
  U1500/Y (INVX2MTR)                                     0.042      0.882 f
  U395/Y (NAND2X2MTR)                                    0.042      0.924 r
  U5386/Y (NOR2X1MTR)                                    0.040      0.964 f
  U1503/Y (AOI21X2MTR)                                   0.071      1.035 r
  U353/Y (NAND2X2MTR)                                    0.079      1.114 f
  U7085/Y (NAND3X8MTR)                                   0.067      1.181 r
  U7082/Y (INVX4MTR)                                     0.038      1.219 f
  U130/Y (NAND2X4MTR)                                    0.032      1.251 r
  U109/Y (CLKNAND2X4MTR)                                 0.050      1.301 f
  U12948/Y (OAI22X2MTR)                                  0.058      1.359 r
  U0_BANK_TOP/vACC_3_reg_3__16_/D (DFFRHQX1MTR)          0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.154      1.361
  data required time                                                1.361
  --------------------------------------------------------------------------
  data required time                                                1.361
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U1316/Y (CLKNAND2X2MTR)                                0.056      0.469 f
  U12705/Y (AOI21X4MTR)                                  0.079      0.548 r
  U1234/Y (NOR2X2MTR)                                    0.047      0.595 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.646 r
  U4305/Y (NAND2X4MTR)                                   0.049      0.695 f
  U16607/Y (OAI2BB1X4MTR)                                0.092      0.787 f
  U2805/Y (CLKNAND2X4MTR)                                0.039      0.826 r
  U2554/Y (NAND2X4MTR)                                   0.041      0.866 f
  U6443/Y (NAND2X6MTR)                                   0.043      0.910 r
  U9540/Y (NAND2X2MTR)                                   0.044      0.953 f
  U450/Y (OAI2BB2X2MTR)                                  0.079      1.033 r
  U8049/Y (XNOR2X2MTR)                                   0.085      1.117 r
  U8644/Y (NOR2X2MTR)                                    0.054      1.172 f
  U5341/Y (NOR2X4MTR)                                    0.080      1.252 r
  U1863/Y (MXI2X6MTR)                                    0.069      1.321 f
  U4235/Y (CLKNAND2X2MTR)                                0.053      1.374 r
  U13072/Y (OAI2BB1X2MTR)                                0.044      1.419 f
  U0_BANK_TOP/vACC_3_reg_6__1_/D (DFFRHQX4MTR)           0.000      1.419 f
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U10184/Y (INVX4MTR)                                    0.044      0.159 r
  U1333/Y (INVX4MTR)                                     0.040      0.199 f
  U4726/Y (NOR2X2MTR)                                    0.124      0.323 r
  U15450/Y (NAND2X1MTR)                                  0.091      0.414 f
  U12651/Y (OAI2BB1X2MTR)                                0.050      0.464 r
  U2262/Y (NAND2BX2MTR)                                  0.086      0.550 r
  U8384/Y (INVX2MTR)                                     0.045      0.595 f
  U6138/Y (NOR2X2MTR)                                    0.088      0.683 r
  U4874/Y (OAI21X1MTR)                                   0.121      0.804 f
  U13176/Y (AOI21X2MTR)                                  0.097      0.901 r
  U9668/Y (NAND2BX2MTR)                                  0.058      0.959 f
  U9081/Y (AOI2BB1X2MTR)                                 0.082      1.041 r
  U9452/Y (CLKNAND2X4MTR)                                0.076      1.117 f
  U2728/Y (AND2X2MTR)                                    0.095      1.212 f
  U6667/Y (NAND3X2MTR)                                   0.042      1.254 r
  U10259/Y (NAND3X4MTR)                                  0.062      1.317 f
  U7402/Y (OAI22X1MTR)                                   0.064      1.381 r
  U0_BANK_TOP/vACC_0_reg_2__19_/D (DFFRHQX2MTR)          0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U10083/Y (INVX10MTR)                                   0.046      0.299 f
  U1348/Y (INVX16MTR)                                    0.043      0.342 r
  U2069/Y (INVX8MTR)                                     0.033      0.375 f
  U8433/Y (NAND2X2MTR)                                   0.031      0.407 r
  U9059/Y (NAND3X2MTR)                                   0.088      0.495 f
  U8987/Y (OAI2BB1X4MTR)                                 0.130      0.625 f
  U10012/Y (NOR2X4MTR)                                   0.095      0.720 r
  U8048/Y (INVX1MTR)                                     0.097      0.817 f
  U8667/Y (NAND3X8MTR)                                   0.069      0.886 r
  U8757/Y (NAND2X6MTR)                                   0.057      0.942 f
  U4959/Y (NAND2X3MTR)                                   0.046      0.988 r
  U8811/Y (BUFX4MTR)                                     0.080      1.068 r
  U6036/Y (CLKNAND2X2MTR)                                0.053      1.121 f
  U10366/Y (OAI211X4MTR)                                 0.044      1.165 r
  U7298/Y (CLKNAND2X2MTR)                                0.073      1.238 f
  U1825/Y (OAI22X4MTR)                                   0.092      1.330 r
  U12992/Y (OAI22X2MTR)                                  0.065      1.395 f
  U0_BANK_TOP/vACC_1_reg_5__1_/D (DFFRHQX2MTR)           0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__1_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U2008/Y (INVX6MTR)                                     0.037      0.372 f
  U8665/Y (CLKNAND2X2MTR)                                0.032      0.404 r
  U9103/Y (NAND4X2MTR)                                   0.100      0.503 f
  U2462/Y (NAND2X4MTR)                                   0.059      0.563 r
  U1581/Y (CLKNAND2X4MTR)                                0.067      0.630 f
  U1421/Y (INVX4MTR)                                     0.039      0.669 r
  U7346/Y (NAND2X4MTR)                                   0.044      0.713 f
  U6511/Y (INVX4MTR)                                     0.038      0.750 r
  U10047/Y (NOR2X4MTR)                                   0.025      0.775 f
  U1526/Y (OAI2BB1X4MTR)                                 0.086      0.861 f
  U632/Y (NAND2X6MTR)                                    0.047      0.908 r
  U554/Y (NAND2X6MTR)                                    0.059      0.967 f
  U5117/Y (INVX4MTR)                                     0.047      1.015 r
  U2042/Y (NAND2X6MTR)                                   0.042      1.057 f
  U1869/Y (OAI2B11X4MTR)                                 0.083      1.139 r
  U1866/Y (OAI21X4MTR)                                   0.061      1.200 f
  U1438/Y (OAI21BX4MTR)                                  0.075      1.275 r
  U16287/Y (OAI2BB1X4MTR)                                0.064      1.338 f
  U2147/Y (CLKNAND2X2MTR)                                0.040      1.379 r
  U13242/Y (OAI2BB1X2MTR)                                0.040      1.419 f
  U0_BANK_TOP/vACC_1_reg_3__3_/D (DFFRHQX4MTR)           0.000      1.419 f
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U5726/Y (BUFX4MTR)                                     0.099      0.377 r
  U4691/Y (NAND2X2MTR)                                   0.043      0.420 f
  U13022/Y (NOR2BX2MTR)                                  0.084      0.504 f
  U4102/Y (OAI2BB1X4MTR)                                 0.084      0.588 f
  U7331/Y (NAND2X6MTR)                                   0.051      0.639 r
  U9832/Y (NAND2X4MTR)                                   0.063      0.702 f
  U548/Y (INVX4MTR)                                      0.038      0.740 r
  U12573/Y (AOI21X4MTR)                                  0.032      0.772 f
  U5168/Y (OAI21X6MTR)                                   0.092      0.865 r
  U514/Y (NAND2X6MTR)                                    0.063      0.927 f
  U1805/Y (NAND2X12MTR)                                  0.050      0.977 r
  U460/Y (INVX10MTR)                                     0.032      1.009 f
  U9490/Y (NOR2X6MTR)                                    0.048      1.057 r
  U10353/Y (MXI2X4MTR)                                   0.077      1.134 r
  U1523/Y (OAI22X4MTR)                                   0.060      1.194 f
  U10282/Y (NOR2X4MTR)                                   0.080      1.274 r
  U9164/Y (OAI22X8MTR)                                   0.061      1.335 f
  U164/Y (CLKNAND2X2MTR)                                 0.041      1.375 r
  U13027/Y (OAI2BB1X2MTR)                                0.043      1.418 f
  U0_BANK_TOP/vACC_1_reg_1__3_/D (DFFRHQX4MTR)           0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U10083/Y (INVX10MTR)                                   0.046      0.299 f
  U1348/Y (INVX16MTR)                                    0.043      0.342 r
  U2069/Y (INVX8MTR)                                     0.033      0.375 f
  U8734/Y (NAND2X2MTR)                                   0.031      0.407 r
  U10985/Y (NAND3X2MTR)                                  0.071      0.478 f
  U8363/Y (OAI21BX4MTR)                                  0.081      0.558 r
  U8359/Y (NAND2X4MTR)                                   0.061      0.619 f
  U16699/Y (AND2X6MTR)                                   0.092      0.712 f
  U11911/Y (NOR2X4MTR)                                   0.067      0.779 r
  U544/Y (AND2X6MTR)                                     0.105      0.884 r
  U2204/Y (NAND2X8MTR)                                   0.056      0.939 f
  U2118/Y (NAND2X6MTR)                                   0.044      0.983 r
  U1769/Y (NAND2X2MTR)                                   0.047      1.030 f
  U3051/Y (CLKNAND2X2MTR)                                0.040      1.070 r
  U3703/Y (XNOR2X2MTR)                                   0.070      1.140 r
  U2626/Y (NAND2X3MTR)                                   0.060      1.200 f
  U13190/Y (NAND3X4MTR)                                  0.059      1.259 r
  U1828/Y (MXI2X6MTR)                                    0.064      1.323 f
  U16038/Y (OAI22X2MTR)                                  0.062      1.385 r
  U0_BANK_TOP/vACC_1_reg_0__5_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U10184/Y (INVX4MTR)                                    0.044      0.159 r
  U1333/Y (INVX4MTR)                                     0.040      0.199 f
  U4726/Y (NOR2X2MTR)                                    0.124      0.323 r
  U15450/Y (NAND2X1MTR)                                  0.091      0.414 f
  U12651/Y (OAI2BB1X2MTR)                                0.050      0.464 r
  U2262/Y (NAND2BX2MTR)                                  0.086      0.550 r
  U8384/Y (INVX2MTR)                                     0.045      0.595 f
  U6138/Y (NOR2X2MTR)                                    0.088      0.683 r
  U4874/Y (OAI21X1MTR)                                   0.121      0.804 f
  U13176/Y (AOI21X2MTR)                                  0.097      0.901 r
  U9668/Y (NAND2BX2MTR)                                  0.058      0.959 f
  U9081/Y (AOI2BB1X2MTR)                                 0.082      1.041 r
  U9452/Y (CLKNAND2X4MTR)                                0.076      1.117 f
  U2728/Y (AND2X2MTR)                                    0.095      1.212 f
  U6667/Y (NAND3X2MTR)                                   0.042      1.254 r
  U10259/Y (NAND3X4MTR)                                  0.062      1.317 f
  U6920/Y (OAI22X1MTR)                                   0.064      1.381 r
  U0_BANK_TOP/vACC_3_reg_2__19_/D (DFFRHQX2MTR)          0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U1126/Y (OAI2BB1X4MTR)                                 0.087      0.524 r
  U11235/Y (OAI21X4MTR)                                  0.056      0.580 f
  U8850/Y (NAND2X6MTR)                                   0.050      0.630 r
  U10722/Y (NAND2X1MTR)                                  0.113      0.742 f
  U10832/Y (OAI21X6MTR)                                  0.068      0.811 r
  U1951/Y (AOI21X8MTR)                                   0.060      0.871 f
  U408/Y (AOI2BB1X2MTR)                                  0.115      0.986 f
  U392/Y (OAI21X3MTR)                                    0.037      1.022 r
  U1675/Y (XNOR2X2MTR)                                   0.089      1.112 r
  U10481/Y (NAND2X4MTR)                                  0.062      1.174 f
  U5466/Y (OAI21X6MTR)                                   0.042      1.216 r
  U1524/Y (AOI2BB1X8MTR)                                 0.101      1.317 r
  U5482/Y (CLKNAND2X2MTR)                                0.047      1.364 f
  U12974/Y (OAI2BB1X2MTR)                                0.042      1.406 r
  U0_BANK_TOP/vACC_3_reg_3__4_/D (DFFRHQX8MTR)           0.000      1.406 r
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__4_/CK (DFFRHQX8MTR)          0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1193/Y (INVX14MTR)                                    0.033      0.435 r
  U9142/Y (AOI21X3MTR)                                   0.042      0.477 f
  U1208/Y (NAND3X2MTR)                                   0.050      0.527 r
  U2003/Y (NAND2BX4MTR)                                  0.052      0.578 f
  U2002/Y (INVX3MTR)                                     0.045      0.623 r
  U2128/Y (CLKNAND2X4MTR)                                0.070      0.693 f
  U7722/Y (NAND2X3MTR)                                   0.056      0.750 r
  U7688/Y (INVX2MTR)                                     0.041      0.790 f
  U6448/Y (NAND2X2MTR)                                   0.050      0.840 r
  U1500/Y (INVX2MTR)                                     0.042      0.882 f
  U395/Y (NAND2X2MTR)                                    0.042      0.924 r
  U5386/Y (NOR2X1MTR)                                    0.040      0.964 f
  U1503/Y (AOI21X2MTR)                                   0.071      1.035 r
  U353/Y (NAND2X2MTR)                                    0.079      1.114 f
  U7085/Y (NAND3X8MTR)                                   0.067      1.181 r
  U7082/Y (INVX4MTR)                                     0.038      1.219 f
  U9338/Y (CLKNAND2X4MTR)                                0.032      1.251 r
  U12965/Y (NAND3BX4MTR)                                 0.069      1.319 f
  U11779/Y (OAI22X1MTR)                                  0.064      1.383 r
  U0_BANK_TOP/vACC_0_reg_3__18_/D (DFFRHQX4MTR)          0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U10083/Y (INVX10MTR)                                   0.046      0.299 f
  U1348/Y (INVX16MTR)                                    0.043      0.342 r
  U2069/Y (INVX8MTR)                                     0.033      0.375 f
  U8734/Y (NAND2X2MTR)                                   0.031      0.407 r
  U10985/Y (NAND3X2MTR)                                  0.071      0.478 f
  U8363/Y (OAI21BX4MTR)                                  0.081      0.558 r
  U8359/Y (NAND2X4MTR)                                   0.061      0.619 f
  U16699/Y (AND2X6MTR)                                   0.092      0.712 f
  U11911/Y (NOR2X4MTR)                                   0.067      0.779 r
  U544/Y (AND2X6MTR)                                     0.105      0.884 r
  U2204/Y (NAND2X8MTR)                                   0.056      0.939 f
  U2118/Y (NAND2X6MTR)                                   0.044      0.983 r
  U1769/Y (NAND2X2MTR)                                   0.047      1.030 f
  U3051/Y (CLKNAND2X2MTR)                                0.040      1.070 r
  U3703/Y (XNOR2X2MTR)                                   0.070      1.140 r
  U2626/Y (NAND2X3MTR)                                   0.060      1.200 f
  U13190/Y (NAND3X4MTR)                                  0.059      1.259 r
  U1828/Y (MXI2X6MTR)                                    0.064      1.323 f
  U11410/Y (OAI2BB2X4MTR)                                0.068      1.390 r
  U0_BANK_TOP/vACC_3_reg_0__5_/D (DFFRHQX2MTR)           0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__5_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U7323/Y (OAI22X1MTR)                                   0.104      0.436 f
  U12197/Y (OAI21BX4MTR)                                 0.101      0.537 r
  U1743/Y (OAI2BB1X4MTR)                                 0.074      0.611 f
  U8477/Y (INVX3MTR)                                     0.044      0.655 r
  U1739/Y (NAND2X4MTR)                                   0.051      0.707 f
  U712/Y (AOI21X2MTR)                                    0.099      0.806 r
  U2367/Y (OAI21X4MTR)                                   0.066      0.872 f
  U8474/Y (NOR2X2MTR)                                    0.064      0.936 r
  U1738/Y (NAND2X2MTR)                                   0.046      0.982 f
  U2202/Y (OAI2BB1X2MTR)                                 0.048      1.031 r
  U2470/Y (OAI2BB1X4MTR)                                 0.053      1.084 f
  U9044/Y (XNOR2X8MTR)                                   0.078      1.162 f
  U1717/Y (NAND2X8MTR)                                   0.041      1.203 r
  U9095/Y (OAI211X8MTR)                                  0.064      1.268 f
  U5690/Y (INVX3MTR)                                     0.055      1.323 r
  U5688/Y (OAI22X1MTR)                                   0.064      1.387 f
  U0_BANK_TOP/vACC_0_reg_7__13_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U1126/Y (OAI2BB1X4MTR)                                 0.087      0.524 r
  U11235/Y (OAI21X4MTR)                                  0.056      0.580 f
  U8850/Y (NAND2X6MTR)                                   0.050      0.630 r
  U10722/Y (NAND2X1MTR)                                  0.113      0.742 f
  U10832/Y (OAI21X6MTR)                                  0.068      0.811 r
  U1951/Y (AOI21X8MTR)                                   0.060      0.871 f
  U408/Y (AOI2BB1X2MTR)                                  0.115      0.986 f
  U392/Y (OAI21X3MTR)                                    0.037      1.022 r
  U1675/Y (XNOR2X2MTR)                                   0.089      1.112 r
  U10481/Y (NAND2X4MTR)                                  0.062      1.174 f
  U5466/Y (OAI21X6MTR)                                   0.042      1.216 r
  U1524/Y (AOI2BB1X8MTR)                                 0.101      1.317 r
  U5486/Y (CLKNAND2X2MTR)                                0.047      1.364 f
  U7050/Y (OAI2BB1X2MTR)                                 0.042      1.406 r
  U0_BANK_TOP/vACC_1_reg_3__4_/D (DFFRHQX8MTR)           0.000      1.406 r
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__4_/CK (DFFRHQX8MTR)          0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U1316/Y (CLKNAND2X2MTR)                                0.056      0.469 f
  U12705/Y (AOI21X4MTR)                                  0.079      0.548 r
  U1234/Y (NOR2X2MTR)                                    0.047      0.595 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.646 r
  U4305/Y (NAND2X4MTR)                                   0.049      0.695 f
  U16607/Y (OAI2BB1X4MTR)                                0.092      0.787 f
  U2805/Y (CLKNAND2X4MTR)                                0.039      0.826 r
  U2554/Y (NAND2X4MTR)                                   0.041      0.866 f
  U6443/Y (NAND2X6MTR)                                   0.043      0.910 r
  U9540/Y (NAND2X2MTR)                                   0.044      0.953 f
  U450/Y (OAI2BB2X2MTR)                                  0.079      1.033 r
  U8049/Y (XNOR2X2MTR)                                   0.085      1.117 r
  U8644/Y (NOR2X2MTR)                                    0.054      1.172 f
  U5341/Y (NOR2X4MTR)                                    0.080      1.252 r
  U1863/Y (MXI2X6MTR)                                    0.069      1.321 f
  U4925/Y (CLKNAND2X2MTR)                                0.053      1.374 r
  U9223/Y (OAI2BB1X2MTR)                                 0.044      1.419 f
  U0_BANK_TOP/vACC_2_reg_6__1_/D (DFFRHQX4MTR)           0.000      1.419 f
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U1597/Y (INVX16MTR)                                    0.036      0.304 f
  U1231/Y (INVX10MTR)                                    0.039      0.343 r
  U9348/Y (OAI2B2X4MTR)                                  0.048      0.391 f
  U12116/Y (AOI21X4MTR)                                  0.070      0.461 r
  U12823/Y (OAI2BB1X4MTR)                                0.061      0.523 f
  U2468/Y (NAND2X4MTR)                                   0.043      0.566 r
  U8591/Y (INVX4MTR)                                     0.032      0.598 f
  U16673/Y (NOR2X2MTR)                                   0.088      0.686 r
  U723/Y (NOR2X2MTR)                                     0.055      0.741 f
  U1806/Y (AND2X4MTR)                                    0.087      0.828 f
  U1944/Y (NOR2BX8MTR)                                   0.077      0.905 r
  U12917/Y (OAI21X6MTR)                                  0.058      0.963 f
  U305/Y (INVX4MTR)                                      0.042      1.005 r
  U412/Y (NAND2X6MTR)                                    0.064      1.069 f
  U2034/Y (NAND2X4MTR)                                   0.044      1.113 r
  U2139/Y (INVX4MTR)                                     0.033      1.146 f
  U1784/Y (AOI21X2MTR)                                   0.073      1.218 r
  U16507/Y (OAI2B11X4MTR)                                0.090      1.308 f
  U9093/Y (OAI2B1X8MTR)                                  0.050      1.358 r
  U12945/Y (OAI22X2MTR)                                  0.054      1.412 f
  U0_BANK_TOP/vACC_3_reg_7__5_/D (DFFRHQX4MTR)           0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1375/Y (INVX16MTR)                                    0.057      0.313 f
  U1628/Y (INVX14MTR)                                    0.058      0.370 r
  U4851/Y (INVX1MTR)                                     0.040      0.410 f
  U11156/Y (NAND2BX2MTR)                                 0.098      0.509 f
  U11008/Y (NOR2X1MTR)                                   0.095      0.603 r
  U16628/Y (OAI21X2MTR)                                  0.076      0.679 f
  U9734/Y (INVX1MTR)                                     0.041      0.720 r
  U13338/Y (OAI21X2MTR)                                  0.049      0.769 f
  U1075/Y (XNOR2X2MTR)                                   0.077      0.846 f
  U1076/Y (NOR2X4MTR)                                    0.083      0.928 r
  U6429/Y (NOR2X6MTR)                                    0.043      0.972 f
  U5404/Y (INVX2MTR)                                     0.040      1.011 r
  U284/Y (AND2X6MTR)                                     0.098      1.109 r
  U10147/Y (XOR2X8MTR)                                   0.080      1.190 r
  U7611/Y (NAND2X4MTR)                                   0.051      1.241 f
  U1761/Y (INVX4MTR)                                     0.035      1.275 r
  U7943/Y (NAND3X4MTR)                                   0.053      1.329 f
  U68/Y (CLKAND2X2MTR)                                   0.083      1.411 f
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_102_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U2151/Y (INVX8MTR)                                     0.033      0.231 r
  U11225/Y (NAND2X4MTR)                                  0.046      0.276 f
  U16146/Y (NAND2X8MTR)                                  0.049      0.325 r
  U6248/Y (BUFX16MTR)                                    0.072      0.397 r
  U4091/Y (INVX4MTR)                                     0.042      0.439 f
  U16931/Y (CLKNAND2X2MTR)                               0.046      0.484 r
  U12276/Y (NAND4X4MTR)                                  0.132      0.617 f
  U8285/Y (NOR2X2MTR)                                    0.126      0.743 r
  U7297/Y (NAND3X4MTR)                                   0.082      0.825 f
  U9072/Y (NOR2X8MTR)                                    0.068      0.893 r
  U9071/Y (INVX2MTR)                                     0.040      0.933 f
  U8149/Y (NOR2X4MTR)                                    0.054      0.987 r
  U2861/Y (NAND3X2MTR)                                   0.080      1.067 f
  U2810/Y (INVX2MTR)                                     0.068      1.136 r
  U8093/Y (AOI22X2MTR)                                   0.049      1.185 f
  U11644/Y (OAI211X2MTR)                                 0.053      1.238 r
  U4838/Y (AOI211X2MTR)                                  0.062      1.300 f
  U5343/Y (NOR2X1MTR)                                    0.068      1.368 r
  PIM_result_reg_102_/D (DFFRHQX1MTR)                    0.000      1.368 r
  data arrival time                                                 1.368

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_102_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.368
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_230_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U2151/Y (INVX8MTR)                                     0.033      0.231 r
  U11225/Y (NAND2X4MTR)                                  0.046      0.276 f
  U16146/Y (NAND2X8MTR)                                  0.049      0.325 r
  U6248/Y (BUFX16MTR)                                    0.072      0.397 r
  U4091/Y (INVX4MTR)                                     0.042      0.439 f
  U16931/Y (CLKNAND2X2MTR)                               0.046      0.484 r
  U12276/Y (NAND4X4MTR)                                  0.132      0.617 f
  U8285/Y (NOR2X2MTR)                                    0.126      0.743 r
  U7297/Y (NAND3X4MTR)                                   0.082      0.825 f
  U9072/Y (NOR2X8MTR)                                    0.068      0.893 r
  U9071/Y (INVX2MTR)                                     0.040      0.933 f
  U8149/Y (NOR2X4MTR)                                    0.054      0.987 r
  U2861/Y (NAND3X2MTR)                                   0.080      1.067 f
  U2810/Y (INVX2MTR)                                     0.068      1.136 r
  U8093/Y (AOI22X2MTR)                                   0.049      1.185 f
  U11644/Y (OAI211X2MTR)                                 0.053      1.238 r
  U4838/Y (AOI211X2MTR)                                  0.062      1.300 f
  U5342/Y (NOR2X1MTR)                                    0.068      1.368 r
  PIM_result_reg_230_/D (DFFRHQX1MTR)                    0.000      1.368 r
  data arrival time                                                 1.368

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_230_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.368
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_358_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U2151/Y (INVX8MTR)                                     0.033      0.231 r
  U11225/Y (NAND2X4MTR)                                  0.046      0.276 f
  U16146/Y (NAND2X8MTR)                                  0.049      0.325 r
  U6248/Y (BUFX16MTR)                                    0.072      0.397 r
  U4091/Y (INVX4MTR)                                     0.042      0.439 f
  U16931/Y (CLKNAND2X2MTR)                               0.046      0.484 r
  U12276/Y (NAND4X4MTR)                                  0.132      0.617 f
  U8285/Y (NOR2X2MTR)                                    0.126      0.743 r
  U7297/Y (NAND3X4MTR)                                   0.082      0.825 f
  U9072/Y (NOR2X8MTR)                                    0.068      0.893 r
  U9071/Y (INVX2MTR)                                     0.040      0.933 f
  U8149/Y (NOR2X4MTR)                                    0.054      0.987 r
  U2861/Y (NAND3X2MTR)                                   0.080      1.067 f
  U2810/Y (INVX2MTR)                                     0.068      1.136 r
  U8093/Y (AOI22X2MTR)                                   0.049      1.185 f
  U11644/Y (OAI211X2MTR)                                 0.053      1.238 r
  U4838/Y (AOI211X2MTR)                                  0.062      1.300 f
  U15283/Y (NOR2X1MTR)                                   0.068      1.368 r
  PIM_result_reg_358_/D (DFFRHQX1MTR)                    0.000      1.368 r
  data arrival time                                                 1.368

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_358_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.368
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_486_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U2151/Y (INVX8MTR)                                     0.033      0.231 r
  U11225/Y (NAND2X4MTR)                                  0.046      0.276 f
  U16146/Y (NAND2X8MTR)                                  0.049      0.325 r
  U6248/Y (BUFX16MTR)                                    0.072      0.397 r
  U4091/Y (INVX4MTR)                                     0.042      0.439 f
  U16931/Y (CLKNAND2X2MTR)                               0.046      0.484 r
  U12276/Y (NAND4X4MTR)                                  0.132      0.617 f
  U8285/Y (NOR2X2MTR)                                    0.126      0.743 r
  U7297/Y (NAND3X4MTR)                                   0.082      0.825 f
  U9072/Y (NOR2X8MTR)                                    0.068      0.893 r
  U9071/Y (INVX2MTR)                                     0.040      0.933 f
  U8149/Y (NOR2X4MTR)                                    0.054      0.987 r
  U2861/Y (NAND3X2MTR)                                   0.080      1.067 f
  U2810/Y (INVX2MTR)                                     0.068      1.136 r
  U8093/Y (AOI22X2MTR)                                   0.049      1.185 f
  U11644/Y (OAI211X2MTR)                                 0.053      1.238 r
  U4838/Y (AOI211X2MTR)                                  0.062      1.300 f
  U15282/Y (NOR2X1MTR)                                   0.068      1.368 r
  PIM_result_reg_486_/D (DFFRHQX1MTR)                    0.000      1.368 r
  data arrival time                                                 1.368

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_486_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.368
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U6724/Y (AOI21X2MTR)                                   0.074      0.431 r
  U9390/Y (NAND3X4MTR)                                   0.078      0.509 f
  U1025/Y (NAND2X4MTR)                                   0.049      0.558 r
  U16649/Y (NAND2X4MTR)                                  0.058      0.616 f
  U9764/Y (AND2X6MTR)                                    0.094      0.711 f
  U1922/Y (NOR2X4MTR)                                    0.066      0.777 r
  U8953/Y (NOR2X4MTR)                                    0.035      0.812 f
  U8774/Y (OAI21X6MTR)                                   0.085      0.897 r
  U482/Y (NAND2X6MTR)                                    0.056      0.953 f
  U403/Y (NAND2X6MTR)                                    0.050      1.003 r
  U11419/Y (AOI21X1MTR)                                  0.077      1.080 f
  U9437/Y (XOR2X1MTR)                                    0.101      1.181 r
  U1327/Y (AOI21X4MTR)                                   0.092      1.272 f
  U17220/Y (OAI22X2MTR)                                  0.064      1.336 r
  U0_BANK_TOP/vACC_0_reg_7__10_/D (DFFRQX2MTR)           0.000      1.336 r
  data arrival time                                                 1.336

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__10_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.336
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1375/Y (INVX16MTR)                                    0.057      0.313 f
  U1470/Y (INVX24MTR)                                    0.047      0.359 r
  U1160/Y (NAND2X8MTR)                                   0.052      0.411 f
  U12014/Y (NOR2X1MTR)                                   0.104      0.515 r
  U5081/Y (XNOR2X1MTR)                                   0.129      0.644 r
  U356/Y (XNOR2X1MTR)                                    0.134      0.778 f
  U1970/Y (NOR2X3MTR)                                    0.117      0.895 r
  U11741/Y (OAI21X6MTR)                                  0.070      0.965 f
  U1506/Y (AOI21X8MTR)                                   0.090      1.055 r
  U1505/Y (OAI21X8MTR)                                   0.061      1.116 f
  U1810/Y (AOI21X8MTR)                                   0.087      1.203 r
  U1889/Y (OAI21X2MTR)                                   0.064      1.267 f
  U9413/Y (XNOR2X2MTR)                                   0.072      1.339 f
  U9411/Y (NOR2X2MTR)                                    0.055      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U5144/Y (INVX8MTR)                                     0.046      0.319 r
  U1287/Y (INVX4MTR)                                     0.042      0.361 f
  U857/Y (CLKNAND2X2MTR)                                 0.036      0.397 r
  U4519/Y (NAND4X2MTR)                                   0.089      0.486 f
  U10372/Y (OAI2BB1X4MTR)                                0.121      0.607 f
  U4527/Y (NAND2X4MTR)                                   0.054      0.661 r
  U9300/Y (INVX4MTR)                                     0.028      0.689 f
  U5446/Y (OAI21X4MTR)                                   0.087      0.776 r
  U5476/Y (CLKNAND2X4MTR)                                0.064      0.840 f
  U2267/Y (NAND2X8MTR)                                   0.049      0.888 r
  U11611/Y (INVX3MTR)                                    0.031      0.919 f
  U5365/Y (NOR2BX1MTR)                                   0.058      0.977 r
  U8616/Y (OAI2BB1X4MTR)                                 0.111      1.089 r
  U10054/Y (NAND3X12MTR)                                 0.075      1.164 f
  U5869/Y (CLKNAND2X8MTR)                                0.054      1.218 r
  U10268/Y (NAND2X4MTR)                                  0.068      1.286 f
  U10217/Y (OAI22X2MTR)                                  0.075      1.361 r
  U0_BANK_TOP/vACC_0_reg_0__15_/D (DFFRHQX1MTR)          0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__15_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U4700/Y (INVX14MTR)                                    0.039      0.307 f
  U9303/Y (INVX18MTR)                                    0.034      0.341 r
  U7318/Y (INVX12MTR)                                    0.024      0.365 f
  U8470/Y (AOI21X2MTR)                                   0.079      0.444 r
  U4455/Y (CLKNAND2X4MTR)                                0.059      0.503 f
  U9331/Y (NAND2X2MTR)                                   0.043      0.547 r
  U4058/Y (INVX3MTR)                                     0.044      0.590 f
  U612/Y (NOR2X2MTR)                                     0.111      0.702 r
  U8895/Y (OAI21X2MTR)                                   0.087      0.789 f
  U536/Y (AOI21X4MTR)                                    0.091      0.880 r
  U6562/Y (OAI21X1MTR)                                   0.097      0.978 f
  U10497/Y (AOI21X2MTR)                                  0.090      1.068 r
  U217/Y (NAND3BX2MTR)                                   0.108      1.176 f
  U12920/Y (NAND3X4MTR)                                  0.073      1.250 r
  U165/Y (MXI2X4MTR)                                     0.068      1.318 f
  U10197/Y (OAI22X2MTR)                                  0.067      1.384 r
  U0_BANK_TOP/vACC_1_reg_2__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.039      0.163 f
  U12967/Y (CLKNAND2X2MTR)                               0.072      0.236 r
  U13548/Y (OAI22X2MTR)                                  0.082      0.318 f
  U9321/Y (NAND2BX2MTR)                                  0.099      0.417 f
  U12980/Y (NOR2BX2MTR)                                  0.075      0.491 r
  U16373/Y (NAND4X4MTR)                                  0.106      0.597 f
  U12973/Y (INVX2MTR)                                    0.069      0.666 r
  U12969/Y (NOR2BX8MTR)                                  0.095      0.761 r
  U573/Y (NOR2X4MTR)                                     0.044      0.804 f
  U8445/Y (CLKNAND2X4MTR)                                0.037      0.842 r
  U388/Y (AND2X4MTR)                                     0.096      0.937 r
  U403/Y (NAND2X6MTR)                                    0.056      0.993 f
  U9414/Y (AOI21X4MTR)                                   0.081      1.074 r
  U2590/Y (XNOR2X2MTR)                                   0.087      1.161 r
  U2257/Y (NAND2X4MTR)                                   0.056      1.217 f
  U2053/Y (NAND3X4MTR)                                   0.057      1.274 r
  U2049/Y (OAI21X6MTR)                                   0.054      1.327 f
  U12925/Y (OAI22X2MTR)                                  0.057      1.385 r
  U0_BANK_TOP/vACC_1_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U4265/Y (CLKNAND2X4MTR)                                0.045      0.608 f
  U1038/Y (NAND2X6MTR)                                   0.048      0.656 r
  U980/Y (NAND2X4MTR)                                    0.053      0.709 f
  U9176/Y (CLKNAND2X4MTR)                                0.039      0.749 r
  U3579/Y (NAND2X4MTR)                                   0.035      0.784 f
  U1613/Y (OAI2BB1X4MTR)                                 0.082      0.866 f
  U1987/Y (INVX4MTR)                                     0.043      0.910 r
  U1712/Y (NAND2X8MTR)                                   0.058      0.967 f
  U298/Y (AOI21X2MTR)                                    0.093      1.061 r
  U8676/Y (XNOR2X2MTR)                                   0.064      1.124 f
  U2123/Y (AOI21X4MTR)                                   0.089      1.214 r
  U4507/Y (AND2X4MTR)                                    0.115      1.328 r
  U2637/Y (OAI22X1MTR)                                   0.063      1.392 f
  U0_BANK_TOP/vACC_2_reg_1__14_/D (DFFRHQX2MTR)          0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U493/Y (NOR2X2MTR)                                     0.063      0.732 f
  U16654/Y (NOR2X3MTR)                                   0.081      0.814 r
  U2411/Y (NAND2X2MTR)                                   0.078      0.892 f
  U12295/Y (OA21X8MTR)                                   0.152      1.044 f
  U2201/Y (NAND2X8MTR)                                   0.047      1.091 r
  U2932/Y (CLKNAND2X4MTR)                                0.052      1.143 f
  U196/Y (BUFX8MTR)                                      0.095      1.238 f
  U118/Y (CLKNAND2X2MTR)                                 0.048      1.286 r
  U15449/Y (CLKNAND2X2MTR)                               0.042      1.328 f
  U8480/Y (OAI21X1MTR)                                   0.038      1.366 r
  U0_BANK_TOP/vACC_2_reg_2__8_/D (DFFRHQX1MTR)           0.000      1.366 r
  data arrival time                                                 1.366

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__8_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.147      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.366
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U1126/Y (OAI2BB1X4MTR)                                 0.087      0.524 r
  U11235/Y (OAI21X4MTR)                                  0.056      0.580 f
  U8850/Y (NAND2X6MTR)                                   0.050      0.630 r
  U7061/Y (NAND2X4MTR)                                   0.051      0.681 f
  U5597/Y (NAND3X2MTR)                                   0.048      0.729 r
  U6563/Y (OAI21X3MTR)                                   0.053      0.782 f
  U11970/Y (OAI2BB1X4MTR)                                0.087      0.869 f
  U3227/Y (INVX4MTR)                                     0.043      0.913 r
  U9187/Y (NAND2X8MTR)                                   0.052      0.965 f
  U7099/Y (NAND2X3MTR)                                   0.040      1.006 r
  U9850/Y (NAND2X4MTR)                                   0.035      1.040 f
  U8027/Y (XNOR2X2MTR)                                   0.071      1.111 f
  U8635/Y (OAI22X4MTR)                                   0.076      1.187 r
  U10281/Y (AOI2B1X2MTR)                                 0.067      1.254 f
  U2665/Y (OAI22X2MTR)                                   0.077      1.330 r
  U0_BANK_TOP/vACC_0_reg_3__10_/D (DFFRQX4MTR)           0.000      1.330 r
  data arrival time                                                 1.330

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__10_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.183      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.330
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_124_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2252/Y (INVX4MTR)                                     0.053      0.515 r
  U10872/Y (NAND2X2MTR)                                  0.055      0.570 f
  U16968/Y (NAND4X4MTR)                                  0.054      0.624 r
  U8287/Y (INVX2MTR)                                     0.046      0.670 f
  U10711/Y (CLKNAND2X4MTR)                               0.050      0.720 r
  U8866/Y (INVX2MTR)                                     0.036      0.755 f
  U9659/Y (CLKNAND2X4MTR)                                0.032      0.788 r
  U8821/Y (INVX2MTR)                                     0.038      0.826 f
  U2331/Y (NAND2X2MTR)                                   0.077      0.903 r
  U17726/Y (NAND3X2MTR)                                  0.073      0.976 f
  U10983/Y (OAI21BX4MTR)                                 0.102      1.078 f
  U10980/Y (NOR2X3MTR)                                   0.058      1.136 r
  U2721/Y (INVX2MTR)                                     0.046      1.182 f
  U8692/Y (OAI2BB1X2MTR)                                 0.086      1.268 f
  U4249/Y (NOR2X2MTR)                                    0.093      1.361 r
  U15459/Y (NOR2X1MTR)                                   0.053      1.414 f
  PIM_result_reg_124_/D (DFFRHQX4MTR)                    0.000      1.414 f
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_124_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_252_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2252/Y (INVX4MTR)                                     0.053      0.515 r
  U10872/Y (NAND2X2MTR)                                  0.055      0.570 f
  U16968/Y (NAND4X4MTR)                                  0.054      0.624 r
  U8287/Y (INVX2MTR)                                     0.046      0.670 f
  U10711/Y (CLKNAND2X4MTR)                               0.050      0.720 r
  U8866/Y (INVX2MTR)                                     0.036      0.755 f
  U9659/Y (CLKNAND2X4MTR)                                0.032      0.788 r
  U8821/Y (INVX2MTR)                                     0.038      0.826 f
  U2331/Y (NAND2X2MTR)                                   0.077      0.903 r
  U17726/Y (NAND3X2MTR)                                  0.073      0.976 f
  U10983/Y (OAI21BX4MTR)                                 0.102      1.078 f
  U10980/Y (NOR2X3MTR)                                   0.058      1.136 r
  U2721/Y (INVX2MTR)                                     0.046      1.182 f
  U8692/Y (OAI2BB1X2MTR)                                 0.086      1.268 f
  U4249/Y (NOR2X2MTR)                                    0.093      1.361 r
  U6354/Y (NOR2X1MTR)                                    0.053      1.414 f
  PIM_result_reg_252_/D (DFFRHQX4MTR)                    0.000      1.414 f
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_252_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_380_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2252/Y (INVX4MTR)                                     0.053      0.515 r
  U10872/Y (NAND2X2MTR)                                  0.055      0.570 f
  U16968/Y (NAND4X4MTR)                                  0.054      0.624 r
  U8287/Y (INVX2MTR)                                     0.046      0.670 f
  U10711/Y (CLKNAND2X4MTR)                               0.050      0.720 r
  U8866/Y (INVX2MTR)                                     0.036      0.755 f
  U9659/Y (CLKNAND2X4MTR)                                0.032      0.788 r
  U8821/Y (INVX2MTR)                                     0.038      0.826 f
  U2331/Y (NAND2X2MTR)                                   0.077      0.903 r
  U17726/Y (NAND3X2MTR)                                  0.073      0.976 f
  U10983/Y (OAI21BX4MTR)                                 0.102      1.078 f
  U10980/Y (NOR2X3MTR)                                   0.058      1.136 r
  U2721/Y (INVX2MTR)                                     0.046      1.182 f
  U8692/Y (OAI2BB1X2MTR)                                 0.086      1.268 f
  U4249/Y (NOR2X2MTR)                                    0.093      1.361 r
  U6355/Y (NOR2X1MTR)                                    0.053      1.414 f
  PIM_result_reg_380_/D (DFFRHQX4MTR)                    0.000      1.414 f
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_380_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_508_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2252/Y (INVX4MTR)                                     0.053      0.515 r
  U10872/Y (NAND2X2MTR)                                  0.055      0.570 f
  U16968/Y (NAND4X4MTR)                                  0.054      0.624 r
  U8287/Y (INVX2MTR)                                     0.046      0.670 f
  U10711/Y (CLKNAND2X4MTR)                               0.050      0.720 r
  U8866/Y (INVX2MTR)                                     0.036      0.755 f
  U9659/Y (CLKNAND2X4MTR)                                0.032      0.788 r
  U8821/Y (INVX2MTR)                                     0.038      0.826 f
  U2331/Y (NAND2X2MTR)                                   0.077      0.903 r
  U17726/Y (NAND3X2MTR)                                  0.073      0.976 f
  U10983/Y (OAI21BX4MTR)                                 0.102      1.078 f
  U10980/Y (NOR2X3MTR)                                   0.058      1.136 r
  U2721/Y (INVX2MTR)                                     0.046      1.182 f
  U8692/Y (OAI2BB1X2MTR)                                 0.086      1.268 f
  U4249/Y (NOR2X2MTR)                                    0.093      1.361 r
  U15458/Y (NOR2X1MTR)                                   0.053      1.414 f
  PIM_result_reg_508_/D (DFFRHQX4MTR)                    0.000      1.414 f
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_508_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U1349/Y (INVX14MTR)                                    0.038      0.411 f
  U1260/Y (INVX12MTR)                                    0.030      0.441 r
  U4505/Y (CLKNAND2X4MTR)                                0.029      0.470 f
  U854/Y (OAI2BB1X2MTR)                                  0.038      0.508 r
  U1153/Y (INVX3MTR)                                     0.029      0.537 f
  U9716/Y (NAND3X4MTR)                                   0.034      0.571 r
  U13724/Y (NAND2X6MTR)                                  0.046      0.617 f
  U13717/Y (CLKNAND2X8MTR)                               0.043      0.660 r
  U9154/Y (NOR2X4MTR)                                    0.031      0.691 f
  U9419/Y (NOR2X2MTR)                                    0.069      0.760 r
  U7130/Y (CLKNAND2X4MTR)                                0.057      0.817 f
  U6316/Y (NAND2X4MTR)                                   0.051      0.868 r
  U589/Y (NAND2X6MTR)                                    0.050      0.918 f
  U9150/Y (NAND2X8MTR)                                   0.054      0.972 r
  U10463/Y (AOI21X2MTR)                                  0.056      1.028 f
  U16200/Y (XNOR2X1MTR)                                  0.086      1.114 f
  U218/Y (NOR2X3MTR)                                     0.073      1.187 r
  U2110/Y (NOR2X4MTR)                                    0.047      1.234 f
  U2419/Y (MXI2X6MTR)                                    0.068      1.302 r
  U5080/Y (CLKNAND2X2MTR)                                0.055      1.356 f
  U1021/Y (OAI2BB1X2MTR)                                 0.042      1.398 r
  U0_BANK_TOP/vACC_0_reg_0__2_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U1349/Y (INVX14MTR)                                    0.038      0.411 f
  U1260/Y (INVX12MTR)                                    0.030      0.441 r
  U4505/Y (CLKNAND2X4MTR)                                0.029      0.470 f
  U854/Y (OAI2BB1X2MTR)                                  0.038      0.508 r
  U1153/Y (INVX3MTR)                                     0.029      0.537 f
  U9716/Y (NAND3X4MTR)                                   0.034      0.571 r
  U13724/Y (NAND2X6MTR)                                  0.046      0.617 f
  U13717/Y (CLKNAND2X8MTR)                               0.043      0.660 r
  U9154/Y (NOR2X4MTR)                                    0.031      0.691 f
  U9419/Y (NOR2X2MTR)                                    0.069      0.760 r
  U7130/Y (CLKNAND2X4MTR)                                0.057      0.817 f
  U6316/Y (NAND2X4MTR)                                   0.051      0.868 r
  U589/Y (NAND2X6MTR)                                    0.050      0.918 f
  U10906/Y (CLKNAND2X4MTR)                               0.045      0.963 r
  U10451/Y (AOI21X2MTR)                                  0.054      1.017 f
  U2459/Y (XNOR2X2MTR)                                   0.078      1.095 f
  U8746/Y (OAI22X4MTR)                                   0.096      1.191 r
  U4999/Y (NOR2X4MTR)                                    0.045      1.236 f
  U12929/Y (MXI2X6MTR)                                   0.067      1.303 r
  U1764/Y (NAND2X2MTR)                                   0.054      1.357 f
  U16076/Y (OAI2BB1X2MTR)                                0.041      1.398 r
  U0_BANK_TOP/vACC_2_reg_0__4_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.142      0.142 f
  U10926/Y (BUFX8MTR)                                    0.081      0.223 f
  U10830/Y (NOR2X2MTR)                                   0.133      0.356 r
  U14749/Y (AOI22X2MTR)                                  0.111      0.467 f
  U9559/Y (NAND3X4MTR)                                   0.061      0.529 r
  U4620/Y (CLKNAND2X4MTR)                                0.049      0.578 f
  U7851/Y (INVX4MTR)                                     0.039      0.617 r
  U9013/Y (NAND2X2MTR)                                   0.062      0.679 f
  U664/Y (OAI21X2MTR)                                    0.097      0.777 r
  U9371/Y (NAND2X2MTR)                                   0.065      0.841 f
  U6047/Y (CLKNAND2X4MTR)                                0.049      0.890 r
  U8153/Y (INVX2MTR)                                     0.037      0.927 f
  U17576/Y (OAI21X1MTR)                                  0.065      0.992 r
  U1417/Y (OAI21BX4MTR)                                  0.083      1.075 r
  U1416/Y (XNOR2X2MTR)                                   0.076      1.151 r
  U9817/Y (NAND2X2MTR)                                   0.066      1.217 f
  U12643/Y (CLKNAND2X4MTR)                               0.051      1.269 r
  U16508/Y (OAI22X4MTR)                                  0.054      1.322 f
  U11092/Y (OAI2BB2X1MTR)                                0.068      1.390 r
  U0_BANK_TOP/vACC_1_reg_6__5_/D (DFFRHQX4MTR)           0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.178      0.178 f
  U3656/Y (NAND2BX4MTR)                                  0.072      0.250 r
  U848/Y (INVX2MTR)                                      0.055      0.306 f
  U7738/Y (AOI22X2MTR)                                   0.078      0.384 r
  U12692/Y (NAND3BX2MTR)                                 0.086      0.470 f
  U12794/Y (NOR2X3MTR)                                   0.071      0.541 r
  U1107/Y (NAND2X2MTR)                                   0.059      0.600 f
  U3313/Y (INVX2MTR)                                     0.045      0.645 r
  U16699/Y (AND2X6MTR)                                   0.106      0.751 r
  U11911/Y (NOR2X4MTR)                                   0.037      0.789 f
  U5424/Y (NOR2BX1MTR)                                   0.091      0.880 f
  U4309/Y (CLKAND2X2MTR)                                 0.071      0.950 f
  U11721/Y (AOI211X1MTR)                                 0.098      1.048 r
  U2711/Y (XNOR2X1MTR)                                   0.099      1.148 r
  U2247/Y (CLKNAND2X2MTR)                                0.062      1.209 f
  U16022/Y (NAND3X2MTR)                                  0.057      1.266 r
  U2064/Y (OAI2BB1X4MTR)                                 0.059      1.325 f
  U2062/Y (OAI22X2MTR)                                   0.058      1.383 r
  U0_BANK_TOP/vACC_2_reg_0__7_/D (DFFRHQX2MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__7_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U1126/Y (OAI2BB1X4MTR)                                 0.087      0.524 r
  U11235/Y (OAI21X4MTR)                                  0.056      0.580 f
  U8850/Y (NAND2X6MTR)                                   0.050      0.630 r
  U7061/Y (NAND2X4MTR)                                   0.051      0.681 f
  U5597/Y (NAND3X2MTR)                                   0.048      0.729 r
  U6563/Y (OAI21X3MTR)                                   0.053      0.782 f
  U11970/Y (OAI2BB1X4MTR)                                0.087      0.869 f
  U3227/Y (INVX4MTR)                                     0.043      0.913 r
  U9187/Y (NAND2X8MTR)                                   0.052      0.965 f
  U5372/Y (AOI21X1MTR)                                   0.089      1.054 r
  U1422/Y (XNOR2X2MTR)                                   0.082      1.135 r
  U194/Y (NAND2X2MTR)                                    0.068      1.203 f
  U1300/Y (NAND3X4MTR)                                   0.060      1.264 r
  U16375/Y (MXI2X6MTR)                                   0.060      1.324 f
  U12938/Y (OAI22X2MTR)                                  0.061      1.385 r
  U0_BANK_TOP/vACC_2_reg_3__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U1349/Y (INVX14MTR)                                    0.038      0.411 f
  U1260/Y (INVX12MTR)                                    0.030      0.441 r
  U4505/Y (CLKNAND2X4MTR)                                0.029      0.470 f
  U854/Y (OAI2BB1X2MTR)                                  0.038      0.508 r
  U1153/Y (INVX3MTR)                                     0.029      0.537 f
  U9716/Y (NAND3X4MTR)                                   0.034      0.571 r
  U13724/Y (NAND2X6MTR)                                  0.046      0.617 f
  U13717/Y (CLKNAND2X8MTR)                               0.043      0.660 r
  U9154/Y (NOR2X4MTR)                                    0.031      0.691 f
  U9419/Y (NOR2X2MTR)                                    0.069      0.760 r
  U7130/Y (CLKNAND2X4MTR)                                0.057      0.817 f
  U6316/Y (NAND2X4MTR)                                   0.051      0.868 r
  U589/Y (NAND2X6MTR)                                    0.050      0.918 f
  U9150/Y (NAND2X8MTR)                                   0.054      0.972 r
  U10463/Y (AOI21X2MTR)                                  0.056      1.028 f
  U16200/Y (XNOR2X1MTR)                                  0.086      1.114 f
  U218/Y (NOR2X3MTR)                                     0.073      1.187 r
  U2110/Y (NOR2X4MTR)                                    0.047      1.234 f
  U2419/Y (MXI2X6MTR)                                    0.068      1.302 r
  U5070/Y (CLKNAND2X2MTR)                                0.055      1.356 f
  U16592/Y (OAI2BB1X2MTR)                                0.042      1.398 r
  U0_BANK_TOP/vACC_3_reg_0__2_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1390/Y (INVX8MTR)                                     0.079      0.338 r
  U1658/Y (INVX8MTR)                                     0.047      0.385 f
  U1165/Y (NAND2X4MTR)                                   0.050      0.435 r
  U16449/Y (NOR2X4MTR)                                   0.033      0.469 f
  U937/Y (INVX3MTR)                                      0.049      0.518 r
  U7797/Y (OAI2BB1X4MTR)                                 0.096      0.613 r
  U6966/Y (NAND2X4MTR)                                   0.060      0.673 f
  U1820/Y (OAI21X3MTR)                                   0.096      0.769 r
  U2351/Y (OAI2BB1X4MTR)                                 0.066      0.835 f
  U12598/Y (XOR2X8MTR)                                   0.080      0.915 f
  U12596/Y (XNOR2X8MTR)                                  0.093      1.007 f
  U2016/Y (NOR2X12MTR)                                   0.063      1.071 r
  U1817/Y (OAI21X6MTR)                                   0.061      1.132 f
  U13330/Y (AOI21X8MTR)                                  0.082      1.214 r
  U16261/Y (OAI2B1X4MTR)                                 0.059      1.273 f
  U1710/Y (XNOR2X2MTR)                                   0.065      1.338 f
  U82/Y (NOR2X2MTR)                                      0.055      1.394 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U904/Y (INVX2MTR)                                      0.077      0.189 r
  U6027/Y (NAND2X1MTR)                                   0.103      0.292 f
  U14437/Y (OAI22X1MTR)                                  0.109      0.401 r
  U7500/Y (NOR2X2MTR)                                    0.041      0.442 f
  U4683/Y (AND4X2MTR)                                    0.106      0.548 f
  U9120/Y (NAND2X4MTR)                                   0.054      0.602 r
  U9046/Y (INVX2MTR)                                     0.040      0.643 f
  U1256/Y (NAND2X4MTR)                                   0.047      0.689 r
  U7811/Y (INVX1MTR)                                     0.049      0.738 f
  U2366/Y (AOI2B1X4MTR)                                  0.073      0.811 r
  U5168/Y (OAI21X6MTR)                                   0.068      0.879 f
  U514/Y (NAND2X6MTR)                                    0.050      0.929 r
  U1805/Y (NAND2X12MTR)                                  0.049      0.978 f
  U1371/Y (NAND2X2MTR)                                   0.039      1.017 r
  U10402/Y (NAND2X2MTR)                                  0.047      1.064 f
  U12976/Y (XNOR2X2MTR)                                  0.073      1.137 f
  U12979/Y (OAI22X4MTR)                                  0.076      1.213 r
  U5657/Y (NAND2X4MTR)                                   0.053      1.266 f
  U8336/Y (NAND3X4MTR)                                   0.051      1.316 r
  U8325/Y (NAND2X2MTR)                                   0.044      1.360 f
  U8896/Y (OAI2BB1X2MTR)                                 0.038      1.398 r
  U0_BANK_TOP/vACC_3_reg_1__4_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U1126/Y (OAI2BB1X4MTR)                                 0.087      0.524 r
  U11235/Y (OAI21X4MTR)                                  0.056      0.580 f
  U8850/Y (NAND2X6MTR)                                   0.050      0.630 r
  U7061/Y (NAND2X4MTR)                                   0.051      0.681 f
  U5597/Y (NAND3X2MTR)                                   0.048      0.729 r
  U6563/Y (OAI21X3MTR)                                   0.053      0.782 f
  U11970/Y (OAI2BB1X4MTR)                                0.087      0.869 f
  U3227/Y (INVX4MTR)                                     0.043      0.913 r
  U9187/Y (NAND2X8MTR)                                   0.052      0.965 f
  U5372/Y (AOI21X1MTR)                                   0.089      1.054 r
  U1422/Y (XNOR2X2MTR)                                   0.082      1.135 r
  U194/Y (NAND2X2MTR)                                    0.068      1.203 f
  U1300/Y (NAND3X4MTR)                                   0.060      1.264 r
  U16375/Y (MXI2X6MTR)                                   0.060      1.324 f
  U16372/Y (OAI22X2MTR)                                  0.061      1.385 r
  U0_BANK_TOP/vACC_0_reg_3__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U1316/Y (CLKNAND2X2MTR)                                0.056      0.469 f
  U12705/Y (AOI21X4MTR)                                  0.079      0.548 r
  U1234/Y (NOR2X2MTR)                                    0.047      0.595 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.646 r
  U4305/Y (NAND2X4MTR)                                   0.049      0.695 f
  U16607/Y (OAI2BB1X4MTR)                                0.092      0.787 f
  U2805/Y (CLKNAND2X4MTR)                                0.039      0.826 r
  U2554/Y (NAND2X4MTR)                                   0.041      0.866 f
  U6443/Y (NAND2X6MTR)                                   0.043      0.910 r
  U2664/Y (NAND2X8MTR)                                   0.057      0.967 f
  U8437/Y (NAND2X4MTR)                                   0.044      1.011 r
  U12731/Y (NAND2X4MTR)                                  0.035      1.045 f
  U3101/Y (MXI2X2MTR)                                    0.060      1.105 r
  U9327/Y (AOI2BB2X4MTR)                                 0.115      1.220 r
  U8883/Y (OAI2BB1X4MTR)                                 0.064      1.284 f
  U6455/Y (INVX2MTR)                                     0.056      1.340 r
  U6480/Y (OAI22X1MTR)                                   0.065      1.405 f
  U0_BANK_TOP/vACC_1_reg_6__15_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U904/Y (INVX2MTR)                                      0.077      0.189 r
  U6027/Y (NAND2X1MTR)                                   0.103      0.292 f
  U14437/Y (OAI22X1MTR)                                  0.109      0.401 r
  U7500/Y (NOR2X2MTR)                                    0.041      0.442 f
  U4683/Y (AND4X2MTR)                                    0.106      0.548 f
  U9120/Y (NAND2X4MTR)                                   0.054      0.602 r
  U9046/Y (INVX2MTR)                                     0.040      0.643 f
  U1256/Y (NAND2X4MTR)                                   0.047      0.689 r
  U7811/Y (INVX1MTR)                                     0.049      0.738 f
  U2366/Y (AOI2B1X4MTR)                                  0.073      0.811 r
  U5168/Y (OAI21X6MTR)                                   0.068      0.879 f
  U514/Y (NAND2X6MTR)                                    0.050      0.929 r
  U1805/Y (NAND2X12MTR)                                  0.049      0.978 f
  U1371/Y (NAND2X2MTR)                                   0.039      1.017 r
  U10402/Y (NAND2X2MTR)                                  0.047      1.064 f
  U12976/Y (XNOR2X2MTR)                                  0.073      1.137 f
  U12979/Y (OAI22X4MTR)                                  0.076      1.213 r
  U5657/Y (NAND2X4MTR)                                   0.053      1.266 f
  U8336/Y (NAND3X4MTR)                                   0.051      1.316 r
  U11418/Y (NAND2X2MTR)                                  0.044      1.360 f
  U13157/Y (OAI2BB1X2MTR)                                0.038      1.398 r
  U0_BANK_TOP/vACC_1_reg_1__4_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U15989/Y (CLKNAND2X16MTR)                              0.052      0.289 f
  U1868/Y (INVX12MTR)                                    0.042      0.331 r
  U1174/Y (INVX14MTR)                                    0.035      0.367 f
  U948/Y (NOR2X12MTR)                                    0.051      0.417 r
  U831/Y (INVX3MTR)                                      0.048      0.466 f
  U949/Y (NOR2X4MTR)                                     0.089      0.555 r
  U7233/Y (OAI21X2MTR)                                   0.087      0.641 f
  U12230/Y (OAI2BB1X4MTR)                                0.069      0.711 r
  U10785/Y (XOR2X8MTR)                                   0.087      0.798 r
  U10781/Y (XOR2X8MTR)                                   0.100      0.898 r
  U464/Y (OAI21X3MTR)                                    0.069      0.967 f
  U5919/Y (OAI2BB1X4MTR)                                 0.056      1.023 r
  U7179/Y (NAND2X4MTR)                                   0.058      1.081 f
  U12247/Y (OAI21X6MTR)                                  0.085      1.165 r
  U1810/Y (AOI21X8MTR)                                   0.039      1.204 f
  U72/Y (XNOR2X1MTR)                                     0.103      1.308 f
  U11668/Y (NOR2X1MTR)                                   0.061      1.369 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX1MTR)
                                                         0.000      1.369 r
  data arrival time                                                 1.369

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.369
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2010/Y (NAND3X12MTR)                                  0.093      0.255 f
  U1363/Y (INVX8MTR)                                     0.064      0.319 r
  U5145/Y (INVX8MTR)                                     0.041      0.360 f
  U2382/Y (INVX4MTR)                                     0.033      0.393 r
  U16097/Y (OAI2BB1X2MTR)                                0.088      0.481 r
  U10257/Y (INVX2MTR)                                    0.034      0.514 f
  U2499/Y (NAND3X4MTR)                                   0.036      0.550 r
  U1317/Y (CLKNAND2X4MTR)                                0.047      0.597 f
  U1341/Y (NAND3X2MTR)                                   0.054      0.651 r
  U8960/Y (AND2X4MTR)                                    0.116      0.767 r
  U5956/Y (NAND2X4MTR)                                   0.063      0.830 f
  U2978/Y (OAI21X8MTR)                                   0.102      0.932 r
  U8787/Y (AOI21X2MTR)                                   0.067      0.999 f
  U9577/Y (XNOR2X1MTR)                                   0.089      1.089 f
  U9401/Y (OAI22X4MTR)                                   0.115      1.203 r
  U5414/Y (NOR2X3MTR)                                    0.045      1.249 f
  U1585/Y (NOR2X4MTR)                                    0.063      1.312 r
  U1924/Y (NAND2X2MTR)                                   0.048      1.359 f
  U9155/Y (OAI2BB1X2MTR)                                 0.039      1.398 r
  U0_BANK_TOP/vACC_3_reg_4__1_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2010/Y (NAND3X12MTR)                                  0.093      0.255 f
  U1363/Y (INVX8MTR)                                     0.064      0.319 r
  U5145/Y (INVX8MTR)                                     0.041      0.360 f
  U2382/Y (INVX4MTR)                                     0.033      0.393 r
  U16097/Y (OAI2BB1X2MTR)                                0.088      0.481 r
  U10257/Y (INVX2MTR)                                    0.034      0.514 f
  U2499/Y (NAND3X4MTR)                                   0.036      0.550 r
  U1317/Y (CLKNAND2X4MTR)                                0.047      0.597 f
  U1341/Y (NAND3X2MTR)                                   0.054      0.651 r
  U8960/Y (AND2X4MTR)                                    0.116      0.767 r
  U5956/Y (NAND2X4MTR)                                   0.063      0.830 f
  U2978/Y (OAI21X8MTR)                                   0.102      0.932 r
  U8787/Y (AOI21X2MTR)                                   0.067      0.999 f
  U9577/Y (XNOR2X1MTR)                                   0.089      1.089 f
  U9401/Y (OAI22X4MTR)                                   0.115      1.203 r
  U5414/Y (NOR2X3MTR)                                    0.045      1.249 f
  U1585/Y (NOR2X4MTR)                                    0.063      1.312 r
  U1321/Y (NAND2X2MTR)                                   0.048      1.359 f
  U9658/Y (OAI2BB1X2MTR)                                 0.039      1.398 r
  U0_BANK_TOP/vACC_1_reg_4__1_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_101_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U2151/Y (INVX8MTR)                                     0.033      0.231 r
  U11225/Y (NAND2X4MTR)                                  0.046      0.276 f
  U16146/Y (NAND2X8MTR)                                  0.049      0.325 r
  U6248/Y (BUFX16MTR)                                    0.072      0.397 r
  U4091/Y (INVX4MTR)                                     0.042      0.439 f
  U16931/Y (CLKNAND2X2MTR)                               0.046      0.484 r
  U12276/Y (NAND4X4MTR)                                  0.132      0.617 f
  U8285/Y (NOR2X2MTR)                                    0.126      0.743 r
  U7297/Y (NAND3X4MTR)                                   0.082      0.825 f
  U9072/Y (NOR2X8MTR)                                    0.068      0.893 r
  U9071/Y (INVX2MTR)                                     0.040      0.933 f
  U8149/Y (NOR2X4MTR)                                    0.054      0.987 r
  U2861/Y (NAND3X2MTR)                                   0.080      1.067 f
  U2810/Y (INVX2MTR)                                     0.068      1.136 r
  U2782/Y (NAND2X2MTR)                                   0.048      1.184 f
  U5866/Y (MXI2X2MTR)                                    0.073      1.257 r
  U13115/Y (NOR4X2MTR)                                   0.069      1.325 f
  U15396/Y (NOR2X1MTR)                                   0.065      1.390 r
  PIM_result_reg_101_/D (DFFRHQX2MTR)                    0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_101_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_229_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U2151/Y (INVX8MTR)                                     0.033      0.231 r
  U11225/Y (NAND2X4MTR)                                  0.046      0.276 f
  U16146/Y (NAND2X8MTR)                                  0.049      0.325 r
  U6248/Y (BUFX16MTR)                                    0.072      0.397 r
  U4091/Y (INVX4MTR)                                     0.042      0.439 f
  U16931/Y (CLKNAND2X2MTR)                               0.046      0.484 r
  U12276/Y (NAND4X4MTR)                                  0.132      0.617 f
  U8285/Y (NOR2X2MTR)                                    0.126      0.743 r
  U7297/Y (NAND3X4MTR)                                   0.082      0.825 f
  U9072/Y (NOR2X8MTR)                                    0.068      0.893 r
  U9071/Y (INVX2MTR)                                     0.040      0.933 f
  U8149/Y (NOR2X4MTR)                                    0.054      0.987 r
  U2861/Y (NAND3X2MTR)                                   0.080      1.067 f
  U2810/Y (INVX2MTR)                                     0.068      1.136 r
  U2782/Y (NAND2X2MTR)                                   0.048      1.184 f
  U5866/Y (MXI2X2MTR)                                    0.073      1.257 r
  U13115/Y (NOR4X2MTR)                                   0.069      1.325 f
  U15395/Y (NOR2X1MTR)                                   0.065      1.390 r
  PIM_result_reg_229_/D (DFFRHQX2MTR)                    0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_229_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_357_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U2151/Y (INVX8MTR)                                     0.033      0.231 r
  U11225/Y (NAND2X4MTR)                                  0.046      0.276 f
  U16146/Y (NAND2X8MTR)                                  0.049      0.325 r
  U6248/Y (BUFX16MTR)                                    0.072      0.397 r
  U4091/Y (INVX4MTR)                                     0.042      0.439 f
  U16931/Y (CLKNAND2X2MTR)                               0.046      0.484 r
  U12276/Y (NAND4X4MTR)                                  0.132      0.617 f
  U8285/Y (NOR2X2MTR)                                    0.126      0.743 r
  U7297/Y (NAND3X4MTR)                                   0.082      0.825 f
  U9072/Y (NOR2X8MTR)                                    0.068      0.893 r
  U9071/Y (INVX2MTR)                                     0.040      0.933 f
  U8149/Y (NOR2X4MTR)                                    0.054      0.987 r
  U2861/Y (NAND3X2MTR)                                   0.080      1.067 f
  U2810/Y (INVX2MTR)                                     0.068      1.136 r
  U2782/Y (NAND2X2MTR)                                   0.048      1.184 f
  U5866/Y (MXI2X2MTR)                                    0.073      1.257 r
  U13115/Y (NOR4X2MTR)                                   0.069      1.325 f
  U15394/Y (NOR2X1MTR)                                   0.065      1.390 r
  PIM_result_reg_357_/D (DFFRHQX2MTR)                    0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_357_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_485_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U2151/Y (INVX8MTR)                                     0.033      0.231 r
  U11225/Y (NAND2X4MTR)                                  0.046      0.276 f
  U16146/Y (NAND2X8MTR)                                  0.049      0.325 r
  U6248/Y (BUFX16MTR)                                    0.072      0.397 r
  U4091/Y (INVX4MTR)                                     0.042      0.439 f
  U16931/Y (CLKNAND2X2MTR)                               0.046      0.484 r
  U12276/Y (NAND4X4MTR)                                  0.132      0.617 f
  U8285/Y (NOR2X2MTR)                                    0.126      0.743 r
  U7297/Y (NAND3X4MTR)                                   0.082      0.825 f
  U9072/Y (NOR2X8MTR)                                    0.068      0.893 r
  U9071/Y (INVX2MTR)                                     0.040      0.933 f
  U8149/Y (NOR2X4MTR)                                    0.054      0.987 r
  U2861/Y (NAND3X2MTR)                                   0.080      1.067 f
  U2810/Y (INVX2MTR)                                     0.068      1.136 r
  U2782/Y (NAND2X2MTR)                                   0.048      1.184 f
  U5866/Y (MXI2X2MTR)                                    0.073      1.257 r
  U13115/Y (NOR4X2MTR)                                   0.069      1.325 f
  U15393/Y (NOR2X1MTR)                                   0.065      1.390 r
  PIM_result_reg_485_/D (DFFRHQX2MTR)                    0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_485_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U1126/Y (OAI2BB1X4MTR)                                 0.087      0.524 r
  U11235/Y (OAI21X4MTR)                                  0.056      0.580 f
  U8850/Y (NAND2X6MTR)                                   0.050      0.630 r
  U7061/Y (NAND2X4MTR)                                   0.051      0.681 f
  U5597/Y (NAND3X2MTR)                                   0.048      0.729 r
  U6563/Y (OAI21X3MTR)                                   0.053      0.782 f
  U11970/Y (OAI2BB1X4MTR)                                0.087      0.869 f
  U3227/Y (INVX4MTR)                                     0.043      0.913 r
  U9187/Y (NAND2X8MTR)                                   0.052      0.965 f
  U5372/Y (AOI21X1MTR)                                   0.089      1.054 r
  U1422/Y (XNOR2X2MTR)                                   0.082      1.135 r
  U194/Y (NAND2X2MTR)                                    0.068      1.203 f
  U1300/Y (NAND3X4MTR)                                   0.060      1.264 r
  U16375/Y (MXI2X6MTR)                                   0.060      1.324 f
  U12937/Y (OAI22X2MTR)                                  0.061      1.385 r
  U0_BANK_TOP/vACC_3_reg_3__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.039      0.163 f
  U12967/Y (CLKNAND2X2MTR)                               0.072      0.236 r
  U13548/Y (OAI22X2MTR)                                  0.082      0.318 f
  U9321/Y (NAND2BX2MTR)                                  0.099      0.417 f
  U12980/Y (NOR2BX2MTR)                                  0.075      0.491 r
  U16373/Y (NAND4X4MTR)                                  0.106      0.597 f
  U12973/Y (INVX2MTR)                                    0.069      0.666 r
  U12969/Y (NOR2BX8MTR)                                  0.095      0.761 r
  U573/Y (NOR2X4MTR)                                     0.044      0.804 f
  U8445/Y (CLKNAND2X4MTR)                                0.037      0.842 r
  U388/Y (AND2X4MTR)                                     0.096      0.937 r
  U403/Y (NAND2X6MTR)                                    0.056      0.993 f
  U9414/Y (AOI21X4MTR)                                   0.081      1.074 r
  U2590/Y (XNOR2X2MTR)                                   0.087      1.161 r
  U2257/Y (NAND2X4MTR)                                   0.056      1.217 f
  U2053/Y (NAND3X4MTR)                                   0.057      1.274 r
  U2049/Y (OAI21X6MTR)                                   0.054      1.327 f
  U12927/Y (OAI22X2MTR)                                  0.057      1.385 r
  U0_BANK_TOP/vACC_0_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1390/Y (INVX8MTR)                                     0.079      0.338 r
  U1823/Y (INVX12MTR)                                    0.056      0.394 f
  U1127/Y (NAND2X12MTR)                                  0.051      0.445 r
  U739/Y (XNOR2X4MTR)                                    0.091      0.536 r
  U12122/Y (XOR2X8MTR)                                   0.105      0.641 r
  U16452/Y (XNOR2X8MTR)                                  0.101      0.741 r
  U11937/Y (XOR2X8MTR)                                   0.099      0.840 r
  U13596/Y (XOR2X8MTR)                                   0.092      0.933 r
  U13590/Y (XNOR2X8MTR)                                  0.105      1.038 r
  U2511/Y (NAND2X3MTR)                                   0.078      1.115 f
  U16237/Y (OAI21X6MTR)                                  0.052      1.168 r
  U8016/Y (AOI21X8MTR)                                   0.039      1.206 f
  U2342/Y (OAI21X2MTR)                                   0.083      1.289 r
  U16570/Y (XNOR2X2MTR)                                  0.050      1.339 f
  U9950/Y (NOR2X2MTR)                                    0.055      1.394 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1431/Y (INVX10MTR)                                    0.081      0.340 r
  U1638/Y (INVX8MTR)                                     0.053      0.393 f
  U7416/Y (NAND2X8MTR)                                   0.042      0.435 r
  U6236/Y (XNOR2X2MTR)                                   0.078      0.513 r
  U876/Y (XNOR2X4MTR)                                    0.135      0.648 r
  U11480/Y (OAI21X3MTR)                                  0.077      0.725 f
  U12512/Y (OAI2BB1X4MTR)                                0.065      0.790 r
  U11472/Y (INVX2MTR)                                    0.045      0.835 f
  U11475/Y (OAI21X6MTR)                                  0.086      0.921 r
  U1663/Y (OAI2BB1X4MTR)                                 0.059      0.980 f
  U13402/Y (OAI2B1X4MTR)                                 0.053      1.033 r
  U10418/Y (NAND2X8MTR)                                  0.069      1.101 f
  U1978/Y (OAI21X4MTR)                                   0.088      1.189 r
  U134/Y (AOI21X2MTR)                                    0.066      1.256 f
  U13323/Y (OAI21X1MTR)                                  0.039      1.295 r
  U74/Y (NOR2BX2MTR)                                     0.096      1.391 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.039      0.163 f
  U12967/Y (CLKNAND2X2MTR)                               0.072      0.236 r
  U13548/Y (OAI22X2MTR)                                  0.082      0.318 f
  U9321/Y (NAND2BX2MTR)                                  0.099      0.417 f
  U12980/Y (NOR2BX2MTR)                                  0.075      0.491 r
  U16373/Y (NAND4X4MTR)                                  0.106      0.597 f
  U12973/Y (INVX2MTR)                                    0.069      0.666 r
  U12969/Y (NOR2BX8MTR)                                  0.095      0.761 r
  U573/Y (NOR2X4MTR)                                     0.044      0.804 f
  U8445/Y (CLKNAND2X4MTR)                                0.037      0.842 r
  U388/Y (AND2X4MTR)                                     0.096      0.937 r
  U403/Y (NAND2X6MTR)                                    0.056      0.993 f
  U9414/Y (AOI21X4MTR)                                   0.081      1.074 r
  U2590/Y (XNOR2X2MTR)                                   0.087      1.161 r
  U2257/Y (NAND2X4MTR)                                   0.056      1.217 f
  U2053/Y (NAND3X4MTR)                                   0.057      1.274 r
  U2049/Y (OAI21X6MTR)                                   0.054      1.327 f
  U12926/Y (OAI22X2MTR)                                  0.057      1.385 r
  U0_BANK_TOP/vACC_3_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U8679/Y (OAI21X2MTR)                                   0.075      0.956 f
  U9600/Y (AOI21X2MTR)                                   0.091      1.047 r
  U9566/Y (XNOR2X2MTR)                                   0.081      1.128 r
  U10424/Y (CLKNAND2X2MTR)                               0.069      1.197 f
  U5422/Y (OAI2B1X4MTR)                                  0.053      1.250 r
  U1825/Y (OAI22X4MTR)                                   0.070      1.320 f
  U17429/Y (OAI22X2MTR)                                  0.063      1.383 r
  U0_BANK_TOP/vACC_0_reg_5__1_/D (DFFRHQX2MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__1_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_422_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2251/Y (INVX8MTR)                                     0.036      0.498 r
  U9891/Y (CLKNAND2X2MTR)                                0.037      0.534 f
  U13028/Y (AND2X2MTR)                                   0.082      0.616 f
  U8688/Y (NAND3X2MTR)                                   0.053      0.669 r
  U13029/Y (NOR2X3MTR)                                   0.041      0.709 f
  U6931/Y (CLKNAND2X4MTR)                                0.042      0.751 r
  U4960/Y (INVX2MTR)                                     0.043      0.794 f
  U10563/Y (NAND2X2MTR)                                  0.046      0.840 r
  U10538/Y (INVX3MTR)                                    0.047      0.887 f
  U13630/Y (NAND2X1MTR)                                  0.039      0.926 r
  U13347/Y (OAI211X2MTR)                                 0.068      0.994 f
  U10646/Y (NAND2BX2MTR)                                 0.104      1.099 f
  U8671/Y (AOI2BB1X1MTR)                                 0.062      1.161 r
  U100/Y (NOR3BX2MTR)                                    0.181      1.341 r
  U11506/Y (NOR2X1MTR)                                   0.066      1.407 f
  PIM_result_reg_422_/D (DFFRHQX4MTR)                    0.000      1.407 f
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_422_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_166_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2251/Y (INVX8MTR)                                     0.036      0.498 r
  U9891/Y (CLKNAND2X2MTR)                                0.037      0.534 f
  U13028/Y (AND2X2MTR)                                   0.082      0.616 f
  U8688/Y (NAND3X2MTR)                                   0.053      0.669 r
  U13029/Y (NOR2X3MTR)                                   0.041      0.709 f
  U6931/Y (CLKNAND2X4MTR)                                0.042      0.751 r
  U4960/Y (INVX2MTR)                                     0.043      0.794 f
  U10563/Y (NAND2X2MTR)                                  0.046      0.840 r
  U10538/Y (INVX3MTR)                                    0.047      0.887 f
  U13630/Y (NAND2X1MTR)                                  0.039      0.926 r
  U13347/Y (OAI211X2MTR)                                 0.068      0.994 f
  U10646/Y (NAND2BX2MTR)                                 0.104      1.099 f
  U8671/Y (AOI2BB1X1MTR)                                 0.062      1.161 r
  U100/Y (NOR3BX2MTR)                                    0.181      1.341 r
  U15446/Y (NOR2X1MTR)                                   0.066      1.407 f
  PIM_result_reg_166_/D (DFFRHQX4MTR)                    0.000      1.407 f
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_166_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_38_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2251/Y (INVX8MTR)                                     0.036      0.498 r
  U9891/Y (CLKNAND2X2MTR)                                0.037      0.534 f
  U13028/Y (AND2X2MTR)                                   0.082      0.616 f
  U8688/Y (NAND3X2MTR)                                   0.053      0.669 r
  U13029/Y (NOR2X3MTR)                                   0.041      0.709 f
  U6931/Y (CLKNAND2X4MTR)                                0.042      0.751 r
  U4960/Y (INVX2MTR)                                     0.043      0.794 f
  U10563/Y (NAND2X2MTR)                                  0.046      0.840 r
  U10538/Y (INVX3MTR)                                    0.047      0.887 f
  U13630/Y (NAND2X1MTR)                                  0.039      0.926 r
  U13347/Y (OAI211X2MTR)                                 0.068      0.994 f
  U10646/Y (NAND2BX2MTR)                                 0.104      1.099 f
  U8671/Y (AOI2BB1X1MTR)                                 0.062      1.161 r
  U100/Y (NOR3BX2MTR)                                    0.181      1.341 r
  U15447/Y (NOR2X1MTR)                                   0.066      1.407 f
  PIM_result_reg_38_/D (DFFRHQX4MTR)                     0.000      1.407 f
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_38_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_294_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2251/Y (INVX8MTR)                                     0.036      0.498 r
  U9891/Y (CLKNAND2X2MTR)                                0.037      0.534 f
  U13028/Y (AND2X2MTR)                                   0.082      0.616 f
  U8688/Y (NAND3X2MTR)                                   0.053      0.669 r
  U13029/Y (NOR2X3MTR)                                   0.041      0.709 f
  U6931/Y (CLKNAND2X4MTR)                                0.042      0.751 r
  U4960/Y (INVX2MTR)                                     0.043      0.794 f
  U10563/Y (NAND2X2MTR)                                  0.046      0.840 r
  U10538/Y (INVX3MTR)                                    0.047      0.887 f
  U13630/Y (NAND2X1MTR)                                  0.039      0.926 r
  U13347/Y (OAI211X2MTR)                                 0.068      0.994 f
  U10646/Y (NAND2BX2MTR)                                 0.104      1.099 f
  U8671/Y (AOI2BB1X1MTR)                                 0.062      1.161 r
  U100/Y (NOR3BX2MTR)                                    0.181      1.341 r
  U15445/Y (NOR2X1MTR)                                   0.066      1.407 f
  PIM_result_reg_294_/D (DFFRHQX4MTR)                    0.000      1.407 f
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_294_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U8679/Y (OAI21X2MTR)                                   0.075      0.956 f
  U9600/Y (AOI21X2MTR)                                   0.091      1.047 r
  U9566/Y (XNOR2X2MTR)                                   0.081      1.128 r
  U10424/Y (CLKNAND2X2MTR)                               0.069      1.197 f
  U5422/Y (OAI2B1X4MTR)                                  0.053      1.250 r
  U1825/Y (OAI22X4MTR)                                   0.070      1.320 f
  U1824/Y (OAI22X2MTR)                                   0.063      1.383 r
  U0_BANK_TOP/vACC_3_reg_5__1_/D (DFFRHQX2MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__1_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U904/Y (INVX2MTR)                                      0.077      0.189 r
  U6027/Y (NAND2X1MTR)                                   0.103      0.292 f
  U14437/Y (OAI22X1MTR)                                  0.109      0.401 r
  U7500/Y (NOR2X2MTR)                                    0.041      0.442 f
  U4683/Y (AND4X2MTR)                                    0.106      0.548 f
  U9120/Y (NAND2X4MTR)                                   0.054      0.602 r
  U9046/Y (INVX2MTR)                                     0.040      0.643 f
  U1256/Y (NAND2X4MTR)                                   0.047      0.689 r
  U7811/Y (INVX1MTR)                                     0.049      0.738 f
  U2366/Y (AOI2B1X4MTR)                                  0.073      0.811 r
  U5168/Y (OAI21X6MTR)                                   0.068      0.879 f
  U514/Y (NAND2X6MTR)                                    0.050      0.929 r
  U1805/Y (NAND2X12MTR)                                  0.049      0.978 f
  U1371/Y (NAND2X2MTR)                                   0.039      1.017 r
  U10402/Y (NAND2X2MTR)                                  0.047      1.064 f
  U12976/Y (XNOR2X2MTR)                                  0.073      1.137 f
  U12979/Y (OAI22X4MTR)                                  0.076      1.213 r
  U5657/Y (NAND2X4MTR)                                   0.053      1.266 f
  U8336/Y (NAND3X4MTR)                                   0.051      1.316 r
  U11429/Y (NAND2X2MTR)                                  0.044      1.360 f
  U13031/Y (OAI2BB1X2MTR)                                0.038      1.398 r
  U0_BANK_TOP/vACC_0_reg_1__4_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U1785/Y (OAI21X8MTR)                                   0.103      0.967 r
  U11100/Y (XNOR2X2MTR)                                  0.085      1.052 r
  U13007/Y (AO2B2X4MTR)                                  0.155      1.206 r
  U13011/Y (NOR2X8MTR)                                   0.035      1.241 f
  U9807/Y (MXI2X8MTR)                                    0.059      1.300 r
  U1465/Y (NAND2X2MTR)                                   0.053      1.353 f
  U13170/Y (OAI2BB1X2MTR)                                0.041      1.394 r
  U0_BANK_TOP/vACC_1_reg_5__0_/D (DFFRHQX2MTR)           0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U1785/Y (OAI21X8MTR)                                   0.103      0.967 r
  U11100/Y (XNOR2X2MTR)                                  0.085      1.052 r
  U13007/Y (AO2B2X4MTR)                                  0.155      1.206 r
  U13011/Y (NOR2X8MTR)                                   0.035      1.241 f
  U9807/Y (MXI2X8MTR)                                    0.059      1.300 r
  U1467/Y (NAND2X2MTR)                                   0.053      1.353 f
  U13032/Y (OAI2BB1X2MTR)                                0.041      1.394 r
  U0_BANK_TOP/vACC_0_reg_5__0_/D (DFFRHQX2MTR)           0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.178      0.178 f
  U3656/Y (NAND2BX4MTR)                                  0.072      0.250 r
  U848/Y (INVX2MTR)                                      0.055      0.306 f
  U7738/Y (AOI22X2MTR)                                   0.078      0.384 r
  U12692/Y (NAND3BX2MTR)                                 0.086      0.470 f
  U12794/Y (NOR2X3MTR)                                   0.071      0.541 r
  U1107/Y (NAND2X2MTR)                                   0.059      0.600 f
  U3313/Y (INVX2MTR)                                     0.045      0.645 r
  U16699/Y (AND2X6MTR)                                   0.106      0.751 r
  U11911/Y (NOR2X4MTR)                                   0.037      0.789 f
  U5424/Y (NOR2BX1MTR)                                   0.091      0.880 f
  U4309/Y (CLKAND2X2MTR)                                 0.071      0.950 f
  U11721/Y (AOI211X1MTR)                                 0.098      1.048 r
  U2711/Y (XNOR2X1MTR)                                   0.099      1.148 r
  U2247/Y (CLKNAND2X2MTR)                                0.062      1.209 f
  U16022/Y (NAND3X2MTR)                                  0.057      1.266 r
  U2064/Y (OAI2BB1X4MTR)                                 0.059      1.325 f
  U10393/Y (OAI22X2MTR)                                  0.058      1.383 r
  U0_BANK_TOP/vACC_1_reg_0__7_/D (DFFRHQX2MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__7_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2010/Y (NAND3X12MTR)                                  0.093      0.255 f
  U1363/Y (INVX8MTR)                                     0.064      0.319 r
  U5145/Y (INVX8MTR)                                     0.041      0.360 f
  U2382/Y (INVX4MTR)                                     0.033      0.393 r
  U16097/Y (OAI2BB1X2MTR)                                0.088      0.481 r
  U10257/Y (INVX2MTR)                                    0.034      0.514 f
  U2499/Y (NAND3X4MTR)                                   0.036      0.550 r
  U2199/Y (INVX2MTR)                                     0.036      0.586 f
  U8932/Y (NOR2X4MTR)                                    0.064      0.650 r
  U584/Y (NOR2X2MTR)                                     0.050      0.701 f
  U12084/Y (NOR2X1MTR)                                   0.082      0.783 r
  U461/Y (NAND2X2MTR)                                    0.080      0.863 f
  U1555/Y (NOR2X4MTR)                                    0.077      0.940 r
  U8656/Y (NAND2X4MTR)                                   0.061      1.001 f
  U1579/Y (CLKNAND2X8MTR)                                0.059      1.060 r
  U419/Y (NAND2X6MTR)                                    0.051      1.110 f
  U10021/Y (NOR2X2MTR)                                   0.077      1.188 r
  U9385/Y (NAND2X2MTR)                                   0.076      1.264 f
  U2295/Y (NAND2X6MTR)                                   0.052      1.316 r
  U171/Y (NAND2X2MTR)                                    0.042      1.357 f
  U9746/Y (OAI2BB1X2MTR)                                 0.041      1.398 r
  U0_BANK_TOP/vACC_2_reg_4__4_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1680/Y (INVX8MTR)                                     0.077      0.336 r
  U1173/Y (INVX18MTR)                                    0.054      0.390 f
  U1131/Y (NAND2X12MTR)                                  0.049      0.439 r
  U1041/Y (INVX4MTR)                                     0.035      0.474 f
  U884/Y (NAND2X2MTR)                                    0.038      0.511 r
  U9380/Y (OAI2BB1X2MTR)                                 0.094      0.606 r
  U10760/Y (OAI2BB1X2MTR)                                0.055      0.660 f
  U1808/Y (BUFX4MTR)                                     0.086      0.746 f
  U11733/Y (XNOR2X8MTR)                                  0.079      0.825 f
  U402/Y (NOR2X4MTR)                                     0.075      0.900 r
  U11068/Y (OAI21X6MTR)                                  0.069      0.969 f
  U1758/Y (AOI21X6MTR)                                   0.094      1.064 r
  U1883/Y (OAI21X8MTR)                                   0.064      1.128 f
  U16572/Y (AOI21X8MTR)                                  0.075      1.203 r
  U1197/Y (OAI21X2MTR)                                   0.064      1.267 f
  U16158/Y (XNOR2X2MTR)                                  0.072      1.338 f
  U2651/Y (NOR2X2MTR)                                    0.055      1.394 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.121      0.121 r
  U1337/Y (BUFX8MTR)                                     0.073      0.194 r
  U1267/Y (NOR2BX2MTR)                                   0.061      0.254 f
  U14431/Y (NAND2X1MTR)                                  0.045      0.300 r
  U14430/Y (OAI21X1MTR)                                  0.067      0.366 f
  U7497/Y (NOR2X2MTR)                                    0.073      0.439 r
  U718/Y (NAND4X2MTR)                                    0.123      0.562 f
  U12608/Y (INVX2MTR)                                    0.077      0.639 r
  U4460/Y (NOR2X4MTR)                                    0.049      0.689 f
  U736/Y (NAND2BX4MTR)                                   0.095      0.784 f
  U13404/Y (OAI21X8MTR)                                  0.103      0.887 r
  U9057/Y (NAND2X8MTR)                                   0.054      0.940 f
  U1853/Y (NAND2X8MTR)                                   0.052      0.992 r
  U8095/Y (NAND2X2MTR)                                   0.043      1.035 f
  U238/Y (CLKNAND2X2MTR)                                 0.039      1.074 r
  U11536/Y (XNOR2X2MTR)                                  0.074      1.148 r
  U1319/Y (OAI22X4MTR)                                   0.080      1.228 f
  U2829/Y (AOI21X3MTR)                                   0.105      1.334 r
  U17197/Y (OAI22X2MTR)                                  0.062      1.396 f
  U0_BANK_TOP/vACC_2_reg_7__9_/D (DFFRHQX2MTR)           0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.039      0.163 f
  U12967/Y (CLKNAND2X2MTR)                               0.072      0.236 r
  U13548/Y (OAI22X2MTR)                                  0.082      0.318 f
  U9321/Y (NAND2BX2MTR)                                  0.099      0.417 f
  U12980/Y (NOR2BX2MTR)                                  0.075      0.491 r
  U16373/Y (NAND4X4MTR)                                  0.106      0.597 f
  U12973/Y (INVX2MTR)                                    0.069      0.666 r
  U12969/Y (NOR2BX8MTR)                                  0.095      0.761 r
  U573/Y (NOR2X4MTR)                                     0.044      0.804 f
  U8445/Y (CLKNAND2X4MTR)                                0.037      0.842 r
  U388/Y (AND2X4MTR)                                     0.096      0.937 r
  U403/Y (NAND2X6MTR)                                    0.056      0.993 f
  U8694/Y (AOI21X2MTR)                                   0.082      1.075 r
  U8060/Y (XNOR2X1MTR)                                   0.081      1.157 r
  U6832/Y (NOR2X1MTR)                                    0.079      1.235 f
  U9377/Y (NOR2X4MTR)                                    0.086      1.321 r
  U2681/Y (OAI22X1MTR)                                   0.070      1.391 f
  U0_BANK_TOP/vACC_3_reg_7__11_/D (DFFRQX4MTR)           0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__11_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U1785/Y (OAI21X8MTR)                                   0.103      0.967 r
  U11100/Y (XNOR2X2MTR)                                  0.085      1.052 r
  U13007/Y (AO2B2X4MTR)                                  0.155      1.206 r
  U13011/Y (NOR2X8MTR)                                   0.035      1.241 f
  U9807/Y (MXI2X8MTR)                                    0.059      1.300 r
  U10186/Y (NAND2X2MTR)                                  0.053      1.353 f
  U8784/Y (OAI2BB1X2MTR)                                 0.041      1.394 r
  U0_BANK_TOP/vACC_2_reg_5__0_/D (DFFRHQX2MTR)           0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U9448/Y (OAI21X8MTR)                                   0.068      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.091      1.040 r
  U5890/Y (INVX4MTR)                                     0.037      1.077 f
  U9508/Y (NAND2X6MTR)                                   0.040      1.116 r
  U3129/Y (NAND3X6MTR)                                   0.082      1.199 f
  U1573/Y (CLKNAND2X2MTR)                                0.055      1.254 r
  U13182/Y (CLKNAND2X4MTR)                               0.049      1.303 f
  U9350/Y (INVX4MTR)                                     0.045      1.348 r
  U17113/Y (OAI22X2MTR)                                  0.044      1.391 f
  U0_BANK_TOP/vACC_0_reg_5__21_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U1316/Y (CLKNAND2X2MTR)                                0.056      0.469 f
  U12705/Y (AOI21X4MTR)                                  0.079      0.548 r
  U1234/Y (NOR2X2MTR)                                    0.047      0.595 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.646 r
  U4305/Y (NAND2X4MTR)                                   0.049      0.695 f
  U16607/Y (OAI2BB1X4MTR)                                0.092      0.787 f
  U2805/Y (CLKNAND2X4MTR)                                0.039      0.826 r
  U2554/Y (NAND2X4MTR)                                   0.041      0.866 f
  U6443/Y (NAND2X6MTR)                                   0.043      0.910 r
  U2664/Y (NAND2X8MTR)                                   0.057      0.967 f
  U8437/Y (NAND2X4MTR)                                   0.044      1.011 r
  U12731/Y (NAND2X4MTR)                                  0.035      1.045 f
  U3101/Y (MXI2X2MTR)                                    0.060      1.105 r
  U9327/Y (AOI2BB2X4MTR)                                 0.115      1.220 r
  U8883/Y (OAI2BB1X4MTR)                                 0.064      1.284 f
  U6455/Y (INVX2MTR)                                     0.056      1.340 r
  U6490/Y (OAI22X1MTR)                                   0.065      1.405 f
  U0_BANK_TOP/vACC_0_reg_6__15_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1375/Y (INVX16MTR)                                    0.057      0.313 f
  U7802/Y (NOR2X12MTR)                                   0.062      0.375 r
  U1178/Y (NAND2X6MTR)                                   0.047      0.422 f
  U7732/Y (OAI21X3MTR)                                   0.075      0.497 r
  U5314/Y (NAND2X4MTR)                                   0.056      0.553 f
  U16516/Y (XNOR2X8MTR)                                  0.081      0.634 f
  U11012/Y (OAI2BB1X4MTR)                                0.047      0.681 r
  U7521/Y (OAI2BB1X4MTR)                                 0.065      0.746 f
  U1713/Y (OAI21X3MTR)                                   0.086      0.832 r
  U1790/Y (OAI2BB1X4MTR)                                 0.076      0.908 f
  U13590/Y (XNOR2X8MTR)                                  0.099      1.007 f
  U7142/Y (NOR2X12MTR)                                   0.063      1.070 r
  U16237/Y (OAI21X6MTR)                                  0.061      1.132 f
  U8016/Y (AOI21X8MTR)                                   0.068      1.200 r
  U12699/Y (OAI21BX2MTR)                                 0.066      1.266 f
  U1665/Y (XNOR2X2MTR)                                   0.073      1.339 f
  U1664/Y (NOR2X2MTR)                                    0.055      1.394 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1680/Y (INVX8MTR)                                     0.057      0.313 f
  U4653/Y (INVX3MTR)                                     0.059      0.372 r
  U7510/Y (NOR2BX4MTR)                                   0.087      0.458 r
  U6655/Y (AND2X2MTR)                                    0.105      0.563 r
  U5664/Y (INVX2MTR)                                     0.037      0.601 f
  U8996/Y (AOI21X2MTR)                                   0.098      0.699 r
  U11306/Y (NAND2X4MTR)                                  0.069      0.768 f
  U10042/Y (XOR2X8MTR)                                   0.080      0.848 f
  U11340/Y (NOR2X8MTR)                                   0.061      0.909 r
  U10554/Y (NOR2X4MTR)                                   0.038      0.947 f
  U9442/Y (NOR2X4MTR)                                    0.065      1.012 r
  U8161/Y (NAND2X2MTR)                                   0.055      1.067 f
  U16282/Y (NAND3BX4MTR)                                 0.056      1.123 r
  U12686/Y (INVX3MTR)                                    0.035      1.158 f
  U7333/Y (OAI21X3MTR)                                   0.085      1.243 r
  U16536/Y (NAND3BX4MTR)                                 0.081      1.324 f
  U1911/Y (NOR2X3MTR)                                    0.064      1.387 r
  U13223/Y (NOR2X2MTR)                                   0.033      1.421 f
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.421 f
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.092      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U19488/Y (CLKNAND2X2MTR)                               0.025      0.382 r
  U1035/Y (OAI2B1X1MTR)                                  0.057      0.439 f
  U11378/Y (NAND2BX2MTR)                                 0.103      0.541 f
  U16335/Y (OAI2BB1X4MTR)                                0.107      0.648 f
  U6560/Y (CLKNAND2X2MTR)                                0.078      0.727 r
  U2799/Y (OAI21X6MTR)                                   0.070      0.797 f
  U9844/Y (AOI21X8MTR)                                   0.102      0.899 r
  U1479/Y (NAND2X8MTR)                                   0.069      0.968 f
  U364/Y (AOI21X4MTR)                                    0.073      1.041 r
  U9439/Y (XNOR2X2MTR)                                   0.074      1.116 r
  U9394/Y (NAND2X2MTR)                                   0.068      1.184 f
  U9378/Y (NAND3X4MTR)                                   0.069      1.253 r
  U19205/Y (OAI2B2X2MTR)                                 0.109      1.361 r
  U0_BANK_TOP/vACC_0_reg_2__9_/D (DFFRHQX1MTR)           0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__9_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1375/Y (INVX16MTR)                                    0.078      0.337 r
  U1628/Y (INVX14MTR)                                    0.055      0.393 f
  U14625/Y (NAND2X3MTR)                                  0.051      0.444 r
  U8966/Y (NOR2X4MTR)                                    0.033      0.478 f
  U926/Y (OAI21X4MTR)                                    0.095      0.573 r
  U16637/Y (OAI2BB1X1MTR)                                0.118      0.690 r
  U6946/Y (XNOR2X2MTR)                                   0.077      0.767 r
  U6930/Y (CLKNAND2X4MTR)                                0.068      0.835 f
  U6446/Y (NAND2X4MTR)                                   0.053      0.888 r
  U1147/Y (INVX3MTR)                                     0.039      0.927 f
  U12716/Y (OAI21X6MTR)                                  0.081      1.008 r
  U9576/Y (OAI2B1X8MTR)                                  0.130      1.138 r
  U256/Y (NAND2X2MTR)                                    0.072      1.211 f
  U8711/Y (OAI21X3MTR)                                   0.049      1.260 r
  U13521/Y (NAND3X4MTR)                                  0.065      1.324 f
  U16074/Y (AOI21X1MTR)                                  0.073      1.398 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U1597/Y (INVX16MTR)                                    0.043      0.370 r
  U1231/Y (INVX10MTR)                                    0.034      0.403 f
  U4120/Y (NOR2BX4MTR)                                   0.050      0.454 r
  U10267/Y (NAND3BX4MTR)                                 0.077      0.531 r
  U7389/Y (NAND2X2MTR)                                   0.070      0.601 f
  U7362/Y (CLKNAND2X2MTR)                                0.068      0.669 r
  U2074/Y (NOR2BX2MTR)                                   0.118      0.786 r
  U2983/Y (NAND2X2MTR)                                   0.079      0.865 f
  U9897/Y (NOR2X1MTR)                                    0.070      0.935 r
  U9088/Y (AOI31X2MTR)                                   0.082      1.017 f
  U9441/Y (NAND3X2MTR)                                   0.060      1.077 r
  U9440/Y (XNOR2X2MTR)                                   0.083      1.160 r
  U16275/Y (OAI2B11X4MTR)                                0.099      1.259 f
  U4806/Y (INVX2MTR)                                     0.064      1.323 r
  U13200/Y (OAI22X1MTR)                                  0.068      1.391 f
  U0_BANK_TOP/vACC_2_reg_6__14_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U1597/Y (INVX16MTR)                                    0.043      0.370 r
  U1231/Y (INVX10MTR)                                    0.034      0.403 f
  U4120/Y (NOR2BX4MTR)                                   0.050      0.454 r
  U10267/Y (NAND3BX4MTR)                                 0.077      0.531 r
  U7389/Y (NAND2X2MTR)                                   0.070      0.601 f
  U8301/Y (NAND2BX4MTR)                                  0.107      0.707 f
  U11102/Y (OAI2BB1X2MTR)                                0.090      0.797 f
  U16695/Y (OAI21BX4MTR)                                 0.099      0.896 f
  U9590/Y (INVX2MTR)                                     0.062      0.959 r
  U8107/Y (NOR2X2MTR)                                    0.043      1.002 f
  U2567/Y (NOR2BX4MTR)                                   0.061      1.063 r
  U2566/Y (OAI2BB1X4MTR)                                 0.057      1.120 f
  U1313/Y (NAND3X8MTR)                                   0.055      1.175 r
  U9382/Y (NAND2X6MTR)                                   0.045      1.220 f
  U4251/Y (XOR2X4MTR)                                    0.094      1.314 f
  U2061/Y (OAI22X2MTR)                                   0.068      1.382 r
  U0_BANK_TOP/vACC_0_reg_6__19_/D (DFFRHQX2MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U1920/Y (BUFX4MTR)                                     0.082      0.360 r
  U1334/Y (BUFX5MTR)                                     0.078      0.438 r
  U7443/Y (NAND2X2MTR)                                   0.052      0.489 f
  U7855/Y (NAND3X4MTR)                                   0.042      0.532 r
  U8345/Y (OAI21BX4MTR)                                  0.052      0.583 f
  U4023/Y (NAND2X4MTR)                                   0.053      0.636 r
  U8283/Y (INVX4MTR)                                     0.033      0.669 f
  U4232/Y (NAND2X4MTR)                                   0.034      0.703 r
  U2374/Y (NAND2X4MTR)                                   0.048      0.752 f
  U2298/Y (NAND2X4MTR)                                   0.038      0.790 r
  U2369/Y (NAND2X4MTR)                                   0.052      0.842 f
  U2302/Y (NAND2X6MTR)                                   0.042      0.884 r
  U2360/Y (NAND2X8MTR)                                   0.049      0.933 f
  U9129/Y (NAND2X6MTR)                                   0.047      0.981 r
  U8063/Y (AND2X4MTR)                                    0.091      1.072 r
  U2219/Y (NOR2X2MTR)                                    0.035      1.106 f
  U16194/Y (OAI22X4MTR)                                  0.092      1.198 r
  U9195/Y (OAI21X6MTR)                                   0.066      1.265 f
  U11978/Y (OAI2BB1X4MTR)                                0.047      1.312 r
  U9193/Y (OAI2BB1X4MTR)                                 0.087      1.399 r
  U0_BANK_TOP/vACC_1_reg_4__3_/D (DFFRHQX4MTR)           0.000      1.399 r
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U1316/Y (CLKNAND2X2MTR)                                0.056      0.469 f
  U12705/Y (AOI21X4MTR)                                  0.079      0.548 r
  U1234/Y (NOR2X2MTR)                                    0.047      0.595 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.646 r
  U2613/Y (INVX4MTR)                                     0.030      0.676 f
  U10337/Y (CLKNAND2X4MTR)                               0.036      0.712 r
  U5105/Y (INVX4MTR)                                     0.029      0.741 f
  U16153/Y (NOR2X4MTR)                                   0.045      0.787 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U2177/Y (NAND2X4MTR)                                   0.056      0.897 r
  U8317/Y (BUFX4MTR)                                     0.079      0.976 r
  U2886/Y (NAND2X1MTR)                                   0.055      1.031 f
  U1568/Y (NAND2X1MTR)                                   0.047      1.079 r
  U5127/Y (XNOR2X2MTR)                                   0.066      1.145 r
  U5507/Y (OAI2BB1X4MTR)                                 0.109      1.254 r
  U16274/Y (OAI22X4MTR)                                  0.067      1.320 f
  U11422/Y (OAI22X2MTR)                                  0.064      1.384 r
  U0_BANK_TOP/vACC_1_reg_6__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U1316/Y (CLKNAND2X2MTR)                                0.056      0.469 f
  U12705/Y (AOI21X4MTR)                                  0.079      0.548 r
  U1234/Y (NOR2X2MTR)                                    0.047      0.595 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.646 r
  U4305/Y (NAND2X4MTR)                                   0.049      0.695 f
  U16607/Y (OAI2BB1X4MTR)                                0.092      0.787 f
  U2805/Y (CLKNAND2X4MTR)                                0.039      0.826 r
  U2554/Y (NAND2X4MTR)                                   0.041      0.866 f
  U6443/Y (NAND2X6MTR)                                   0.043      0.910 r
  U9540/Y (NAND2X2MTR)                                   0.044      0.953 f
  U450/Y (OAI2BB2X2MTR)                                  0.079      1.033 r
  U8049/Y (XNOR2X2MTR)                                   0.085      1.117 r
  U8644/Y (NOR2X2MTR)                                    0.054      1.172 f
  U5341/Y (NOR2X4MTR)                                    0.080      1.252 r
  U6713/Y (BUFX3MTR)                                     0.092      1.344 r
  U8538/Y (OAI22X1MTR)                                   0.061      1.405 f
  U0_BANK_TOP/vACC_1_reg_6__9_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U19488/Y (CLKNAND2X2MTR)                               0.025      0.382 r
  U1035/Y (OAI2B1X1MTR)                                  0.057      0.439 f
  U11378/Y (NAND2BX2MTR)                                 0.103      0.541 f
  U16335/Y (OAI2BB1X4MTR)                                0.107      0.648 f
  U6560/Y (CLKNAND2X2MTR)                                0.078      0.727 r
  U2799/Y (OAI21X6MTR)                                   0.070      0.797 f
  U9844/Y (AOI21X8MTR)                                   0.102      0.899 r
  U1479/Y (NAND2X8MTR)                                   0.069      0.968 f
  U364/Y (AOI21X4MTR)                                    0.073      1.041 r
  U9439/Y (XNOR2X2MTR)                                   0.074      1.116 r
  U9394/Y (NAND2X2MTR)                                   0.068      1.184 f
  U9378/Y (NAND3X4MTR)                                   0.069      1.253 r
  U19203/Y (OAI2B2X2MTR)                                 0.109      1.361 r
  U0_BANK_TOP/vACC_1_reg_2__9_/D (DFFRHQX1MTR)           0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__9_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U2008/Y (INVX6MTR)                                     0.037      0.372 f
  U8665/Y (CLKNAND2X2MTR)                                0.032      0.404 r
  U9103/Y (NAND4X2MTR)                                   0.100      0.503 f
  U2462/Y (NAND2X4MTR)                                   0.059      0.563 r
  U1581/Y (CLKNAND2X4MTR)                                0.067      0.630 f
  U1421/Y (INVX4MTR)                                     0.039      0.669 r
  U7346/Y (NAND2X4MTR)                                   0.044      0.713 f
  U6511/Y (INVX4MTR)                                     0.038      0.750 r
  U10047/Y (NOR2X4MTR)                                   0.025      0.775 f
  U1526/Y (OAI2BB1X4MTR)                                 0.086      0.861 f
  U632/Y (NAND2X6MTR)                                    0.047      0.908 r
  U554/Y (NAND2X6MTR)                                    0.059      0.967 f
  U5117/Y (INVX4MTR)                                     0.047      1.015 r
  U2042/Y (NAND2X6MTR)                                   0.042      1.057 f
  U1869/Y (OAI2B11X4MTR)                                 0.083      1.139 r
  U1866/Y (OAI21X4MTR)                                   0.061      1.200 f
  U11104/Y (AOI2BB1X2MTR)                                0.101      1.301 r
  U8472/Y (OAI22X1MTR)                                   0.076      1.377 f
  U0_BANK_TOP/vACC_3_reg_3__11_/D (DFFRQX1MTR)           0.000      1.377 f
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__11_/CK (DFFRQX1MTR)          0.000      1.515 r
  library setup time                                    -0.135      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U5144/Y (INVX8MTR)                                     0.046      0.319 r
  U1287/Y (INVX4MTR)                                     0.042      0.361 f
  U857/Y (CLKNAND2X2MTR)                                 0.036      0.397 r
  U4519/Y (NAND4X2MTR)                                   0.089      0.486 f
  U10372/Y (OAI2BB1X4MTR)                                0.121      0.607 f
  U4527/Y (NAND2X4MTR)                                   0.054      0.661 r
  U9300/Y (INVX4MTR)                                     0.028      0.689 f
  U5446/Y (OAI21X4MTR)                                   0.087      0.776 r
  U5476/Y (CLKNAND2X4MTR)                                0.064      0.840 f
  U2267/Y (NAND2X8MTR)                                   0.049      0.888 r
  U11611/Y (INVX3MTR)                                    0.031      0.919 f
  U5365/Y (NOR2BX1MTR)                                   0.058      0.977 r
  U8616/Y (OAI2BB1X4MTR)                                 0.111      1.089 r
  U10054/Y (NAND3X12MTR)                                 0.075      1.164 f
  U12769/Y (NAND2X4MTR)                                  0.051      1.215 r
  U176/Y (NAND2X4MTR)                                    0.040      1.255 f
  U1965/Y (INVX4MTR)                                     0.038      1.293 r
  U11354/Y (NAND2X2MTR)                                  0.037      1.330 f
  U15931/Y (OAI2BB2X1MTR)                                0.061      1.391 r
  U0_BANK_TOP/vACC_1_reg_0__18_/D (DFFRHQX4MTR)          0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U5144/Y (INVX8MTR)                                     0.046      0.319 r
  U1287/Y (INVX4MTR)                                     0.042      0.361 f
  U857/Y (CLKNAND2X2MTR)                                 0.036      0.397 r
  U4519/Y (NAND4X2MTR)                                   0.089      0.486 f
  U10372/Y (OAI2BB1X4MTR)                                0.121      0.607 f
  U4527/Y (NAND2X4MTR)                                   0.054      0.661 r
  U9300/Y (INVX4MTR)                                     0.028      0.689 f
  U5446/Y (OAI21X4MTR)                                   0.087      0.776 r
  U5476/Y (CLKNAND2X4MTR)                                0.064      0.840 f
  U2267/Y (NAND2X8MTR)                                   0.049      0.888 r
  U11611/Y (INVX3MTR)                                    0.031      0.919 f
  U5365/Y (NOR2BX1MTR)                                   0.058      0.977 r
  U8616/Y (OAI2BB1X4MTR)                                 0.111      1.089 r
  U10054/Y (NAND3X12MTR)                                 0.075      1.164 f
  U5869/Y (CLKNAND2X8MTR)                                0.054      1.218 r
  U10251/Y (NAND2X4MTR)                                  0.068      1.286 f
  U17158/Y (OAI22X2MTR)                                  0.075      1.361 r
  U0_BANK_TOP/vACC_3_reg_0__12_/D (DFFRHQX1MTR)          0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__12_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U5144/Y (INVX8MTR)                                     0.046      0.319 r
  U1287/Y (INVX4MTR)                                     0.042      0.361 f
  U857/Y (CLKNAND2X2MTR)                                 0.036      0.397 r
  U4519/Y (NAND4X2MTR)                                   0.089      0.486 f
  U10372/Y (OAI2BB1X4MTR)                                0.121      0.607 f
  U4527/Y (NAND2X4MTR)                                   0.054      0.661 r
  U9300/Y (INVX4MTR)                                     0.028      0.689 f
  U5446/Y (OAI21X4MTR)                                   0.087      0.776 r
  U5476/Y (CLKNAND2X4MTR)                                0.064      0.840 f
  U2267/Y (NAND2X8MTR)                                   0.049      0.888 r
  U11611/Y (INVX3MTR)                                    0.031      0.919 f
  U5365/Y (NOR2BX1MTR)                                   0.058      0.977 r
  U8616/Y (OAI2BB1X4MTR)                                 0.111      1.089 r
  U10054/Y (NAND3X12MTR)                                 0.075      1.164 f
  U5869/Y (CLKNAND2X8MTR)                                0.054      1.218 r
  U10251/Y (NAND2X4MTR)                                  0.068      1.286 f
  U10208/Y (OAI22X2MTR)                                  0.075      1.361 r
  U0_BANK_TOP/vACC_3_reg_0__15_/D (DFFRHQX1MTR)          0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__15_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U1597/Y (INVX16MTR)                                    0.036      0.304 f
  U1252/Y (INVX6MTR)                                     0.041      0.345 r
  U1587/Y (INVX4MTR)                                     0.034      0.378 f
  U1480/Y (NAND2X2MTR)                                   0.031      0.409 r
  U1612/Y (NAND3X2MTR)                                   0.074      0.484 f
  U8546/Y (OAI2B1X4MTR)                                  0.083      0.567 r
  U5526/Y (CLKNAND2X4MTR)                                0.086      0.652 f
  U2595/Y (NOR2X6MTR)                                    0.075      0.727 r
  U1643/Y (OAI21X6MTR)                                   0.058      0.786 f
  U9872/Y (OAI2BB1X4MTR)                                 0.084      0.869 f
  U8950/Y (CLKNAND2X4MTR)                                0.040      0.910 r
  U2911/Y (NAND2X8MTR)                                   0.050      0.960 f
  U1403/Y (AOI21X4MTR)                                   0.083      1.043 r
  U2368/Y (XNOR2X2MTR)                                   0.085      1.127 r
  U2576/Y (NAND2X4MTR)                                   0.062      1.190 f
  U13173/Y (NAND4X6MTR)                                  0.059      1.249 r
  U2583/Y (MXI2X6MTR)                                    0.067      1.315 f
  U6865/Y (OAI2BB2X2MTR)                                 0.074      1.389 r
  U0_BANK_TOP/vACC_1_reg_2__4_/D (DFFRHQX4MTR)           0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U4700/Y (INVX14MTR)                                    0.039      0.307 f
  U9303/Y (INVX18MTR)                                    0.034      0.341 r
  U7318/Y (INVX12MTR)                                    0.024      0.365 f
  U8470/Y (AOI21X2MTR)                                   0.079      0.444 r
  U4455/Y (CLKNAND2X4MTR)                                0.059      0.503 f
  U9331/Y (NAND2X2MTR)                                   0.043      0.547 r
  U4058/Y (INVX3MTR)                                     0.044      0.590 f
  U612/Y (NOR2X2MTR)                                     0.111      0.702 r
  U8895/Y (OAI21X2MTR)                                   0.087      0.789 f
  U536/Y (AOI21X4MTR)                                    0.091      0.880 r
  U6562/Y (OAI21X1MTR)                                   0.097      0.978 f
  U10497/Y (AOI21X2MTR)                                  0.090      1.068 r
  U217/Y (NAND3BX2MTR)                                   0.108      1.176 f
  U12920/Y (NAND3X4MTR)                                  0.073      1.250 r
  U165/Y (MXI2X4MTR)                                     0.068      1.318 f
  U11346/Y (OAI22X2MTR)                                  0.067      1.384 r
  U0_BANK_TOP/vACC_0_reg_2__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U1316/Y (CLKNAND2X2MTR)                                0.056      0.469 f
  U12705/Y (AOI21X4MTR)                                  0.079      0.548 r
  U1234/Y (NOR2X2MTR)                                    0.047      0.595 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.646 r
  U4305/Y (NAND2X4MTR)                                   0.049      0.695 f
  U16607/Y (OAI2BB1X4MTR)                                0.092      0.787 f
  U2805/Y (CLKNAND2X4MTR)                                0.039      0.826 r
  U2554/Y (NAND2X4MTR)                                   0.041      0.866 f
  U6443/Y (NAND2X6MTR)                                   0.043      0.910 r
  U9540/Y (NAND2X2MTR)                                   0.044      0.953 f
  U450/Y (OAI2BB2X2MTR)                                  0.079      1.033 r
  U8049/Y (XNOR2X2MTR)                                   0.085      1.117 r
  U8644/Y (NOR2X2MTR)                                    0.054      1.172 f
  U5341/Y (NOR2X4MTR)                                    0.080      1.252 r
  U1863/Y (MXI2X6MTR)                                    0.069      1.321 f
  U1862/Y (NAND2X3MTR)                                   0.050      1.371 r
  U11338/Y (OAI21X2MTR)                                  0.046      1.417 f
  U0_BANK_TOP/vACC_0_reg_6__1_/D (DFFRHQX4MTR)           0.000      1.417 f
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.096      1.419
  data required time                                                1.419
  --------------------------------------------------------------------------
  data required time                                                1.419
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U1316/Y (CLKNAND2X2MTR)                                0.056      0.469 f
  U12705/Y (AOI21X4MTR)                                  0.079      0.548 r
  U1234/Y (NOR2X2MTR)                                    0.047      0.595 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.646 r
  U2613/Y (INVX4MTR)                                     0.030      0.676 f
  U10337/Y (CLKNAND2X4MTR)                               0.036      0.712 r
  U5105/Y (INVX4MTR)                                     0.029      0.741 f
  U16153/Y (NOR2X4MTR)                                   0.045      0.787 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U2177/Y (NAND2X4MTR)                                   0.056      0.897 r
  U8317/Y (BUFX4MTR)                                     0.079      0.976 r
  U2886/Y (NAND2X1MTR)                                   0.055      1.031 f
  U1568/Y (NAND2X1MTR)                                   0.047      1.079 r
  U5127/Y (XNOR2X2MTR)                                   0.066      1.145 r
  U5507/Y (OAI2BB1X4MTR)                                 0.109      1.254 r
  U16274/Y (OAI22X4MTR)                                  0.067      1.320 f
  U12902/Y (OAI22X2MTR)                                  0.064      1.384 r
  U0_BANK_TOP/vACC_2_reg_6__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U4700/Y (INVX14MTR)                                    0.039      0.307 f
  U9303/Y (INVX18MTR)                                    0.034      0.341 r
  U7318/Y (INVX12MTR)                                    0.024      0.365 f
  U8470/Y (AOI21X2MTR)                                   0.079      0.444 r
  U4455/Y (CLKNAND2X4MTR)                                0.059      0.503 f
  U9331/Y (NAND2X2MTR)                                   0.043      0.547 r
  U4058/Y (INVX3MTR)                                     0.044      0.590 f
  U612/Y (NOR2X2MTR)                                     0.111      0.702 r
  U8895/Y (OAI21X2MTR)                                   0.087      0.789 f
  U536/Y (AOI21X4MTR)                                    0.091      0.880 r
  U6562/Y (OAI21X1MTR)                                   0.097      0.978 f
  U10497/Y (AOI21X2MTR)                                  0.090      1.068 r
  U217/Y (NAND3BX2MTR)                                   0.108      1.176 f
  U12920/Y (NAND3X4MTR)                                  0.073      1.250 r
  U165/Y (MXI2X4MTR)                                     0.068      1.318 f
  U11358/Y (OAI22X2MTR)                                  0.067      1.384 r
  U0_BANK_TOP/vACC_3_reg_2__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1375/Y (INVX16MTR)                                    0.057      0.313 f
  U1470/Y (INVX24MTR)                                    0.047      0.359 r
  U16093/Y (AND2X12MTR)                                  0.099      0.458 r
  U977/Y (INVX8MTR)                                      0.035      0.493 f
  U507/Y (NOR2X3MTR)                                     0.072      0.565 r
  U13492/S (ADDFHX4MTR)                                  0.268      0.833 r
  U13352/Y (XOR2X8MTR)                                   0.093      0.926 r
  U13342/Y (XOR2X8MTR)                                   0.105      1.031 r
  U307/Y (NAND2X6MTR)                                    0.055      1.087 f
  U11619/Y (OAI21X6MTR)                                  0.081      1.167 r
  U16064/Y (AOI21X8MTR)                                  0.039      1.206 f
  U11659/Y (OAI21X2MTR)                                  0.083      1.289 r
  U7965/Y (XNOR2X2MTR)                                   0.050      1.339 f
  U7605/Y (NOR2X2MTR)                                    0.055      1.394 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U6724/Y (AOI21X2MTR)                                   0.074      0.431 r
  U9390/Y (NAND3X4MTR)                                   0.078      0.509 f
  U1025/Y (NAND2X4MTR)                                   0.049      0.558 r
  U16649/Y (NAND2X4MTR)                                  0.058      0.616 f
  U9764/Y (AND2X6MTR)                                    0.094      0.711 f
  U1922/Y (NOR2X4MTR)                                    0.066      0.777 r
  U8953/Y (NOR2X4MTR)                                    0.035      0.812 f
  U8774/Y (OAI21X6MTR)                                   0.085      0.897 r
  U8105/Y (INVX2MTR)                                     0.052      0.949 f
  U4147/Y (AOI2BB1X2MTR)                                 0.109      1.058 f
  U9470/Y (XNOR2X1MTR)                                   0.083      1.140 f
  U16608/Y (AOI22X4MTR)                                  0.085      1.225 r
  U13546/Y (NAND2BX4MTR)                                 0.057      1.282 f
  U2216/Y (OAI21X4MTR)                                   0.044      1.326 r
  U10898/Y (OAI22X1MTR)                                  0.078      1.404 f
  U0_BANK_TOP/vACC_3_reg_7__6_/D (DFFRHQX4MTR)           0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U7022/Y (CLKNAND2X16MTR)                               0.067      0.304 f
  U2422/Y (INVX12MTR)                                    0.055      0.359 r
  U7353/Y (NAND2X12MTR)                                  0.049      0.408 f
  U838/Y (BUFX4MTR)                                      0.091      0.499 f
  U6218/Y (NOR2X3MTR)                                    0.049      0.549 r
  U702/Y (OAI2BB1X2MTR)                                  0.046      0.595 f
  U654/Y (OAI2BB1X2MTR)                                  0.055      0.650 r
  U560/Y (XOR2X2MTR)                                     0.102      0.751 r
  U11219/Y (XOR2X8MTR)                                   0.111      0.862 r
  U2980/Y (NOR2X1MTR)                                    0.066      0.929 f
  U2162/Y (OAI22X4MTR)                                   0.083      1.011 r
  U4329/Y (NOR2X6MTR)                                    0.060      1.071 f
  U1916/Y (NOR2X4MTR)                                    0.071      1.142 r
  U8668/Y (NAND2X2MTR)                                   0.054      1.196 f
  U11132/Y (OAI21X2MTR)                                  0.093      1.289 r
  U12169/Y (XNOR2X2MTR)                                  0.050      1.339 f
  U7596/Y (NOR2X2MTR)                                    0.055      1.394 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U7020/Y (INVX8MTR)                                     0.034      0.369 f
  U2555/Y (CLKNAND2X2MTR)                                0.030      0.399 r
  U4992/Y (NAND3X2MTR)                                   0.064      0.463 f
  U13160/Y (NOR2X4MTR)                                   0.090      0.553 r
  U12336/Y (OAI21X6MTR)                                  0.073      0.626 f
  U2915/Y (INVX8MTR)                                     0.046      0.672 r
  U1542/Y (NOR2X8MTR)                                    0.029      0.701 f
  U2989/Y (INVX6MTR)                                     0.041      0.742 r
  U579/Y (NAND2BX4MTR)                                   0.044      0.787 f
  U4340/Y (NOR2X4MTR)                                    0.070      0.857 r
  U6443/Y (NAND2X6MTR)                                   0.058      0.915 f
  U2664/Y (NAND2X8MTR)                                   0.053      0.968 r
  U8344/Y (NAND2X3MTR)                                   0.039      1.007 f
  U4976/Y (NAND2X2MTR)                                   0.038      1.045 r
  U8037/Y (XNOR2X2MTR)                                   0.075      1.120 r
  U5632/Y (CLKNAND2X4MTR)                                0.063      1.183 f
  U4168/Y (INVX4MTR)                                     0.044      1.227 r
  U167/Y (MXI2X6MTR)                                     0.052      1.279 f
  U5613/Y (CLKNAND2X4MTR)                                0.041      1.320 r
  U6523/Y (NAND2X2MTR)                                   0.040      1.360 f
  U2630/Y (OAI2BB1X2MTR)                                 0.037      1.398 r
  U0_BANK_TOP/vACC_0_reg_6__2_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U8921/Y (BUFX16MTR)                                    0.102      0.377 f
  U1752/Y (INVX8MTR)                                     0.038      0.416 r
  U10254/Y (OAI2BB1X2MTR)                                0.091      0.507 r
  U9369/Y (NAND2BX2MTR)                                  0.054      0.561 f
  U4272/Y (OAI211X4MTR)                                  0.058      0.618 r
  U3242/Y (NAND3X3MTR)                                   0.116      0.734 f
  U2325/Y (INVX2MTR)                                     0.107      0.841 r
  U5930/Y (NAND4X4MTR)                                   0.105      0.946 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.022 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.093 f
  U1782/Y (NAND2X6MTR)                                   0.053      1.146 r
  U13335/Y (NOR2X12MTR)                                  0.035      1.182 f
  U10011/Y (INVX12MTR)                                   0.041      1.223 r
  U6802/Y (INVX4MTR)                                     0.031      1.253 f
  U11414/Y (OAI22X8MTR)                                  0.054      1.308 r
  U17112/Y (OAI22X1MTR)                                  0.080      1.387 f
  U0_BANK_TOP/vACC_3_reg_7__19_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2220/Y (NAND3X12MTR)                                  0.068      0.208 r
  U7548/Y (INVX1MTR)                                     0.071      0.279 f
  U1182/Y (OAI2BB1X1MTR)                                 0.116      0.395 f
  U12090/Y (NAND3BX4MTR)                                 0.113      0.508 f
  U5579/Y (CLKNAND2X4MTR)                                0.044      0.551 r
  U16243/Y (OAI2BB1X4MTR)                                0.052      0.604 f
  U6977/Y (NAND2BX4MTR)                                  0.106      0.710 f
  U639/Y (OAI21X4MTR)                                    0.104      0.813 r
  U8445/Y (CLKNAND2X4MTR)                                0.052      0.866 f
  U4157/Y (NAND2X2MTR)                                   0.057      0.923 r
  U9613/Y (INVX1MTR)                                     0.043      0.965 f
  U10315/Y (OAI2BB1X4MTR)                                0.084      1.050 f
  U303/Y (NAND2X4MTR)                                    0.034      1.084 r
  U1650/Y (XNOR2X2MTR)                                   0.076      1.159 r
  U3093/Y (CLKNAND2X4MTR)                                0.063      1.222 f
  U5451/Y (NAND2X4MTR)                                   0.044      1.266 r
  U2216/Y (OAI21X4MTR)                                   0.058      1.324 f
  U6404/Y (OAI22X2MTR)                                   0.058      1.382 r
  U0_BANK_TOP/vACC_0_reg_7__6_/D (DFFRHQX2MTR)           0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__6_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U7022/Y (CLKNAND2X16MTR)                               0.067      0.304 f
  U1841/Y (INVX16MTR)                                    0.070      0.373 r
  U7222/Y (NAND2X12MTR)                                  0.053      0.426 f
  U1022/Y (INVX6MTR)                                     0.045      0.471 r
  U915/Y (NAND2X6MTR)                                    0.045      0.516 f
  U12791/Y (XOR2X8MTR)                                   0.076      0.592 f
  U12789/Y (XOR2X8MTR)                                   0.086      0.678 f
  U605/Y (XNOR2X4MTR)                                    0.101      0.778 f
  U5464/Y (XNOR2X8MTR)                                   0.097      0.876 f
  U8755/Y (OAI21X4MTR)                                   0.047      0.922 r
  U7370/Y (OAI2BB1X4MTR)                                 0.071      0.993 f
  U2080/Y (NOR2X8MTR)                                    0.080      1.073 r
  U9395/Y (NOR2X4MTR)                                    0.048      1.121 f
  U9391/Y (AOI21X8MTR)                                   0.095      1.215 r
  U2602/Y (OAI21X4MTR)                                   0.057      1.272 f
  U2622/Y (XNOR2X2MTR)                                   0.066      1.338 f
  U16082/Y (NOR2X2MTR)                                   0.055      1.394 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U4700/Y (INVX14MTR)                                    0.039      0.307 f
  U9303/Y (INVX18MTR)                                    0.034      0.341 r
  U7318/Y (INVX12MTR)                                    0.024      0.365 f
  U8470/Y (AOI21X2MTR)                                   0.079      0.444 r
  U4455/Y (CLKNAND2X4MTR)                                0.059      0.503 f
  U9331/Y (NAND2X2MTR)                                   0.043      0.547 r
  U4058/Y (INVX3MTR)                                     0.044      0.590 f
  U612/Y (NOR2X2MTR)                                     0.111      0.702 r
  U8895/Y (OAI21X2MTR)                                   0.087      0.789 f
  U536/Y (AOI21X4MTR)                                    0.091      0.880 r
  U6562/Y (OAI21X1MTR)                                   0.097      0.978 f
  U10497/Y (AOI21X2MTR)                                  0.090      1.068 r
  U217/Y (NAND3BX2MTR)                                   0.108      1.176 f
  U12920/Y (NAND3X4MTR)                                  0.073      1.250 r
  U165/Y (MXI2X4MTR)                                     0.068      1.318 f
  U9317/Y (OAI22X2MTR)                                   0.067      1.384 r
  U0_BANK_TOP/vACC_2_reg_2__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1243/Y (INVX12MTR)                                    0.036      0.438 r
  U8467/Y (NAND2X2MTR)                                   0.039      0.476 f
  U8419/Y (NAND4X2MTR)                                   0.043      0.520 r
  U2421/Y (NAND2X2MTR)                                   0.052      0.572 f
  U3600/Y (NAND2X4MTR)                                   0.059      0.631 r
  U10219/Y (NOR2X4MTR)                                   0.041      0.673 f
  U8219/Y (NOR2X4MTR)                                    0.078      0.751 r
  U682/Y (AND3X4MTR)                                     0.103      0.854 r
  U652/Y (NAND2X4MTR)                                    0.051      0.905 f
  U2133/Y (NAND2X8MTR)                                   0.048      0.953 r
  U470/Y (INVX2MTR)                                      0.042      0.995 f
  U8829/Y (OAI2B1X2MTR)                                  0.078      1.073 r
  U8043/Y (XNOR2X2MTR)                                   0.089      1.162 r
  U12682/Y (NAND2X3MTR)                                  0.058      1.220 f
  U5156/Y (CLKNAND2X4MTR)                                0.050      1.270 r
  U11591/Y (OAI21X4MTR)                                  0.055      1.325 f
  U11584/Y (OAI22X2MTR)                                  0.059      1.384 r
  U0_BANK_TOP/vACC_1_reg_1__5_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U9303/Y (INVX18MTR)                                    0.029      0.403 f
  U7318/Y (INVX12MTR)                                    0.028      0.431 r
  U1244/Y (CLKNAND2X2MTR)                                0.046      0.477 f
  U9205/Y (NAND3BX4MTR)                                  0.056      0.533 r
  U8447/Y (INVX2MTR)                                     0.040      0.573 f
  U9907/Y (AOI21X4MTR)                                   0.086      0.660 r
  U13225/Y (INVX2MTR)                                    0.040      0.700 f
  U10807/Y (CLKNAND2X2MTR)                               0.060      0.760 r
  U9769/Y (NAND2X4MTR)                                   0.047      0.807 f
  U3797/Y (NOR2X2MTR)                                    0.087      0.894 r
  U6488/Y (CLKNAND2X2MTR)                                0.083      0.977 f
  U2407/Y (OAI21X6MTR)                                   0.110      1.087 r
  U6246/Y (NAND3X12MTR)                                  0.088      1.175 f
  U4437/Y (CLKNAND2X8MTR)                                0.056      1.231 r
  U7582/Y (INVX2MTR)                                     0.041      1.273 f
  U2660/Y (NOR2X4MTR)                                    0.067      1.340 r
  U17385/Y (OAI22X2MTR)                                  0.056      1.395 f
  U0_BANK_TOP/vACC_2_reg_1__8_/D (DFFRHQX2MTR)           0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__8_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1243/Y (INVX12MTR)                                    0.036      0.438 r
  U8467/Y (NAND2X2MTR)                                   0.039      0.476 f
  U8419/Y (NAND4X2MTR)                                   0.043      0.520 r
  U2421/Y (NAND2X2MTR)                                   0.052      0.572 f
  U3600/Y (NAND2X4MTR)                                   0.059      0.631 r
  U10219/Y (NOR2X4MTR)                                   0.041      0.673 f
  U8219/Y (NOR2X4MTR)                                    0.078      0.751 r
  U682/Y (AND3X4MTR)                                     0.103      0.854 r
  U652/Y (NAND2X4MTR)                                    0.051      0.905 f
  U2133/Y (NAND2X8MTR)                                   0.048      0.953 r
  U470/Y (INVX2MTR)                                      0.042      0.995 f
  U8829/Y (OAI2B1X2MTR)                                  0.078      1.073 r
  U8043/Y (XNOR2X2MTR)                                   0.089      1.162 r
  U12682/Y (NAND2X3MTR)                                  0.058      1.220 f
  U5156/Y (CLKNAND2X4MTR)                                0.050      1.270 r
  U11591/Y (OAI21X4MTR)                                  0.055      1.325 f
  U11579/Y (OAI22X2MTR)                                  0.059      1.384 r
  U0_BANK_TOP/vACC_2_reg_1__5_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1243/Y (INVX12MTR)                                    0.036      0.438 r
  U8467/Y (NAND2X2MTR)                                   0.039      0.476 f
  U8419/Y (NAND4X2MTR)                                   0.043      0.520 r
  U2421/Y (NAND2X2MTR)                                   0.052      0.572 f
  U3600/Y (NAND2X4MTR)                                   0.059      0.631 r
  U10219/Y (NOR2X4MTR)                                   0.041      0.673 f
  U8219/Y (NOR2X4MTR)                                    0.078      0.751 r
  U682/Y (AND3X4MTR)                                     0.103      0.854 r
  U652/Y (NAND2X4MTR)                                    0.051      0.905 f
  U2133/Y (NAND2X8MTR)                                   0.048      0.953 r
  U470/Y (INVX2MTR)                                      0.042      0.995 f
  U8829/Y (OAI2B1X2MTR)                                  0.078      1.073 r
  U8043/Y (XNOR2X2MTR)                                   0.089      1.162 r
  U12682/Y (NAND2X3MTR)                                  0.058      1.220 f
  U5156/Y (CLKNAND2X4MTR)                                0.050      1.270 r
  U11591/Y (OAI21X4MTR)                                  0.055      1.325 f
  U11578/Y (OAI22X2MTR)                                  0.059      1.384 r
  U0_BANK_TOP/vACC_3_reg_1__5_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U1316/Y (CLKNAND2X2MTR)                                0.056      0.469 f
  U12705/Y (AOI21X4MTR)                                  0.079      0.548 r
  U1234/Y (NOR2X2MTR)                                    0.047      0.595 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.646 r
  U4305/Y (NAND2X4MTR)                                   0.049      0.695 f
  U16607/Y (OAI2BB1X4MTR)                                0.092      0.787 f
  U2805/Y (CLKNAND2X4MTR)                                0.039      0.826 r
  U2554/Y (NAND2X4MTR)                                   0.041      0.866 f
  U6443/Y (NAND2X6MTR)                                   0.043      0.910 r
  U9540/Y (NAND2X2MTR)                                   0.044      0.953 f
  U450/Y (OAI2BB2X2MTR)                                  0.079      1.033 r
  U8049/Y (XNOR2X2MTR)                                   0.085      1.117 r
  U8644/Y (NOR2X2MTR)                                    0.054      1.172 f
  U5341/Y (NOR2X4MTR)                                    0.080      1.252 r
  U6713/Y (BUFX3MTR)                                     0.092      1.344 r
  U4940/Y (OAI22X1MTR)                                   0.061      1.405 f
  U0_BANK_TOP/vACC_0_reg_6__9_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1375/Y (INVX16MTR)                                    0.057      0.313 f
  U1470/Y (INVX24MTR)                                    0.047      0.359 r
  U16093/Y (AND2X12MTR)                                  0.099      0.458 r
  U977/Y (INVX8MTR)                                      0.035      0.493 f
  U507/Y (NOR2X3MTR)                                     0.072      0.565 r
  U13492/S (ADDFHX4MTR)                                  0.268      0.833 r
  U13352/Y (XOR2X8MTR)                                   0.093      0.926 r
  U13342/Y (XOR2X8MTR)                                   0.105      1.031 r
  U307/Y (NAND2X6MTR)                                    0.055      1.087 f
  U11619/Y (OAI21X6MTR)                                  0.081      1.167 r
  U16064/Y (AOI21X8MTR)                                  0.039      1.206 f
  U12376/Y (OAI21X2MTR)                                  0.083      1.289 r
  U13211/Y (XNOR2X2MTR)                                  0.050      1.339 f
  U13210/Y (NOR2X2MTR)                                   0.055      1.394 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1243/Y (INVX12MTR)                                    0.036      0.438 r
  U8467/Y (NAND2X2MTR)                                   0.039      0.476 f
  U8419/Y (NAND4X2MTR)                                   0.043      0.520 r
  U2421/Y (NAND2X2MTR)                                   0.052      0.572 f
  U3600/Y (NAND2X4MTR)                                   0.059      0.631 r
  U10219/Y (NOR2X4MTR)                                   0.041      0.673 f
  U8219/Y (NOR2X4MTR)                                    0.078      0.751 r
  U682/Y (AND3X4MTR)                                     0.103      0.854 r
  U652/Y (NAND2X4MTR)                                    0.051      0.905 f
  U2133/Y (NAND2X8MTR)                                   0.048      0.953 r
  U470/Y (INVX2MTR)                                      0.042      0.995 f
  U8829/Y (OAI2B1X2MTR)                                  0.078      1.073 r
  U8043/Y (XNOR2X2MTR)                                   0.089      1.162 r
  U12682/Y (NAND2X3MTR)                                  0.058      1.220 f
  U5156/Y (CLKNAND2X4MTR)                                0.050      1.270 r
  U11591/Y (OAI21X4MTR)                                  0.055      1.325 f
  U11581/Y (OAI22X2MTR)                                  0.059      1.384 r
  U0_BANK_TOP/vACC_0_reg_1__5_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.178      0.178 f
  U3656/Y (NAND2BX4MTR)                                  0.072      0.250 r
  U848/Y (INVX2MTR)                                      0.055      0.306 f
  U7738/Y (AOI22X2MTR)                                   0.078      0.384 r
  U12692/Y (NAND3BX2MTR)                                 0.086      0.470 f
  U12794/Y (NOR2X3MTR)                                   0.071      0.541 r
  U1107/Y (NAND2X2MTR)                                   0.059      0.600 f
  U3313/Y (INVX2MTR)                                     0.045      0.645 r
  U16699/Y (AND2X6MTR)                                   0.106      0.751 r
  U11911/Y (NOR2X4MTR)                                   0.037      0.789 f
  U5424/Y (NOR2BX1MTR)                                   0.091      0.880 f
  U4309/Y (CLKAND2X2MTR)                                 0.071      0.950 f
  U11721/Y (AOI211X1MTR)                                 0.098      1.048 r
  U2711/Y (XNOR2X1MTR)                                   0.099      1.148 r
  U2247/Y (CLKNAND2X2MTR)                                0.062      1.209 f
  U16022/Y (NAND3X2MTR)                                  0.057      1.266 r
  U2064/Y (OAI2BB1X4MTR)                                 0.059      1.325 f
  U17573/Y (OAI22X2MTR)                                  0.058      1.383 r
  U0_BANK_TOP/vACC_0_reg_0__7_/D (DFFRHQX2MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__7_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U10083/Y (INVX10MTR)                                   0.068      0.344 r
  U1348/Y (INVX16MTR)                                    0.040      0.384 f
  U2069/Y (INVX8MTR)                                     0.039      0.423 r
  U2530/Y (NAND2X2MTR)                                   0.037      0.460 f
  U9158/Y (OAI2BB1X2MTR)                                 0.082      0.542 f
  U9998/Y (INVX2MTR)                                     0.042      0.584 r
  U3678/Y (NOR2X4MTR)                                    0.030      0.614 f
  U1780/Y (NAND2X6MTR)                                   0.059      0.674 r
  U7309/Y (NAND2X8MTR)                                   0.050      0.724 f
  U6473/Y (NAND2X2MTR)                                   0.047      0.770 r
  U6885/Y (INVX4MTR)                                     0.038      0.809 f
  U3070/Y (CLKNAND2X4MTR)                                0.035      0.843 r
  U1639/Y (AND2X8MTR)                                    0.092      0.936 r
  U1895/Y (NAND2X12MTR)                                  0.052      0.987 f
  U341/Y (AOI21X6MTR)                                    0.067      1.055 r
  U1603/Y (XNOR2X2MTR)                                   0.082      1.137 r
  U8657/Y (NAND2X4MTR)                                   0.061      1.198 f
  U178/Y (NAND3X6MTR)                                    0.064      1.261 r
  U119/Y (MXI2X6MTR)                                     0.059      1.320 f
  U1481/Y (OAI22X2MTR)                                   0.062      1.381 r
  U0_BANK_TOP/vACC_0_reg_2__2_/D (DFFRHQX2MTR)           0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__2_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U1920/Y (BUFX4MTR)                                     0.078      0.294 f
  U1334/Y (BUFX5MTR)                                     0.081      0.375 f
  U7443/Y (NAND2X2MTR)                                   0.042      0.417 r
  U7855/Y (NAND3X4MTR)                                   0.051      0.468 f
  U8345/Y (OAI21BX4MTR)                                  0.075      0.543 r
  U4023/Y (NAND2X4MTR)                                   0.070      0.613 f
  U8283/Y (INVX4MTR)                                     0.043      0.657 r
  U4232/Y (NAND2X4MTR)                                   0.042      0.699 f
  U2374/Y (NAND2X4MTR)                                   0.040      0.739 r
  U2298/Y (NAND2X4MTR)                                   0.040      0.779 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.825 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.869 f
  U2360/Y (NAND2X8MTR)                                   0.045      0.914 r
  U1934/Y (NAND2X12MTR)                                  0.049      0.963 f
  U8077/Y (XNOR2X1MTR)                                   0.078      1.042 f
  U9235/Y (AOI22X2MTR)                                   0.114      1.156 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.214 f
  U7187/Y (MXI2X2MTR)                                    0.102      1.317 r
  U8455/Y (OAI22X1MTR)                                   0.087      1.404 f
  U0_BANK_TOP/vACC_1_reg_4__0_/D (DFFRHQX4MTR)           0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U1920/Y (BUFX4MTR)                                     0.078      0.294 f
  U1334/Y (BUFX5MTR)                                     0.081      0.375 f
  U7443/Y (NAND2X2MTR)                                   0.042      0.417 r
  U7855/Y (NAND3X4MTR)                                   0.051      0.468 f
  U8345/Y (OAI21BX4MTR)                                  0.075      0.543 r
  U4023/Y (NAND2X4MTR)                                   0.070      0.613 f
  U8283/Y (INVX4MTR)                                     0.043      0.657 r
  U4232/Y (NAND2X4MTR)                                   0.042      0.699 f
  U2374/Y (NAND2X4MTR)                                   0.040      0.739 r
  U2298/Y (NAND2X4MTR)                                   0.040      0.779 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.825 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.869 f
  U2360/Y (NAND2X8MTR)                                   0.045      0.914 r
  U1934/Y (NAND2X12MTR)                                  0.049      0.963 f
  U8077/Y (XNOR2X1MTR)                                   0.078      1.042 f
  U9235/Y (AOI22X2MTR)                                   0.114      1.156 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.214 f
  U7187/Y (MXI2X2MTR)                                    0.102      1.317 r
  U11483/Y (OAI22X1MTR)                                  0.087      1.404 f
  U0_BANK_TOP/vACC_2_reg_4__0_/D (DFFRHQX4MTR)           0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1375/Y (INVX16MTR)                                    0.057      0.313 f
  U1628/Y (INVX14MTR)                                    0.058      0.370 r
  U1065/Y (NAND2X12MTR)                                  0.056      0.427 f
  U861/Y (NOR2X6MTR)                                     0.083      0.510 r
  U741/Y (XOR2X4MTR)                                     0.110      0.619 r
  U10088/Y (XOR2X8MTR)                                   0.097      0.716 r
  U16039/Y (OAI2BB1X4MTR)                                0.117      0.833 r
  U16001/Y (XNOR2X8MTR)                                  0.075      0.909 r
  U7885/Y (XNOR2X8MTR)                                   0.105      1.014 r
  U12159/Y (NOR2X8MTR)                                   0.044      1.058 f
  U12923/Y (OAI21X8MTR)                                  0.091      1.149 r
  U16037/Y (AOI21X8MTR)                                  0.067      1.216 f
  U8102/Y (OAI21X4MTR)                                   0.076      1.292 r
  U2582/Y (XNOR2X2MTR)                                   0.046      1.338 f
  U7864/Y (NOR2X2MTR)                                    0.055      1.393 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U6724/Y (AOI21X2MTR)                                   0.074      0.431 r
  U9390/Y (NAND3X4MTR)                                   0.078      0.509 f
  U1025/Y (NAND2X4MTR)                                   0.049      0.558 r
  U16649/Y (NAND2X4MTR)                                  0.058      0.616 f
  U9764/Y (AND2X6MTR)                                    0.094      0.711 f
  U1922/Y (NOR2X4MTR)                                    0.066      0.777 r
  U8953/Y (NOR2X4MTR)                                    0.035      0.812 f
  U8774/Y (OAI21X6MTR)                                   0.085      0.897 r
  U482/Y (NAND2X6MTR)                                    0.056      0.953 f
  U403/Y (NAND2X6MTR)                                    0.050      1.003 r
  U8069/Y (XNOR2X1MTR)                                   0.071      1.074 r
  U8677/Y (OAI22X2MTR)                                   0.079      1.153 f
  U8654/Y (AOI2BB1X4MTR)                                 0.074      1.227 r
  U8017/Y (INVX2MTR)                                     0.038      1.265 f
  U16095/Y (NOR2X4MTR)                                   0.065      1.330 r
  U17289/Y (OAI22X2MTR)                                  0.052      1.383 f
  U0_BANK_TOP/vACC_1_reg_7__8_/D (DFFRQX2MTR)            0.000      1.383 f
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__8_/CK (DFFRQX2MTR)           0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U2461/Y (OAI2B1X2MTR)                                  0.050      0.385 f
  U13022/Y (NOR2BX2MTR)                                  0.064      0.449 r
  U4102/Y (OAI2BB1X4MTR)                                 0.100      0.549 r
  U7331/Y (NAND2X6MTR)                                   0.056      0.605 f
  U1491/Y (INVX4MTR)                                     0.034      0.639 r
  U9812/Y (CLKNAND2X4MTR)                                0.048      0.686 f
  U2440/Y (INVX4MTR)                                     0.042      0.728 r
  U5711/Y (AOI21X6MTR)                                   0.029      0.757 f
  U2758/Y (OAI21X4MTR)                                   0.090      0.847 r
  U2130/Y (NAND2X4MTR)                                   0.062      0.910 f
  U1712/Y (NAND2X8MTR)                                   0.056      0.966 r
  U9485/Y (INVX12MTR)                                    0.031      0.997 f
  U11626/Y (OAI21X6MTR)                                  0.065      1.061 r
  U11606/Y (OAI211X4MTR)                                 0.088      1.149 f
  U197/Y (AOI21X6MTR)                                    0.108      1.257 r
  U127/Y (BUFX4MTR)                                      0.090      1.347 r
  U13324/Y (OAI22X1MTR)                                  0.059      1.406 f
  U0_BANK_TOP/vACC_3_reg_1__9_/D (DFFRHQX4MTR)           0.000      1.406 f
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 r
  U9280/Y (INVX8MTR)                                     0.041      0.173 f
  U8578/Y (CLKNAND2X4MTR)                                0.045      0.218 r
  U7958/Y (INVX2MTR)                                     0.046      0.264 f
  U12802/Y (AOI22X2MTR)                                  0.096      0.360 r
  U9139/Y (NOR4BX2MTR)                                   0.121      0.482 r
  U9994/Y (AND2X4MTR)                                    0.128      0.609 r
  U7821/Y (INVX2MTR)                                     0.039      0.648 f
  U11800/Y (NOR2X2MTR)                                   0.103      0.751 r
  U8929/Y (NOR2X6MTR)                                    0.048      0.799 f
  U5956/Y (NAND2X4MTR)                                   0.058      0.857 r
  U13353/Y (OAI21X4MTR)                                  0.064      0.921 f
  U13263/Y (AOI21X4MTR)                                  0.075      0.996 r
  U4872/Y (XNOR2X2MTR)                                   0.083      1.079 r
  U10080/Y (NAND2X4MTR)                                  0.061      1.140 f
  U8963/Y (OAI21X6MTR)                                   0.046      1.186 r
  U16268/Y (AOI21X8MTR)                                  0.038      1.224 f
  U1310/Y (MXI2X6MTR)                                    0.077      1.300 r
  U11152/Y (NAND2X2MTR)                                  0.055      1.355 f
  U12981/Y (OAI2BB1X2MTR)                                0.042      1.397 r
  U0_BANK_TOP/vACC_2_reg_4__2_/D (DFFRHQX4MTR)           0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U1363/Y (INVX8MTR)                                     0.045      0.277 f
  U5145/Y (INVX8MTR)                                     0.044      0.320 r
  U5174/Y (INVX6MTR)                                     0.035      0.356 f
  U12709/Y (NAND2X2MTR)                                  0.032      0.388 r
  U13427/Y (CLKNAND2X2MTR)                               0.044      0.432 f
  U8733/Y (NAND3BX4MTR)                                  0.107      0.539 f
  U2441/Y (CLKNAND2X2MTR)                                0.054      0.593 r
  U3199/Y (CLKNAND2X4MTR)                                0.047      0.640 f
  U3873/Y (NAND2BX8MTR)                                  0.103      0.743 f
  U3056/Y (INVX4MTR)                                     0.055      0.798 r
  U6267/Y (NAND2X1MTR)                                   0.056      0.855 f
  U8568/Y (AO21X2MTR)                                    0.130      0.984 f
  U10236/Y (NOR2X3MTR)                                   0.071      1.055 r
  U9890/Y (OAI2BB1X4MTR)                                 0.068      1.123 f
  U10054/Y (NAND3X12MTR)                                 0.051      1.174 r
  U9454/Y (INVX2MTR)                                     0.037      1.211 f
  U8806/Y (NOR2X4MTR)                                    0.063      1.273 r
  U1539/Y (INVX4MTR)                                     0.034      1.307 f
  U10511/Y (NAND2X4MTR)                                  0.039      1.346 r
  U19442/Y (OAI22X2MTR)                                  0.047      1.393 f
  U0_BANK_TOP/vACC_0_reg_0__16_/D (DFFRHQX2MTR)          0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.178      0.178 f
  U3656/Y (NAND2BX4MTR)                                  0.072      0.250 r
  U848/Y (INVX2MTR)                                      0.055      0.306 f
  U7738/Y (AOI22X2MTR)                                   0.078      0.384 r
  U12692/Y (NAND3BX2MTR)                                 0.086      0.470 f
  U12794/Y (NOR2X3MTR)                                   0.071      0.541 r
  U1107/Y (NAND2X2MTR)                                   0.059      0.600 f
  U3313/Y (INVX2MTR)                                     0.045      0.645 r
  U16699/Y (AND2X6MTR)                                   0.106      0.751 r
  U11911/Y (NOR2X4MTR)                                   0.037      0.789 f
  U5424/Y (NOR2BX1MTR)                                   0.091      0.880 f
  U4309/Y (CLKAND2X2MTR)                                 0.071      0.950 f
  U11721/Y (AOI211X1MTR)                                 0.098      1.048 r
  U2711/Y (XNOR2X1MTR)                                   0.099      1.148 r
  U2247/Y (CLKNAND2X2MTR)                                0.062      1.209 f
  U16022/Y (NAND3X2MTR)                                  0.057      1.266 r
  U2064/Y (OAI2BB1X4MTR)                                 0.059      1.325 f
  U17617/Y (OAI22X2MTR)                                  0.058      1.383 r
  U0_BANK_TOP/vACC_3_reg_0__7_/D (DFFRHQX2MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__7_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 r
  U9280/Y (INVX8MTR)                                     0.041      0.173 f
  U8578/Y (CLKNAND2X4MTR)                                0.045      0.218 r
  U7958/Y (INVX2MTR)                                     0.046      0.264 f
  U12802/Y (AOI22X2MTR)                                  0.096      0.360 r
  U9139/Y (NOR4BX2MTR)                                   0.121      0.482 r
  U9994/Y (AND2X4MTR)                                    0.128      0.609 r
  U7821/Y (INVX2MTR)                                     0.039      0.648 f
  U11800/Y (NOR2X2MTR)                                   0.103      0.751 r
  U8929/Y (NOR2X6MTR)                                    0.048      0.799 f
  U5956/Y (NAND2X4MTR)                                   0.058      0.857 r
  U13353/Y (OAI21X4MTR)                                  0.064      0.921 f
  U13263/Y (AOI21X4MTR)                                  0.075      0.996 r
  U4872/Y (XNOR2X2MTR)                                   0.083      1.079 r
  U10080/Y (NAND2X4MTR)                                  0.061      1.140 f
  U8963/Y (OAI21X6MTR)                                   0.046      1.186 r
  U16268/Y (AOI21X8MTR)                                  0.038      1.224 f
  U1310/Y (MXI2X6MTR)                                    0.077      1.300 r
  U10182/Y (NAND2X2MTR)                                  0.055      1.355 f
  U16102/Y (OAI2BB1X2MTR)                                0.042      1.397 r
  U0_BANK_TOP/vACC_1_reg_4__2_/D (DFFRHQX4MTR)           0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U1920/Y (BUFX4MTR)                                     0.078      0.294 f
  U1334/Y (BUFX5MTR)                                     0.081      0.375 f
  U7443/Y (NAND2X2MTR)                                   0.042      0.417 r
  U7855/Y (NAND3X4MTR)                                   0.051      0.468 f
  U8345/Y (OAI21BX4MTR)                                  0.075      0.543 r
  U4023/Y (NAND2X4MTR)                                   0.070      0.613 f
  U8283/Y (INVX4MTR)                                     0.043      0.657 r
  U4232/Y (NAND2X4MTR)                                   0.042      0.699 f
  U2374/Y (NAND2X4MTR)                                   0.040      0.739 r
  U2298/Y (NAND2X4MTR)                                   0.040      0.779 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.825 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.869 f
  U2360/Y (NAND2X8MTR)                                   0.045      0.914 r
  U1934/Y (NAND2X12MTR)                                  0.049      0.963 f
  U9735/Y (AOI21X2MTR)                                   0.085      1.049 r
  U1469/Y (XNOR2X2MTR)                                   0.083      1.131 r
  U10338/Y (NAND2BX2MTR)                                 0.072      1.203 f
  U9881/Y (NAND3X4MTR)                                   0.055      1.258 r
  U1513/Y (INVX2MTR)                                     0.047      1.304 f
  U2658/Y (OAI22X2MTR)                                   0.056      1.360 r
  U0_BANK_TOP/vACC_2_reg_4__13_/D (DFFRHQX1MTR)          0.000      1.360 r
  data arrival time                                                 1.360

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__13_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.360
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/Q (DFFRHQX1MTR)
                                                         0.147      0.147 f
  U882/Y (AND2X4MTR)                                     0.108      0.255 f
  U3578/Y (INVX4MTR)                                     0.043      0.298 r
  U1547/Y (OAI22X1MTR)                                   0.074      0.371 f
  U6725/Y (NAND2BX2MTR)                                  0.118      0.489 f
  U8471/Y (NOR2BX4MTR)                                   0.093      0.582 r
  U10506/Y (CLKNAND2X2MTR)                               0.068      0.650 f
  U8880/Y (INVX2MTR)                                     0.051      0.702 r
  U4631/Y (NOR2X2MTR)                                    0.050      0.751 f
  U319/Y (AOI21X4MTR)                                    0.109      0.861 r
  U12293/Y (INVX3MTR)                                    0.046      0.907 f
  U9548/Y (CLKOR2X2MTR)                                  0.103      1.010 f
  U11382/Y (NOR2X2MTR)                                   0.052      1.061 r
  U2514/Y (NAND3BX2MTR)                                  0.089      1.150 r
  U13173/Y (NAND4X6MTR)                                  0.107      1.257 f
  U9356/Y (OAI2B2X2MTR)                                  0.130      1.387 f
  U0_BANK_TOP/vACC_3_reg_2__12_/D (DFFRHQX1MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__12_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_122_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U662/Y (BUFX4MTR)                                      0.083      0.538 f
  U12381/Y (CLKNAND2X2MTR)                               0.044      0.582 r
  U9007/Y (NAND4X4MTR)                                   0.100      0.682 f
  U10764/Y (OR2X2MTR)                                    0.128      0.810 f
  U3058/Y (NOR2X2MTR)                                    0.069      0.879 r
  U2969/Y (NAND3X4MTR)                                   0.072      0.951 f
  U281/Y (NOR2X2MTR)                                     0.094      1.044 r
  U3786/Y (CLKNAND2X2MTR)                                0.057      1.101 f
  U5899/Y (NAND2X2MTR)                                   0.059      1.160 r
  U17723/Y (NOR3X4MTR)                                   0.047      1.208 f
  U9484/Y (CLKNAND2X2MTR)                                0.045      1.253 r
  U9372/Y (MXI2X2MTR)                                    0.073      1.326 f
  U15425/Y (NOR2X1MTR)                                   0.066      1.392 r
  PIM_result_reg_122_/D (DFFRHQX4MTR)                    0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_122_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_250_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U662/Y (BUFX4MTR)                                      0.083      0.538 f
  U12381/Y (CLKNAND2X2MTR)                               0.044      0.582 r
  U9007/Y (NAND4X4MTR)                                   0.100      0.682 f
  U10764/Y (OR2X2MTR)                                    0.128      0.810 f
  U3058/Y (NOR2X2MTR)                                    0.069      0.879 r
  U2969/Y (NAND3X4MTR)                                   0.072      0.951 f
  U281/Y (NOR2X2MTR)                                     0.094      1.044 r
  U3786/Y (CLKNAND2X2MTR)                                0.057      1.101 f
  U5899/Y (NAND2X2MTR)                                   0.059      1.160 r
  U17723/Y (NOR3X4MTR)                                   0.047      1.208 f
  U9484/Y (CLKNAND2X2MTR)                                0.045      1.253 r
  U9372/Y (MXI2X2MTR)                                    0.073      1.326 f
  U15424/Y (NOR2X1MTR)                                   0.066      1.392 r
  PIM_result_reg_250_/D (DFFRHQX4MTR)                    0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_250_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_378_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U662/Y (BUFX4MTR)                                      0.083      0.538 f
  U12381/Y (CLKNAND2X2MTR)                               0.044      0.582 r
  U9007/Y (NAND4X4MTR)                                   0.100      0.682 f
  U10764/Y (OR2X2MTR)                                    0.128      0.810 f
  U3058/Y (NOR2X2MTR)                                    0.069      0.879 r
  U2969/Y (NAND3X4MTR)                                   0.072      0.951 f
  U281/Y (NOR2X2MTR)                                     0.094      1.044 r
  U3786/Y (CLKNAND2X2MTR)                                0.057      1.101 f
  U5899/Y (NAND2X2MTR)                                   0.059      1.160 r
  U17723/Y (NOR3X4MTR)                                   0.047      1.208 f
  U9484/Y (CLKNAND2X2MTR)                                0.045      1.253 r
  U9372/Y (MXI2X2MTR)                                    0.073      1.326 f
  U15423/Y (NOR2X1MTR)                                   0.066      1.392 r
  PIM_result_reg_378_/D (DFFRHQX4MTR)                    0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_378_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_506_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U662/Y (BUFX4MTR)                                      0.083      0.538 f
  U12381/Y (CLKNAND2X2MTR)                               0.044      0.582 r
  U9007/Y (NAND4X4MTR)                                   0.100      0.682 f
  U10764/Y (OR2X2MTR)                                    0.128      0.810 f
  U3058/Y (NOR2X2MTR)                                    0.069      0.879 r
  U2969/Y (NAND3X4MTR)                                   0.072      0.951 f
  U281/Y (NOR2X2MTR)                                     0.094      1.044 r
  U3786/Y (CLKNAND2X2MTR)                                0.057      1.101 f
  U5899/Y (NAND2X2MTR)                                   0.059      1.160 r
  U17723/Y (NOR3X4MTR)                                   0.047      1.208 f
  U9484/Y (CLKNAND2X2MTR)                                0.045      1.253 r
  U9372/Y (MXI2X2MTR)                                    0.073      1.326 f
  U9359/Y (NOR2X1MTR)                                    0.066      1.392 r
  PIM_result_reg_506_/D (DFFRHQX4MTR)                    0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_506_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.039      0.163 f
  U12967/Y (CLKNAND2X2MTR)                               0.072      0.236 r
  U13548/Y (OAI22X2MTR)                                  0.082      0.318 f
  U9321/Y (NAND2BX2MTR)                                  0.099      0.417 f
  U12980/Y (NOR2BX2MTR)                                  0.075      0.491 r
  U16373/Y (NAND4X4MTR)                                  0.106      0.597 f
  U12973/Y (INVX2MTR)                                    0.069      0.666 r
  U12969/Y (NOR2BX8MTR)                                  0.095      0.761 r
  U573/Y (NOR2X4MTR)                                     0.044      0.804 f
  U8445/Y (CLKNAND2X4MTR)                                0.037      0.842 r
  U388/Y (AND2X4MTR)                                     0.096      0.937 r
  U403/Y (NAND2X6MTR)                                    0.056      0.993 f
  U8069/Y (XNOR2X1MTR)                                   0.075      1.068 f
  U8677/Y (OAI22X2MTR)                                   0.089      1.157 r
  U8654/Y (AOI2BB1X4MTR)                                 0.050      1.207 f
  U8017/Y (INVX2MTR)                                     0.044      1.251 r
  U16095/Y (NOR2X4MTR)                                   0.033      1.285 f
  U17206/Y (OAI22X2MTR)                                  0.050      1.334 r
  U0_BANK_TOP/vACC_2_reg_7__8_/D (DFFRQX2MTR)            0.000      1.334 r
  data arrival time                                                 1.334

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__8_/CK (DFFRQX2MTR)           0.000      1.515 r
  library setup time                                    -0.178      1.337
  data required time                                                1.337
  --------------------------------------------------------------------------
  data required time                                                1.337
  data arrival time                                                -1.334
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U1597/Y (INVX16MTR)                                    0.043      0.370 r
  U2307/Y (INVX14MTR)                                    0.033      0.403 f
  U1290/Y (INVX8MTR)                                     0.033      0.436 r
  U10017/Y (NAND2X2MTR)                                  0.038      0.474 f
  U1032/Y (OAI211X2MTR)                                  0.057      0.532 r
  U5718/Y (NOR2BX4MTR)                                   0.129      0.661 r
  U10185/Y (NAND2BX4MTR)                                 0.088      0.749 r
  U5091/Y (INVX2MTR)                                     0.032      0.781 f
  U10194/Y (NOR2X2MTR)                                   0.066      0.848 r
  U12464/Y (NAND2X2MTR)                                  0.058      0.906 f
  U5912/Y (NOR2X1MTR)                                    0.070      0.976 r
  U2175/Y (NAND2X2MTR)                                   0.060      1.035 f
  U9452/Y (CLKNAND2X4MTR)                                0.052      1.088 r
  U10335/Y (CLKNAND2X2MTR)                               0.043      1.130 f
  U4819/Y (NAND2BX2MTR)                                  0.105      1.235 f
  U8281/Y (OAI2B1X4MTR)                                  0.089      1.324 r
  U13026/Y (OAI22X2MTR)                                  0.060      1.384 f
  U0_BANK_TOP/vACC_0_reg_2__16_/D (DFFRHQX1MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U2461/Y (OAI2B1X2MTR)                                  0.050      0.385 f
  U13022/Y (NOR2BX2MTR)                                  0.064      0.449 r
  U4102/Y (OAI2BB1X4MTR)                                 0.100      0.549 r
  U7331/Y (NAND2X6MTR)                                   0.056      0.605 f
  U1491/Y (INVX4MTR)                                     0.034      0.639 r
  U9812/Y (CLKNAND2X4MTR)                                0.048      0.686 f
  U2440/Y (INVX4MTR)                                     0.042      0.728 r
  U5711/Y (AOI21X6MTR)                                   0.029      0.757 f
  U2758/Y (OAI21X4MTR)                                   0.090      0.847 r
  U2130/Y (NAND2X4MTR)                                   0.062      0.910 f
  U1712/Y (NAND2X8MTR)                                   0.056      0.966 r
  U9485/Y (INVX12MTR)                                    0.031      0.997 f
  U11626/Y (OAI21X6MTR)                                  0.065      1.061 r
  U11606/Y (OAI211X4MTR)                                 0.088      1.149 f
  U197/Y (AOI21X6MTR)                                    0.108      1.257 r
  U127/Y (BUFX4MTR)                                      0.090      1.347 r
  U6002/Y (OAI22X1MTR)                                   0.059      1.406 f
  U0_BANK_TOP/vACC_2_reg_1__9_/D (DFFRHQX4MTR)           0.000      1.406 f
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/Q (DFFRHQX1MTR)
                                                         0.148      0.148 f
  U16477/Y (NAND2X2MTR)                                  0.074      0.223 r
  U10715/Y (OAI22X1MTR)                                  0.097      0.319 f
  U12696/Y (NAND3BX2MTR)                                 0.125      0.444 f
  U13164/Y (NAND3BX4MTR)                                 0.120      0.564 f
  U8398/Y (INVX2MTR)                                     0.065      0.629 r
  U8958/Y (NAND2X6MTR)                                   0.050      0.679 f
  U9780/Y (INVX4MTR)                                     0.046      0.725 r
  U9770/Y (OAI21X4MTR)                                   0.055      0.779 f
  U9301/Y (NOR2X4MTR)                                    0.084      0.864 r
  U452/Y (INVX2MTR)                                      0.047      0.911 f
  U3236/Y (AOI21X2MTR)                                   0.079      0.990 r
  U206/Y (XNOR2X1MTR)                                    0.084      1.074 r
  U11715/Y (AOI22X2MTR)                                  0.079      1.153 f
  U15930/Y (INVX2MTR)                                    0.056      1.210 r
  U1762/Y (NOR2X4MTR)                                    0.030      1.240 f
  U12132/Y (NAND2BX4MTR)                                 0.040      1.280 r
  U12131/Y (OAI2B1X8MTR)                                 0.043      1.323 f
  U11525/Y (OAI2BB2X2MTR)                                0.066      1.389 r
  U0_BANK_TOP/vACC_2_reg_4__6_/D (DFFRHQX4MTR)           0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U5144/Y (INVX8MTR)                                     0.046      0.319 r
  U1287/Y (INVX4MTR)                                     0.042      0.361 f
  U857/Y (CLKNAND2X2MTR)                                 0.036      0.397 r
  U4519/Y (NAND4X2MTR)                                   0.089      0.486 f
  U10372/Y (OAI2BB1X4MTR)                                0.121      0.607 f
  U4527/Y (NAND2X4MTR)                                   0.054      0.661 r
  U9300/Y (INVX4MTR)                                     0.028      0.689 f
  U5446/Y (OAI21X4MTR)                                   0.087      0.776 r
  U5476/Y (CLKNAND2X4MTR)                                0.064      0.840 f
  U2267/Y (NAND2X8MTR)                                   0.049      0.888 r
  U11611/Y (INVX3MTR)                                    0.031      0.919 f
  U5365/Y (NOR2BX1MTR)                                   0.058      0.977 r
  U8616/Y (OAI2BB1X4MTR)                                 0.111      1.089 r
  U10054/Y (NAND3X12MTR)                                 0.075      1.164 f
  U12769/Y (NAND2X4MTR)                                  0.051      1.215 r
  U176/Y (NAND2X4MTR)                                    0.040      1.255 f
  U1965/Y (INVX4MTR)                                     0.038      1.293 r
  U110/Y (NAND2X2MTR)                                    0.037      1.330 f
  U988/Y (OAI2BB2X1MTR)                                  0.060      1.390 r
  U0_BANK_TOP/vACC_2_reg_0__18_/D (DFFRHQX4MTR)          0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U10184/Y (INVX4MTR)                                    0.044      0.159 r
  U1333/Y (INVX4MTR)                                     0.040      0.199 f
  U4198/Y (NAND2X2MTR)                                   0.068      0.267 r
  U7516/Y (NOR2X1MTR)                                    0.049      0.315 f
  U11134/Y (NAND3BX2MTR)                                 0.110      0.425 f
  U6001/Y (NOR2X1MTR)                                    0.078      0.503 r
  U956/Y (NAND3X4MTR)                                    0.085      0.588 f
  U546/Y (INVX4MTR)                                      0.063      0.651 r
  U802/Y (NOR2X4MTR)                                     0.045      0.696 f
  U9617/Y (NOR2X2MTR)                                    0.079      0.775 r
  U9872/Y (OAI2BB1X4MTR)                                 0.108      0.883 r
  U8950/Y (CLKNAND2X4MTR)                                0.048      0.931 f
  U2911/Y (NAND2X8MTR)                                   0.048      0.979 r
  U2172/Y (CLKNAND2X2MTR)                                0.046      1.025 f
  U11011/Y (CLKNAND2X2MTR)                               0.040      1.066 r
  U1936/Y (XNOR2X2MTR)                                   0.073      1.138 r
  U2082/Y (NAND2X4MTR)                                   0.067      1.206 f
  U9157/Y (NAND3X4MTR)                                   0.057      1.263 r
  U2487/Y (MXI2X6MTR)                                    0.062      1.324 f
  U11356/Y (OAI2BB2X4MTR)                                0.067      1.392 r
  U0_BANK_TOP/vACC_1_reg_2__7_/D (DFFRHQX4MTR)           0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_34_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U9891/Y (CLKNAND2X2MTR)                                0.028      0.482 r
  U13028/Y (AND2X2MTR)                                   0.090      0.572 r
  U8688/Y (NAND3X2MTR)                                   0.082      0.654 f
  U13029/Y (NOR2X3MTR)                                   0.084      0.738 r
  U6931/Y (CLKNAND2X4MTR)                                0.059      0.798 f
  U5447/Y (NOR2X4MTR)                                    0.092      0.890 r
  U2924/Y (OAI21X3MTR)                                   0.074      0.964 f
  U212/Y (NOR2X2MTR)                                     0.125      1.089 r
  U2844/Y (INVX2MTR)                                     0.070      1.159 f
  U17164/Y (OAI211X2MTR)                                 0.107      1.266 r
  U2723/Y (AOI21X2MTR)                                   0.060      1.325 f
  U11511/Y (NOR2X1MTR)                                   0.064      1.389 r
  PIM_result_reg_34_/D (DFFRHQX2MTR)                     0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_34_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_162_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U9891/Y (CLKNAND2X2MTR)                                0.028      0.482 r
  U13028/Y (AND2X2MTR)                                   0.090      0.572 r
  U8688/Y (NAND3X2MTR)                                   0.082      0.654 f
  U13029/Y (NOR2X3MTR)                                   0.084      0.738 r
  U6931/Y (CLKNAND2X4MTR)                                0.059      0.798 f
  U5447/Y (NOR2X4MTR)                                    0.092      0.890 r
  U2924/Y (OAI21X3MTR)                                   0.074      0.964 f
  U212/Y (NOR2X2MTR)                                     0.125      1.089 r
  U2844/Y (INVX2MTR)                                     0.070      1.159 f
  U17164/Y (OAI211X2MTR)                                 0.107      1.266 r
  U2723/Y (AOI21X2MTR)                                   0.060      1.325 f
  U11509/Y (NOR2X1MTR)                                   0.064      1.389 r
  PIM_result_reg_162_/D (DFFRHQX2MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_162_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_290_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U9891/Y (CLKNAND2X2MTR)                                0.028      0.482 r
  U13028/Y (AND2X2MTR)                                   0.090      0.572 r
  U8688/Y (NAND3X2MTR)                                   0.082      0.654 f
  U13029/Y (NOR2X3MTR)                                   0.084      0.738 r
  U6931/Y (CLKNAND2X4MTR)                                0.059      0.798 f
  U5447/Y (NOR2X4MTR)                                    0.092      0.890 r
  U2924/Y (OAI21X3MTR)                                   0.074      0.964 f
  U212/Y (NOR2X2MTR)                                     0.125      1.089 r
  U2844/Y (INVX2MTR)                                     0.070      1.159 f
  U17164/Y (OAI211X2MTR)                                 0.107      1.266 r
  U2723/Y (AOI21X2MTR)                                   0.060      1.325 f
  U11508/Y (NOR2X1MTR)                                   0.064      1.389 r
  PIM_result_reg_290_/D (DFFRHQX2MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_290_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_418_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U9891/Y (CLKNAND2X2MTR)                                0.028      0.482 r
  U13028/Y (AND2X2MTR)                                   0.090      0.572 r
  U8688/Y (NAND3X2MTR)                                   0.082      0.654 f
  U13029/Y (NOR2X3MTR)                                   0.084      0.738 r
  U6931/Y (CLKNAND2X4MTR)                                0.059      0.798 f
  U5447/Y (NOR2X4MTR)                                    0.092      0.890 r
  U2924/Y (OAI21X3MTR)                                   0.074      0.964 f
  U212/Y (NOR2X2MTR)                                     0.125      1.089 r
  U2844/Y (INVX2MTR)                                     0.070      1.159 f
  U17164/Y (OAI211X2MTR)                                 0.107      1.266 r
  U2723/Y (AOI21X2MTR)                                   0.060      1.325 f
  U11510/Y (NOR2X1MTR)                                   0.064      1.389 r
  PIM_result_reg_418_/D (DFFRHQX2MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_418_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U1316/Y (CLKNAND2X2MTR)                                0.056      0.469 f
  U12705/Y (AOI21X4MTR)                                  0.079      0.548 r
  U1234/Y (NOR2X2MTR)                                    0.047      0.595 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.646 r
  U2613/Y (INVX4MTR)                                     0.030      0.676 f
  U10337/Y (CLKNAND2X4MTR)                               0.036      0.712 r
  U5105/Y (INVX4MTR)                                     0.029      0.741 f
  U16153/Y (NOR2X4MTR)                                   0.045      0.787 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U2177/Y (NAND2X4MTR)                                   0.056      0.897 r
  U8317/Y (BUFX4MTR)                                     0.079      0.976 r
  U2886/Y (NAND2X1MTR)                                   0.055      1.031 f
  U1568/Y (NAND2X1MTR)                                   0.047      1.079 r
  U5127/Y (XNOR2X2MTR)                                   0.066      1.145 r
  U5507/Y (OAI2BB1X4MTR)                                 0.109      1.254 r
  U16274/Y (OAI22X4MTR)                                  0.067      1.320 f
  U12901/Y (OAI22X2MTR)                                  0.064      1.384 r
  U0_BANK_TOP/vACC_3_reg_6__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U1316/Y (CLKNAND2X2MTR)                                0.056      0.469 f
  U12705/Y (AOI21X4MTR)                                  0.079      0.548 r
  U1234/Y (NOR2X2MTR)                                    0.047      0.595 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.646 r
  U2613/Y (INVX4MTR)                                     0.030      0.676 f
  U10337/Y (CLKNAND2X4MTR)                               0.036      0.712 r
  U5105/Y (INVX4MTR)                                     0.029      0.741 f
  U16153/Y (NOR2X4MTR)                                   0.045      0.787 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U2177/Y (NAND2X4MTR)                                   0.056      0.897 r
  U8317/Y (BUFX4MTR)                                     0.079      0.976 r
  U2886/Y (NAND2X1MTR)                                   0.055      1.031 f
  U1568/Y (NAND2X1MTR)                                   0.047      1.079 r
  U5127/Y (XNOR2X2MTR)                                   0.066      1.145 r
  U5507/Y (OAI2BB1X4MTR)                                 0.109      1.254 r
  U16274/Y (OAI22X4MTR)                                  0.067      1.320 f
  U12903/Y (OAI22X2MTR)                                  0.064      1.384 r
  U0_BANK_TOP/vACC_0_reg_6__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/Q (DFFRHQX1MTR)
                                                         0.147      0.147 f
  U882/Y (AND2X4MTR)                                     0.108      0.255 f
  U3578/Y (INVX4MTR)                                     0.043      0.298 r
  U1547/Y (OAI22X1MTR)                                   0.074      0.371 f
  U6725/Y (NAND2BX2MTR)                                  0.118      0.489 f
  U8471/Y (NOR2BX4MTR)                                   0.093      0.582 r
  U10506/Y (CLKNAND2X2MTR)                               0.068      0.650 f
  U8880/Y (INVX2MTR)                                     0.051      0.702 r
  U4631/Y (NOR2X2MTR)                                    0.050      0.751 f
  U319/Y (AOI21X4MTR)                                    0.109      0.861 r
  U12293/Y (INVX3MTR)                                    0.046      0.907 f
  U9548/Y (CLKOR2X2MTR)                                  0.103      1.010 f
  U11382/Y (NOR2X2MTR)                                   0.052      1.061 r
  U2514/Y (NAND3BX2MTR)                                  0.089      1.150 r
  U13173/Y (NAND4X6MTR)                                  0.107      1.257 f
  U19201/Y (OAI2B2X2MTR)                                 0.130      1.387 f
  U0_BANK_TOP/vACC_0_reg_2__12_/D (DFFRHQX1MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__12_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U10168/Y (INVX8MTR)                                    0.040      0.166 f
  U10151/Y (NAND2X2MTR)                                  0.062      0.228 r
  U6322/Y (INVX2MTR)                                     0.066      0.294 f
  U14444/Y (AOI22X1MTR)                                  0.095      0.389 r
  U8814/Y (NAND3X2MTR)                                   0.074      0.463 f
  U8769/Y (OR3X4MTR)                                     0.116      0.579 f
  U3346/Y (INVX2MTR)                                     0.059      0.638 r
  U495/Y (NOR2X4MTR)                                     0.047      0.685 f
  U3162/Y (INVX2MTR)                                     0.062      0.747 r
  U5572/Y (OAI21X2MTR)                                   0.082      0.829 f
  U12255/Y (AOI21X8MTR)                                  0.096      0.925 r
  U4980/Y (NAND2X4MTR)                                   0.064      0.990 f
  U5210/Y (CLKNAND2X2MTR)                                0.047      1.037 r
  U268/Y (NAND3X2MTR)                                    0.070      1.106 f
  U10058/Y (OAI21X4MTR)                                  0.097      1.203 r
  U1992/Y (OAI21X6MTR)                                   0.071      1.274 f
  U16545/Y (MXI2X6MTR)                                   0.076      1.351 r
  U11390/Y (OAI22X2MTR)                                  0.057      1.408 f
  U0_BANK_TOP/vACC_1_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_53_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U700/Y (INVX5MTR)                                      0.038      0.459 f
  U16534/Y (NAND2X2MTR)                                  0.034      0.493 r
  U13668/Y (NAND4X2MTR)                                  0.116      0.608 f
  U545/Y (INVX2MTR)                                      0.080      0.689 r
  U7725/Y (CLKNAND2X4MTR)                                0.063      0.752 f
  U8877/Y (NOR2X4MTR)                                    0.077      0.829 r
  U8186/Y (CLKNAND2X4MTR)                                0.065      0.894 f
  U7658/Y (NOR2X3MTR)                                    0.072      0.966 r
  U2914/Y (NAND2X2MTR)                                   0.093      1.059 f
  U2335/Y (INVX4MTR)                                     0.059      1.118 r
  U9492/Y (INVX2MTR)                                     0.043      1.161 f
  U11683/Y (OAI211X2MTR)                                 0.095      1.256 r
  U105/Y (AOI211X2MTR)                                   0.062      1.319 f
  U15430/Y (NOR2X1MTR)                                   0.070      1.388 r
  PIM_result_reg_53_/D (DFFRHQX2MTR)                     0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_53_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_181_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U700/Y (INVX5MTR)                                      0.038      0.459 f
  U16534/Y (NAND2X2MTR)                                  0.034      0.493 r
  U13668/Y (NAND4X2MTR)                                  0.116      0.608 f
  U545/Y (INVX2MTR)                                      0.080      0.689 r
  U7725/Y (CLKNAND2X4MTR)                                0.063      0.752 f
  U8877/Y (NOR2X4MTR)                                    0.077      0.829 r
  U8186/Y (CLKNAND2X4MTR)                                0.065      0.894 f
  U7658/Y (NOR2X3MTR)                                    0.072      0.966 r
  U2914/Y (NAND2X2MTR)                                   0.093      1.059 f
  U2335/Y (INVX4MTR)                                     0.059      1.118 r
  U9492/Y (INVX2MTR)                                     0.043      1.161 f
  U11683/Y (OAI211X2MTR)                                 0.095      1.256 r
  U105/Y (AOI211X2MTR)                                   0.062      1.319 f
  U15429/Y (NOR2X1MTR)                                   0.070      1.388 r
  PIM_result_reg_181_/D (DFFRHQX2MTR)                    0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_181_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_309_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U700/Y (INVX5MTR)                                      0.038      0.459 f
  U16534/Y (NAND2X2MTR)                                  0.034      0.493 r
  U13668/Y (NAND4X2MTR)                                  0.116      0.608 f
  U545/Y (INVX2MTR)                                      0.080      0.689 r
  U7725/Y (CLKNAND2X4MTR)                                0.063      0.752 f
  U8877/Y (NOR2X4MTR)                                    0.077      0.829 r
  U8186/Y (CLKNAND2X4MTR)                                0.065      0.894 f
  U7658/Y (NOR2X3MTR)                                    0.072      0.966 r
  U2914/Y (NAND2X2MTR)                                   0.093      1.059 f
  U2335/Y (INVX4MTR)                                     0.059      1.118 r
  U9492/Y (INVX2MTR)                                     0.043      1.161 f
  U11683/Y (OAI211X2MTR)                                 0.095      1.256 r
  U105/Y (AOI211X2MTR)                                   0.062      1.319 f
  U15428/Y (NOR2X1MTR)                                   0.070      1.388 r
  PIM_result_reg_309_/D (DFFRHQX2MTR)                    0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_309_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_437_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U700/Y (INVX5MTR)                                      0.038      0.459 f
  U16534/Y (NAND2X2MTR)                                  0.034      0.493 r
  U13668/Y (NAND4X2MTR)                                  0.116      0.608 f
  U545/Y (INVX2MTR)                                      0.080      0.689 r
  U7725/Y (CLKNAND2X4MTR)                                0.063      0.752 f
  U8877/Y (NOR2X4MTR)                                    0.077      0.829 r
  U8186/Y (CLKNAND2X4MTR)                                0.065      0.894 f
  U7658/Y (NOR2X3MTR)                                    0.072      0.966 r
  U2914/Y (NAND2X2MTR)                                   0.093      1.059 f
  U2335/Y (INVX4MTR)                                     0.059      1.118 r
  U9492/Y (INVX2MTR)                                     0.043      1.161 f
  U11683/Y (OAI211X2MTR)                                 0.095      1.256 r
  U105/Y (AOI211X2MTR)                                   0.062      1.319 f
  U15427/Y (NOR2X1MTR)                                   0.070      1.388 r
  PIM_result_reg_437_/D (DFFRHQX2MTR)                    0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_437_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1390/Y (INVX8MTR)                                     0.057      0.313 f
  U1823/Y (INVX12MTR)                                    0.059      0.372 r
  U14381/Y (NAND2X2MTR)                                  0.064      0.436 f
  U11273/Y (NOR2X4MTR)                                   0.076      0.513 r
  U7696/Y (OAI21X6MTR)                                   0.068      0.581 f
  U15855/Y (OAI2BB1X2MTR)                                0.094      0.675 f
  U7355/Y (XOR2X2MTR)                                    0.081      0.756 f
  U12049/Y (NAND2BX4MTR)                                 0.055      0.811 r
  U1777/Y (NAND2X3MTR)                                   0.062      0.872 f
  U2958/Y (OAI21X4MTR)                                   0.088      0.960 r
  U1776/Y (OAI2BB1X4MTR)                                 0.069      1.030 f
  U6409/Y (OAI2BB1X4MTR)                                 0.096      1.125 f
  U10147/Y (XOR2X8MTR)                                   0.077      1.202 f
  U6829/Y (NAND3BX2MTR)                                  0.119      1.321 f
  U6364/Y (NOR2X1MTR)                                    0.069      1.390 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_363_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U698/Y (BUFX8MTR)                                      0.082      0.454 f
  U672/Y (INVX4MTR)                                      0.049      0.503 r
  U16909/Y (CLKNAND2X2MTR)                               0.046      0.549 f
  U16911/Y (NAND4X2MTR)                                  0.062      0.611 r
  U9804/Y (INVX2MTR)                                     0.058      0.669 f
  U7305/Y (NAND2X6MTR)                                   0.061      0.730 r
  U9072/Y (NOR2X8MTR)                                    0.037      0.768 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.832 r
  U2334/Y (AND2X2MTR)                                    0.128      0.960 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.045 f
  U960/Y (NOR3X4MTR)                                     0.127      1.172 r
  U2737/Y (NOR2X1MTR)                                    0.065      1.237 f
  U4833/Y (NOR2BX2MTR)                                   0.106      1.343 r
  U15453/Y (NOR2X1MTR)                                   0.054      1.397 f
  PIM_result_reg_363_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_363_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_235_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U698/Y (BUFX8MTR)                                      0.082      0.454 f
  U672/Y (INVX4MTR)                                      0.049      0.503 r
  U16909/Y (CLKNAND2X2MTR)                               0.046      0.549 f
  U16911/Y (NAND4X2MTR)                                  0.062      0.611 r
  U9804/Y (INVX2MTR)                                     0.058      0.669 f
  U7305/Y (NAND2X6MTR)                                   0.061      0.730 r
  U9072/Y (NOR2X8MTR)                                    0.037      0.768 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.832 r
  U2334/Y (AND2X2MTR)                                    0.128      0.960 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.045 f
  U960/Y (NOR3X4MTR)                                     0.127      1.172 r
  U2737/Y (NOR2X1MTR)                                    0.065      1.237 f
  U4833/Y (NOR2BX2MTR)                                   0.106      1.343 r
  U15455/Y (NOR2X1MTR)                                   0.054      1.397 f
  PIM_result_reg_235_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_235_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_491_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U698/Y (BUFX8MTR)                                      0.082      0.454 f
  U672/Y (INVX4MTR)                                      0.049      0.503 r
  U16909/Y (CLKNAND2X2MTR)                               0.046      0.549 f
  U16911/Y (NAND4X2MTR)                                  0.062      0.611 r
  U9804/Y (INVX2MTR)                                     0.058      0.669 f
  U7305/Y (NAND2X6MTR)                                   0.061      0.730 r
  U9072/Y (NOR2X8MTR)                                    0.037      0.768 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.832 r
  U2334/Y (AND2X2MTR)                                    0.128      0.960 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.045 f
  U960/Y (NOR3X4MTR)                                     0.127      1.172 r
  U2737/Y (NOR2X1MTR)                                    0.065      1.237 f
  U4833/Y (NOR2BX2MTR)                                   0.106      1.343 r
  U15452/Y (NOR2X1MTR)                                   0.054      1.397 f
  PIM_result_reg_491_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_491_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_107_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U698/Y (BUFX8MTR)                                      0.082      0.454 f
  U672/Y (INVX4MTR)                                      0.049      0.503 r
  U16909/Y (CLKNAND2X2MTR)                               0.046      0.549 f
  U16911/Y (NAND4X2MTR)                                  0.062      0.611 r
  U9804/Y (INVX2MTR)                                     0.058      0.669 f
  U7305/Y (NAND2X6MTR)                                   0.061      0.730 r
  U9072/Y (NOR2X8MTR)                                    0.037      0.768 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.832 r
  U2334/Y (AND2X2MTR)                                    0.128      0.960 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.045 f
  U960/Y (NOR3X4MTR)                                     0.127      1.172 r
  U2737/Y (NOR2X1MTR)                                    0.065      1.237 f
  U4833/Y (NOR2BX2MTR)                                   0.106      1.343 r
  U15454/Y (NOR2X1MTR)                                   0.054      1.397 f
  PIM_result_reg_107_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_107_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U1597/Y (INVX16MTR)                                    0.043      0.370 r
  U1231/Y (INVX10MTR)                                    0.034      0.403 f
  U4120/Y (NOR2BX4MTR)                                   0.050      0.454 r
  U10267/Y (NAND3BX4MTR)                                 0.077      0.531 r
  U7389/Y (NAND2X2MTR)                                   0.070      0.601 f
  U8301/Y (NAND2BX4MTR)                                  0.107      0.707 f
  U11102/Y (OAI2BB1X2MTR)                                0.090      0.797 f
  U16695/Y (OAI21BX4MTR)                                 0.099      0.896 f
  U9590/Y (INVX2MTR)                                     0.062      0.959 r
  U8107/Y (NOR2X2MTR)                                    0.043      1.002 f
  U2567/Y (NOR2BX4MTR)                                   0.061      1.063 r
  U2566/Y (OAI2BB1X4MTR)                                 0.057      1.120 f
  U1313/Y (NAND3X8MTR)                                   0.055      1.175 r
  U9382/Y (NAND2X6MTR)                                   0.045      1.220 f
  U4251/Y (XOR2X4MTR)                                    0.094      1.314 f
  U1306/Y (OAI22X2MTR)                                   0.068      1.382 r
  U0_BANK_TOP/vACC_3_reg_6__19_/D (DFFRHQX2MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_206_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U974/Y (CLKNAND2X2MTR)                                 0.048      0.500 r
  U973/Y (NAND4X8MTR)                                    0.111      0.611 f
  U594/Y (INVX4MTR)                                      0.061      0.672 r
  U13598/Y (NAND2X4MTR)                                  0.060      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.084      0.816 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.872 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.950 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.016 f
  U16172/Y (CLKNAND2X2MTR)                               0.044      1.059 r
  U11171/Y (NAND3BX4MTR)                                 0.073      1.132 r
  U2744/Y (NOR2X4MTR)                                    0.039      1.171 f
  U9017/Y (OAI2BB1X4MTR)                                 0.038      1.210 r
  U9352/Y (AND2X4MTR)                                    0.093      1.303 r
  U1933/Y (NOR2X4MTR)                                    0.034      1.337 f
  U15460/Y (NOR2X1MTR)                                   0.053      1.390 r
  PIM_result_reg_206_/D (DFFRHQX2MTR)                    0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_206_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_78_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U974/Y (CLKNAND2X2MTR)                                 0.048      0.500 r
  U973/Y (NAND4X8MTR)                                    0.111      0.611 f
  U594/Y (INVX4MTR)                                      0.061      0.672 r
  U13598/Y (NAND2X4MTR)                                  0.060      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.084      0.816 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.872 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.950 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.016 f
  U16172/Y (CLKNAND2X2MTR)                               0.044      1.059 r
  U11171/Y (NAND3BX4MTR)                                 0.073      1.132 r
  U2744/Y (NOR2X4MTR)                                    0.039      1.171 f
  U9017/Y (OAI2BB1X4MTR)                                 0.038      1.210 r
  U9352/Y (AND2X4MTR)                                    0.093      1.303 r
  U1933/Y (NOR2X4MTR)                                    0.034      1.337 f
  U2633/Y (NOR2X1MTR)                                    0.053      1.390 r
  PIM_result_reg_78_/D (DFFRHQX2MTR)                     0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_78_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2010/Y (NAND3X12MTR)                                  0.093      0.255 f
  U1363/Y (INVX8MTR)                                     0.064      0.319 r
  U10629/Y (INVX12MTR)                                   0.037      0.357 f
  U7111/Y (INVX6MTR)                                     0.048      0.405 r
  U10067/Y (CLKNAND2X2MTR)                               0.058      0.463 f
  U7028/Y (NAND3X4MTR)                                   0.055      0.518 r
  U1115/Y (INVX2MTR)                                     0.046      0.564 f
  U6132/Y (NOR2X8MTR)                                    0.062      0.626 r
  U6123/Y (NAND2BX4MTR)                                  0.096      0.722 r
  U714/Y (CLKNAND2X4MTR)                                 0.068      0.791 f
  U4972/Y (OAI21X6MTR)                                   0.104      0.895 r
  U6458/Y (OAI2B1X4MTR)                                  0.129      1.024 r
  U1592/Y (AOI21X2MTR)                                   0.041      1.065 f
  U11602/Y (XNOR2X2MTR)                                  0.073      1.137 f
  U12526/Y (CLKNAND2X2MTR)                               0.046      1.184 r
  U1879/Y (NAND3X4MTR)                                   0.066      1.250 f
  U1878/Y (MXI2X6MTR)                                    0.077      1.327 r
  U5067/Y (OAI22X1MTR)                                   0.076      1.403 f
  U0_BANK_TOP/vACC_0_reg_0__6_/D (DFFRHQX4MTR)           0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_334_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U974/Y (CLKNAND2X2MTR)                                 0.048      0.500 r
  U973/Y (NAND4X8MTR)                                    0.111      0.611 f
  U594/Y (INVX4MTR)                                      0.061      0.672 r
  U13598/Y (NAND2X4MTR)                                  0.060      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.084      0.816 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.872 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.950 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.016 f
  U16172/Y (CLKNAND2X2MTR)                               0.044      1.059 r
  U11171/Y (NAND3BX4MTR)                                 0.073      1.132 r
  U2744/Y (NOR2X4MTR)                                    0.039      1.171 f
  U9017/Y (OAI2BB1X4MTR)                                 0.038      1.210 r
  U9352/Y (AND2X4MTR)                                    0.093      1.303 r
  U1933/Y (NOR2X4MTR)                                    0.034      1.337 f
  U3670/Y (NOR2X1MTR)                                    0.053      1.390 r
  PIM_result_reg_334_/D (DFFRHQX2MTR)                    0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_334_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_67_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U974/Y (CLKNAND2X2MTR)                                 0.048      0.500 r
  U973/Y (NAND4X8MTR)                                    0.111      0.611 f
  U594/Y (INVX4MTR)                                      0.061      0.672 r
  U13598/Y (NAND2X4MTR)                                  0.060      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.084      0.816 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.872 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.950 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.016 f
  U4866/Y (INVX2MTR)                                     0.058      1.073 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.140 f
  U11620/Y (OAI211X2MTR)                                 0.096      1.236 r
  U10344/Y (NOR2X2MTR)                                   0.059      1.295 f
  U15693/Y (NOR2X1MTR)                                   0.051      1.346 r
  PIM_result_reg_67_/D (DFFRQX2MTR)                      0.000      1.346 r
  data arrival time                                                 1.346

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_67_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.346
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_195_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U974/Y (CLKNAND2X2MTR)                                 0.048      0.500 r
  U973/Y (NAND4X8MTR)                                    0.111      0.611 f
  U594/Y (INVX4MTR)                                      0.061      0.672 r
  U13598/Y (NAND2X4MTR)                                  0.060      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.084      0.816 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.872 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.950 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.016 f
  U4866/Y (INVX2MTR)                                     0.058      1.073 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.140 f
  U11620/Y (OAI211X2MTR)                                 0.096      1.236 r
  U10344/Y (NOR2X2MTR)                                   0.059      1.295 f
  U15659/Y (NOR2X1MTR)                                   0.051      1.346 r
  PIM_result_reg_195_/D (DFFRQX2MTR)                     0.000      1.346 r
  data arrival time                                                 1.346

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_195_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.346
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_451_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U974/Y (CLKNAND2X2MTR)                                 0.048      0.500 r
  U973/Y (NAND4X8MTR)                                    0.111      0.611 f
  U594/Y (INVX4MTR)                                      0.061      0.672 r
  U13598/Y (NAND2X4MTR)                                  0.060      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.084      0.816 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.872 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.950 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.016 f
  U4866/Y (INVX2MTR)                                     0.058      1.073 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.140 f
  U11620/Y (OAI211X2MTR)                                 0.096      1.236 r
  U10344/Y (NOR2X2MTR)                                   0.059      1.295 f
  U15589/Y (NOR2X1MTR)                                   0.051      1.346 r
  PIM_result_reg_451_/D (DFFRQX2MTR)                     0.000      1.346 r
  data arrival time                                                 1.346

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_451_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.346
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_323_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U974/Y (CLKNAND2X2MTR)                                 0.048      0.500 r
  U973/Y (NAND4X8MTR)                                    0.111      0.611 f
  U594/Y (INVX4MTR)                                      0.061      0.672 r
  U13598/Y (NAND2X4MTR)                                  0.060      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.084      0.816 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.872 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.950 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.016 f
  U4866/Y (INVX2MTR)                                     0.058      1.073 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.140 f
  U11620/Y (OAI211X2MTR)                                 0.096      1.236 r
  U10344/Y (NOR2X2MTR)                                   0.059      1.295 f
  U15624/Y (NOR2X1MTR)                                   0.051      1.346 r
  PIM_result_reg_323_/D (DFFRQX2MTR)                     0.000      1.346 r
  data arrival time                                                 1.346

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_323_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.346
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_462_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U974/Y (CLKNAND2X2MTR)                                 0.048      0.500 r
  U973/Y (NAND4X8MTR)                                    0.111      0.611 f
  U594/Y (INVX4MTR)                                      0.061      0.672 r
  U13598/Y (NAND2X4MTR)                                  0.060      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.084      0.816 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.872 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.950 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.016 f
  U16172/Y (CLKNAND2X2MTR)                               0.044      1.059 r
  U11171/Y (NAND3BX4MTR)                                 0.073      1.132 r
  U2744/Y (NOR2X4MTR)                                    0.039      1.171 f
  U9017/Y (OAI2BB1X4MTR)                                 0.038      1.210 r
  U9352/Y (AND2X4MTR)                                    0.093      1.303 r
  U1933/Y (NOR2X4MTR)                                    0.034      1.337 f
  U15426/Y (NOR2X1MTR)                                   0.053      1.390 r
  PIM_result_reg_462_/D (DFFRHQX2MTR)                    0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_462_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_92_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U12074/Y (BUFX16MTR)                                   0.081      0.453 f
  U12072/Y (INVX6MTR)                                    0.042      0.495 r
  U10965/Y (CLKNAND2X2MTR)                               0.040      0.535 f
  U4013/Y (AND2X2MTR)                                    0.094      0.628 f
  U12206/Y (OAI211X4MTR)                                 0.050      0.679 r
  U12322/Y (NOR2X1MTR)                                   0.070      0.748 f
  U16155/Y (NAND2X2MTR)                                  0.053      0.802 r
  U13205/Y (NOR2X2MTR)                                   0.038      0.839 f
  U1521/Y (NAND3X4MTR)                                   0.041      0.881 r
  U12312/Y (INVX3MTR)                                    0.036      0.917 f
  U7642/Y (NAND2X2MTR)                                   0.049      0.966 r
  U1512/Y (CLKNAND2X4MTR)                                0.055      1.021 f
  U9541/Y (NOR3X4MTR)                                    0.109      1.130 r
  U10993/Y (OAI21X3MTR)                                  0.076      1.206 f
  U17708/Y (AOI211X4MTR)                                 0.145      1.351 r
  U5850/Y (NOR2X1MTR)                                    0.059      1.410 f
  PIM_result_reg_92_/D (DFFRHQX4MTR)                     0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_92_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_220_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U12074/Y (BUFX16MTR)                                   0.081      0.453 f
  U12072/Y (INVX6MTR)                                    0.042      0.495 r
  U10965/Y (CLKNAND2X2MTR)                               0.040      0.535 f
  U4013/Y (AND2X2MTR)                                    0.094      0.628 f
  U12206/Y (OAI211X4MTR)                                 0.050      0.679 r
  U12322/Y (NOR2X1MTR)                                   0.070      0.748 f
  U16155/Y (NAND2X2MTR)                                  0.053      0.802 r
  U13205/Y (NOR2X2MTR)                                   0.038      0.839 f
  U1521/Y (NAND3X4MTR)                                   0.041      0.881 r
  U12312/Y (INVX3MTR)                                    0.036      0.917 f
  U7642/Y (NAND2X2MTR)                                   0.049      0.966 r
  U1512/Y (CLKNAND2X4MTR)                                0.055      1.021 f
  U9541/Y (NOR3X4MTR)                                    0.109      1.130 r
  U10993/Y (OAI21X3MTR)                                  0.076      1.206 f
  U17708/Y (AOI211X4MTR)                                 0.145      1.351 r
  U5849/Y (NOR2X1MTR)                                    0.059      1.410 f
  PIM_result_reg_220_/D (DFFRHQX4MTR)                    0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_220_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_348_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U12074/Y (BUFX16MTR)                                   0.081      0.453 f
  U12072/Y (INVX6MTR)                                    0.042      0.495 r
  U10965/Y (CLKNAND2X2MTR)                               0.040      0.535 f
  U4013/Y (AND2X2MTR)                                    0.094      0.628 f
  U12206/Y (OAI211X4MTR)                                 0.050      0.679 r
  U12322/Y (NOR2X1MTR)                                   0.070      0.748 f
  U16155/Y (NAND2X2MTR)                                  0.053      0.802 r
  U13205/Y (NOR2X2MTR)                                   0.038      0.839 f
  U1521/Y (NAND3X4MTR)                                   0.041      0.881 r
  U12312/Y (INVX3MTR)                                    0.036      0.917 f
  U7642/Y (NAND2X2MTR)                                   0.049      0.966 r
  U1512/Y (CLKNAND2X4MTR)                                0.055      1.021 f
  U9541/Y (NOR3X4MTR)                                    0.109      1.130 r
  U10993/Y (OAI21X3MTR)                                  0.076      1.206 f
  U17708/Y (AOI211X4MTR)                                 0.145      1.351 r
  U5854/Y (NOR2X1MTR)                                    0.059      1.410 f
  PIM_result_reg_348_/D (DFFRHQX4MTR)                    0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_348_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_476_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U12074/Y (BUFX16MTR)                                   0.081      0.453 f
  U12072/Y (INVX6MTR)                                    0.042      0.495 r
  U10965/Y (CLKNAND2X2MTR)                               0.040      0.535 f
  U4013/Y (AND2X2MTR)                                    0.094      0.628 f
  U12206/Y (OAI211X4MTR)                                 0.050      0.679 r
  U12322/Y (NOR2X1MTR)                                   0.070      0.748 f
  U16155/Y (NAND2X2MTR)                                  0.053      0.802 r
  U13205/Y (NOR2X2MTR)                                   0.038      0.839 f
  U1521/Y (NAND3X4MTR)                                   0.041      0.881 r
  U12312/Y (INVX3MTR)                                    0.036      0.917 f
  U7642/Y (NAND2X2MTR)                                   0.049      0.966 r
  U1512/Y (CLKNAND2X4MTR)                                0.055      1.021 f
  U9541/Y (NOR3X4MTR)                                    0.109      1.130 r
  U10993/Y (OAI21X3MTR)                                  0.076      1.206 f
  U17708/Y (AOI211X4MTR)                                 0.145      1.351 r
  U5855/Y (NOR2X1MTR)                                    0.059      1.410 f
  PIM_result_reg_476_/D (DFFRHQX4MTR)                    0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_476_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2220/Y (NAND3X12MTR)                                  0.068      0.208 r
  U7548/Y (INVX1MTR)                                     0.071      0.279 f
  U1182/Y (OAI2BB1X1MTR)                                 0.116      0.395 f
  U12090/Y (NAND3BX4MTR)                                 0.113      0.508 f
  U5579/Y (CLKNAND2X4MTR)                                0.044      0.551 r
  U16243/Y (OAI2BB1X4MTR)                                0.052      0.604 f
  U6977/Y (NAND2BX4MTR)                                  0.106      0.710 f
  U639/Y (OAI21X4MTR)                                    0.104      0.813 r
  U8445/Y (CLKNAND2X4MTR)                                0.052      0.866 f
  U4157/Y (NAND2X2MTR)                                   0.057      0.923 r
  U9613/Y (INVX1MTR)                                     0.043      0.965 f
  U10315/Y (OAI2BB1X4MTR)                                0.084      1.050 f
  U303/Y (NAND2X4MTR)                                    0.034      1.084 r
  U1650/Y (XNOR2X2MTR)                                   0.076      1.159 r
  U3093/Y (CLKNAND2X4MTR)                                0.063      1.222 f
  U5451/Y (NAND2X4MTR)                                   0.044      1.266 r
  U2216/Y (OAI21X4MTR)                                   0.058      1.324 f
  U2212/Y (OAI22X2MTR)                                   0.058      1.382 r
  U0_BANK_TOP/vACC_2_reg_7__6_/D (DFFRHQX2MTR)           0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__6_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U7004/Y (BUFX16MTR)                                    0.089      0.343 r
  U4684/Y (INVX8MTR)                                     0.034      0.377 f
  U15921/Y (CLKNAND2X2MTR)                               0.031      0.407 r
  U6970/Y (NAND3X2MTR)                                   0.069      0.476 f
  U9839/Y (CLKNAND2X2MTR)                                0.058      0.534 r
  U9893/Y (INVX1MTR)                                     0.062      0.596 f
  U6545/Y (NOR2X2MTR)                                    0.122      0.718 r
  U8973/Y (NOR2BX4MTR)                                   0.060      0.778 f
  U3502/Y (NAND2X4MTR)                                   0.045      0.823 r
  U5625/Y (NAND2BX2MTR)                                  0.054      0.877 f
  U5411/Y (INVX4MTR)                                     0.041      0.918 r
  U2813/Y (OAI21X2MTR)                                   0.048      0.966 f
  U8992/Y (AOI21X2MTR)                                   0.075      1.040 r
  U1484/Y (XNOR2X2MTR)                                   0.091      1.132 r
  U2056/Y (NAND2X4MTR)                                   0.056      1.188 f
  U10357/Y (NAND3X4MTR)                                  0.062      1.250 r
  U10356/Y (MXI2X2MTR)                                   0.069      1.319 f
  U16263/Y (OAI22X2MTR)                                  0.064      1.383 r
  U0_BANK_TOP/vACC_1_reg_1__7_/D (DFFRHQX4MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U5144/Y (INVX8MTR)                                     0.046      0.319 r
  U1287/Y (INVX4MTR)                                     0.042      0.361 f
  U857/Y (CLKNAND2X2MTR)                                 0.036      0.397 r
  U4519/Y (NAND4X2MTR)                                   0.089      0.486 f
  U10372/Y (OAI2BB1X4MTR)                                0.121      0.607 f
  U4527/Y (NAND2X4MTR)                                   0.054      0.661 r
  U9300/Y (INVX4MTR)                                     0.028      0.689 f
  U5446/Y (OAI21X4MTR)                                   0.087      0.776 r
  U5476/Y (CLKNAND2X4MTR)                                0.064      0.840 f
  U2267/Y (NAND2X8MTR)                                   0.049      0.888 r
  U11611/Y (INVX3MTR)                                    0.031      0.919 f
  U5365/Y (NOR2BX1MTR)                                   0.058      0.977 r
  U8616/Y (OAI2BB1X4MTR)                                 0.111      1.089 r
  U10054/Y (NAND3X12MTR)                                 0.075      1.164 f
  U5869/Y (CLKNAND2X8MTR)                                0.054      1.218 r
  U10251/Y (NAND2X4MTR)                                  0.068      1.286 f
  U8478/Y (OAI22X1MTR)                                   0.075      1.361 r
  U0_BANK_TOP/vACC_3_reg_0__9_/D (DFFRHQX1MTR)           0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__9_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.150      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U10083/Y (INVX10MTR)                                   0.046      0.299 f
  U1348/Y (INVX16MTR)                                    0.043      0.342 r
  U2069/Y (INVX8MTR)                                     0.033      0.375 f
  U8734/Y (NAND2X2MTR)                                   0.031      0.407 r
  U10985/Y (NAND3X2MTR)                                  0.071      0.478 f
  U8363/Y (OAI21BX4MTR)                                  0.081      0.558 r
  U8359/Y (NAND2X4MTR)                                   0.061      0.619 f
  U16699/Y (AND2X6MTR)                                   0.092      0.712 f
  U11911/Y (NOR2X4MTR)                                   0.067      0.779 r
  U544/Y (AND2X6MTR)                                     0.105      0.884 r
  U2204/Y (NAND2X8MTR)                                   0.056      0.939 f
  U2118/Y (NAND2X6MTR)                                   0.044      0.983 r
  U9293/Y (OAI2BB1X4MTR)                                 0.090      1.073 r
  U2047/Y (XNOR2X2MTR)                                   0.068      1.141 r
  U4994/Y (NAND2X3MTR)                                   0.060      1.202 f
  U1879/Y (NAND3X4MTR)                                   0.059      1.261 r
  U1878/Y (MXI2X6MTR)                                    0.059      1.320 f
  U12520/Y (OAI2BB2X1MTR)                                0.069      1.389 r
  U0_BANK_TOP/vACC_2_reg_0__6_/D (DFFRHQX4MTR)           0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_155_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U12074/Y (BUFX16MTR)                                   0.081      0.453 f
  U12076/Y (INVX8MTR)                                    0.035      0.488 r
  U9924/Y (CLKNAND2X2MTR)                                0.039      0.527 f
  U3287/Y (AND2X4MTR)                                    0.077      0.604 f
  U3887/Y (AND2X4MTR)                                    0.078      0.681 f
  U11755/Y (INVX4MTR)                                    0.052      0.734 r
  U11752/Y (NOR2X2MTR)                                   0.033      0.767 f
  U3271/Y (CLKNAND2X2MTR)                                0.037      0.804 r
  U7641/Y (INVX2MTR)                                     0.036      0.839 f
  U2841/Y (CLKNAND2X4MTR)                                0.041      0.881 r
  U380/Y (INVX4MTR)                                      0.037      0.918 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.971 r
  U3084/Y (NAND3X2MTR)                                   0.077      1.047 f
  U10323/Y (NOR2X4MTR)                                   0.100      1.147 r
  U6838/Y (OAI21BX1MTR)                                  0.085      1.232 f
  U10242/Y (NOR2X2MTR)                                   0.111      1.343 r
  U11402/Y (NOR2X1MTR)                                   0.054      1.397 f
  PIM_result_reg_155_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_155_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_283_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U12074/Y (BUFX16MTR)                                   0.081      0.453 f
  U12076/Y (INVX8MTR)                                    0.035      0.488 r
  U9924/Y (CLKNAND2X2MTR)                                0.039      0.527 f
  U3287/Y (AND2X4MTR)                                    0.077      0.604 f
  U3887/Y (AND2X4MTR)                                    0.078      0.681 f
  U11755/Y (INVX4MTR)                                    0.052      0.734 r
  U11752/Y (NOR2X2MTR)                                   0.033      0.767 f
  U3271/Y (CLKNAND2X2MTR)                                0.037      0.804 r
  U7641/Y (INVX2MTR)                                     0.036      0.839 f
  U2841/Y (CLKNAND2X4MTR)                                0.041      0.881 r
  U380/Y (INVX4MTR)                                      0.037      0.918 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.971 r
  U3084/Y (NAND3X2MTR)                                   0.077      1.047 f
  U10323/Y (NOR2X4MTR)                                   0.100      1.147 r
  U6838/Y (OAI21BX1MTR)                                  0.085      1.232 f
  U10242/Y (NOR2X2MTR)                                   0.111      1.343 r
  U11404/Y (NOR2X1MTR)                                   0.054      1.397 f
  PIM_result_reg_283_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_283_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_411_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U12074/Y (BUFX16MTR)                                   0.081      0.453 f
  U12076/Y (INVX8MTR)                                    0.035      0.488 r
  U9924/Y (CLKNAND2X2MTR)                                0.039      0.527 f
  U3287/Y (AND2X4MTR)                                    0.077      0.604 f
  U3887/Y (AND2X4MTR)                                    0.078      0.681 f
  U11755/Y (INVX4MTR)                                    0.052      0.734 r
  U11752/Y (NOR2X2MTR)                                   0.033      0.767 f
  U3271/Y (CLKNAND2X2MTR)                                0.037      0.804 r
  U7641/Y (INVX2MTR)                                     0.036      0.839 f
  U2841/Y (CLKNAND2X4MTR)                                0.041      0.881 r
  U380/Y (INVX4MTR)                                      0.037      0.918 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.971 r
  U3084/Y (NAND3X2MTR)                                   0.077      1.047 f
  U10323/Y (NOR2X4MTR)                                   0.100      1.147 r
  U6838/Y (OAI21BX1MTR)                                  0.085      1.232 f
  U10242/Y (NOR2X2MTR)                                   0.111      1.343 r
  U11399/Y (NOR2X1MTR)                                   0.054      1.397 f
  PIM_result_reg_411_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_411_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_27_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U12074/Y (BUFX16MTR)                                   0.081      0.453 f
  U12076/Y (INVX8MTR)                                    0.035      0.488 r
  U9924/Y (CLKNAND2X2MTR)                                0.039      0.527 f
  U3287/Y (AND2X4MTR)                                    0.077      0.604 f
  U3887/Y (AND2X4MTR)                                    0.078      0.681 f
  U11755/Y (INVX4MTR)                                    0.052      0.734 r
  U11752/Y (NOR2X2MTR)                                   0.033      0.767 f
  U3271/Y (CLKNAND2X2MTR)                                0.037      0.804 r
  U7641/Y (INVX2MTR)                                     0.036      0.839 f
  U2841/Y (CLKNAND2X4MTR)                                0.041      0.881 r
  U380/Y (INVX4MTR)                                      0.037      0.918 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.971 r
  U3084/Y (NAND3X2MTR)                                   0.077      1.047 f
  U10323/Y (NOR2X4MTR)                                   0.100      1.147 r
  U6838/Y (OAI21BX1MTR)                                  0.085      1.232 f
  U10242/Y (NOR2X2MTR)                                   0.111      1.343 r
  U11397/Y (NOR2X1MTR)                                   0.054      1.397 f
  PIM_result_reg_27_/D (DFFRHQX2MTR)                     0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_27_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1375/Y (INVX16MTR)                                    0.057      0.313 f
  U1814/Y (INVX16MTR)                                    0.053      0.366 r
  U4560/Y (NAND2X2MTR)                                   0.070      0.436 f
  U8971/Y (NOR2X4MTR)                                    0.069      0.505 r
  U1072/Y (OAI21X3MTR)                                   0.079      0.584 f
  U953/Y (AOI21X4MTR)                                    0.100      0.685 r
  U12170/Y (OAI21X2MTR)                                  0.077      0.761 f
  U12149/Y (XNOR2X1MTR)                                  0.076      0.837 f
  U9724/Y (NOR2X2MTR)                                    0.094      0.931 r
  U4929/Y (NAND2BX2MTR)                                  0.117      1.048 r
  U8822/Y (NAND2X2MTR)                                   0.078      1.126 f
  U8022/Y (XNOR2X8MTR)                                   0.090      1.216 f
  U8020/Y (INVX2MTR)                                     0.040      1.256 r
  U2682/Y (NAND2X2MTR)                                   0.046      1.302 f
  U103/Y (NOR2X2MTR)                                     0.079      1.381 r
  U9143/Y (NOR2X2MTR)                                    0.037      1.418 f
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.094      1.421
  data required time                                                1.421
  --------------------------------------------------------------------------
  data required time                                                1.421
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U9303/Y (INVX18MTR)                                    0.029      0.403 f
  U7318/Y (INVX12MTR)                                    0.028      0.431 r
  U1244/Y (CLKNAND2X2MTR)                                0.046      0.477 f
  U9205/Y (NAND3BX4MTR)                                  0.056      0.533 r
  U8447/Y (INVX2MTR)                                     0.040      0.573 f
  U9907/Y (AOI21X4MTR)                                   0.086      0.660 r
  U13225/Y (INVX2MTR)                                    0.040      0.700 f
  U10807/Y (CLKNAND2X2MTR)                               0.060      0.760 r
  U9769/Y (NAND2X4MTR)                                   0.047      0.807 f
  U3797/Y (NOR2X2MTR)                                    0.087      0.894 r
  U6488/Y (CLKNAND2X2MTR)                                0.083      0.977 f
  U2407/Y (OAI21X6MTR)                                   0.110      1.087 r
  U6246/Y (NAND3X12MTR)                                  0.088      1.175 f
  U4444/Y (NAND2X4MTR)                                   0.045      1.220 r
  U9361/Y (XNOR2X2MTR)                                   0.097      1.317 r
  U17401/Y (OAI22X2MTR)                                  0.074      1.391 f
  U0_BANK_TOP/vACC_1_reg_1__20_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U9303/Y (INVX18MTR)                                    0.029      0.403 f
  U7318/Y (INVX12MTR)                                    0.028      0.431 r
  U1244/Y (CLKNAND2X2MTR)                                0.046      0.477 f
  U9205/Y (NAND3BX4MTR)                                  0.056      0.533 r
  U8447/Y (INVX2MTR)                                     0.040      0.573 f
  U9907/Y (AOI21X4MTR)                                   0.086      0.660 r
  U13225/Y (INVX2MTR)                                    0.040      0.700 f
  U10807/Y (CLKNAND2X2MTR)                               0.060      0.760 r
  U9769/Y (NAND2X4MTR)                                   0.047      0.807 f
  U3797/Y (NOR2X2MTR)                                    0.087      0.894 r
  U6488/Y (CLKNAND2X2MTR)                                0.083      0.977 f
  U2407/Y (OAI21X6MTR)                                   0.110      1.087 r
  U6246/Y (NAND3X12MTR)                                  0.088      1.175 f
  U4444/Y (NAND2X4MTR)                                   0.045      1.220 r
  U9361/Y (XNOR2X2MTR)                                   0.097      1.317 r
  U17399/Y (OAI22X2MTR)                                  0.074      1.391 f
  U0_BANK_TOP/vACC_3_reg_1__20_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U9303/Y (INVX18MTR)                                    0.029      0.403 f
  U7318/Y (INVX12MTR)                                    0.028      0.431 r
  U1244/Y (CLKNAND2X2MTR)                                0.046      0.477 f
  U9205/Y (NAND3BX4MTR)                                  0.056      0.533 r
  U8447/Y (INVX2MTR)                                     0.040      0.573 f
  U9907/Y (AOI21X4MTR)                                   0.086      0.660 r
  U13225/Y (INVX2MTR)                                    0.040      0.700 f
  U10807/Y (CLKNAND2X2MTR)                               0.060      0.760 r
  U9769/Y (NAND2X4MTR)                                   0.047      0.807 f
  U3797/Y (NOR2X2MTR)                                    0.087      0.894 r
  U6488/Y (CLKNAND2X2MTR)                                0.083      0.977 f
  U2407/Y (OAI21X6MTR)                                   0.110      1.087 r
  U6246/Y (NAND3X12MTR)                                  0.088      1.175 f
  U4444/Y (NAND2X4MTR)                                   0.045      1.220 r
  U9361/Y (XNOR2X2MTR)                                   0.097      1.317 r
  U10252/Y (OAI22X2MTR)                                  0.074      1.391 f
  U0_BANK_TOP/vACC_2_reg_1__20_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U9303/Y (INVX18MTR)                                    0.029      0.403 f
  U7318/Y (INVX12MTR)                                    0.028      0.431 r
  U1244/Y (CLKNAND2X2MTR)                                0.046      0.477 f
  U9205/Y (NAND3BX4MTR)                                  0.056      0.533 r
  U8447/Y (INVX2MTR)                                     0.040      0.573 f
  U9907/Y (AOI21X4MTR)                                   0.086      0.660 r
  U13225/Y (INVX2MTR)                                    0.040      0.700 f
  U10807/Y (CLKNAND2X2MTR)                               0.060      0.760 r
  U9769/Y (NAND2X4MTR)                                   0.047      0.807 f
  U3797/Y (NOR2X2MTR)                                    0.087      0.894 r
  U6488/Y (CLKNAND2X2MTR)                                0.083      0.977 f
  U2407/Y (OAI21X6MTR)                                   0.110      1.087 r
  U6246/Y (NAND3X12MTR)                                  0.088      1.175 f
  U4444/Y (NAND2X4MTR)                                   0.045      1.220 r
  U9361/Y (XNOR2X2MTR)                                   0.097      1.317 r
  U11467/Y (OAI22X2MTR)                                  0.074      1.391 f
  U0_BANK_TOP/vACC_0_reg_1__20_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U5144/Y (INVX8MTR)                                     0.046      0.319 r
  U1287/Y (INVX4MTR)                                     0.042      0.361 f
  U857/Y (CLKNAND2X2MTR)                                 0.036      0.397 r
  U4519/Y (NAND4X2MTR)                                   0.089      0.486 f
  U10372/Y (OAI2BB1X4MTR)                                0.121      0.607 f
  U4527/Y (NAND2X4MTR)                                   0.054      0.661 r
  U9300/Y (INVX4MTR)                                     0.028      0.689 f
  U5446/Y (OAI21X4MTR)                                   0.087      0.776 r
  U5476/Y (CLKNAND2X4MTR)                                0.064      0.840 f
  U2267/Y (NAND2X8MTR)                                   0.049      0.888 r
  U11611/Y (INVX3MTR)                                    0.031      0.919 f
  U5365/Y (NOR2BX1MTR)                                   0.058      0.977 r
  U8616/Y (OAI2BB1X4MTR)                                 0.111      1.089 r
  U10054/Y (NAND3X12MTR)                                 0.075      1.164 f
  U9454/Y (INVX2MTR)                                     0.053      1.217 r
  U8806/Y (NOR2X4MTR)                                    0.034      1.251 f
  U1539/Y (INVX4MTR)                                     0.031      1.281 r
  U10511/Y (NAND2X4MTR)                                  0.039      1.321 f
  U8939/Y (OAI2BB2X2MTR)                                 0.068      1.389 r
  U0_BANK_TOP/vACC_3_reg_0__16_/D (DFFRHQX4MTR)          0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1375/Y (INVX16MTR)                                    0.057      0.313 f
  U1628/Y (INVX14MTR)                                    0.058      0.370 r
  U1065/Y (NAND2X12MTR)                                  0.056      0.427 f
  U861/Y (NOR2X6MTR)                                     0.083      0.510 r
  U741/Y (XOR2X4MTR)                                     0.110      0.619 r
  U10088/Y (XOR2X8MTR)                                   0.097      0.716 r
  U16039/Y (OAI2BB1X4MTR)                                0.117      0.833 r
  U16001/Y (XNOR2X8MTR)                                  0.075      0.909 r
  U7885/Y (XNOR2X8MTR)                                   0.105      1.014 r
  U12159/Y (NOR2X8MTR)                                   0.044      1.058 f
  U12923/Y (OAI21X8MTR)                                  0.091      1.149 r
  U13303/Y (NAND2X3MTR)                                  0.047      1.196 f
  U1534/Y (CLKNAND2X2MTR)                                0.041      1.237 r
  U8664/Y (XNOR2X2MTR)                                   0.064      1.301 r
  U8663/Y (NAND2BX2MTR)                                  0.060      1.361 f
  U8661/Y (INVX1MTR)                                     0.035      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_52_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U11050/Y (INVX4MTR)                                    0.045      0.554 r
  U1009/Y (CLKNAND2X2MTR)                                0.054      0.608 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.658 r
  U12172/Y (INVX2MTR)                                    0.064      0.722 f
  U10698/Y (AND2X4MTR)                                   0.087      0.809 f
  U8186/Y (CLKNAND2X4MTR)                                0.042      0.851 r
  U7658/Y (NOR2X3MTR)                                    0.033      0.884 f
  U2914/Y (NAND2X2MTR)                                   0.069      0.953 r
  U2335/Y (INVX4MTR)                                     0.045      0.998 f
  U9492/Y (INVX2MTR)                                     0.048      1.046 r
  U6780/Y (NOR2X1MTR)                                    0.040      1.086 f
  U9432/Y (NOR4X1MTR)                                    0.221      1.307 r
  U15276/Y (NOR2X1MTR)                                   0.072      1.379 f
  PIM_result_reg_52_/D (DFFRHQX1MTR)                     0.000      1.379 f
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_52_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_180_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U11050/Y (INVX4MTR)                                    0.045      0.554 r
  U1009/Y (CLKNAND2X2MTR)                                0.054      0.608 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.658 r
  U12172/Y (INVX2MTR)                                    0.064      0.722 f
  U10698/Y (AND2X4MTR)                                   0.087      0.809 f
  U8186/Y (CLKNAND2X4MTR)                                0.042      0.851 r
  U7658/Y (NOR2X3MTR)                                    0.033      0.884 f
  U2914/Y (NAND2X2MTR)                                   0.069      0.953 r
  U2335/Y (INVX4MTR)                                     0.045      0.998 f
  U9492/Y (INVX2MTR)                                     0.048      1.046 r
  U6780/Y (NOR2X1MTR)                                    0.040      1.086 f
  U9432/Y (NOR4X1MTR)                                    0.221      1.307 r
  U15663/Y (NOR2X1MTR)                                   0.072      1.379 f
  PIM_result_reg_180_/D (DFFRHQX1MTR)                    0.000      1.379 f
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_180_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_308_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U11050/Y (INVX4MTR)                                    0.045      0.554 r
  U1009/Y (CLKNAND2X2MTR)                                0.054      0.608 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.658 r
  U12172/Y (INVX2MTR)                                    0.064      0.722 f
  U10698/Y (AND2X4MTR)                                   0.087      0.809 f
  U8186/Y (CLKNAND2X4MTR)                                0.042      0.851 r
  U7658/Y (NOR2X3MTR)                                    0.033      0.884 f
  U2914/Y (NAND2X2MTR)                                   0.069      0.953 r
  U2335/Y (INVX4MTR)                                     0.045      0.998 f
  U9492/Y (INVX2MTR)                                     0.048      1.046 r
  U6780/Y (NOR2X1MTR)                                    0.040      1.086 f
  U9432/Y (NOR4X1MTR)                                    0.221      1.307 r
  U15626/Y (NOR2X1MTR)                                   0.072      1.379 f
  PIM_result_reg_308_/D (DFFRHQX1MTR)                    0.000      1.379 f
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_308_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_436_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U11050/Y (INVX4MTR)                                    0.045      0.554 r
  U1009/Y (CLKNAND2X2MTR)                                0.054      0.608 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.658 r
  U12172/Y (INVX2MTR)                                    0.064      0.722 f
  U10698/Y (AND2X4MTR)                                   0.087      0.809 f
  U8186/Y (CLKNAND2X4MTR)                                0.042      0.851 r
  U7658/Y (NOR2X3MTR)                                    0.033      0.884 f
  U2914/Y (NAND2X2MTR)                                   0.069      0.953 r
  U2335/Y (INVX4MTR)                                     0.045      0.998 f
  U9492/Y (INVX2MTR)                                     0.048      1.046 r
  U6780/Y (NOR2X1MTR)                                    0.040      1.086 f
  U9432/Y (NOR4X1MTR)                                    0.221      1.307 r
  U15593/Y (NOR2X1MTR)                                   0.072      1.379 f
  PIM_result_reg_436_/D (DFFRHQX1MTR)                    0.000      1.379 f
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_436_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_388_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U769/Y (BUFX12MTR)                                     0.074      0.462 f
  U3349/Y (INVX8MTR)                                     0.031      0.494 r
  U17059/Y (NAND2X2MTR)                                  0.036      0.530 f
  U10793/Y (NAND2X2MTR)                                  0.045      0.574 r
  U9681/Y (AOI2BB1X4MTR)                                 0.039      0.613 f
  U12167/Y (NAND2X4MTR)                                  0.057      0.670 r
  U12055/Y (INVX3MTR)                                    0.046      0.716 f
  U8845/Y (AND2X4MTR)                                    0.086      0.803 f
  U13705/Y (AOI22X1MTR)                                  0.058      0.861 r
  U17568/Y (OAI211X1MTR)                                 0.113      0.974 f
  U7616/Y (AOI21X1MTR)                                   0.083      1.057 r
  U11541/Y (NAND3BX2MTR)                                 0.077      1.134 f
  U3702/Y (AOI211X2MTR)                                  0.180      1.314 r
  U4253/Y (NOR2X1MTR)                                    0.068      1.381 f
  PIM_result_reg_388_/D (DFFRHQX1MTR)                    0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_388_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_260_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U769/Y (BUFX12MTR)                                     0.074      0.462 f
  U3349/Y (INVX8MTR)                                     0.031      0.494 r
  U17059/Y (NAND2X2MTR)                                  0.036      0.530 f
  U10793/Y (NAND2X2MTR)                                  0.045      0.574 r
  U9681/Y (AOI2BB1X4MTR)                                 0.039      0.613 f
  U12167/Y (NAND2X4MTR)                                  0.057      0.670 r
  U12055/Y (INVX3MTR)                                    0.046      0.716 f
  U8845/Y (AND2X4MTR)                                    0.086      0.803 f
  U13705/Y (AOI22X1MTR)                                  0.058      0.861 r
  U17568/Y (OAI211X1MTR)                                 0.113      0.974 f
  U7616/Y (AOI21X1MTR)                                   0.083      1.057 r
  U11541/Y (NAND3BX2MTR)                                 0.077      1.134 f
  U3702/Y (AOI211X2MTR)                                  0.180      1.314 r
  U5335/Y (NOR2X1MTR)                                    0.068      1.381 f
  PIM_result_reg_260_/D (DFFRHQX1MTR)                    0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_260_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_132_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U769/Y (BUFX12MTR)                                     0.074      0.462 f
  U3349/Y (INVX8MTR)                                     0.031      0.494 r
  U17059/Y (NAND2X2MTR)                                  0.036      0.530 f
  U10793/Y (NAND2X2MTR)                                  0.045      0.574 r
  U9681/Y (AOI2BB1X4MTR)                                 0.039      0.613 f
  U12167/Y (NAND2X4MTR)                                  0.057      0.670 r
  U12055/Y (INVX3MTR)                                    0.046      0.716 f
  U8845/Y (AND2X4MTR)                                    0.086      0.803 f
  U13705/Y (AOI22X1MTR)                                  0.058      0.861 r
  U17568/Y (OAI211X1MTR)                                 0.113      0.974 f
  U7616/Y (AOI21X1MTR)                                   0.083      1.057 r
  U11541/Y (NAND3BX2MTR)                                 0.077      1.134 f
  U3702/Y (AOI211X2MTR)                                  0.180      1.314 r
  U6810/Y (NOR2X1MTR)                                    0.068      1.381 f
  PIM_result_reg_132_/D (DFFRHQX1MTR)                    0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_132_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U769/Y (BUFX12MTR)                                     0.074      0.462 f
  U3349/Y (INVX8MTR)                                     0.031      0.494 r
  U17059/Y (NAND2X2MTR)                                  0.036      0.530 f
  U10793/Y (NAND2X2MTR)                                  0.045      0.574 r
  U9681/Y (AOI2BB1X4MTR)                                 0.039      0.613 f
  U12167/Y (NAND2X4MTR)                                  0.057      0.670 r
  U12055/Y (INVX3MTR)                                    0.046      0.716 f
  U8845/Y (AND2X4MTR)                                    0.086      0.803 f
  U13705/Y (AOI22X1MTR)                                  0.058      0.861 r
  U17568/Y (OAI211X1MTR)                                 0.113      0.974 f
  U7616/Y (AOI21X1MTR)                                   0.083      1.057 r
  U11541/Y (NAND3BX2MTR)                                 0.077      1.134 f
  U3702/Y (AOI211X2MTR)                                  0.180      1.314 r
  U4256/Y (NOR2X1MTR)                                    0.068      1.381 f
  PIM_result_reg_4_/D (DFFRHQX1MTR)                      0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_4_/CK (DFFRHQX1MTR)                     0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U1891/Y (NOR2BX4MTR)                                   0.073      0.195 f
  U4210/Y (INVX3MTR)                                     0.050      0.245 r
  U5292/Y (NOR2X1MTR)                                    0.041      0.286 f
  U8495/Y (AOI2BB1X1MTR)                                 0.061      0.346 r
  U7896/Y (OAI22X1MTR)                                   0.067      0.413 f
  U7157/Y (NOR2X1MTR)                                    0.067      0.480 r
  U955/Y (CLKNAND2X2MTR)                                 0.059      0.539 f
  U954/Y (INVX3MTR)                                      0.056      0.595 r
  U2720/Y (NAND2X4MTR)                                   0.048      0.643 f
  U16149/Y (NOR2X4MTR)                                   0.076      0.719 r
  U6936/Y (OAI21X4MTR)                                   0.066      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.042      0.826 r
  U2934/Y (NAND2X4MTR)                                   0.051      0.877 f
  U1471/Y (NAND2X8MTR)                                   0.042      0.919 r
  U5932/Y (NAND2X6MTR)                                   0.048      0.967 f
  U1912/Y (AOI21X4MTR)                                   0.076      1.043 r
  U2375/Y (XNOR2X2MTR)                                   0.079      1.122 r
  U260/Y (NOR2X2MTR)                                     0.054      1.176 f
  U9340/Y (NOR2X4MTR)                                    0.078      1.255 r
  U7174/Y (OAI22X4MTR)                                   0.059      1.314 f
  U1861/Y (NAND2X2MTR)                                   0.042      1.356 r
  U11360/Y (OAI21X2MTR)                                  0.044      1.399 f
  U0_BANK_TOP/vACC_0_reg_6__3_/D (DFFRHQX2MTR)           0.000      1.399 f
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__3_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U2033/Y (BUFX8MTR)                                     0.101      0.357 r
  U4608/Y (NAND2X12MTR)                                  0.065      0.422 f
  U1855/Y (NOR2X8MTR)                                    0.078      0.500 r
  U738/Y (XNOR2X4MTR)                                    0.111      0.611 r
  U16493/Y (XNOR2X8MTR)                                  0.101      0.712 r
  U1105/Y (OAI21X4MTR)                                   0.056      0.769 f
  U1633/Y (OAI2BB1X4MTR)                                 0.060      0.829 r
  U1632/Y (XNOR2X8MTR)                                   0.080      0.909 r
  U7816/Y (XNOR2X8MTR)                                   0.102      1.011 r
  U258/Y (NOR2X6MTR)                                     0.049      1.060 f
  U1883/Y (OAI21X8MTR)                                   0.087      1.147 r
  U16572/Y (AOI21X8MTR)                                  0.057      1.204 f
  U15967/Y (OAI2B1X2MTR)                                 0.083      1.287 r
  U16167/Y (XNOR2X2MTR)                                  0.050      1.337 f
  U16030/Y (NOR2X2MTR)                                   0.055      1.393 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1390/Y (INVX8MTR)                                     0.079      0.338 r
  U1823/Y (INVX12MTR)                                    0.056      0.394 f
  U1127/Y (NAND2X12MTR)                                  0.051      0.445 r
  U739/Y (XNOR2X4MTR)                                    0.091      0.536 r
  U12122/Y (XOR2X8MTR)                                   0.105      0.641 r
  U16452/Y (XNOR2X8MTR)                                  0.101      0.741 r
  U11937/Y (XOR2X8MTR)                                   0.099      0.840 r
  U13596/Y (XOR2X8MTR)                                   0.092      0.933 r
  U13590/Y (XNOR2X8MTR)                                  0.105      1.038 r
  U2511/Y (NAND2X3MTR)                                   0.078      1.115 f
  U9800/Y (CLKNAND2X2MTR)                                0.061      1.176 r
  U9715/Y (AOI2B1X1MTR)                                  0.118      1.294 r
  U13178/Y (AND3X4MTR)                                   0.104      1.398 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX4MTR)
                                                         0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/Q (DFFRHQX1MTR)
                                                         0.147      0.147 f
  U882/Y (AND2X4MTR)                                     0.108      0.255 f
  U3578/Y (INVX4MTR)                                     0.043      0.298 r
  U1547/Y (OAI22X1MTR)                                   0.074      0.371 f
  U6725/Y (NAND2BX2MTR)                                  0.118      0.489 f
  U8471/Y (NOR2BX4MTR)                                   0.093      0.582 r
  U10506/Y (CLKNAND2X2MTR)                               0.068      0.650 f
  U8880/Y (INVX2MTR)                                     0.051      0.702 r
  U4631/Y (NOR2X2MTR)                                    0.050      0.751 f
  U319/Y (AOI21X4MTR)                                    0.109      0.861 r
  U12293/Y (INVX3MTR)                                    0.046      0.907 f
  U9548/Y (CLKOR2X2MTR)                                  0.103      1.010 f
  U11382/Y (NOR2X2MTR)                                   0.052      1.061 r
  U2514/Y (NAND3BX2MTR)                                  0.089      1.150 r
  U13173/Y (NAND4X6MTR)                                  0.107      1.257 f
  U19197/Y (OAI2B2X2MTR)                                 0.130      1.387 f
  U0_BANK_TOP/vACC_1_reg_2__12_/D (DFFRHQX1MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__12_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U1597/Y (INVX16MTR)                                    0.043      0.370 r
  U1231/Y (INVX10MTR)                                    0.034      0.403 f
  U4120/Y (NOR2BX4MTR)                                   0.050      0.454 r
  U10267/Y (NAND3BX4MTR)                                 0.077      0.531 r
  U7389/Y (NAND2X2MTR)                                   0.070      0.601 f
  U8301/Y (NAND2BX4MTR)                                  0.107      0.707 f
  U11102/Y (OAI2BB1X2MTR)                                0.090      0.797 f
  U16695/Y (OAI21BX4MTR)                                 0.099      0.896 f
  U9590/Y (INVX2MTR)                                     0.062      0.959 r
  U8107/Y (NOR2X2MTR)                                    0.043      1.002 f
  U2567/Y (NOR2BX4MTR)                                   0.061      1.063 r
  U2566/Y (OAI2BB1X4MTR)                                 0.057      1.120 f
  U1313/Y (NAND3X8MTR)                                   0.055      1.175 r
  U9382/Y (NAND2X6MTR)                                   0.045      1.220 f
  U4251/Y (XOR2X4MTR)                                    0.094      1.314 f
  U15401/Y (OAI22X2MTR)                                  0.068      1.382 r
  U0_BANK_TOP/vACC_1_reg_6__19_/D (DFFRHQX2MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U5726/Y (BUFX4MTR)                                     0.099      0.377 r
  U4691/Y (NAND2X2MTR)                                   0.043      0.420 f
  U13022/Y (NOR2BX2MTR)                                  0.084      0.504 f
  U4102/Y (OAI2BB1X4MTR)                                 0.084      0.588 f
  U7331/Y (NAND2X6MTR)                                   0.051      0.639 r
  U9832/Y (NAND2X4MTR)                                   0.063      0.702 f
  U548/Y (INVX4MTR)                                      0.038      0.740 r
  U12573/Y (AOI21X4MTR)                                  0.032      0.772 f
  U5168/Y (OAI21X6MTR)                                   0.092      0.865 r
  U514/Y (NAND2X6MTR)                                    0.063      0.927 f
  U1805/Y (NAND2X12MTR)                                  0.050      0.977 r
  U460/Y (INVX10MTR)                                     0.032      1.009 f
  U11700/Y (XNOR2X2MTR)                                  0.060      1.069 f
  U11650/Y (NAND2X2MTR)                                  0.055      1.124 r
  U2691/Y (NAND3X4MTR)                                   0.082      1.206 f
  U2683/Y (MXI2X4MTR)                                    0.090      1.296 r
  U8453/Y (OAI22X1MTR)                                   0.083      1.379 f
  U0_BANK_TOP/vACC_1_reg_1__0_/D (DFFRHQX1MTR)           0.000      1.379 f
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U7022/Y (CLKNAND2X16MTR)                               0.067      0.304 f
  U7011/Y (NOR2X4MTR)                                    0.090      0.393 r
  U7545/Y (AND2X4MTR)                                    0.130      0.523 r
  U12280/Y (OAI21X3MTR)                                  0.047      0.571 f
  U6529/Y (OAI2BB1X2MTR)                                 0.051      0.622 r
  U13492/S (ADDFHX4MTR)                                  0.204      0.826 f
  U13352/Y (XOR2X8MTR)                                   0.096      0.922 f
  U13342/Y (XOR2X8MTR)                                   0.091      1.013 f
  U8982/Y (NOR2X8MTR)                                    0.065      1.078 r
  U10574/Y (INVX1MTR)                                    0.052      1.130 f
  U2265/Y (CLKNAND2X2MTR)                                0.038      1.168 r
  U97/Y (XNOR2X1MTR)                                     0.100      1.268 r
  U15548/Y (NOR2BX1MTR)                                  0.099      1.367 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX1MTR)
                                                         0.000      1.367 r
  data arrival time                                                 1.367

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.367
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U2521/Y (INVX4MTR)                                     0.035      0.395 r
  U10118/Y (NAND2X2MTR)                                  0.046      0.441 f
  U12932/Y (OAI2B1X4MTR)                                 0.037      0.478 r
  U1578/Y (NOR2X3MTR)                                    0.036      0.514 f
  U5073/Y (CLKNAND2X4MTR)                                0.031      0.546 r
  U5075/Y (CLKNAND2X2MTR)                                0.059      0.604 f
  U3254/Y (INVX2MTR)                                     0.052      0.656 r
  U5536/Y (NAND2X2MTR)                                   0.079      0.735 f
  U4938/Y (CLKNAND2X2MTR)                                0.071      0.806 r
  U2120/Y (NOR2BX2MTR)                                   0.042      0.848 f
  U2119/Y (INVX2MTR)                                     0.031      0.879 r
  U12278/Y (NAND2BX1MTR)                                 0.066      0.945 r
  U4943/Y (NAND3X4MTR)                                   0.069      1.014 f
  U9592/Y (AOI21X6MTR)                                   0.067      1.082 r
  U9747/Y (XNOR2X2MTR)                                   0.083      1.165 r
  U5346/Y (NAND2X4MTR)                                   0.061      1.226 f
  U2361/Y (NAND2X4MTR)                                   0.042      1.267 r
  U2580/Y (OAI22X4MTR)                                   0.052      1.320 f
  U12993/Y (OAI2BB2X1MTR)                                0.069      1.389 r
  U0_BANK_TOP/vACC_2_reg_4__7_/D (DFFRHQX4MTR)           0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1375/Y (INVX16MTR)                                    0.057      0.313 f
  U1470/Y (INVX24MTR)                                    0.047      0.359 r
  U1160/Y (NAND2X8MTR)                                   0.052      0.411 f
  U12014/Y (NOR2X1MTR)                                   0.104      0.515 r
  U5081/Y (XNOR2X1MTR)                                   0.129      0.644 r
  U356/Y (XNOR2X1MTR)                                    0.134      0.778 f
  U1970/Y (NOR2X3MTR)                                    0.117      0.895 r
  U11741/Y (OAI21X6MTR)                                  0.070      0.965 f
  U1506/Y (AOI21X8MTR)                                   0.090      1.055 r
  U1505/Y (OAI21X8MTR)                                   0.061      1.116 f
  U1810/Y (AOI21X8MTR)                                   0.087      1.203 r
  U13069/Y (OAI2B1X2MTR)                                 0.064      1.267 f
  U2358/Y (XNOR2X2MTR)                                   0.071      1.338 f
  U1078/Y (NOR2X2MTR)                                    0.055      1.393 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2010/Y (NAND3X12MTR)                                  0.093      0.255 f
  U1363/Y (INVX8MTR)                                     0.064      0.319 r
  U5145/Y (INVX8MTR)                                     0.041      0.360 f
  U2382/Y (INVX4MTR)                                     0.033      0.393 r
  U16097/Y (OAI2BB1X2MTR)                                0.088      0.481 r
  U10257/Y (INVX2MTR)                                    0.034      0.514 f
  U2499/Y (NAND3X4MTR)                                   0.036      0.550 r
  U2199/Y (INVX2MTR)                                     0.036      0.586 f
  U8932/Y (NOR2X4MTR)                                    0.064      0.650 r
  U584/Y (NOR2X2MTR)                                     0.050      0.701 f
  U12084/Y (NOR2X1MTR)                                   0.082      0.783 r
  U461/Y (NAND2X2MTR)                                    0.080      0.863 f
  U1555/Y (NOR2X4MTR)                                    0.077      0.940 r
  U8656/Y (NAND2X4MTR)                                   0.061      1.001 f
  U1579/Y (CLKNAND2X8MTR)                                0.059      1.060 r
  U419/Y (NAND2X6MTR)                                    0.051      1.110 f
  U10021/Y (NOR2X2MTR)                                   0.077      1.188 r
  U9385/Y (NAND2X2MTR)                                   0.076      1.264 f
  U2295/Y (NAND2X6MTR)                                   0.052      1.316 r
  U13312/Y (CLKNAND2X2MTR)                               0.043      1.359 f
  U1854/Y (OAI2BB1X2MTR)                                 0.038      1.397 r
  U0_BANK_TOP/vACC_3_reg_4__4_/D (DFFRHQX4MTR)           0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U493/Y (NOR2X2MTR)                                     0.063      0.732 f
  U16654/Y (NOR2X3MTR)                                   0.081      0.814 r
  U2411/Y (NAND2X2MTR)                                   0.078      0.892 f
  U12295/Y (OA21X8MTR)                                   0.152      1.044 f
  U2201/Y (NAND2X8MTR)                                   0.047      1.091 r
  U7598/Y (NAND2X8MTR)                                   0.049      1.141 f
  U8224/Y (INVX4MTR)                                     0.038      1.179 r
  U11707/Y (NAND2X4MTR)                                  0.041      1.220 f
  U9611/Y (XNOR2X8MTR)                                   0.077      1.297 f
  U17153/Y (OAI22X2MTR)                                  0.062      1.359 r
  U0_BANK_TOP/vACC_1_reg_2__18_/D (DFFRHQX1MTR)          0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__18_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U2434/Y (INVX10MTR)                                    0.034      0.301 f
  U5397/Y (INVX18MTR)                                    0.042      0.343 r
  U1193/Y (INVX14MTR)                                    0.031      0.374 f
  U9142/Y (AOI21X3MTR)                                   0.062      0.436 r
  U1208/Y (NAND3X2MTR)                                   0.077      0.514 f
  U2003/Y (NAND2BX4MTR)                                  0.057      0.570 r
  U2002/Y (INVX3MTR)                                     0.038      0.609 f
  U2128/Y (CLKNAND2X4MTR)                                0.057      0.665 r
  U7722/Y (NAND2X3MTR)                                   0.055      0.720 f
  U7688/Y (INVX2MTR)                                     0.048      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.061      0.828 f
  U1500/Y (INVX2MTR)                                     0.053      0.881 r
  U395/Y (NAND2X2MTR)                                    0.051      0.932 f
  U5386/Y (NOR2X1MTR)                                    0.060      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.054      1.046 f
  U353/Y (NAND2X2MTR)                                    0.062      1.108 r
  U7085/Y (NAND3X8MTR)                                   0.083      1.191 f
  U9623/Y (NAND2X6MTR)                                   0.052      1.243 r
  U10276/Y (CLKNAND2X2MTR)                               0.054      1.297 f
  U2624/Y (NAND2X4MTR)                                   0.050      1.347 r
  U17620/Y (OAI22X2MTR)                                  0.046      1.393 f
  U0_BANK_TOP/vACC_3_reg_3__19_/D (DFFRHQX2MTR)          0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U493/Y (NOR2X2MTR)                                     0.063      0.732 f
  U16654/Y (NOR2X3MTR)                                   0.081      0.814 r
  U2411/Y (NAND2X2MTR)                                   0.078      0.892 f
  U12295/Y (OA21X8MTR)                                   0.152      1.044 f
  U2201/Y (NAND2X8MTR)                                   0.047      1.091 r
  U7598/Y (NAND2X8MTR)                                   0.049      1.141 f
  U8224/Y (INVX4MTR)                                     0.038      1.179 r
  U11707/Y (NAND2X4MTR)                                  0.041      1.220 f
  U9611/Y (XNOR2X8MTR)                                   0.077      1.297 f
  U17137/Y (OAI22X2MTR)                                  0.062      1.359 r
  U0_BANK_TOP/vACC_2_reg_2__18_/D (DFFRHQX1MTR)          0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__18_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U1597/Y (INVX16MTR)                                    0.043      0.370 r
  U1231/Y (INVX10MTR)                                    0.034      0.403 f
  U4120/Y (NOR2BX4MTR)                                   0.050      0.454 r
  U10267/Y (NAND3BX4MTR)                                 0.077      0.531 r
  U7389/Y (NAND2X2MTR)                                   0.070      0.601 f
  U8301/Y (NAND2BX4MTR)                                  0.107      0.707 f
  U11102/Y (OAI2BB1X2MTR)                                0.090      0.797 f
  U16695/Y (OAI21BX4MTR)                                 0.099      0.896 f
  U9590/Y (INVX2MTR)                                     0.062      0.959 r
  U8107/Y (NOR2X2MTR)                                    0.043      1.002 f
  U2567/Y (NOR2BX4MTR)                                   0.061      1.063 r
  U2566/Y (OAI2BB1X4MTR)                                 0.057      1.120 f
  U1313/Y (NAND3X8MTR)                                   0.055      1.175 r
  U9382/Y (NAND2X6MTR)                                   0.045      1.220 f
  U4251/Y (XOR2X4MTR)                                    0.094      1.314 f
  U17544/Y (OAI22X2MTR)                                  0.068      1.382 r
  U0_BANK_TOP/vACC_2_reg_6__19_/D (DFFRHQX2MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2010/Y (NAND3X12MTR)                                  0.093      0.255 f
  U1363/Y (INVX8MTR)                                     0.064      0.319 r
  U10629/Y (INVX12MTR)                                   0.037      0.357 f
  U7111/Y (INVX6MTR)                                     0.048      0.405 r
  U10067/Y (CLKNAND2X2MTR)                               0.058      0.463 f
  U7028/Y (NAND3X4MTR)                                   0.055      0.518 r
  U1115/Y (INVX2MTR)                                     0.046      0.564 f
  U6132/Y (NOR2X8MTR)                                    0.062      0.626 r
  U6123/Y (NAND2BX4MTR)                                  0.096      0.722 r
  U714/Y (CLKNAND2X4MTR)                                 0.068      0.791 f
  U4972/Y (OAI21X6MTR)                                   0.104      0.895 r
  U6458/Y (OAI2B1X4MTR)                                  0.129      1.024 r
  U1592/Y (AOI21X2MTR)                                   0.041      1.065 f
  U11602/Y (XNOR2X2MTR)                                  0.073      1.137 f
  U12526/Y (CLKNAND2X2MTR)                               0.046      1.184 r
  U1879/Y (NAND3X4MTR)                                   0.066      1.250 f
  U1878/Y (MXI2X6MTR)                                    0.077      1.327 r
  U15882/Y (OAI22X1MTR)                                  0.076      1.403 f
  U0_BANK_TOP/vACC_3_reg_0__6_/D (DFFRHQX4MTR)           0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U4876/Y (NAND2X3MTR)                                   0.067      0.737 f
  U5555/Y (OAI2B1X4MTR)                                  0.117      0.853 f
  U10218/Y (OAI2BB1X4MTR)                                0.084      0.938 f
  U8389/Y (AOI21X4MTR)                                   0.072      1.009 r
  U8712/Y (INVX2MTR)                                     0.036      1.045 f
  U8707/Y (OAI2BB1X2MTR)                                 0.091      1.136 f
  U1651/Y (OAI211X4MTR)                                  0.050      1.186 r
  U5102/Y (NAND3X3MTR)                                   0.086      1.272 f
  U17781/Y (OAI2B2X2MTR)                                 0.123      1.395 f
  U0_BANK_TOP/vACC_3_reg_2__15_/D (DFFRHQX2MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.039      0.163 f
  U12967/Y (CLKNAND2X2MTR)                               0.072      0.236 r
  U13548/Y (OAI22X2MTR)                                  0.082      0.318 f
  U9321/Y (NAND2BX2MTR)                                  0.099      0.417 f
  U12980/Y (NOR2BX2MTR)                                  0.075      0.491 r
  U16373/Y (NAND4X4MTR)                                  0.106      0.597 f
  U12973/Y (INVX2MTR)                                    0.069      0.666 r
  U12969/Y (NOR2BX8MTR)                                  0.095      0.761 r
  U573/Y (NOR2X4MTR)                                     0.044      0.804 f
  U8445/Y (CLKNAND2X4MTR)                                0.037      0.842 r
  U388/Y (AND2X4MTR)                                     0.096      0.937 r
  U403/Y (NAND2X6MTR)                                    0.056      0.993 f
  U8069/Y (XNOR2X1MTR)                                   0.075      1.068 f
  U8677/Y (OAI22X2MTR)                                   0.089      1.157 r
  U8654/Y (AOI2BB1X4MTR)                                 0.050      1.207 f
  U8017/Y (INVX2MTR)                                     0.044      1.251 r
  U16095/Y (NOR2X4MTR)                                   0.033      1.285 f
  U17205/Y (OAI22X2MTR)                                  0.050      1.334 r
  U0_BANK_TOP/vACC_3_reg_7__8_/D (DFFRQX2MTR)            0.000      1.334 r
  data arrival time                                                 1.334

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__8_/CK (DFFRQX2MTR)           0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.334
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_/Q (DFFRHQX1MTR)
                                                         0.154      0.154 f
  U11299/Y (NAND2X2MTR)                                  0.084      0.238 r
  U11274/Y (INVX2MTR)                                    0.051      0.289 f
  U5904/Y (AOI22X1MTR)                                   0.089      0.378 r
  U16187/Y (CLKNAND2X2MTR)                               0.052      0.430 f
  U9843/Y (NOR2X2MTR)                                    0.076      0.507 r
  U8457/Y (NAND2BX4MTR)                                  0.081      0.588 f
  U7829/Y (INVX2MTR)                                     0.052      0.640 r
  U9386/Y (NAND2X3MTR)                                   0.057      0.697 f
  U16203/Y (OAI2B1X8MTR)                                 0.105      0.801 f
  U8602/Y (AOI21X8MTR)                                   0.096      0.898 r
  U5889/Y (NAND2X6MTR)                                   0.065      0.962 f
  U2228/Y (AOI21X8MTR)                                   0.062      1.024 r
  U2550/Y (XNOR2X2MTR)                                   0.080      1.105 r
  U16330/Y (OAI22X4MTR)                                  0.082      1.187 f
  U2110/Y (NOR2X4MTR)                                    0.077      1.264 r
  U12574/Y (BUFX4MTR)                                    0.089      1.353 r
  U4242/Y (OAI22X2MTR)                                   0.043      1.396 f
  U0_BANK_TOP/vACC_1_reg_0__10_/D (DFFRHQX2MTR)          0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U7004/Y (BUFX16MTR)                                    0.089      0.343 r
  U4684/Y (INVX8MTR)                                     0.034      0.377 f
  U15921/Y (CLKNAND2X2MTR)                               0.031      0.407 r
  U6970/Y (NAND3X2MTR)                                   0.069      0.476 f
  U9839/Y (CLKNAND2X2MTR)                                0.058      0.534 r
  U9893/Y (INVX1MTR)                                     0.062      0.596 f
  U6545/Y (NOR2X2MTR)                                    0.122      0.718 r
  U8973/Y (NOR2BX4MTR)                                   0.060      0.778 f
  U3502/Y (NAND2X4MTR)                                   0.045      0.823 r
  U5625/Y (NAND2BX2MTR)                                  0.054      0.877 f
  U5411/Y (INVX4MTR)                                     0.041      0.918 r
  U2813/Y (OAI21X2MTR)                                   0.048      0.966 f
  U8992/Y (AOI21X2MTR)                                   0.075      1.040 r
  U1484/Y (XNOR2X2MTR)                                   0.091      1.132 r
  U2056/Y (NAND2X4MTR)                                   0.056      1.188 f
  U10357/Y (NAND3X4MTR)                                  0.062      1.250 r
  U10356/Y (MXI2X2MTR)                                   0.069      1.319 f
  U16108/Y (OAI22X2MTR)                                  0.064      1.383 r
  U0_BANK_TOP/vACC_2_reg_1__7_/D (DFFRHQX4MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U1316/Y (CLKNAND2X2MTR)                                0.056      0.469 f
  U12705/Y (AOI21X4MTR)                                  0.079      0.548 r
  U1234/Y (NOR2X2MTR)                                    0.047      0.595 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.646 r
  U4305/Y (NAND2X4MTR)                                   0.049      0.695 f
  U16607/Y (OAI2BB1X4MTR)                                0.092      0.787 f
  U2805/Y (CLKNAND2X4MTR)                                0.039      0.826 r
  U2554/Y (NAND2X4MTR)                                   0.041      0.866 f
  U6443/Y (NAND2X6MTR)                                   0.043      0.910 r
  U2664/Y (NAND2X8MTR)                                   0.057      0.967 f
  U8437/Y (NAND2X4MTR)                                   0.044      1.011 r
  U12731/Y (NAND2X4MTR)                                  0.035      1.045 f
  U3101/Y (MXI2X2MTR)                                    0.060      1.105 r
  U9327/Y (AOI2BB2X4MTR)                                 0.115      1.220 r
  U8883/Y (OAI2BB1X4MTR)                                 0.064      1.284 f
  U6455/Y (INVX2MTR)                                     0.056      1.340 r
  U6491/Y (OAI22X1MTR)                                   0.065      1.405 f
  U0_BANK_TOP/vACC_3_reg_6__15_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1375/Y (INVX16MTR)                                    0.057      0.313 f
  U1628/Y (INVX14MTR)                                    0.058      0.370 r
  U4851/Y (INVX1MTR)                                     0.040      0.410 f
  U11156/Y (NAND2BX2MTR)                                 0.098      0.509 f
  U11008/Y (NOR2X1MTR)                                   0.095      0.603 r
  U16628/Y (OAI21X2MTR)                                  0.076      0.679 f
  U9734/Y (INVX1MTR)                                     0.041      0.720 r
  U13338/Y (OAI21X2MTR)                                  0.049      0.769 f
  U1075/Y (XNOR2X2MTR)                                   0.077      0.846 f
  U1076/Y (NOR2X4MTR)                                    0.083      0.928 r
  U6429/Y (NOR2X6MTR)                                    0.043      0.972 f
  U5404/Y (INVX2MTR)                                     0.040      1.011 r
  U284/Y (AND2X6MTR)                                     0.098      1.109 r
  U10147/Y (XOR2X8MTR)                                   0.080      1.190 r
  U7611/Y (NAND2X4MTR)                                   0.051      1.241 f
  U1761/Y (INVX4MTR)                                     0.035      1.275 r
  U7943/Y (NAND3X4MTR)                                   0.053      1.329 f
  U6822/Y (NOR2X1MTR)                                    0.069      1.398 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U2434/Y (INVX10MTR)                                    0.034      0.301 f
  U5397/Y (INVX18MTR)                                    0.042      0.343 r
  U1193/Y (INVX14MTR)                                    0.031      0.374 f
  U9142/Y (AOI21X3MTR)                                   0.062      0.436 r
  U1208/Y (NAND3X2MTR)                                   0.077      0.514 f
  U2003/Y (NAND2BX4MTR)                                  0.057      0.570 r
  U2002/Y (INVX3MTR)                                     0.038      0.609 f
  U2128/Y (CLKNAND2X4MTR)                                0.057      0.665 r
  U7722/Y (NAND2X3MTR)                                   0.055      0.720 f
  U7688/Y (INVX2MTR)                                     0.048      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.061      0.828 f
  U1500/Y (INVX2MTR)                                     0.053      0.881 r
  U395/Y (NAND2X2MTR)                                    0.051      0.932 f
  U5386/Y (NOR2X1MTR)                                    0.060      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.054      1.046 f
  U353/Y (NAND2X2MTR)                                    0.062      1.108 r
  U7085/Y (NAND3X8MTR)                                   0.083      1.191 f
  U4950/Y (NAND2X3MTR)                                   0.054      1.245 r
  U4811/Y (CLKNAND2X4MTR)                                0.044      1.289 f
  U7183/Y (INVX4MTR)                                     0.049      1.338 r
  U9310/Y (OAI22X2MTR)                                   0.046      1.384 f
  U0_BANK_TOP/vACC_1_reg_3__21_/D (DFFRHQX1MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U1316/Y (CLKNAND2X2MTR)                                0.056      0.469 f
  U12705/Y (AOI21X4MTR)                                  0.079      0.548 r
  U1234/Y (NOR2X2MTR)                                    0.047      0.595 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.646 r
  U4305/Y (NAND2X4MTR)                                   0.049      0.695 f
  U16607/Y (OAI2BB1X4MTR)                                0.092      0.787 f
  U2805/Y (CLKNAND2X4MTR)                                0.039      0.826 r
  U2554/Y (NAND2X4MTR)                                   0.041      0.866 f
  U6443/Y (NAND2X6MTR)                                   0.043      0.910 r
  U2664/Y (NAND2X8MTR)                                   0.057      0.967 f
  U8437/Y (NAND2X4MTR)                                   0.044      1.011 r
  U12731/Y (NAND2X4MTR)                                  0.035      1.045 f
  U3101/Y (MXI2X2MTR)                                    0.060      1.105 r
  U9327/Y (AOI2BB2X4MTR)                                 0.115      1.220 r
  U8883/Y (OAI2BB1X4MTR)                                 0.064      1.284 f
  U6455/Y (INVX2MTR)                                     0.056      1.340 r
  U6495/Y (OAI22X1MTR)                                   0.065      1.405 f
  U0_BANK_TOP/vACC_2_reg_6__15_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U1597/Y (INVX16MTR)                                    0.036      0.304 f
  U1231/Y (INVX10MTR)                                    0.039      0.343 r
  U9348/Y (OAI2B2X4MTR)                                  0.048      0.391 f
  U12116/Y (AOI21X4MTR)                                  0.070      0.461 r
  U12823/Y (OAI2BB1X4MTR)                                0.061      0.523 f
  U2468/Y (NAND2X4MTR)                                   0.043      0.566 r
  U8591/Y (INVX4MTR)                                     0.032      0.598 f
  U16673/Y (NOR2X2MTR)                                   0.088      0.686 r
  U723/Y (NOR2X2MTR)                                     0.055      0.741 f
  U1806/Y (AND2X4MTR)                                    0.087      0.828 f
  U1944/Y (NOR2BX8MTR)                                   0.077      0.905 r
  U12917/Y (OAI21X6MTR)                                  0.058      0.963 f
  U305/Y (INVX4MTR)                                      0.042      1.005 r
  U412/Y (NAND2X6MTR)                                    0.064      1.069 f
  U2034/Y (NAND2X4MTR)                                   0.044      1.113 r
  U2139/Y (INVX4MTR)                                     0.033      1.146 f
  U1784/Y (AOI21X2MTR)                                   0.073      1.218 r
  U16507/Y (OAI2B11X4MTR)                                0.090      1.308 f
  U9093/Y (OAI2B1X8MTR)                                  0.050      1.358 r
  U11293/Y (OAI22X2MTR)                                  0.054      1.412 f
  U0_BANK_TOP/vACC_2_reg_7__5_/D (DFFRHQX4MTR)           0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_326_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U2151/Y (INVX8MTR)                                     0.033      0.231 r
  U11225/Y (NAND2X4MTR)                                  0.046      0.276 f
  U16146/Y (NAND2X8MTR)                                  0.049      0.325 r
  U1157/Y (BUFX6MTR)                                     0.071      0.395 r
  U16953/Y (INVX2MTR)                                    0.060      0.455 f
  U4079/Y (CLKNAND2X2MTR)                                0.045      0.500 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.577 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.682 r
  U8286/Y (CLKNAND2X2MTR)                                0.054      0.737 f
  U6402/Y (NOR2X1MTR)                                    0.086      0.823 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3748/Y (INVX1MTR)                                     0.050      1.044 f
  U5887/Y (NOR2X2MTR)                                    0.088      1.132 r
  U5357/Y (OAI21X2MTR)                                   0.073      1.205 f
  U5340/Y (AND3X2MTR)                                    0.130      1.334 f
  U15622/Y (NOR2X1MTR)                                   0.055      1.390 r
  PIM_result_reg_326_/D (DFFRHQX2MTR)                    0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_326_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_70_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U2151/Y (INVX8MTR)                                     0.033      0.231 r
  U11225/Y (NAND2X4MTR)                                  0.046      0.276 f
  U16146/Y (NAND2X8MTR)                                  0.049      0.325 r
  U1157/Y (BUFX6MTR)                                     0.071      0.395 r
  U16953/Y (INVX2MTR)                                    0.060      0.455 f
  U4079/Y (CLKNAND2X2MTR)                                0.045      0.500 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.577 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.682 r
  U8286/Y (CLKNAND2X2MTR)                                0.054      0.737 f
  U6402/Y (NOR2X1MTR)                                    0.086      0.823 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3748/Y (INVX1MTR)                                     0.050      1.044 f
  U5887/Y (NOR2X2MTR)                                    0.088      1.132 r
  U5357/Y (OAI21X2MTR)                                   0.073      1.205 f
  U5340/Y (AND3X2MTR)                                    0.130      1.334 f
  U15691/Y (NOR2X1MTR)                                   0.055      1.390 r
  PIM_result_reg_70_/D (DFFRHQX2MTR)                     0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_70_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_198_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U2151/Y (INVX8MTR)                                     0.033      0.231 r
  U11225/Y (NAND2X4MTR)                                  0.046      0.276 f
  U16146/Y (NAND2X8MTR)                                  0.049      0.325 r
  U1157/Y (BUFX6MTR)                                     0.071      0.395 r
  U16953/Y (INVX2MTR)                                    0.060      0.455 f
  U4079/Y (CLKNAND2X2MTR)                                0.045      0.500 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.577 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.682 r
  U8286/Y (CLKNAND2X2MTR)                                0.054      0.737 f
  U6402/Y (NOR2X1MTR)                                    0.086      0.823 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3748/Y (INVX1MTR)                                     0.050      1.044 f
  U5887/Y (NOR2X2MTR)                                    0.088      1.132 r
  U5357/Y (OAI21X2MTR)                                   0.073      1.205 f
  U5340/Y (AND3X2MTR)                                    0.130      1.334 f
  U15657/Y (NOR2X1MTR)                                   0.055      1.390 r
  PIM_result_reg_198_/D (DFFRHQX2MTR)                    0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_198_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_454_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U2151/Y (INVX8MTR)                                     0.033      0.231 r
  U11225/Y (NAND2X4MTR)                                  0.046      0.276 f
  U16146/Y (NAND2X8MTR)                                  0.049      0.325 r
  U1157/Y (BUFX6MTR)                                     0.071      0.395 r
  U16953/Y (INVX2MTR)                                    0.060      0.455 f
  U4079/Y (CLKNAND2X2MTR)                                0.045      0.500 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.577 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.682 r
  U8286/Y (CLKNAND2X2MTR)                                0.054      0.737 f
  U6402/Y (NOR2X1MTR)                                    0.086      0.823 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3748/Y (INVX1MTR)                                     0.050      1.044 f
  U5887/Y (NOR2X2MTR)                                    0.088      1.132 r
  U5357/Y (OAI21X2MTR)                                   0.073      1.205 f
  U5340/Y (AND3X2MTR)                                    0.130      1.334 f
  U15587/Y (NOR2X1MTR)                                   0.055      1.390 r
  PIM_result_reg_454_/D (DFFRHQX2MTR)                    0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_454_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U2434/Y (INVX10MTR)                                    0.034      0.301 f
  U5397/Y (INVX18MTR)                                    0.042      0.343 r
  U1193/Y (INVX14MTR)                                    0.031      0.374 f
  U9142/Y (AOI21X3MTR)                                   0.062      0.436 r
  U1208/Y (NAND3X2MTR)                                   0.077      0.514 f
  U2003/Y (NAND2BX4MTR)                                  0.057      0.570 r
  U2002/Y (INVX3MTR)                                     0.038      0.609 f
  U2128/Y (CLKNAND2X4MTR)                                0.057      0.665 r
  U7722/Y (NAND2X3MTR)                                   0.055      0.720 f
  U7688/Y (INVX2MTR)                                     0.048      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.061      0.828 f
  U1500/Y (INVX2MTR)                                     0.053      0.881 r
  U395/Y (NAND2X2MTR)                                    0.051      0.932 f
  U5386/Y (NOR2X1MTR)                                    0.060      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.054      1.046 f
  U353/Y (NAND2X2MTR)                                    0.062      1.108 r
  U7085/Y (NAND3X8MTR)                                   0.083      1.191 f
  U4950/Y (NAND2X3MTR)                                   0.054      1.245 r
  U4811/Y (CLKNAND2X4MTR)                                0.044      1.289 f
  U7183/Y (INVX4MTR)                                     0.049      1.338 r
  U8002/Y (OAI22X2MTR)                                   0.046      1.384 f
  U0_BANK_TOP/vACC_3_reg_3__21_/D (DFFRHQX1MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U1597/Y (INVX16MTR)                                    0.036      0.304 f
  U1252/Y (INVX6MTR)                                     0.041      0.345 r
  U1587/Y (INVX4MTR)                                     0.034      0.378 f
  U1480/Y (NAND2X2MTR)                                   0.031      0.409 r
  U1612/Y (NAND3X2MTR)                                   0.074      0.484 f
  U8546/Y (OAI2B1X4MTR)                                  0.083      0.567 r
  U5526/Y (CLKNAND2X4MTR)                                0.086      0.652 f
  U2595/Y (NOR2X6MTR)                                    0.075      0.727 r
  U1643/Y (OAI21X6MTR)                                   0.058      0.786 f
  U9872/Y (OAI2BB1X4MTR)                                 0.084      0.869 f
  U8950/Y (CLKNAND2X4MTR)                                0.040      0.910 r
  U2911/Y (NAND2X8MTR)                                   0.050      0.960 f
  U1403/Y (AOI21X4MTR)                                   0.083      1.043 r
  U2368/Y (XNOR2X2MTR)                                   0.085      1.127 r
  U2576/Y (NAND2X4MTR)                                   0.062      1.190 f
  U13173/Y (NAND4X6MTR)                                  0.059      1.249 r
  U19195/Y (OAI2B2X2MTR)                                 0.111      1.359 r
  U0_BANK_TOP/vACC_2_reg_2__12_/D (DFFRHQX1MTR)          0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__12_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U2434/Y (INVX10MTR)                                    0.034      0.301 f
  U5397/Y (INVX18MTR)                                    0.042      0.343 r
  U1193/Y (INVX14MTR)                                    0.031      0.374 f
  U9142/Y (AOI21X3MTR)                                   0.062      0.436 r
  U1208/Y (NAND3X2MTR)                                   0.077      0.514 f
  U2003/Y (NAND2BX4MTR)                                  0.057      0.570 r
  U2002/Y (INVX3MTR)                                     0.038      0.609 f
  U2128/Y (CLKNAND2X4MTR)                                0.057      0.665 r
  U7722/Y (NAND2X3MTR)                                   0.055      0.720 f
  U7688/Y (INVX2MTR)                                     0.048      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.061      0.828 f
  U1500/Y (INVX2MTR)                                     0.053      0.881 r
  U395/Y (NAND2X2MTR)                                    0.051      0.932 f
  U5386/Y (NOR2X1MTR)                                    0.060      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.054      1.046 f
  U353/Y (NAND2X2MTR)                                    0.062      1.108 r
  U7085/Y (NAND3X8MTR)                                   0.083      1.191 f
  U9623/Y (NAND2X6MTR)                                   0.052      1.243 r
  U10276/Y (CLKNAND2X2MTR)                               0.054      1.297 f
  U2624/Y (NAND2X4MTR)                                   0.050      1.347 r
  U17597/Y (OAI22X2MTR)                                  0.046      1.393 f
  U0_BANK_TOP/vACC_0_reg_3__19_/D (DFFRHQX2MTR)          0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1193/Y (INVX14MTR)                                    0.033      0.435 r
  U9142/Y (AOI21X3MTR)                                   0.042      0.477 f
  U1208/Y (NAND3X2MTR)                                   0.050      0.527 r
  U2003/Y (NAND2BX4MTR)                                  0.052      0.578 f
  U2002/Y (INVX3MTR)                                     0.045      0.623 r
  U2128/Y (CLKNAND2X4MTR)                                0.070      0.693 f
  U7722/Y (NAND2X3MTR)                                   0.056      0.750 r
  U7688/Y (INVX2MTR)                                     0.041      0.790 f
  U6448/Y (NAND2X2MTR)                                   0.050      0.840 r
  U1500/Y (INVX2MTR)                                     0.042      0.882 f
  U395/Y (NAND2X2MTR)                                    0.042      0.924 r
  U5386/Y (NOR2X1MTR)                                    0.040      0.964 f
  U1503/Y (AOI21X2MTR)                                   0.071      1.035 r
  U353/Y (NAND2X2MTR)                                    0.079      1.114 f
  U7085/Y (NAND3X8MTR)                                   0.067      1.181 r
  U7082/Y (INVX4MTR)                                     0.038      1.219 f
  U130/Y (NAND2X4MTR)                                    0.032      1.251 r
  U109/Y (CLKNAND2X4MTR)                                 0.050      1.301 f
  U12950/Y (OAI22X2MTR)                                  0.058      1.359 r
  U0_BANK_TOP/vACC_1_reg_3__16_/D (DFFRHQX1MTR)          0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U2521/Y (INVX4MTR)                                     0.035      0.395 r
  U10118/Y (NAND2X2MTR)                                  0.046      0.441 f
  U12932/Y (OAI2B1X4MTR)                                 0.037      0.478 r
  U1578/Y (NOR2X3MTR)                                    0.036      0.514 f
  U5073/Y (CLKNAND2X4MTR)                                0.031      0.546 r
  U5075/Y (CLKNAND2X2MTR)                                0.059      0.604 f
  U3254/Y (INVX2MTR)                                     0.052      0.656 r
  U5536/Y (NAND2X2MTR)                                   0.079      0.735 f
  U4938/Y (CLKNAND2X2MTR)                                0.071      0.806 r
  U2120/Y (NOR2BX2MTR)                                   0.042      0.848 f
  U2119/Y (INVX2MTR)                                     0.031      0.879 r
  U12278/Y (NAND2BX1MTR)                                 0.066      0.945 r
  U4943/Y (NAND3X4MTR)                                   0.069      1.014 f
  U9592/Y (AOI21X6MTR)                                   0.067      1.082 r
  U9747/Y (XNOR2X2MTR)                                   0.083      1.165 r
  U5346/Y (NAND2X4MTR)                                   0.061      1.226 f
  U2361/Y (NAND2X4MTR)                                   0.042      1.267 r
  U2580/Y (OAI22X4MTR)                                   0.052      1.320 f
  U2714/Y (OAI22X2MTR)                                   0.061      1.381 r
  U0_BANK_TOP/vACC_3_reg_4__7_/D (DFFRHQX2MTR)           0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__7_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2010/Y (NAND3X12MTR)                                  0.093      0.255 f
  U1363/Y (INVX8MTR)                                     0.064      0.319 r
  U10629/Y (INVX12MTR)                                   0.037      0.357 f
  U7111/Y (INVX6MTR)                                     0.048      0.405 r
  U10067/Y (CLKNAND2X2MTR)                               0.058      0.463 f
  U7028/Y (NAND3X4MTR)                                   0.055      0.518 r
  U1115/Y (INVX2MTR)                                     0.046      0.564 f
  U6132/Y (NOR2X8MTR)                                    0.062      0.626 r
  U6123/Y (NAND2BX4MTR)                                  0.096      0.722 r
  U714/Y (CLKNAND2X4MTR)                                 0.068      0.791 f
  U4972/Y (OAI21X6MTR)                                   0.104      0.895 r
  U6458/Y (OAI2B1X4MTR)                                  0.129      1.024 r
  U1592/Y (AOI21X2MTR)                                   0.041      1.065 f
  U11602/Y (XNOR2X2MTR)                                  0.073      1.137 f
  U12526/Y (CLKNAND2X2MTR)                               0.046      1.184 r
  U1879/Y (NAND3X4MTR)                                   0.066      1.250 f
  U1878/Y (MXI2X6MTR)                                    0.077      1.327 r
  U12522/Y (OAI22X1MTR)                                  0.076      1.403 f
  U0_BANK_TOP/vACC_1_reg_0__6_/D (DFFRHQX4MTR)           0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_/Q (DFFRHQX1MTR)
                                                         0.154      0.154 f
  U11299/Y (NAND2X2MTR)                                  0.084      0.238 r
  U11274/Y (INVX2MTR)                                    0.051      0.289 f
  U5904/Y (AOI22X1MTR)                                   0.089      0.378 r
  U16187/Y (CLKNAND2X2MTR)                               0.052      0.430 f
  U9843/Y (NOR2X2MTR)                                    0.076      0.507 r
  U8457/Y (NAND2BX4MTR)                                  0.081      0.588 f
  U7829/Y (INVX2MTR)                                     0.052      0.640 r
  U9386/Y (NAND2X3MTR)                                   0.057      0.697 f
  U16203/Y (OAI2B1X8MTR)                                 0.105      0.801 f
  U8602/Y (AOI21X8MTR)                                   0.096      0.898 r
  U5889/Y (NAND2X6MTR)                                   0.065      0.962 f
  U2228/Y (AOI21X8MTR)                                   0.062      1.024 r
  U2550/Y (XNOR2X2MTR)                                   0.080      1.105 r
  U16330/Y (OAI22X4MTR)                                  0.082      1.187 f
  U2110/Y (NOR2X4MTR)                                    0.077      1.264 r
  U12574/Y (BUFX4MTR)                                    0.089      1.353 r
  U15862/Y (OAI22X2MTR)                                  0.043      1.396 f
  U0_BANK_TOP/vACC_3_reg_0__10_/D (DFFRHQX2MTR)          0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U4876/Y (NAND2X3MTR)                                   0.067      0.737 f
  U5555/Y (OAI2B1X4MTR)                                  0.117      0.853 f
  U10218/Y (OAI2BB1X4MTR)                                0.084      0.938 f
  U8389/Y (AOI21X4MTR)                                   0.072      1.009 r
  U8712/Y (INVX2MTR)                                     0.036      1.045 f
  U8707/Y (OAI2BB1X2MTR)                                 0.091      1.136 f
  U1651/Y (OAI211X4MTR)                                  0.050      1.186 r
  U5102/Y (NAND3X3MTR)                                   0.086      1.272 f
  U17779/Y (OAI2B2X2MTR)                                 0.123      1.395 f
  U0_BANK_TOP/vACC_0_reg_2__15_/D (DFFRHQX2MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U7004/Y (BUFX16MTR)                                    0.089      0.343 r
  U1716/Y (INVX10MTR)                                    0.032      0.374 f
  U3499/Y (CLKNAND2X2MTR)                                0.030      0.405 r
  U8483/Y (INVX2MTR)                                     0.032      0.437 f
  U10774/Y (NOR3X4MTR)                                   0.113      0.550 r
  U2552/Y (OAI21X6MTR)                                   0.079      0.629 f
  U2548/Y (INVX4MTR)                                     0.041      0.669 r
  U2256/Y (NAND2X6MTR)                                   0.043      0.712 f
  U3198/Y (AOI21X4MTR)                                   0.098      0.810 r
  U13404/Y (OAI21X8MTR)                                  0.073      0.883 f
  U9057/Y (NAND2X8MTR)                                   0.046      0.929 r
  U1853/Y (NAND2X8MTR)                                   0.053      0.982 f
  U8095/Y (NAND2X2MTR)                                   0.039      1.021 r
  U238/Y (CLKNAND2X2MTR)                                 0.045      1.066 f
  U11536/Y (XNOR2X2MTR)                                  0.074      1.141 f
  U1319/Y (OAI22X4MTR)                                   0.089      1.229 r
  U15937/Y (OAI21X6MTR)                                  0.072      1.301 f
  U10270/Y (OAI22X2MTR)                                  0.058      1.360 r
  U0_BANK_TOP/vACC_3_reg_7__1_/D (DFFRHQX1MTR)           0.000      1.360 r
  data arrival time                                                 1.360

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__1_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.360
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U7004/Y (BUFX16MTR)                                    0.089      0.343 r
  U1716/Y (INVX10MTR)                                    0.032      0.374 f
  U3499/Y (CLKNAND2X2MTR)                                0.030      0.405 r
  U8483/Y (INVX2MTR)                                     0.032      0.437 f
  U10774/Y (NOR3X4MTR)                                   0.113      0.550 r
  U2552/Y (OAI21X6MTR)                                   0.079      0.629 f
  U2548/Y (INVX4MTR)                                     0.041      0.669 r
  U2256/Y (NAND2X6MTR)                                   0.043      0.712 f
  U3198/Y (AOI21X4MTR)                                   0.098      0.810 r
  U13404/Y (OAI21X8MTR)                                  0.073      0.883 f
  U9057/Y (NAND2X8MTR)                                   0.046      0.929 r
  U1853/Y (NAND2X8MTR)                                   0.053      0.982 f
  U8095/Y (NAND2X2MTR)                                   0.039      1.021 r
  U238/Y (CLKNAND2X2MTR)                                 0.045      1.066 f
  U11536/Y (XNOR2X2MTR)                                  0.074      1.141 f
  U1319/Y (OAI22X4MTR)                                   0.089      1.229 r
  U15937/Y (OAI21X6MTR)                                  0.072      1.301 f
  U10273/Y (OAI22X2MTR)                                  0.058      1.360 r
  U0_BANK_TOP/vACC_0_reg_7__1_/D (DFFRHQX1MTR)           0.000      1.360 r
  data arrival time                                                 1.360

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__1_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.360
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U9448/Y (OAI21X8MTR)                                   0.068      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.091      1.040 r
  U5890/Y (INVX4MTR)                                     0.037      1.077 f
  U9508/Y (NAND2X6MTR)                                   0.040      1.116 r
  U200/Y (INVX4MTR)                                      0.031      1.148 f
  U5350/Y (NAND2X2MTR)                                   0.043      1.191 r
  U6318/Y (OAI2B11X4MTR)                                 0.078      1.269 f
  U17167/Y (OAI22X2MTR)                                  0.065      1.333 r
  U0_BANK_TOP/vACC_2_reg_5__16_/D (DFFRQX2MTR)           0.000      1.333 r
  data arrival time                                                 1.333

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__16_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.178      1.337
  data required time                                                1.337
  --------------------------------------------------------------------------
  data required time                                                1.337
  data arrival time                                                -1.333
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_/Q (DFFRHQX1MTR)
                                                         0.154      0.154 f
  U11299/Y (NAND2X2MTR)                                  0.084      0.238 r
  U11274/Y (INVX2MTR)                                    0.051      0.289 f
  U5904/Y (AOI22X1MTR)                                   0.089      0.378 r
  U16187/Y (CLKNAND2X2MTR)                               0.052      0.430 f
  U9843/Y (NOR2X2MTR)                                    0.076      0.507 r
  U8457/Y (NAND2BX4MTR)                                  0.081      0.588 f
  U7829/Y (INVX2MTR)                                     0.052      0.640 r
  U9386/Y (NAND2X3MTR)                                   0.057      0.697 f
  U16203/Y (OAI2B1X8MTR)                                 0.105      0.801 f
  U8602/Y (AOI21X8MTR)                                   0.096      0.898 r
  U5889/Y (NAND2X6MTR)                                   0.065      0.962 f
  U2228/Y (AOI21X8MTR)                                   0.062      1.024 r
  U2550/Y (XNOR2X2MTR)                                   0.080      1.105 r
  U16330/Y (OAI22X4MTR)                                  0.082      1.187 f
  U2110/Y (NOR2X4MTR)                                    0.077      1.264 r
  U12574/Y (BUFX4MTR)                                    0.089      1.353 r
  U9302/Y (OAI22X2MTR)                                   0.043      1.396 f
  U0_BANK_TOP/vACC_2_reg_0__10_/D (DFFRHQX2MTR)          0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1375/Y (INVX16MTR)                                    0.057      0.313 f
  U1628/Y (INVX14MTR)                                    0.058      0.370 r
  U4851/Y (INVX1MTR)                                     0.040      0.410 f
  U11156/Y (NAND2BX2MTR)                                 0.098      0.509 f
  U11008/Y (NOR2X1MTR)                                   0.095      0.603 r
  U16628/Y (OAI21X2MTR)                                  0.076      0.679 f
  U9730/Y (AOI21X1MTR)                                   0.079      0.759 r
  U16630/Y (OAI21X2MTR)                                  0.061      0.819 f
  U7951/Y (XNOR2X2MTR)                                   0.058      0.878 r
  U537/Y (NOR2BX4MTR)                                    0.121      0.998 r
  U13520/Y (INVX2MTR)                                    0.051      1.049 f
  U2014/Y (NOR2X4MTR)                                    0.070      1.119 r
  U7938/Y (NOR2BX4MTR)                                   0.042      1.162 f
  U1918/Y (MXI2X4MTR)                                    0.079      1.240 r
  U1734/Y (INVX4MTR)                                     0.039      1.279 f
  U1840/Y (NAND2BX4MTR)                                  0.041      1.320 r
  U1723/Y (NOR2X4MTR)                                    0.026      1.347 f
  U76/Y (NOR2X1MTR)                                      0.046      1.393 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U1785/Y (OAI21X8MTR)                                   0.071      0.952 f
  U11100/Y (XNOR2X2MTR)                                  0.078      1.030 f
  U13007/Y (AO2B2X4MTR)                                  0.151      1.182 f
  U13011/Y (NOR2X8MTR)                                   0.064      1.245 r
  U1457/Y (CLKNAND2X4MTR)                                0.057      1.302 f
  U13585/Y (INVX4MTR)                                    0.038      1.340 r
  U17154/Y (OAI22X2MTR)                                  0.041      1.381 f
  U0_BANK_TOP/vACC_3_reg_5__8_/D (DFFRHQX1MTR)           0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__8_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U10083/Y (INVX10MTR)                                   0.046      0.299 f
  U1348/Y (INVX16MTR)                                    0.043      0.342 r
  U2069/Y (INVX8MTR)                                     0.033      0.375 f
  U8433/Y (NAND2X2MTR)                                   0.031      0.407 r
  U9059/Y (NAND3X2MTR)                                   0.088      0.495 f
  U8987/Y (OAI2BB1X4MTR)                                 0.130      0.625 f
  U10012/Y (NOR2X4MTR)                                   0.095      0.720 r
  U5007/Y (OAI21X6MTR)                                   0.074      0.794 f
  U9471/Y (AOI21X8MTR)                                   0.079      0.873 r
  U8314/Y (OAI21X6MTR)                                   0.066      0.939 f
  U9304/Y (AOI21X4MTR)                                   0.083      1.022 r
  U2417/Y (XNOR2X2MTR)                                   0.084      1.106 r
  U16246/Y (AOI22X4MTR)                                  0.083      1.188 f
  U1992/Y (OAI21X6MTR)                                   0.060      1.249 r
  U16545/Y (MXI2X6MTR)                                   0.072      1.321 f
  U8006/Y (OAI22X2MTR)                                   0.061      1.382 r
  U0_BANK_TOP/vACC_2_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U1349/Y (INVX14MTR)                                    0.038      0.411 f
  U1260/Y (INVX12MTR)                                    0.030      0.441 r
  U4505/Y (CLKNAND2X4MTR)                                0.029      0.470 f
  U854/Y (OAI2BB1X2MTR)                                  0.038      0.508 r
  U1153/Y (INVX3MTR)                                     0.029      0.537 f
  U9716/Y (NAND3X4MTR)                                   0.034      0.571 r
  U13724/Y (NAND2X6MTR)                                  0.046      0.617 f
  U13717/Y (CLKNAND2X8MTR)                               0.043      0.660 r
  U9154/Y (NOR2X4MTR)                                    0.031      0.691 f
  U9419/Y (NOR2X2MTR)                                    0.069      0.760 r
  U7130/Y (CLKNAND2X4MTR)                                0.057      0.817 f
  U6316/Y (NAND2X4MTR)                                   0.051      0.868 r
  U589/Y (NAND2X6MTR)                                    0.050      0.918 f
  U9150/Y (NAND2X8MTR)                                   0.054      0.972 r
  U5375/Y (NAND2X3MTR)                                   0.047      1.019 f
  U9435/Y (AOI22X2MTR)                                   0.092      1.111 r
  U3026/Y (OAI21X2MTR)                                   0.069      1.180 f
  U16377/Y (AOI2B1X4MTR)                                 0.088      1.268 r
  U5258/Y (OAI21X6MTR)                                   0.066      1.334 f
  U8007/Y (CLKNAND2X2MTR)                                0.039      1.373 r
  U16225/Y (OAI2BB1X2MTR)                                0.044      1.416 f
  U0_BANK_TOP/vACC_1_reg_0__3_/D (DFFRHQX4MTR)           0.000      1.416 f
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U1357/Y (BUFX14MTR)                                    0.099      0.375 f
  U1660/Y (INVX8MTR)                                     0.030      0.404 r
  U19488/Y (CLKNAND2X2MTR)                               0.034      0.438 f
  U1035/Y (OAI2B1X1MTR)                                  0.033      0.471 r
  U11378/Y (NAND2BX2MTR)                                 0.080      0.551 r
  U16335/Y (OAI2BB1X4MTR)                                0.113      0.665 r
  U6556/Y (NOR2X4MTR)                                    0.043      0.708 f
  U2437/Y (OR2X4MTR)                                     0.095      0.803 f
  U9241/Y (NOR2BX4MTR)                                   0.068      0.871 r
  U2197/Y (NAND2X6MTR)                                   0.072      0.944 f
  U1479/Y (NAND2X8MTR)                                   0.049      0.992 r
  U350/Y (AOI21X3MTR)                                    0.052      1.044 f
  U8690/Y (XNOR2X2MTR)                                   0.077      1.121 f
  U11064/Y (CLKNAND2X4MTR)                               0.046      1.167 r
  U178/Y (NAND3X6MTR)                                    0.075      1.242 f
  U119/Y (MXI2X6MTR)                                     0.084      1.326 r
  U5039/Y (OAI22X1MTR)                                   0.077      1.403 f
  U0_BANK_TOP/vACC_1_reg_2__2_/D (DFFRHQX4MTR)           0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_/Q (DFFRHQX1MTR)
                                                         0.154      0.154 f
  U11299/Y (NAND2X2MTR)                                  0.084      0.238 r
  U11274/Y (INVX2MTR)                                    0.051      0.289 f
  U5904/Y (AOI22X1MTR)                                   0.089      0.378 r
  U16187/Y (CLKNAND2X2MTR)                               0.052      0.430 f
  U9843/Y (NOR2X2MTR)                                    0.076      0.507 r
  U8457/Y (NAND2BX4MTR)                                  0.081      0.588 f
  U7829/Y (INVX2MTR)                                     0.052      0.640 r
  U9386/Y (NAND2X3MTR)                                   0.057      0.697 f
  U16203/Y (OAI2B1X8MTR)                                 0.105      0.801 f
  U8602/Y (AOI21X8MTR)                                   0.096      0.898 r
  U5889/Y (NAND2X6MTR)                                   0.065      0.962 f
  U2228/Y (AOI21X8MTR)                                   0.062      1.024 r
  U2550/Y (XNOR2X2MTR)                                   0.080      1.105 r
  U16330/Y (OAI22X4MTR)                                  0.082      1.187 f
  U2110/Y (NOR2X4MTR)                                    0.077      1.264 r
  U12574/Y (BUFX4MTR)                                    0.089      1.353 r
  U2045/Y (OAI22X2MTR)                                   0.043      1.396 f
  U0_BANK_TOP/vACC_0_reg_0__10_/D (DFFRHQX2MTR)          0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1193/Y (INVX14MTR)                                    0.033      0.435 r
  U9142/Y (AOI21X3MTR)                                   0.042      0.477 f
  U1208/Y (NAND3X2MTR)                                   0.050      0.527 r
  U2003/Y (NAND2BX4MTR)                                  0.052      0.578 f
  U2002/Y (INVX3MTR)                                     0.045      0.623 r
  U2128/Y (CLKNAND2X4MTR)                                0.070      0.693 f
  U7722/Y (NAND2X3MTR)                                   0.056      0.750 r
  U7688/Y (INVX2MTR)                                     0.041      0.790 f
  U6448/Y (NAND2X2MTR)                                   0.050      0.840 r
  U1500/Y (INVX2MTR)                                     0.042      0.882 f
  U395/Y (NAND2X2MTR)                                    0.042      0.924 r
  U5386/Y (NOR2X1MTR)                                    0.040      0.964 f
  U1503/Y (AOI21X2MTR)                                   0.071      1.035 r
  U353/Y (NAND2X2MTR)                                    0.079      1.114 f
  U7085/Y (NAND3X8MTR)                                   0.067      1.181 r
  U7082/Y (INVX4MTR)                                     0.038      1.219 f
  U130/Y (NAND2X4MTR)                                    0.032      1.251 r
  U109/Y (CLKNAND2X4MTR)                                 0.050      1.301 f
  U11357/Y (OAI22X2MTR)                                  0.058      1.359 r
  U0_BANK_TOP/vACC_0_reg_3__16_/D (DFFRHQX1MTR)          0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1193/Y (INVX14MTR)                                    0.033      0.435 r
  U9142/Y (AOI21X3MTR)                                   0.042      0.477 f
  U1208/Y (NAND3X2MTR)                                   0.050      0.527 r
  U2003/Y (NAND2BX4MTR)                                  0.052      0.578 f
  U2002/Y (INVX3MTR)                                     0.045      0.623 r
  U2128/Y (CLKNAND2X4MTR)                                0.070      0.693 f
  U7722/Y (NAND2X3MTR)                                   0.056      0.750 r
  U7688/Y (INVX2MTR)                                     0.041      0.790 f
  U6448/Y (NAND2X2MTR)                                   0.050      0.840 r
  U1500/Y (INVX2MTR)                                     0.042      0.882 f
  U395/Y (NAND2X2MTR)                                    0.042      0.924 r
  U5386/Y (NOR2X1MTR)                                    0.040      0.964 f
  U1503/Y (AOI21X2MTR)                                   0.071      1.035 r
  U353/Y (NAND2X2MTR)                                    0.079      1.114 f
  U7085/Y (NAND3X8MTR)                                   0.067      1.181 r
  U7082/Y (INVX4MTR)                                     0.038      1.219 f
  U130/Y (NAND2X4MTR)                                    0.032      1.251 r
  U109/Y (CLKNAND2X4MTR)                                 0.050      1.301 f
  U12949/Y (OAI22X2MTR)                                  0.058      1.359 r
  U0_BANK_TOP/vACC_2_reg_3__16_/D (DFFRHQX1MTR)          0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U1316/Y (CLKNAND2X2MTR)                                0.056      0.469 f
  U12705/Y (AOI21X4MTR)                                  0.079      0.548 r
  U1234/Y (NOR2X2MTR)                                    0.047      0.595 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.646 r
  U4305/Y (NAND2X4MTR)                                   0.049      0.695 f
  U16607/Y (OAI2BB1X4MTR)                                0.092      0.787 f
  U2805/Y (CLKNAND2X4MTR)                                0.039      0.826 r
  U2554/Y (NAND2X4MTR)                                   0.041      0.866 f
  U6443/Y (NAND2X6MTR)                                   0.043      0.910 r
  U2664/Y (NAND2X8MTR)                                   0.057      0.967 f
  U12904/Y (XNOR2X2MTR)                                  0.096      1.062 f
  U226/Y (AOI22X2MTR)                                    0.109      1.172 r
  U9399/Y (OAI2B1X4MTR)                                  0.067      1.239 f
  U2677/Y (OAI22X4MTR)                                   0.082      1.320 r
  U18737/Y (OAI22X2MTR)                                  0.065      1.385 f
  U0_BANK_TOP/vACC_2_reg_6__0_/D (DFFRHQX1MTR)           0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U1316/Y (CLKNAND2X2MTR)                                0.056      0.469 f
  U12705/Y (AOI21X4MTR)                                  0.079      0.548 r
  U1234/Y (NOR2X2MTR)                                    0.047      0.595 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.646 r
  U4305/Y (NAND2X4MTR)                                   0.049      0.695 f
  U16607/Y (OAI2BB1X4MTR)                                0.092      0.787 f
  U2805/Y (CLKNAND2X4MTR)                                0.039      0.826 r
  U2554/Y (NAND2X4MTR)                                   0.041      0.866 f
  U6443/Y (NAND2X6MTR)                                   0.043      0.910 r
  U2664/Y (NAND2X8MTR)                                   0.057      0.967 f
  U12904/Y (XNOR2X2MTR)                                  0.096      1.062 f
  U226/Y (AOI22X2MTR)                                    0.109      1.172 r
  U9399/Y (OAI2B1X4MTR)                                  0.067      1.239 f
  U2677/Y (OAI22X4MTR)                                   0.082      1.320 r
  U18741/Y (OAI22X2MTR)                                  0.065      1.385 f
  U0_BANK_TOP/vACC_0_reg_6__0_/D (DFFRHQX1MTR)           0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U1316/Y (CLKNAND2X2MTR)                                0.056      0.469 f
  U12705/Y (AOI21X4MTR)                                  0.079      0.548 r
  U1234/Y (NOR2X2MTR)                                    0.047      0.595 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.646 r
  U4305/Y (NAND2X4MTR)                                   0.049      0.695 f
  U16607/Y (OAI2BB1X4MTR)                                0.092      0.787 f
  U2805/Y (CLKNAND2X4MTR)                                0.039      0.826 r
  U2554/Y (NAND2X4MTR)                                   0.041      0.866 f
  U6443/Y (NAND2X6MTR)                                   0.043      0.910 r
  U2664/Y (NAND2X8MTR)                                   0.057      0.967 f
  U12904/Y (XNOR2X2MTR)                                  0.096      1.062 f
  U226/Y (AOI22X2MTR)                                    0.109      1.172 r
  U9399/Y (OAI2B1X4MTR)                                  0.067      1.239 f
  U2677/Y (OAI22X4MTR)                                   0.082      1.320 r
  U15498/Y (OAI22X2MTR)                                  0.065      1.385 f
  U0_BANK_TOP/vACC_1_reg_6__0_/D (DFFRHQX1MTR)           0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U7004/Y (BUFX16MTR)                                    0.089      0.343 r
  U1716/Y (INVX10MTR)                                    0.032      0.374 f
  U3499/Y (CLKNAND2X2MTR)                                0.030      0.405 r
  U8483/Y (INVX2MTR)                                     0.032      0.437 f
  U10774/Y (NOR3X4MTR)                                   0.113      0.550 r
  U2552/Y (OAI21X6MTR)                                   0.079      0.629 f
  U2548/Y (INVX4MTR)                                     0.041      0.669 r
  U2256/Y (NAND2X6MTR)                                   0.043      0.712 f
  U3198/Y (AOI21X4MTR)                                   0.098      0.810 r
  U13404/Y (OAI21X8MTR)                                  0.073      0.883 f
  U9057/Y (NAND2X8MTR)                                   0.046      0.929 r
  U1853/Y (NAND2X8MTR)                                   0.053      0.982 f
  U8095/Y (NAND2X2MTR)                                   0.039      1.021 r
  U238/Y (CLKNAND2X2MTR)                                 0.045      1.066 f
  U11536/Y (XNOR2X2MTR)                                  0.074      1.141 f
  U1319/Y (OAI22X4MTR)                                   0.089      1.229 r
  U15937/Y (OAI21X6MTR)                                  0.072      1.301 f
  U10287/Y (OAI22X2MTR)                                  0.058      1.360 r
  U0_BANK_TOP/vACC_1_reg_7__1_/D (DFFRHQX1MTR)           0.000      1.360 r
  data arrival time                                                 1.360

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__1_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.360
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U9782/Y (NAND2X4MTR)                                   0.040      0.603 f
  U3902/Y (INVX2MTR)                                     0.055      0.658 r
  U3094/Y (NOR2X2MTR)                                    0.049      0.706 f
  U3049/Y (NOR2X2MTR)                                    0.093      0.799 r
  U3524/Y (NAND2X2MTR)                                   0.077      0.875 f
  U6437/Y (AOI2B1X2MTR)                                  0.093      0.969 r
  U414/Y (NOR2X4MTR)                                     0.047      1.016 f
  U2732/Y (NAND2X8MTR)                                   0.053      1.070 r
  U13100/Y (NAND2X12MTR)                                 0.048      1.118 f
  U233/Y (BUFX6MTR)                                      0.093      1.211 f
  U2683/Y (MXI2X4MTR)                                    0.079      1.290 f
  U10233/Y (OAI22X2MTR)                                  0.069      1.359 r
  U0_BANK_TOP/vACC_2_reg_1__0_/D (DFFRHQX1MTR)           0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1390/Y (INVX8MTR)                                     0.079      0.338 r
  U1823/Y (INVX12MTR)                                    0.056      0.394 f
  U1207/Y (NAND2X3MTR)                                   0.048      0.443 r
  U8418/Y (NAND2X2MTR)                                   0.070      0.513 f
  U7614/Y (OAI21X6MTR)                                   0.048      0.561 r
  U993/Y (NAND2X2MTR)                                    0.060      0.621 f
  U576/Y (NAND2X4MTR)                                    0.060      0.681 r
  U10736/Y (NAND2X4MTR)                                  0.042      0.723 f
  U2384/Y (NAND2X4MTR)                                   0.040      0.763 r
  U2971/Y (XNOR2X8MTR)                                   0.073      0.836 r
  U533/Y (NOR2X6MTR)                                     0.049      0.885 f
  U2370/Y (INVX4MTR)                                     0.029      0.915 r
  U2355/Y (NAND2X2MTR)                                   0.050      0.965 f
  U1941/Y (AOI21X4MTR)                                   0.085      1.050 r
  U11693/Y (XNOR2X2MTR)                                  0.115      1.165 r
  U11637/Y (AND3X4MTR)                                   0.112      1.277 r
  U1649/Y (NAND3X4MTR)                                   0.055      1.333 f
  U1648/Y (NOR2X4MTR)                                    0.059      1.392 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_396_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U2158/Y (BUFX4MTR)                                     0.087      0.432 r
  U9696/Y (INVX3MTR)                                     0.046      0.478 f
  U9073/Y (CLKNAND2X2MTR)                                0.036      0.514 r
  U522/Y (NAND4X2MTR)                                    0.144      0.658 f
  U7669/Y (NOR2X1MTR)                                    0.096      0.755 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.848 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.939 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      0.995 f
  U4287/Y (NOR2X2MTR)                                    0.081      1.076 r
  U10575/Y (NAND2X3MTR)                                  0.063      1.138 f
  U995/Y (NAND3X4MTR)                                    0.057      1.196 r
  U2707/Y (AND2X2MTR)                                    0.111      1.307 r
  U101/Y (NOR2X4MTR)                                     0.038      1.345 f
  U2686/Y (NOR2X1MTR)                                    0.048      1.392 r
  PIM_result_reg_396_/D (DFFRHQX4MTR)                    0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_396_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2010/Y (NAND3X12MTR)                                  0.093      0.255 f
  U1363/Y (INVX8MTR)                                     0.064      0.319 r
  U5145/Y (INVX8MTR)                                     0.041      0.360 f
  U2382/Y (INVX4MTR)                                     0.033      0.393 r
  U16097/Y (OAI2BB1X2MTR)                                0.088      0.481 r
  U10257/Y (INVX2MTR)                                    0.034      0.514 f
  U2499/Y (NAND3X4MTR)                                   0.036      0.550 r
  U2199/Y (INVX2MTR)                                     0.036      0.586 f
  U8932/Y (NOR2X4MTR)                                    0.064      0.650 r
  U584/Y (NOR2X2MTR)                                     0.050      0.701 f
  U12084/Y (NOR2X1MTR)                                   0.082      0.783 r
  U461/Y (NAND2X2MTR)                                    0.080      0.863 f
  U1555/Y (NOR2X4MTR)                                    0.077      0.940 r
  U8656/Y (NAND2X4MTR)                                   0.061      1.001 f
  U1579/Y (CLKNAND2X8MTR)                                0.059      1.060 r
  U419/Y (NAND2X6MTR)                                    0.051      1.110 f
  U10021/Y (NOR2X2MTR)                                   0.077      1.188 r
  U9385/Y (NAND2X2MTR)                                   0.076      1.264 f
  U2295/Y (NAND2X6MTR)                                   0.052      1.316 r
  U13311/Y (CLKNAND2X2MTR)                               0.043      1.359 f
  U1707/Y (OAI2BB1X2MTR)                                 0.037      1.396 r
  U0_BANK_TOP/vACC_1_reg_4__4_/D (DFFRHQX4MTR)           0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2010/Y (NAND3X12MTR)                                  0.093      0.255 f
  U1363/Y (INVX8MTR)                                     0.064      0.319 r
  U5145/Y (INVX8MTR)                                     0.041      0.360 f
  U2382/Y (INVX4MTR)                                     0.033      0.393 r
  U16097/Y (OAI2BB1X2MTR)                                0.088      0.481 r
  U10257/Y (INVX2MTR)                                    0.034      0.514 f
  U2499/Y (NAND3X4MTR)                                   0.036      0.550 r
  U2199/Y (INVX2MTR)                                     0.036      0.586 f
  U8932/Y (NOR2X4MTR)                                    0.064      0.650 r
  U584/Y (NOR2X2MTR)                                     0.050      0.701 f
  U12084/Y (NOR2X1MTR)                                   0.082      0.783 r
  U461/Y (NAND2X2MTR)                                    0.080      0.863 f
  U1555/Y (NOR2X4MTR)                                    0.077      0.940 r
  U8656/Y (NAND2X4MTR)                                   0.061      1.001 f
  U1579/Y (CLKNAND2X8MTR)                                0.059      1.060 r
  U419/Y (NAND2X6MTR)                                    0.051      1.110 f
  U10021/Y (NOR2X2MTR)                                   0.077      1.188 r
  U9385/Y (NAND2X2MTR)                                   0.076      1.264 f
  U2295/Y (NAND2X6MTR)                                   0.052      1.316 r
  U13313/Y (CLKNAND2X2MTR)                               0.043      1.359 f
  U2254/Y (OAI2BB1X2MTR)                                 0.037      1.396 r
  U0_BANK_TOP/vACC_0_reg_4__4_/D (DFFRHQX4MTR)           0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_r_reg_0_/CK (DFFRQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_r_reg_0_/Q (DFFRQX1MTR)
                                                         0.270      0.270 f
  U3665/Y (INVX1MTR)                                     0.052      0.322 r
  U16350/Y (CLKNAND2X2MTR)                               0.042      0.363 f
  U4761/Y (OR2X2MTR)                                     0.122      0.485 f
  U8108/Y (INVX1MTR)                                     0.091      0.576 r
  U14744/Y (AOI22X1MTR)                                  0.098      0.674 f
  U8248/Y (AND2X1MTR)                                    0.147      0.821 f
  U2349/Y (NOR2X3MTR)                                    0.102      0.923 r
  U3010/Y (INVX2MTR)                                     0.041      0.963 f
  U11039/Y (CLKNAND2X2MTR)                               0.039      1.002 r
  U11031/Y (XNOR2X2MTR)                                  0.058      1.060 f
  U17482/Y (NAND2BX2MTR)                                 0.110      1.170 f
  U16232/Y (NOR2X2MTR)                                   0.068      1.237 r
  U7524/Y (NAND2BX2MTR)                                  0.050      1.288 f
  U16224/Y (NOR2X2MTR)                                   0.077      1.364 r
  U16219/Y (NOR2X2MTR)                                   0.037      1.401 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX2MTR)
                                                         0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U2158/Y (BUFX4MTR)                                     0.087      0.432 r
  U9696/Y (INVX3MTR)                                     0.046      0.478 f
  U9073/Y (CLKNAND2X2MTR)                                0.036      0.514 r
  U522/Y (NAND4X2MTR)                                    0.144      0.658 f
  U7669/Y (NOR2X1MTR)                                    0.096      0.755 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.848 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.939 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      0.995 f
  U4287/Y (NOR2X2MTR)                                    0.081      1.076 r
  U10575/Y (NAND2X3MTR)                                  0.063      1.138 f
  U995/Y (NAND3X4MTR)                                    0.057      1.196 r
  U2707/Y (AND2X2MTR)                                    0.111      1.307 r
  U101/Y (NOR2X4MTR)                                     0.038      1.345 f
  U11438/Y (NOR2X1MTR)                                   0.048      1.392 r
  PIM_result_reg_12_/D (DFFRHQX4MTR)                     0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_12_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_268_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U2158/Y (BUFX4MTR)                                     0.087      0.432 r
  U9696/Y (INVX3MTR)                                     0.046      0.478 f
  U9073/Y (CLKNAND2X2MTR)                                0.036      0.514 r
  U522/Y (NAND4X2MTR)                                    0.144      0.658 f
  U7669/Y (NOR2X1MTR)                                    0.096      0.755 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.848 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.939 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      0.995 f
  U4287/Y (NOR2X2MTR)                                    0.081      1.076 r
  U10575/Y (NAND2X3MTR)                                  0.063      1.138 f
  U995/Y (NAND3X4MTR)                                    0.057      1.196 r
  U2707/Y (AND2X2MTR)                                    0.111      1.307 r
  U101/Y (NOR2X4MTR)                                     0.038      1.345 f
  U10284/Y (NOR2X1MTR)                                   0.048      1.392 r
  PIM_result_reg_268_/D (DFFRHQX4MTR)                    0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_268_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1193/Y (INVX14MTR)                                    0.033      0.435 r
  U9142/Y (AOI21X3MTR)                                   0.042      0.477 f
  U1208/Y (NAND3X2MTR)                                   0.050      0.527 r
  U2003/Y (NAND2BX4MTR)                                  0.052      0.578 f
  U2002/Y (INVX3MTR)                                     0.045      0.623 r
  U2128/Y (CLKNAND2X4MTR)                                0.070      0.693 f
  U7722/Y (NAND2X3MTR)                                   0.056      0.750 r
  U7688/Y (INVX2MTR)                                     0.041      0.790 f
  U6448/Y (NAND2X2MTR)                                   0.050      0.840 r
  U1500/Y (INVX2MTR)                                     0.042      0.882 f
  U395/Y (NAND2X2MTR)                                    0.042      0.924 r
  U5386/Y (NOR2X1MTR)                                    0.040      0.964 f
  U1503/Y (AOI21X2MTR)                                   0.071      1.035 r
  U353/Y (NAND2X2MTR)                                    0.079      1.114 f
  U7085/Y (NAND3X8MTR)                                   0.067      1.181 r
  U4950/Y (NAND2X3MTR)                                   0.048      1.229 f
  U4811/Y (CLKNAND2X4MTR)                                0.039      1.268 r
  U7183/Y (INVX4MTR)                                     0.038      1.305 f
  U5836/Y (OAI22X2MTR)                                   0.052      1.358 r
  U0_BANK_TOP/vACC_2_reg_3__21_/D (DFFRHQX1MTR)          0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.153      1.362
  data required time                                                1.362
  --------------------------------------------------------------------------
  data required time                                                1.362
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U9782/Y (NAND2X4MTR)                                   0.040      0.603 f
  U3902/Y (INVX2MTR)                                     0.055      0.658 r
  U3094/Y (NOR2X2MTR)                                    0.049      0.706 f
  U3049/Y (NOR2X2MTR)                                    0.093      0.799 r
  U3524/Y (NAND2X2MTR)                                   0.077      0.875 f
  U6437/Y (AOI2B1X2MTR)                                  0.093      0.969 r
  U414/Y (NOR2X4MTR)                                     0.047      1.016 f
  U2732/Y (NAND2X8MTR)                                   0.053      1.070 r
  U243/Y (NAND2X8MTR)                                    0.045      1.115 f
  U6246/Y (NAND3X12MTR)                                  0.056      1.171 r
  U180/Y (CLKNAND2X4MTR)                                 0.057      1.227 f
  U6812/Y (XNOR2X8MTR)                                   0.084      1.311 f
  U11471/Y (OAI22X2MTR)                                  0.069      1.380 r
  U0_BANK_TOP/vACC_0_reg_1__19_/D (DFFRHQX2MTR)          0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U9782/Y (NAND2X4MTR)                                   0.040      0.603 f
  U3902/Y (INVX2MTR)                                     0.055      0.658 r
  U3094/Y (NOR2X2MTR)                                    0.049      0.706 f
  U3049/Y (NOR2X2MTR)                                    0.093      0.799 r
  U3524/Y (NAND2X2MTR)                                   0.077      0.875 f
  U6437/Y (AOI2B1X2MTR)                                  0.093      0.969 r
  U414/Y (NOR2X4MTR)                                     0.047      1.016 f
  U2732/Y (NAND2X8MTR)                                   0.053      1.070 r
  U243/Y (NAND2X8MTR)                                    0.045      1.115 f
  U6246/Y (NAND3X12MTR)                                  0.056      1.171 r
  U1833/Y (NAND2X2MTR)                                   0.046      1.217 f
  U10280/Y (NAND2X2MTR)                                  0.045      1.262 r
  U7579/Y (INVX3MTR)                                     0.042      1.304 f
  U6801/Y (OAI22X2MTR)                                   0.054      1.358 r
  U0_BANK_TOP/vACC_0_reg_1__21_/D (DFFRHQX1MTR)          0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_140_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U2158/Y (BUFX4MTR)                                     0.087      0.432 r
  U9696/Y (INVX3MTR)                                     0.046      0.478 f
  U9073/Y (CLKNAND2X2MTR)                                0.036      0.514 r
  U522/Y (NAND4X2MTR)                                    0.144      0.658 f
  U7669/Y (NOR2X1MTR)                                    0.096      0.755 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.848 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.939 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      0.995 f
  U4287/Y (NOR2X2MTR)                                    0.081      1.076 r
  U10575/Y (NAND2X3MTR)                                  0.063      1.138 f
  U995/Y (NAND3X4MTR)                                    0.057      1.196 r
  U2707/Y (AND2X2MTR)                                    0.111      1.307 r
  U101/Y (NOR2X4MTR)                                     0.038      1.345 f
  U11440/Y (NOR2X1MTR)                                   0.048      1.392 r
  PIM_result_reg_140_/D (DFFRHQX4MTR)                    0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_140_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U1597/Y (INVX16MTR)                                    0.043      0.370 r
  U2307/Y (INVX14MTR)                                    0.033      0.403 f
  U1290/Y (INVX8MTR)                                     0.033      0.436 r
  U10017/Y (NAND2X2MTR)                                  0.038      0.474 f
  U1032/Y (OAI211X2MTR)                                  0.057      0.532 r
  U5718/Y (NOR2BX4MTR)                                   0.129      0.661 r
  U10185/Y (NAND2BX4MTR)                                 0.088      0.749 r
  U5091/Y (INVX2MTR)                                     0.032      0.781 f
  U10194/Y (NOR2X2MTR)                                   0.066      0.848 r
  U12464/Y (NAND2X2MTR)                                  0.058      0.906 f
  U5912/Y (NOR2X1MTR)                                    0.070      0.976 r
  U2175/Y (NAND2X2MTR)                                   0.060      1.035 f
  U9452/Y (CLKNAND2X4MTR)                                0.052      1.088 r
  U10335/Y (CLKNAND2X2MTR)                               0.043      1.130 f
  U4819/Y (NAND2BX2MTR)                                  0.105      1.235 f
  U8281/Y (OAI2B1X4MTR)                                  0.089      1.324 r
  U9295/Y (OAI22X2MTR)                                   0.060      1.384 f
  U0_BANK_TOP/vACC_3_reg_2__16_/D (DFFRHQX1MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U10083/Y (INVX10MTR)                                   0.068      0.344 r
  U2024/Y (AND2X4MTR)                                    0.102      0.446 r
  U8491/Y (AOI21X4MTR)                                   0.028      0.475 f
  U4638/Y (NAND3X2MTR)                                   0.055      0.530 r
  U762/Y (CLKNAND2X4MTR)                                 0.043      0.573 f
  U7789/Y (INVX4MTR)                                     0.045      0.618 r
  U9784/Y (NAND2X2MTR)                                   0.053      0.671 f
  U1807/Y (OAI21X2MTR)                                   0.099      0.770 r
  U1806/Y (AND2X4MTR)                                    0.124      0.895 r
  U1944/Y (NOR2BX8MTR)                                   0.037      0.931 f
  U12917/Y (OAI21X6MTR)                                  0.066      0.997 r
  U305/Y (INVX4MTR)                                      0.037      1.034 f
  U412/Y (NAND2X6MTR)                                    0.054      1.088 r
  U2319/Y (NAND2X8MTR)                                   0.061      1.150 f
  U1767/Y (INVX3MTR)                                     0.076      1.226 r
  U13050/Y (OAI2BB1X4MTR)                                0.112      1.337 r
  U9365/Y (OAI22X2MTR)                                   0.047      1.384 f
  U0_BANK_TOP/vACC_1_reg_7__0_/D (DFFRHQX1MTR)           0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U10083/Y (INVX10MTR)                                   0.046      0.299 f
  U1348/Y (INVX16MTR)                                    0.043      0.342 r
  U2069/Y (INVX8MTR)                                     0.033      0.375 f
  U8433/Y (NAND2X2MTR)                                   0.031      0.407 r
  U9059/Y (NAND3X2MTR)                                   0.088      0.495 f
  U8987/Y (OAI2BB1X4MTR)                                 0.130      0.625 f
  U10012/Y (NOR2X4MTR)                                   0.095      0.720 r
  U8048/Y (INVX1MTR)                                     0.097      0.817 f
  U8667/Y (NAND3X8MTR)                                   0.069      0.886 r
  U8757/Y (NAND2X6MTR)                                   0.057      0.942 f
  U10079/Y (AOI31X4MTR)                                  0.086      1.029 r
  U10076/Y (XNOR2X2MTR)                                  0.087      1.116 r
  U10491/Y (NAND2X4MTR)                                  0.067      1.182 f
  U2612/Y (OAI211X8MTR)                                  0.058      1.240 r
  U18858/Y (OAI2B2X2MTR)                                 0.119      1.359 r
  U0_BANK_TOP/vACC_1_reg_5__11_/D (DFFRHQX1MTR)          0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__11_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U5144/Y (INVX8MTR)                                     0.046      0.319 r
  U1287/Y (INVX4MTR)                                     0.042      0.361 f
  U857/Y (CLKNAND2X2MTR)                                 0.036      0.397 r
  U4519/Y (NAND4X2MTR)                                   0.089      0.486 f
  U10372/Y (OAI2BB1X4MTR)                                0.121      0.607 f
  U4527/Y (NAND2X4MTR)                                   0.054      0.661 r
  U9300/Y (INVX4MTR)                                     0.028      0.689 f
  U5446/Y (OAI21X4MTR)                                   0.087      0.776 r
  U5476/Y (CLKNAND2X4MTR)                                0.064      0.840 f
  U2267/Y (NAND2X8MTR)                                   0.049      0.888 r
  U11611/Y (INVX3MTR)                                    0.031      0.919 f
  U5365/Y (NOR2BX1MTR)                                   0.058      0.977 r
  U8616/Y (OAI2BB1X4MTR)                                 0.111      1.089 r
  U10054/Y (NAND3X12MTR)                                 0.075      1.164 f
  U12769/Y (NAND2X4MTR)                                  0.051      1.215 r
  U176/Y (NAND2X4MTR)                                    0.040      1.255 f
  U1965/Y (INVX4MTR)                                     0.038      1.293 r
  U19438/Y (CLKNAND2X2MTR)                               0.038      1.331 f
  U10192/Y (OAI22X1MTR)                                  0.053      1.384 r
  U0_BANK_TOP/vACC_0_reg_0__18_/D (DFFRHQX4MTR)          0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U5144/Y (INVX8MTR)                                     0.046      0.319 r
  U1287/Y (INVX4MTR)                                     0.042      0.361 f
  U857/Y (CLKNAND2X2MTR)                                 0.036      0.397 r
  U4519/Y (NAND4X2MTR)                                   0.089      0.486 f
  U10372/Y (OAI2BB1X4MTR)                                0.121      0.607 f
  U4527/Y (NAND2X4MTR)                                   0.054      0.661 r
  U9300/Y (INVX4MTR)                                     0.028      0.689 f
  U5446/Y (OAI21X4MTR)                                   0.087      0.776 r
  U5476/Y (CLKNAND2X4MTR)                                0.064      0.840 f
  U2267/Y (NAND2X8MTR)                                   0.049      0.888 r
  U11611/Y (INVX3MTR)                                    0.031      0.919 f
  U5365/Y (NOR2BX1MTR)                                   0.058      0.977 r
  U8616/Y (OAI2BB1X4MTR)                                 0.111      1.089 r
  U10054/Y (NAND3X12MTR)                                 0.075      1.164 f
  U12769/Y (NAND2X4MTR)                                  0.051      1.215 r
  U176/Y (NAND2X4MTR)                                    0.040      1.255 f
  U1965/Y (INVX4MTR)                                     0.038      1.293 r
  U11361/Y (CLKNAND2X2MTR)                               0.038      1.331 f
  U13300/Y (OAI22X1MTR)                                  0.053      1.384 r
  U0_BANK_TOP/vACC_3_reg_0__18_/D (DFFRHQX4MTR)          0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U2434/Y (INVX10MTR)                                    0.034      0.301 f
  U5397/Y (INVX18MTR)                                    0.042      0.343 r
  U1193/Y (INVX14MTR)                                    0.031      0.374 f
  U9142/Y (AOI21X3MTR)                                   0.062      0.436 r
  U1208/Y (NAND3X2MTR)                                   0.077      0.514 f
  U2003/Y (NAND2BX4MTR)                                  0.057      0.570 r
  U2002/Y (INVX3MTR)                                     0.038      0.609 f
  U2128/Y (CLKNAND2X4MTR)                                0.057      0.665 r
  U7722/Y (NAND2X3MTR)                                   0.055      0.720 f
  U7688/Y (INVX2MTR)                                     0.048      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.061      0.828 f
  U1500/Y (INVX2MTR)                                     0.053      0.881 r
  U395/Y (NAND2X2MTR)                                    0.051      0.932 f
  U5386/Y (NOR2X1MTR)                                    0.060      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.054      1.046 f
  U353/Y (NAND2X2MTR)                                    0.062      1.108 r
  U7085/Y (NAND3X8MTR)                                   0.083      1.191 f
  U4950/Y (NAND2X3MTR)                                   0.054      1.245 r
  U4811/Y (CLKNAND2X4MTR)                                0.044      1.289 f
  U7183/Y (INVX4MTR)                                     0.049      1.338 r
  U8604/Y (OAI22X2MTR)                                   0.046      1.384 f
  U0_BANK_TOP/vACC_0_reg_3__21_/D (DFFRHQX1MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_420_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U7494/Y (BUFX10MTR)                                    0.077      0.450 f
  U16214/Y (INVX4MTR)                                    0.044      0.494 r
  U6265/Y (NAND2X1MTR)                                   0.074      0.569 f
  U10814/Y (NAND4X4MTR)                                  0.071      0.639 r
  U12115/Y (NAND2BX4MTR)                                 0.083      0.722 r
  U9727/Y (NOR2X4MTR)                                    0.030      0.752 f
  U11128/Y (AND2X6MTR)                                   0.073      0.825 f
  U8163/Y (NAND3X4MTR)                                   0.038      0.863 r
  U9497/Y (INVX2MTR)                                     0.030      0.893 f
  U2858/Y (NAND2X2MTR)                                   0.046      0.939 r
  U8100/Y (NOR2X1MTR)                                    0.049      0.988 f
  U11666/Y (AOI211X1MTR)                                 0.111      1.099 r
  U11661/Y (NAND3BX2MTR)                                 0.096      1.195 f
  U16248/Y (AOI211X4MTR)                                 0.128      1.323 r
  U7587/Y (NOR2X1MTR)                                    0.061      1.384 f
  PIM_result_reg_420_/D (DFFRHQX1MTR)                    0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_420_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_292_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U7494/Y (BUFX10MTR)                                    0.077      0.450 f
  U16214/Y (INVX4MTR)                                    0.044      0.494 r
  U6265/Y (NAND2X1MTR)                                   0.074      0.569 f
  U10814/Y (NAND4X4MTR)                                  0.071      0.639 r
  U12115/Y (NAND2BX4MTR)                                 0.083      0.722 r
  U9727/Y (NOR2X4MTR)                                    0.030      0.752 f
  U11128/Y (AND2X6MTR)                                   0.073      0.825 f
  U8163/Y (NAND3X4MTR)                                   0.038      0.863 r
  U9497/Y (INVX2MTR)                                     0.030      0.893 f
  U2858/Y (NAND2X2MTR)                                   0.046      0.939 r
  U8100/Y (NOR2X1MTR)                                    0.049      0.988 f
  U11666/Y (AOI211X1MTR)                                 0.111      1.099 r
  U11661/Y (NAND3BX2MTR)                                 0.096      1.195 f
  U16248/Y (AOI211X4MTR)                                 0.128      1.323 r
  U7590/Y (NOR2X1MTR)                                    0.061      1.384 f
  PIM_result_reg_292_/D (DFFRHQX1MTR)                    0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_292_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_164_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U7494/Y (BUFX10MTR)                                    0.077      0.450 f
  U16214/Y (INVX4MTR)                                    0.044      0.494 r
  U6265/Y (NAND2X1MTR)                                   0.074      0.569 f
  U10814/Y (NAND4X4MTR)                                  0.071      0.639 r
  U12115/Y (NAND2BX4MTR)                                 0.083      0.722 r
  U9727/Y (NOR2X4MTR)                                    0.030      0.752 f
  U11128/Y (AND2X6MTR)                                   0.073      0.825 f
  U8163/Y (NAND3X4MTR)                                   0.038      0.863 r
  U9497/Y (INVX2MTR)                                     0.030      0.893 f
  U2858/Y (NAND2X2MTR)                                   0.046      0.939 r
  U8100/Y (NOR2X1MTR)                                    0.049      0.988 f
  U11666/Y (AOI211X1MTR)                                 0.111      1.099 r
  U11661/Y (NAND3BX2MTR)                                 0.096      1.195 f
  U16248/Y (AOI211X4MTR)                                 0.128      1.323 r
  U7589/Y (NOR2X1MTR)                                    0.061      1.384 f
  PIM_result_reg_164_/D (DFFRHQX1MTR)                    0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_164_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_36_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U7494/Y (BUFX10MTR)                                    0.077      0.450 f
  U16214/Y (INVX4MTR)                                    0.044      0.494 r
  U6265/Y (NAND2X1MTR)                                   0.074      0.569 f
  U10814/Y (NAND4X4MTR)                                  0.071      0.639 r
  U12115/Y (NAND2BX4MTR)                                 0.083      0.722 r
  U9727/Y (NOR2X4MTR)                                    0.030      0.752 f
  U11128/Y (AND2X6MTR)                                   0.073      0.825 f
  U8163/Y (NAND3X4MTR)                                   0.038      0.863 r
  U9497/Y (INVX2MTR)                                     0.030      0.893 f
  U2858/Y (NAND2X2MTR)                                   0.046      0.939 r
  U8100/Y (NOR2X1MTR)                                    0.049      0.988 f
  U11666/Y (AOI211X1MTR)                                 0.111      1.099 r
  U11661/Y (NAND3BX2MTR)                                 0.096      1.195 f
  U16248/Y (AOI211X4MTR)                                 0.128      1.323 r
  U7588/Y (NOR2X1MTR)                                    0.061      1.384 f
  PIM_result_reg_36_/D (DFFRHQX1MTR)                     0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_36_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.039      0.163 f
  U12967/Y (CLKNAND2X2MTR)                               0.072      0.236 r
  U13548/Y (OAI22X2MTR)                                  0.082      0.318 f
  U9321/Y (NAND2BX2MTR)                                  0.099      0.417 f
  U12980/Y (NOR2BX2MTR)                                  0.075      0.491 r
  U16373/Y (NAND4X4MTR)                                  0.106      0.597 f
  U12973/Y (INVX2MTR)                                    0.069      0.666 r
  U12969/Y (NOR2BX8MTR)                                  0.095      0.761 r
  U573/Y (NOR2X4MTR)                                     0.044      0.804 f
  U8445/Y (CLKNAND2X4MTR)                                0.037      0.842 r
  U388/Y (AND2X4MTR)                                     0.096      0.937 r
  U403/Y (NAND2X6MTR)                                    0.056      0.993 f
  U9414/Y (AOI21X4MTR)                                   0.081      1.074 r
  U2590/Y (XNOR2X2MTR)                                   0.087      1.161 r
  U2257/Y (NAND2X4MTR)                                   0.056      1.217 f
  U2053/Y (NAND3X4MTR)                                   0.057      1.274 r
  U7415/Y (INVX2MTR)                                     0.049      1.323 f
  U6357/Y (OAI22X2MTR)                                   0.057      1.380 r
  U0_BANK_TOP/vACC_3_reg_7__15_/D (DFFRHQX2MTR)          0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U904/Y (INVX2MTR)                                      0.077      0.189 r
  U6027/Y (NAND2X1MTR)                                   0.103      0.292 f
  U14437/Y (OAI22X1MTR)                                  0.109      0.401 r
  U7500/Y (NOR2X2MTR)                                    0.041      0.442 f
  U4683/Y (AND4X2MTR)                                    0.106      0.548 f
  U9120/Y (NAND2X4MTR)                                   0.054      0.602 r
  U9046/Y (INVX2MTR)                                     0.040      0.643 f
  U1256/Y (NAND2X4MTR)                                   0.047      0.689 r
  U7811/Y (INVX1MTR)                                     0.049      0.738 f
  U2366/Y (AOI2B1X4MTR)                                  0.073      0.811 r
  U5168/Y (OAI21X6MTR)                                   0.068      0.879 f
  U514/Y (NAND2X6MTR)                                    0.050      0.929 r
  U1805/Y (NAND2X12MTR)                                  0.049      0.978 f
  U2098/Y (NAND2X4MTR)                                   0.034      1.012 r
  U438/Y (NAND2X2MTR)                                    0.042      1.054 f
  U1678/Y (XNOR2X2MTR)                                   0.077      1.130 f
  U16652/Y (OAI22X4MTR)                                  0.073      1.203 r
  U12873/Y (NOR3X4MTR)                                   0.045      1.249 f
  U9619/Y (NOR2X4MTR)                                    0.062      1.311 r
  U12470/Y (CLKNAND2X2MTR)                               0.049      1.360 f
  U6170/Y (CLKNAND2X2MTR)                                0.035      1.396 r
  U0_BANK_TOP/vACC_3_reg_1__2_/D (DFFRHQX4MTR)           0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U9782/Y (NAND2X4MTR)                                   0.040      0.603 f
  U3902/Y (INVX2MTR)                                     0.055      0.658 r
  U3094/Y (NOR2X2MTR)                                    0.049      0.706 f
  U3049/Y (NOR2X2MTR)                                    0.093      0.799 r
  U3524/Y (NAND2X2MTR)                                   0.077      0.875 f
  U6437/Y (AOI2B1X2MTR)                                  0.093      0.969 r
  U414/Y (NOR2X4MTR)                                     0.047      1.016 f
  U2732/Y (NAND2X8MTR)                                   0.053      1.070 r
  U13100/Y (NAND2X12MTR)                                 0.048      1.118 f
  U233/Y (BUFX6MTR)                                      0.093      1.211 f
  U2683/Y (MXI2X4MTR)                                    0.079      1.290 f
  U9320/Y (OAI22X2MTR)                                   0.069      1.359 r
  U0_BANK_TOP/vACC_3_reg_1__0_/D (DFFRHQX1MTR)           0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U10083/Y (INVX10MTR)                                   0.068      0.344 r
  U2024/Y (AND2X4MTR)                                    0.102      0.446 r
  U8491/Y (AOI21X4MTR)                                   0.028      0.475 f
  U4638/Y (NAND3X2MTR)                                   0.055      0.530 r
  U762/Y (CLKNAND2X4MTR)                                 0.043      0.573 f
  U7789/Y (INVX4MTR)                                     0.045      0.618 r
  U9784/Y (NAND2X2MTR)                                   0.053      0.671 f
  U1807/Y (OAI21X2MTR)                                   0.099      0.770 r
  U1806/Y (AND2X4MTR)                                    0.124      0.895 r
  U1944/Y (NOR2BX8MTR)                                   0.037      0.931 f
  U12917/Y (OAI21X6MTR)                                  0.066      0.997 r
  U305/Y (INVX4MTR)                                      0.037      1.034 f
  U412/Y (NAND2X6MTR)                                    0.054      1.088 r
  U2319/Y (NAND2X8MTR)                                   0.061      1.150 f
  U1767/Y (INVX3MTR)                                     0.076      1.226 r
  U13050/Y (OAI2BB1X4MTR)                                0.112      1.337 r
  U9345/Y (OAI22X2MTR)                                   0.047      1.384 f
  U0_BANK_TOP/vACC_0_reg_7__0_/D (DFFRHQX1MTR)           0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U8382/Y (INVX4MTR)                                     0.042      0.466 f
  U10856/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3217/Y (OAI2B1X1MTR)                                  0.057      0.556 f
  U13136/Y (NAND3BX2MTR)                                 0.192      0.748 f
  U3292/Y (INVX2MTR)                                     0.097      0.845 r
  U9682/Y (AND3X2MTR)                                    0.123      0.968 r
  U7637/Y (AND2X4MTR)                                    0.107      1.075 r
  U10578/Y (AOI21X2MTR)                                  0.045      1.120 f
  U2741/Y (CLKNAND2X2MTR)                                0.049      1.169 r
  U4263/Y (NAND3BX2MTR)                                  0.088      1.257 r
  U15706/Y (AND2X1MTR)                                   0.088      1.345 r
  PIM_result_reg_8_/D (DFFRQX4MTR)                       0.000      1.345 r
  data arrival time                                                 1.345

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_8_/CK (DFFRQX4MTR)                      0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.345
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 r
  U9280/Y (INVX8MTR)                                     0.041      0.173 f
  U8578/Y (CLKNAND2X4MTR)                                0.045      0.218 r
  U7958/Y (INVX2MTR)                                     0.046      0.264 f
  U12802/Y (AOI22X2MTR)                                  0.096      0.360 r
  U9139/Y (NOR4BX2MTR)                                   0.121      0.482 r
  U9994/Y (AND2X4MTR)                                    0.128      0.609 r
  U7821/Y (INVX2MTR)                                     0.039      0.648 f
  U11800/Y (NOR2X2MTR)                                   0.103      0.751 r
  U8929/Y (NOR2X6MTR)                                    0.048      0.799 f
  U5956/Y (NAND2X4MTR)                                   0.058      0.857 r
  U13353/Y (OAI21X4MTR)                                  0.064      0.921 f
  U13362/Y (AOI21X2MTR)                                  0.086      1.006 r
  U1442/Y (XNOR2X2MTR)                                   0.093      1.099 r
  U16194/Y (OAI22X4MTR)                                  0.096      1.195 f
  U9195/Y (OAI21X6MTR)                                   0.078      1.273 r
  U11978/Y (OAI2BB1X4MTR)                                0.062      1.335 f
  U12895/Y (CLKNAND2X2MTR)                               0.040      1.375 r
  U11350/Y (OAI2BB1X2MTR)                                0.041      1.416 f
  U0_BANK_TOP/vACC_0_reg_4__3_/D (DFFRHQX4MTR)           0.000      1.416 f
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U9782/Y (NAND2X4MTR)                                   0.040      0.603 f
  U3902/Y (INVX2MTR)                                     0.055      0.658 r
  U3094/Y (NOR2X2MTR)                                    0.049      0.706 f
  U3049/Y (NOR2X2MTR)                                    0.093      0.799 r
  U3524/Y (NAND2X2MTR)                                   0.077      0.875 f
  U6437/Y (AOI2B1X2MTR)                                  0.093      0.969 r
  U414/Y (NOR2X4MTR)                                     0.047      1.016 f
  U2732/Y (NAND2X8MTR)                                   0.053      1.070 r
  U13100/Y (NAND2X12MTR)                                 0.048      1.118 f
  U8038/Y (INVX12MTR)                                    0.056      1.174 r
  U4827/Y (INVX6MTR)                                     0.048      1.222 f
  U1786/Y (OAI21X8MTR)                                   0.082      1.304 r
  U12861/Y (CLKNAND2X2MTR)                               0.052      1.356 f
  U11371/Y (CLKNAND2X2MTR)                               0.036      1.392 r
  U0_BANK_TOP/vACC_0_reg_1__1_/D (DFFRHQX2MTR)           0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__1_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_136_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U8382/Y (INVX4MTR)                                     0.042      0.466 f
  U10856/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3217/Y (OAI2B1X1MTR)                                  0.057      0.556 f
  U13136/Y (NAND3BX2MTR)                                 0.192      0.748 f
  U3292/Y (INVX2MTR)                                     0.097      0.845 r
  U9682/Y (AND3X2MTR)                                    0.123      0.968 r
  U7637/Y (AND2X4MTR)                                    0.107      1.075 r
  U10578/Y (AOI21X2MTR)                                  0.045      1.120 f
  U2741/Y (CLKNAND2X2MTR)                                0.049      1.169 r
  U4263/Y (NAND3BX2MTR)                                  0.088      1.257 r
  U15672/Y (AND2X1MTR)                                   0.088      1.345 r
  PIM_result_reg_136_/D (DFFRQX4MTR)                     0.000      1.345 r
  data arrival time                                                 1.345

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_136_/CK (DFFRQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.345
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_392_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U8382/Y (INVX4MTR)                                     0.042      0.466 f
  U10856/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3217/Y (OAI2B1X1MTR)                                  0.057      0.556 f
  U13136/Y (NAND3BX2MTR)                                 0.192      0.748 f
  U3292/Y (INVX2MTR)                                     0.097      0.845 r
  U9682/Y (AND3X2MTR)                                    0.123      0.968 r
  U7637/Y (AND2X4MTR)                                    0.107      1.075 r
  U10578/Y (AOI21X2MTR)                                  0.045      1.120 f
  U2741/Y (CLKNAND2X2MTR)                                0.049      1.169 r
  U4263/Y (NAND3BX2MTR)                                  0.088      1.257 r
  U15603/Y (AND2X1MTR)                                   0.088      1.345 r
  PIM_result_reg_392_/D (DFFRQX4MTR)                     0.000      1.345 r
  data arrival time                                                 1.345

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_392_/CK (DFFRQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.345
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U9782/Y (NAND2X4MTR)                                   0.040      0.603 f
  U3902/Y (INVX2MTR)                                     0.055      0.658 r
  U3094/Y (NOR2X2MTR)                                    0.049      0.706 f
  U3049/Y (NOR2X2MTR)                                    0.093      0.799 r
  U3524/Y (NAND2X2MTR)                                   0.077      0.875 f
  U6437/Y (AOI2B1X2MTR)                                  0.093      0.969 r
  U414/Y (NOR2X4MTR)                                     0.047      1.016 f
  U2732/Y (NAND2X8MTR)                                   0.053      1.070 r
  U13100/Y (NAND2X12MTR)                                 0.048      1.118 f
  U233/Y (BUFX6MTR)                                      0.093      1.211 f
  U2683/Y (MXI2X4MTR)                                    0.079      1.290 f
  U9333/Y (OAI22X2MTR)                                   0.069      1.359 r
  U0_BANK_TOP/vACC_0_reg_1__0_/D (DFFRHQX1MTR)           0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U19488/Y (CLKNAND2X2MTR)                               0.025      0.382 r
  U1035/Y (OAI2B1X1MTR)                                  0.057      0.439 f
  U11378/Y (NAND2BX2MTR)                                 0.103      0.541 f
  U16335/Y (OAI2BB1X4MTR)                                0.107      0.648 f
  U6560/Y (CLKNAND2X2MTR)                                0.078      0.727 r
  U2799/Y (OAI21X6MTR)                                   0.070      0.797 f
  U9844/Y (AOI21X8MTR)                                   0.102      0.899 r
  U1565/Y (NAND2X12MTR)                                  0.070      0.968 f
  U2579/Y (AOI21X4MTR)                                   0.081      1.050 r
  U2383/Y (XNOR2X2MTR)                                   0.083      1.133 r
  U12471/Y (NAND2X3MTR)                                  0.059      1.192 f
  U182/Y (NAND3X4MTR)                                    0.066      1.257 r
  U6918/Y (NAND2X1MTR)                                   0.066      1.324 f
  U11344/Y (OAI2BB1X2MTR)                                0.046      1.370 r
  U0_BANK_TOP/vACC_1_reg_2__11_/D (DFFRHQX1MTR)          0.000      1.370 r
  data arrival time                                                 1.370

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__11_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.141      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.370
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_170_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U7494/Y (BUFX10MTR)                                    0.077      0.450 f
  U16214/Y (INVX4MTR)                                    0.044      0.494 r
  U6265/Y (NAND2X1MTR)                                   0.074      0.569 f
  U10814/Y (NAND4X4MTR)                                  0.071      0.639 r
  U12115/Y (NAND2BX4MTR)                                 0.083      0.722 r
  U9727/Y (NOR2X4MTR)                                    0.030      0.752 f
  U11128/Y (AND2X6MTR)                                   0.073      0.825 f
  U410/Y (NAND2X4MTR)                                    0.041      0.866 r
  U3788/Y (INVX4MTR)                                     0.033      0.899 f
  U2845/Y (CLKNAND2X4MTR)                                0.036      0.935 r
  U3735/Y (OAI21X2MTR)                                   0.072      1.007 f
  U12595/Y (NOR2X3MTR)                                   0.111      1.118 r
  U8055/Y (NAND4X2MTR)                                   0.106      1.224 f
  U6382/Y (AOI21X2MTR)                                   0.132      1.356 r
  U6815/Y (NOR2X1MTR)                                    0.055      1.411 f
  PIM_result_reg_170_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_170_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_42_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U7494/Y (BUFX10MTR)                                    0.077      0.450 f
  U16214/Y (INVX4MTR)                                    0.044      0.494 r
  U6265/Y (NAND2X1MTR)                                   0.074      0.569 f
  U10814/Y (NAND4X4MTR)                                  0.071      0.639 r
  U12115/Y (NAND2BX4MTR)                                 0.083      0.722 r
  U9727/Y (NOR2X4MTR)                                    0.030      0.752 f
  U11128/Y (AND2X6MTR)                                   0.073      0.825 f
  U410/Y (NAND2X4MTR)                                    0.041      0.866 r
  U3788/Y (INVX4MTR)                                     0.033      0.899 f
  U2845/Y (CLKNAND2X4MTR)                                0.036      0.935 r
  U3735/Y (OAI21X2MTR)                                   0.072      1.007 f
  U12595/Y (NOR2X3MTR)                                   0.111      1.118 r
  U8055/Y (NAND4X2MTR)                                   0.106      1.224 f
  U6382/Y (AOI21X2MTR)                                   0.132      1.356 r
  U6816/Y (NOR2X1MTR)                                    0.055      1.411 f
  PIM_result_reg_42_/D (DFFRHQX4MTR)                     0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_42_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_298_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U7494/Y (BUFX10MTR)                                    0.077      0.450 f
  U16214/Y (INVX4MTR)                                    0.044      0.494 r
  U6265/Y (NAND2X1MTR)                                   0.074      0.569 f
  U10814/Y (NAND4X4MTR)                                  0.071      0.639 r
  U12115/Y (NAND2BX4MTR)                                 0.083      0.722 r
  U9727/Y (NOR2X4MTR)                                    0.030      0.752 f
  U11128/Y (AND2X6MTR)                                   0.073      0.825 f
  U410/Y (NAND2X4MTR)                                    0.041      0.866 r
  U3788/Y (INVX4MTR)                                     0.033      0.899 f
  U2845/Y (CLKNAND2X4MTR)                                0.036      0.935 r
  U3735/Y (OAI21X2MTR)                                   0.072      1.007 f
  U12595/Y (NOR2X3MTR)                                   0.111      1.118 r
  U8055/Y (NAND4X2MTR)                                   0.106      1.224 f
  U6382/Y (AOI21X2MTR)                                   0.132      1.356 r
  U6817/Y (NOR2X1MTR)                                    0.055      1.411 f
  PIM_result_reg_298_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_298_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_426_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U7494/Y (BUFX10MTR)                                    0.077      0.450 f
  U16214/Y (INVX4MTR)                                    0.044      0.494 r
  U6265/Y (NAND2X1MTR)                                   0.074      0.569 f
  U10814/Y (NAND4X4MTR)                                  0.071      0.639 r
  U12115/Y (NAND2BX4MTR)                                 0.083      0.722 r
  U9727/Y (NOR2X4MTR)                                    0.030      0.752 f
  U11128/Y (AND2X6MTR)                                   0.073      0.825 f
  U410/Y (NAND2X4MTR)                                    0.041      0.866 r
  U3788/Y (INVX4MTR)                                     0.033      0.899 f
  U2845/Y (CLKNAND2X4MTR)                                0.036      0.935 r
  U3735/Y (OAI21X2MTR)                                   0.072      1.007 f
  U12595/Y (NOR2X3MTR)                                   0.111      1.118 r
  U8055/Y (NAND4X2MTR)                                   0.106      1.224 f
  U6382/Y (AOI21X2MTR)                                   0.132      1.356 r
  U7186/Y (NOR2X1MTR)                                    0.055      1.411 f
  PIM_result_reg_426_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_426_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U9448/Y (OAI21X8MTR)                                   0.068      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.091      1.040 r
  U5890/Y (INVX4MTR)                                     0.037      1.077 f
  U9508/Y (NAND2X6MTR)                                   0.040      1.116 r
  U3129/Y (NAND3X6MTR)                                   0.082      1.199 f
  U9416/Y (NAND2X2MTR)                                   0.056      1.254 r
  U10317/Y (CLKNAND2X4MTR)                               0.042      1.296 f
  U2445/Y (NAND2X4MTR)                                   0.046      1.342 r
  U13275/Y (OAI22X2MTR)                                  0.049      1.391 f
  U0_BANK_TOP/vACC_0_reg_5__19_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U1920/Y (BUFX4MTR)                                     0.078      0.294 f
  U1334/Y (BUFX5MTR)                                     0.081      0.375 f
  U7443/Y (NAND2X2MTR)                                   0.042      0.417 r
  U7855/Y (NAND3X4MTR)                                   0.051      0.468 f
  U8345/Y (OAI21BX4MTR)                                  0.075      0.543 r
  U4023/Y (NAND2X4MTR)                                   0.070      0.613 f
  U8283/Y (INVX4MTR)                                     0.043      0.657 r
  U4232/Y (NAND2X4MTR)                                   0.042      0.699 f
  U2374/Y (NAND2X4MTR)                                   0.040      0.739 r
  U2298/Y (NAND2X4MTR)                                   0.040      0.779 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.825 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.869 f
  U2360/Y (NAND2X8MTR)                                   0.045      0.914 r
  U1934/Y (NAND2X12MTR)                                  0.049      0.963 f
  U8077/Y (XNOR2X1MTR)                                   0.078      1.042 f
  U9235/Y (AOI22X2MTR)                                   0.114      1.156 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.214 f
  U7187/Y (MXI2X2MTR)                                    0.102      1.317 r
  U11512/Y (OAI22X2MTR)                                  0.067      1.384 f
  U0_BANK_TOP/vACC_0_reg_4__0_/D (DFFRHQX1MTR)           0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U6724/Y (AOI21X2MTR)                                   0.074      0.431 r
  U9390/Y (NAND3X4MTR)                                   0.078      0.509 f
  U1081/Y (NAND2X4MTR)                                   0.049      0.557 r
  U5970/Y (INVX4MTR)                                     0.039      0.597 f
  U4518/Y (NAND2X3MTR)                                   0.042      0.638 r
  U16382/Y (INVX2MTR)                                    0.037      0.676 f
  U2093/Y (NOR2X4MTR)                                    0.066      0.741 r
  U15986/Y (NAND2X3MTR)                                  0.051      0.792 f
  U15984/Y (INVX3MTR)                                    0.056      0.848 r
  U2877/Y (NAND2X4MTR)                                   0.046      0.894 f
  U5685/Y (NOR2X1MTR)                                    0.060      0.954 r
  U2015/Y (NAND2X2MTR)                                   0.059      1.013 f
  U8448/Y (NAND3X4MTR)                                   0.050      1.063 r
  U1782/Y (NAND2X6MTR)                                   0.049      1.112 f
  U13335/Y (NOR2X12MTR)                                  0.071      1.183 r
  U10011/Y (INVX12MTR)                                   0.043      1.226 f
  U2095/Y (NAND2X8MTR)                                   0.034      1.260 r
  U2094/Y (OAI211X8MTR)                                  0.058      1.318 f
  U11348/Y (OAI22X1MTR)                                  0.063      1.381 r
  U0_BANK_TOP/vACC_1_reg_7__16_/D (DFFRHQX2MTR)          0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U10083/Y (INVX10MTR)                                   0.046      0.299 f
  U1348/Y (INVX16MTR)                                    0.043      0.342 r
  U2069/Y (INVX8MTR)                                     0.033      0.375 f
  U8433/Y (NAND2X2MTR)                                   0.031      0.407 r
  U9059/Y (NAND3X2MTR)                                   0.088      0.495 f
  U8987/Y (OAI2BB1X4MTR)                                 0.130      0.625 f
  U10012/Y (NOR2X4MTR)                                   0.095      0.720 r
  U5007/Y (OAI21X6MTR)                                   0.074      0.794 f
  U9471/Y (AOI21X8MTR)                                   0.079      0.873 r
  U8314/Y (OAI21X6MTR)                                   0.066      0.939 f
  U9304/Y (AOI21X4MTR)                                   0.083      1.022 r
  U2417/Y (XNOR2X2MTR)                                   0.084      1.106 r
  U16246/Y (AOI22X4MTR)                                  0.083      1.188 f
  U1992/Y (OAI21X6MTR)                                   0.060      1.249 r
  U16545/Y (MXI2X6MTR)                                   0.072      1.321 f
  U11388/Y (OAI22X2MTR)                                  0.061      1.382 r
  U0_BANK_TOP/vACC_0_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U10083/Y (INVX10MTR)                                   0.046      0.299 f
  U1348/Y (INVX16MTR)                                    0.043      0.342 r
  U2069/Y (INVX8MTR)                                     0.033      0.375 f
  U8433/Y (NAND2X2MTR)                                   0.031      0.407 r
  U9059/Y (NAND3X2MTR)                                   0.088      0.495 f
  U8987/Y (OAI2BB1X4MTR)                                 0.130      0.625 f
  U10012/Y (NOR2X4MTR)                                   0.095      0.720 r
  U5007/Y (OAI21X6MTR)                                   0.074      0.794 f
  U9471/Y (AOI21X8MTR)                                   0.079      0.873 r
  U8314/Y (OAI21X6MTR)                                   0.066      0.939 f
  U9304/Y (AOI21X4MTR)                                   0.083      1.022 r
  U2417/Y (XNOR2X2MTR)                                   0.084      1.106 r
  U16246/Y (AOI22X4MTR)                                  0.083      1.188 f
  U1992/Y (OAI21X6MTR)                                   0.060      1.249 r
  U16545/Y (MXI2X6MTR)                                   0.072      1.321 f
  U11387/Y (OAI22X2MTR)                                  0.061      1.382 r
  U0_BANK_TOP/vACC_3_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_262_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U3349/Y (INVX8MTR)                                     0.028      0.452 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.480 r
  U10793/Y (NAND2X2MTR)                                  0.052      0.532 f
  U9681/Y (AOI2BB1X4MTR)                                 0.082      0.614 r
  U1535/Y (NAND2X4MTR)                                   0.053      0.668 f
  U442/Y (NOR2X4MTR)                                     0.069      0.736 r
  U11232/Y (NAND3X4MTR)                                  0.083      0.820 f
  U355/Y (NOR2X4MTR)                                     0.097      0.917 r
  U11353/Y (NAND2X3MTR)                                  0.092      1.008 f
  U2811/Y (INVX2MTR)                                     0.055      1.064 r
  U14776/Y (AOI21X1MTR)                                  0.067      1.131 f
  U11658/Y (NOR2BX2MTR)                                  0.097      1.228 f
  U15118/Y (OAI211X2MTR)                                 0.043      1.271 r
  U4259/Y (NOR2X2MTR)                                    0.059      1.330 f
  U15236/Y (NOR2X1MTR)                                   0.058      1.388 r
  PIM_result_reg_262_/D (DFFRHQX2MTR)                    0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_262_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_134_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U3349/Y (INVX8MTR)                                     0.028      0.452 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.480 r
  U10793/Y (NAND2X2MTR)                                  0.052      0.532 f
  U9681/Y (AOI2BB1X4MTR)                                 0.082      0.614 r
  U1535/Y (NAND2X4MTR)                                   0.053      0.668 f
  U442/Y (NOR2X4MTR)                                     0.069      0.736 r
  U11232/Y (NAND3X4MTR)                                  0.083      0.820 f
  U355/Y (NOR2X4MTR)                                     0.097      0.917 r
  U11353/Y (NAND2X3MTR)                                  0.092      1.008 f
  U2811/Y (INVX2MTR)                                     0.055      1.064 r
  U14776/Y (AOI21X1MTR)                                  0.067      1.131 f
  U11658/Y (NOR2BX2MTR)                                  0.097      1.228 f
  U15118/Y (OAI211X2MTR)                                 0.043      1.271 r
  U4259/Y (NOR2X2MTR)                                    0.059      1.330 f
  U15237/Y (NOR2X1MTR)                                   0.058      1.388 r
  PIM_result_reg_134_/D (DFFRHQX2MTR)                    0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_134_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U3349/Y (INVX8MTR)                                     0.028      0.452 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.480 r
  U10793/Y (NAND2X2MTR)                                  0.052      0.532 f
  U9681/Y (AOI2BB1X4MTR)                                 0.082      0.614 r
  U1535/Y (NAND2X4MTR)                                   0.053      0.668 f
  U442/Y (NOR2X4MTR)                                     0.069      0.736 r
  U11232/Y (NAND3X4MTR)                                  0.083      0.820 f
  U355/Y (NOR2X4MTR)                                     0.097      0.917 r
  U11353/Y (NAND2X3MTR)                                  0.092      1.008 f
  U2811/Y (INVX2MTR)                                     0.055      1.064 r
  U14776/Y (AOI21X1MTR)                                  0.067      1.131 f
  U11658/Y (NOR2BX2MTR)                                  0.097      1.228 f
  U15118/Y (OAI211X2MTR)                                 0.043      1.271 r
  U4259/Y (NOR2X2MTR)                                    0.059      1.330 f
  U15448/Y (NOR2X1MTR)                                   0.058      1.388 r
  PIM_result_reg_6_/D (DFFRHQX2MTR)                      0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_6_/CK (DFFRHQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_390_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U3349/Y (INVX8MTR)                                     0.028      0.452 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.480 r
  U10793/Y (NAND2X2MTR)                                  0.052      0.532 f
  U9681/Y (AOI2BB1X4MTR)                                 0.082      0.614 r
  U1535/Y (NAND2X4MTR)                                   0.053      0.668 f
  U442/Y (NOR2X4MTR)                                     0.069      0.736 r
  U11232/Y (NAND3X4MTR)                                  0.083      0.820 f
  U355/Y (NOR2X4MTR)                                     0.097      0.917 r
  U11353/Y (NAND2X3MTR)                                  0.092      1.008 f
  U2811/Y (INVX2MTR)                                     0.055      1.064 r
  U14776/Y (AOI21X1MTR)                                  0.067      1.131 f
  U11658/Y (NOR2BX2MTR)                                  0.097      1.228 f
  U15118/Y (OAI211X2MTR)                                 0.043      1.271 r
  U4259/Y (NOR2X2MTR)                                    0.059      1.330 f
  U15235/Y (NOR2X1MTR)                                   0.058      1.388 r
  PIM_result_reg_390_/D (DFFRHQX2MTR)                    0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_390_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U9782/Y (NAND2X4MTR)                                   0.040      0.603 f
  U3902/Y (INVX2MTR)                                     0.055      0.658 r
  U3094/Y (NOR2X2MTR)                                    0.049      0.706 f
  U3049/Y (NOR2X2MTR)                                    0.093      0.799 r
  U3524/Y (NAND2X2MTR)                                   0.077      0.875 f
  U6437/Y (AOI2B1X2MTR)                                  0.093      0.969 r
  U414/Y (NOR2X4MTR)                                     0.047      1.016 f
  U2732/Y (NAND2X8MTR)                                   0.053      1.070 r
  U243/Y (NAND2X8MTR)                                    0.045      1.115 f
  U6246/Y (NAND3X12MTR)                                  0.056      1.171 r
  U180/Y (CLKNAND2X4MTR)                                 0.057      1.227 f
  U6812/Y (XNOR2X8MTR)                                   0.084      1.311 f
  U6356/Y (OAI22X2MTR)                                   0.069      1.380 r
  U0_BANK_TOP/vACC_2_reg_1__19_/D (DFFRHQX2MTR)          0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U15989/Y (CLKNAND2X16MTR)                              0.052      0.289 f
  U1868/Y (INVX12MTR)                                    0.042      0.331 r
  U1174/Y (INVX14MTR)                                    0.035      0.367 f
  U8114/Y (INVX8MTR)                                     0.034      0.401 r
  U12591/Y (NAND2X12MTR)                                 0.046      0.447 f
  U15949/Y (NOR2X3MTR)                                   0.074      0.521 r
  U12407/Y (XNOR2X2MTR)                                  0.120      0.641 r
  U10414/Y (XNOR2X4MTR)                                  0.152      0.793 r
  U10411/Y (XNOR2X8MTR)                                  0.117      0.910 r
  U16228/Y (XNOR2X8MTR)                                  0.106      1.015 r
  U1930/Y (NOR2X8MTR)                                    0.044      1.060 f
  U7027/Y (OAI21X8MTR)                                   0.089      1.149 r
  U1949/Y (INVX2MTR)                                     0.038      1.187 f
  U5355/Y (XOR2X1MTR)                                    0.096      1.283 f
  U2709/Y (NOR2BX1MTR)                                   0.102      1.386 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX1MTR)
                                                         0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U9782/Y (NAND2X4MTR)                                   0.040      0.603 f
  U3902/Y (INVX2MTR)                                     0.055      0.658 r
  U3094/Y (NOR2X2MTR)                                    0.049      0.706 f
  U3049/Y (NOR2X2MTR)                                    0.093      0.799 r
  U3524/Y (NAND2X2MTR)                                   0.077      0.875 f
  U6437/Y (AOI2B1X2MTR)                                  0.093      0.969 r
  U414/Y (NOR2X4MTR)                                     0.047      1.016 f
  U2732/Y (NAND2X8MTR)                                   0.053      1.070 r
  U243/Y (NAND2X8MTR)                                    0.045      1.115 f
  U6246/Y (NAND3X12MTR)                                  0.056      1.171 r
  U1833/Y (NAND2X2MTR)                                   0.046      1.217 f
  U10280/Y (NAND2X2MTR)                                  0.045      1.262 r
  U7579/Y (INVX3MTR)                                     0.042      1.304 f
  U9314/Y (OAI22X2MTR)                                   0.054      1.358 r
  U0_BANK_TOP/vACC_2_reg_1__21_/D (DFFRHQX1MTR)          0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U10083/Y (INVX10MTR)                                   0.068      0.344 r
  U2024/Y (AND2X4MTR)                                    0.102      0.446 r
  U8491/Y (AOI21X4MTR)                                   0.028      0.475 f
  U4638/Y (NAND3X2MTR)                                   0.055      0.530 r
  U762/Y (CLKNAND2X4MTR)                                 0.043      0.573 f
  U7789/Y (INVX4MTR)                                     0.045      0.618 r
  U9784/Y (NAND2X2MTR)                                   0.053      0.671 f
  U1807/Y (OAI21X2MTR)                                   0.099      0.770 r
  U1806/Y (AND2X4MTR)                                    0.124      0.895 r
  U1944/Y (NOR2BX8MTR)                                   0.037      0.931 f
  U12917/Y (OAI21X6MTR)                                  0.066      0.997 r
  U305/Y (INVX4MTR)                                      0.037      1.034 f
  U412/Y (NAND2X6MTR)                                    0.054      1.088 r
  U2319/Y (NAND2X8MTR)                                   0.061      1.150 f
  U1767/Y (INVX3MTR)                                     0.076      1.226 r
  U13050/Y (OAI2BB1X4MTR)                                0.112      1.337 r
  U9341/Y (OAI22X2MTR)                                   0.047      1.384 f
  U0_BANK_TOP/vACC_3_reg_7__0_/D (DFFRHQX1MTR)           0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U7323/Y (OAI22X1MTR)                                   0.104      0.436 f
  U12197/Y (OAI21BX4MTR)                                 0.101      0.537 r
  U1743/Y (OAI2BB1X4MTR)                                 0.074      0.611 f
  U8477/Y (INVX3MTR)                                     0.044      0.655 r
  U1739/Y (NAND2X4MTR)                                   0.051      0.707 f
  U712/Y (AOI21X2MTR)                                    0.099      0.806 r
  U2367/Y (OAI21X4MTR)                                   0.066      0.872 f
  U8474/Y (NOR2X2MTR)                                    0.064      0.936 r
  U1738/Y (NAND2X2MTR)                                   0.046      0.982 f
  U2202/Y (OAI2BB1X2MTR)                                 0.048      1.031 r
  U2470/Y (OAI2BB1X4MTR)                                 0.053      1.084 f
  U9044/Y (XNOR2X8MTR)                                   0.078      1.162 f
  U1717/Y (NAND2X8MTR)                                   0.041      1.203 r
  U9095/Y (OAI211X8MTR)                                  0.064      1.268 f
  U5690/Y (INVX3MTR)                                     0.055      1.323 r
  U10953/Y (OAI22X1MTR)                                  0.064      1.387 f
  U0_BANK_TOP/vACC_2_reg_7__13_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U7022/Y (CLKNAND2X16MTR)                               0.067      0.304 f
  U1873/Y (INVX16MTR)                                    0.046      0.349 r
  U1570/Y (INVX20MTR)                                    0.032      0.382 f
  U1176/Y (INVX18MTR)                                    0.039      0.421 r
  U7215/Y (CLKNAND2X16MTR)                               0.051      0.471 f
  U7872/Y (NOR2X4MTR)                                    0.051      0.523 r
  U6591/S (ADDFHX2MTR)                                   0.207      0.730 f
  U11219/Y (XOR2X8MTR)                                   0.097      0.826 f
  U2980/Y (NOR2X1MTR)                                    0.081      0.907 r
  U2162/Y (OAI22X4MTR)                                   0.071      0.978 f
  U4329/Y (NOR2X6MTR)                                    0.091      1.069 r
  U1815/Y (OAI21X6MTR)                                   0.079      1.148 f
  U11696/Y (AOI21X2MTR)                                  0.077      1.225 r
  U15540/Y (OAI21X1MTR)                                  0.068      1.293 f
  U15539/Y (NOR2BX1MTR)                                  0.105      1.398 f
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U9448/Y (OAI21X8MTR)                                   0.068      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.091      1.040 r
  U5890/Y (INVX4MTR)                                     0.037      1.077 f
  U9508/Y (NAND2X6MTR)                                   0.040      1.116 r
  U200/Y (INVX4MTR)                                      0.031      1.148 f
  U5350/Y (NAND2X2MTR)                                   0.043      1.191 r
  U6318/Y (OAI2B11X4MTR)                                 0.078      1.269 f
  U16014/Y (OAI22X2MTR)                                  0.065      1.333 r
  U0_BANK_TOP/vACC_3_reg_5__16_/D (DFFRQX2MTR)           0.000      1.333 r
  data arrival time                                                 1.333

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__16_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.333
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 r
  U9280/Y (INVX8MTR)                                     0.041      0.173 f
  U8578/Y (CLKNAND2X4MTR)                                0.045      0.218 r
  U7958/Y (INVX2MTR)                                     0.046      0.264 f
  U12802/Y (AOI22X2MTR)                                  0.096      0.360 r
  U9139/Y (NOR4BX2MTR)                                   0.121      0.482 r
  U9994/Y (AND2X4MTR)                                    0.128      0.609 r
  U7821/Y (INVX2MTR)                                     0.039      0.648 f
  U11800/Y (NOR2X2MTR)                                   0.103      0.751 r
  U8929/Y (NOR2X6MTR)                                    0.048      0.799 f
  U5956/Y (NAND2X4MTR)                                   0.058      0.857 r
  U13353/Y (OAI21X4MTR)                                  0.064      0.921 f
  U13362/Y (AOI21X2MTR)                                  0.086      1.006 r
  U1442/Y (XNOR2X2MTR)                                   0.093      1.099 r
  U16194/Y (OAI22X4MTR)                                  0.096      1.195 f
  U9195/Y (OAI21X6MTR)                                   0.078      1.273 r
  U11978/Y (OAI2BB1X4MTR)                                0.062      1.335 f
  U10205/Y (CLKNAND2X2MTR)                               0.040      1.375 r
  U16188/Y (OAI2BB1X2MTR)                                0.041      1.415 f
  U0_BANK_TOP/vACC_3_reg_4__3_/D (DFFRHQX4MTR)           0.000      1.415 f
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U2008/Y (INVX6MTR)                                     0.037      0.372 f
  U8665/Y (CLKNAND2X2MTR)                                0.032      0.404 r
  U9103/Y (NAND4X2MTR)                                   0.100      0.503 f
  U2462/Y (NAND2X4MTR)                                   0.059      0.563 r
  U1581/Y (CLKNAND2X4MTR)                                0.067      0.630 f
  U1421/Y (INVX4MTR)                                     0.039      0.669 r
  U7346/Y (NAND2X4MTR)                                   0.044      0.713 f
  U6511/Y (INVX4MTR)                                     0.038      0.750 r
  U10047/Y (NOR2X4MTR)                                   0.025      0.775 f
  U1526/Y (OAI2BB1X4MTR)                                 0.086      0.861 f
  U632/Y (NAND2X6MTR)                                    0.047      0.908 r
  U554/Y (NAND2X6MTR)                                    0.059      0.967 f
  U5117/Y (INVX4MTR)                                     0.047      1.015 r
  U2042/Y (NAND2X6MTR)                                   0.042      1.057 f
  U1869/Y (OAI2B11X4MTR)                                 0.083      1.139 r
  U1866/Y (OAI21X4MTR)                                   0.061      1.200 f
  U11104/Y (AOI2BB1X2MTR)                                0.101      1.301 r
  U11595/Y (OAI22X1MTR)                                  0.076      1.377 f
  U0_BANK_TOP/vACC_2_reg_3__11_/D (DFFRQX2MTR)           0.000      1.377 f
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__11_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U493/Y (NOR2X2MTR)                                     0.063      0.732 f
  U16654/Y (NOR2X3MTR)                                   0.081      0.814 r
  U2411/Y (NAND2X2MTR)                                   0.078      0.892 f
  U12295/Y (OA21X8MTR)                                   0.152      1.044 f
  U2201/Y (NAND2X8MTR)                                   0.047      1.091 r
  U7598/Y (NAND2X8MTR)                                   0.049      1.141 f
  U1733/Y (NAND2X4MTR)                                   0.042      1.182 r
  U7185/Y (NOR2X1MTR)                                    0.051      1.233 f
  U1671/Y (AOI2B1X4MTR)                                  0.100      1.333 r
  U11385/Y (OAI22X2MTR)                                  0.059      1.391 f
  U0_BANK_TOP/vACC_3_reg_2__20_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U1891/Y (NOR2BX4MTR)                                   0.073      0.195 f
  U4210/Y (INVX3MTR)                                     0.050      0.245 r
  U5292/Y (NOR2X1MTR)                                    0.041      0.286 f
  U8495/Y (AOI2BB1X1MTR)                                 0.061      0.346 r
  U7896/Y (OAI22X1MTR)                                   0.067      0.413 f
  U7157/Y (NOR2X1MTR)                                    0.067      0.480 r
  U955/Y (CLKNAND2X2MTR)                                 0.059      0.539 f
  U954/Y (INVX3MTR)                                      0.056      0.595 r
  U2720/Y (NAND2X4MTR)                                   0.048      0.643 f
  U16149/Y (NOR2X4MTR)                                   0.076      0.719 r
  U6936/Y (OAI21X4MTR)                                   0.066      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.042      0.826 r
  U2934/Y (NAND2X4MTR)                                   0.051      0.877 f
  U1471/Y (NAND2X8MTR)                                   0.042      0.919 r
  U5932/Y (NAND2X6MTR)                                   0.048      0.967 f
  U1912/Y (AOI21X4MTR)                                   0.076      1.043 r
  U2375/Y (XNOR2X2MTR)                                   0.079      1.122 r
  U260/Y (NOR2X2MTR)                                     0.054      1.176 f
  U9340/Y (NOR2X4MTR)                                    0.078      1.255 r
  U4313/Y (BUFX4MTR)                                     0.087      1.342 r
  U17310/Y (OAI22X2MTR)                                  0.044      1.385 f
  U0_BANK_TOP/vACC_2_reg_6__11_/D (DFFRHQX1MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__11_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U1363/Y (INVX8MTR)                                     0.045      0.277 f
  U5145/Y (INVX8MTR)                                     0.044      0.320 r
  U5174/Y (INVX6MTR)                                     0.035      0.356 f
  U12709/Y (NAND2X2MTR)                                  0.032      0.388 r
  U13427/Y (CLKNAND2X2MTR)                               0.044      0.432 f
  U8733/Y (NAND3BX4MTR)                                  0.107      0.539 f
  U2441/Y (CLKNAND2X2MTR)                                0.054      0.593 r
  U3199/Y (CLKNAND2X4MTR)                                0.047      0.640 f
  U3873/Y (NAND2BX8MTR)                                  0.103      0.743 f
  U3056/Y (INVX4MTR)                                     0.055      0.798 r
  U6267/Y (NAND2X1MTR)                                   0.056      0.855 f
  U8568/Y (AO21X2MTR)                                    0.130      0.984 f
  U10236/Y (NOR2X3MTR)                                   0.071      1.055 r
  U9890/Y (OAI2BB1X4MTR)                                 0.068      1.123 f
  U10054/Y (NAND3X12MTR)                                 0.051      1.174 r
  U9454/Y (INVX2MTR)                                     0.037      1.211 f
  U8806/Y (NOR2X4MTR)                                    0.063      1.273 r
  U1539/Y (INVX4MTR)                                     0.034      1.307 f
  U10511/Y (NAND2X4MTR)                                  0.039      1.346 r
  U19437/Y (OAI22X2MTR)                                  0.047      1.393 f
  U0_BANK_TOP/vACC_1_reg_0__16_/D (DFFRHQX2MTR)          0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U2434/Y (INVX10MTR)                                    0.034      0.301 f
  U5397/Y (INVX18MTR)                                    0.042      0.343 r
  U1193/Y (INVX14MTR)                                    0.031      0.374 f
  U9142/Y (AOI21X3MTR)                                   0.062      0.436 r
  U1208/Y (NAND3X2MTR)                                   0.077      0.514 f
  U2003/Y (NAND2BX4MTR)                                  0.057      0.570 r
  U2002/Y (INVX3MTR)                                     0.038      0.609 f
  U2128/Y (CLKNAND2X4MTR)                                0.057      0.665 r
  U7722/Y (NAND2X3MTR)                                   0.055      0.720 f
  U7688/Y (INVX2MTR)                                     0.048      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.061      0.828 f
  U1500/Y (INVX2MTR)                                     0.053      0.881 r
  U395/Y (NAND2X2MTR)                                    0.051      0.932 f
  U5386/Y (NOR2X1MTR)                                    0.060      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.054      1.046 f
  U353/Y (NAND2X2MTR)                                    0.062      1.108 r
  U7085/Y (NAND3X8MTR)                                   0.083      1.191 f
  U9623/Y (NAND2X6MTR)                                   0.052      1.243 r
  U10276/Y (CLKNAND2X2MTR)                               0.054      1.297 f
  U2624/Y (NAND2X4MTR)                                   0.050      1.347 r
  U16100/Y (OAI22X2MTR)                                  0.046      1.393 f
  U0_BANK_TOP/vACC_1_reg_3__19_/D (DFFRHQX2MTR)          0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U2434/Y (INVX10MTR)                                    0.034      0.301 f
  U5397/Y (INVX18MTR)                                    0.042      0.343 r
  U1193/Y (INVX14MTR)                                    0.031      0.374 f
  U9142/Y (AOI21X3MTR)                                   0.062      0.436 r
  U1208/Y (NAND3X2MTR)                                   0.077      0.514 f
  U2003/Y (NAND2BX4MTR)                                  0.057      0.570 r
  U2002/Y (INVX3MTR)                                     0.038      0.609 f
  U2128/Y (CLKNAND2X4MTR)                                0.057      0.665 r
  U7722/Y (NAND2X3MTR)                                   0.055      0.720 f
  U7688/Y (INVX2MTR)                                     0.048      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.061      0.828 f
  U1500/Y (INVX2MTR)                                     0.053      0.881 r
  U395/Y (NAND2X2MTR)                                    0.051      0.932 f
  U5386/Y (NOR2X1MTR)                                    0.060      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.054      1.046 f
  U353/Y (NAND2X2MTR)                                    0.062      1.108 r
  U7085/Y (NAND3X8MTR)                                   0.083      1.191 f
  U9623/Y (NAND2X6MTR)                                   0.052      1.243 r
  U10276/Y (CLKNAND2X2MTR)                               0.054      1.297 f
  U2624/Y (NAND2X4MTR)                                   0.050      1.347 r
  U16148/Y (OAI22X2MTR)                                  0.046      1.393 f
  U0_BANK_TOP/vACC_2_reg_3__19_/D (DFFRHQX2MTR)          0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U7947/Y (CLKNAND2X2MTR)                                0.058      0.471 f
  U2131/Y (OAI211X4MTR)                                  0.050      0.521 r
  U13620/Y (OAI21X3MTR)                                  0.072      0.593 f
  U3965/Y (NAND2X6MTR)                                   0.062      0.656 r
  U16360/Y (NAND2X3MTR)                                  0.060      0.716 f
  U5413/Y (OAI21X3MTR)                                   0.078      0.794 r
  U4965/Y (INVX2MTR)                                     0.045      0.839 f
  U2934/Y (NAND2X4MTR)                                   0.042      0.881 r
  U1471/Y (NAND2X8MTR)                                   0.046      0.927 f
  U5932/Y (NAND2X6MTR)                                   0.045      0.971 r
  U304/Y (INVX4MTR)                                      0.035      1.006 f
  U9480/Y (OAI21X3MTR)                                   0.070      1.076 r
  U7603/Y (OAI2B11X4MTR)                                 0.074      1.150 f
  U2183/Y (NAND3X4MTR)                                   0.049      1.199 r
  U2180/Y (NOR2X4MTR)                                    0.038      1.237 f
  U7583/Y (BUFX6MTR)                                     0.070      1.307 f
  U6959/Y (OAI22X2MTR)                                   0.051      1.358 r
  U0_BANK_TOP/vACC_2_reg_6__12_/D (DFFRHQX1MTR)          0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__12_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1375/Y (INVX16MTR)                                    0.078      0.337 r
  U1814/Y (INVX16MTR)                                    0.051      0.388 f
  U1296/Y (INVX12MTR)                                    0.040      0.428 r
  U7501/Y (INVX14MTR)                                    0.025      0.453 f
  U15907/Y (CLKNAND2X2MTR)                               0.033      0.487 r
  U9119/Y (NOR2X2MTR)                                    0.042      0.528 f
  U5694/Y (NOR2X2MTR)                                    0.069      0.598 r
  U4571/Y (CLKNAND2X2MTR)                                0.066      0.663 f
  U12339/Y (OAI2BB2X4MTR)                                0.094      0.757 r
  U13292/Y (NAND2X3MTR)                                  0.053      0.811 f
  U12161/Y (OAI2B11X4MTR)                                0.041      0.852 r
  U12068/Y (XNOR2X2MTR)                                  0.096      0.948 r
  U1627/Y (NOR2X4MTR)                                    0.053      1.001 f
  U1626/Y (NAND2X3MTR)                                   0.054      1.055 r
  U16286/Y (NOR2X1MTR)                                   0.043      1.098 f
  U11768/Y (NAND3BX4MTR)                                 0.100      1.198 f
  U3707/Y (NOR2X4MTR)                                    0.068      1.266 r
  U7721/Y (NAND3BX4MTR)                                  0.067      1.333 f
  U4261/Y (NOR2X1MTR)                                    0.058      1.391 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U7947/Y (CLKNAND2X2MTR)                                0.058      0.471 f
  U2131/Y (OAI211X4MTR)                                  0.050      0.521 r
  U13620/Y (OAI21X3MTR)                                  0.072      0.593 f
  U3965/Y (NAND2X6MTR)                                   0.062      0.656 r
  U16360/Y (NAND2X3MTR)                                  0.060      0.716 f
  U5413/Y (OAI21X3MTR)                                   0.078      0.794 r
  U4965/Y (INVX2MTR)                                     0.045      0.839 f
  U2934/Y (NAND2X4MTR)                                   0.042      0.881 r
  U1471/Y (NAND2X8MTR)                                   0.046      0.927 f
  U5932/Y (NAND2X6MTR)                                   0.045      0.971 r
  U304/Y (INVX4MTR)                                      0.035      1.006 f
  U9480/Y (OAI21X3MTR)                                   0.070      1.076 r
  U7603/Y (OAI2B11X4MTR)                                 0.074      1.150 f
  U2183/Y (NAND3X4MTR)                                   0.049      1.199 r
  U2180/Y (NOR2X4MTR)                                    0.038      1.237 f
  U7583/Y (BUFX6MTR)                                     0.070      1.307 f
  U17404/Y (OAI22X2MTR)                                  0.051      1.358 r
  U0_BANK_TOP/vACC_3_reg_6__12_/D (DFFRHQX1MTR)          0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__12_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U1316/Y (CLKNAND2X2MTR)                                0.056      0.469 f
  U12705/Y (AOI21X4MTR)                                  0.079      0.548 r
  U1234/Y (NOR2X2MTR)                                    0.047      0.595 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.646 r
  U4305/Y (NAND2X4MTR)                                   0.049      0.695 f
  U16607/Y (OAI2BB1X4MTR)                                0.092      0.787 f
  U2805/Y (CLKNAND2X4MTR)                                0.039      0.826 r
  U2554/Y (NAND2X4MTR)                                   0.041      0.866 f
  U6443/Y (NAND2X6MTR)                                   0.043      0.910 r
  U9540/Y (NAND2X2MTR)                                   0.044      0.953 f
  U450/Y (OAI2BB2X2MTR)                                  0.079      1.033 r
  U8049/Y (XNOR2X2MTR)                                   0.085      1.117 r
  U8644/Y (NOR2X2MTR)                                    0.054      1.172 f
  U5341/Y (NOR2X4MTR)                                    0.080      1.252 r
  U6713/Y (BUFX3MTR)                                     0.092      1.344 r
  U4939/Y (OAI2BB2X1MTR)                                 0.063      1.407 f
  U0_BANK_TOP/vACC_2_reg_6__9_/D (DFFRHQX4MTR)           0.000      1.407 f
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U8402/Y (NOR2BX4MTR)                                   0.071      0.193 f
  U9254/Y (INVX4MTR)                                     0.051      0.244 r
  U777/Y (INVX2MTR)                                      0.057      0.301 f
  U15859/Y (AOI22X1MTR)                                  0.069      0.370 r
  U16054/Y (OAI2B11X2MTR)                                0.111      0.481 f
  U7490/Y (INVX2MTR)                                     0.075      0.556 r
  U16540/Y (AND2X4MTR)                                   0.117      0.673 r
  U8909/Y (NOR2X2MTR)                                    0.031      0.704 f
  U6112/Y (NOR2BX1MTR)                                   0.080      0.784 r
  U6047/Y (CLKNAND2X4MTR)                                0.067      0.851 f
  U8153/Y (INVX2MTR)                                     0.050      0.901 r
  U17576/Y (OAI21X1MTR)                                  0.068      0.969 f
  U1417/Y (OAI21BX4MTR)                                  0.103      1.072 f
  U1416/Y (XNOR2X2MTR)                                   0.067      1.139 f
  U9817/Y (NAND2X2MTR)                                   0.047      1.186 r
  U12643/Y (CLKNAND2X4MTR)                               0.051      1.238 f
  U98/Y (NOR2X4MTR)                                      0.074      1.312 r
  U8511/Y (OAI22X1MTR)                                   0.071      1.384 f
  U0_BANK_TOP/vACC_0_reg_6__13_/D (DFFRHQX2MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U10184/Y (INVX4MTR)                                    0.044      0.159 r
  U1333/Y (INVX4MTR)                                     0.040      0.199 f
  U4726/Y (NOR2X2MTR)                                    0.124      0.323 r
  U15450/Y (NAND2X1MTR)                                  0.091      0.414 f
  U12651/Y (OAI2BB1X2MTR)                                0.050      0.464 r
  U2262/Y (NAND2BX2MTR)                                  0.086      0.550 r
  U8384/Y (INVX2MTR)                                     0.045      0.595 f
  U6138/Y (NOR2X2MTR)                                    0.088      0.683 r
  U4874/Y (OAI21X1MTR)                                   0.121      0.804 f
  U13176/Y (AOI21X2MTR)                                  0.097      0.901 r
  U9668/Y (NAND2BX2MTR)                                  0.058      0.959 f
  U9081/Y (AOI2BB1X2MTR)                                 0.082      1.041 r
  U9452/Y (CLKNAND2X4MTR)                                0.076      1.117 f
  U2728/Y (AND2X2MTR)                                    0.095      1.212 f
  U6667/Y (NAND3X2MTR)                                   0.042      1.254 r
  U10259/Y (NAND3X4MTR)                                  0.062      1.317 f
  U6913/Y (OAI22X1MTR)                                   0.064      1.381 r
  U0_BANK_TOP/vACC_1_reg_2__19_/D (DFFRHQX2MTR)          0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U7947/Y (CLKNAND2X2MTR)                                0.058      0.471 f
  U2131/Y (OAI211X4MTR)                                  0.050      0.521 r
  U13620/Y (OAI21X3MTR)                                  0.072      0.593 f
  U3965/Y (NAND2X6MTR)                                   0.062      0.656 r
  U16360/Y (NAND2X3MTR)                                  0.060      0.716 f
  U5413/Y (OAI21X3MTR)                                   0.078      0.794 r
  U4965/Y (INVX2MTR)                                     0.045      0.839 f
  U2934/Y (NAND2X4MTR)                                   0.042      0.881 r
  U1471/Y (NAND2X8MTR)                                   0.046      0.927 f
  U5932/Y (NAND2X6MTR)                                   0.045      0.971 r
  U304/Y (INVX4MTR)                                      0.035      1.006 f
  U9480/Y (OAI21X3MTR)                                   0.070      1.076 r
  U7603/Y (OAI2B11X4MTR)                                 0.074      1.150 f
  U2183/Y (NAND3X4MTR)                                   0.049      1.199 r
  U2180/Y (NOR2X4MTR)                                    0.038      1.237 f
  U9339/Y (MXI2X6MTR)                                    0.062      1.298 r
  U13080/Y (CLKNAND2X2MTR)                               0.055      1.353 f
  U11923/Y (OAI2BB1X2MTR)                                0.042      1.395 r
  U0_BANK_TOP/vACC_1_reg_6__4_/D (DFFRHQX4MTR)           0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U9782/Y (NAND2X4MTR)                                   0.040      0.603 f
  U3902/Y (INVX2MTR)                                     0.055      0.658 r
  U3094/Y (NOR2X2MTR)                                    0.049      0.706 f
  U3049/Y (NOR2X2MTR)                                    0.093      0.799 r
  U3524/Y (NAND2X2MTR)                                   0.077      0.875 f
  U6437/Y (AOI2B1X2MTR)                                  0.093      0.969 r
  U414/Y (NOR2X4MTR)                                     0.047      1.016 f
  U2732/Y (NAND2X8MTR)                                   0.053      1.070 r
  U243/Y (NAND2X8MTR)                                    0.045      1.115 f
  U6246/Y (NAND3X12MTR)                                  0.056      1.171 r
  U180/Y (CLKNAND2X4MTR)                                 0.057      1.227 f
  U6812/Y (XNOR2X8MTR)                                   0.084      1.311 f
  U11470/Y (OAI22X2MTR)                                  0.069      1.380 r
  U0_BANK_TOP/vACC_1_reg_1__19_/D (DFFRHQX2MTR)          0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U9782/Y (NAND2X4MTR)                                   0.040      0.603 f
  U3902/Y (INVX2MTR)                                     0.055      0.658 r
  U3094/Y (NOR2X2MTR)                                    0.049      0.706 f
  U3049/Y (NOR2X2MTR)                                    0.093      0.799 r
  U3524/Y (NAND2X2MTR)                                   0.077      0.875 f
  U6437/Y (AOI2B1X2MTR)                                  0.093      0.969 r
  U414/Y (NOR2X4MTR)                                     0.047      1.016 f
  U2732/Y (NAND2X8MTR)                                   0.053      1.070 r
  U243/Y (NAND2X8MTR)                                    0.045      1.115 f
  U6246/Y (NAND3X12MTR)                                  0.056      1.171 r
  U180/Y (CLKNAND2X4MTR)                                 0.057      1.227 f
  U6812/Y (XNOR2X8MTR)                                   0.084      1.311 f
  U11439/Y (OAI22X2MTR)                                  0.069      1.380 r
  U0_BANK_TOP/vACC_3_reg_1__19_/D (DFFRHQX2MTR)          0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_94_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12072/Y (INVX6MTR)                                    0.037      0.458 f
  U12536/Y (CLKNAND2X2MTR)                               0.032      0.490 r
  U12357/Y (AND2X4MTR)                                   0.092      0.582 r
  U8979/Y (NAND3X4MTR)                                   0.092      0.674 f
  U6021/Y (INVX4MTR)                                     0.059      0.733 r
  U14637/Y (NOR2X4MTR)                                   0.038      0.771 f
  U12038/Y (INVX4MTR)                                    0.047      0.819 r
  U5425/Y (NAND2X3MTR)                                   0.053      0.871 f
  U7235/Y (NOR2X2MTR)                                    0.072      0.944 r
  U12310/Y (OAI211X2MTR)                                 0.090      1.033 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.137 r
  U10946/Y (OAI21X4MTR)                                  0.067      1.204 f
  U13090/Y (AOI211X4MTR)                                 0.145      1.349 r
  U2722/Y (NOR2X1MTR)                                    0.059      1.408 f
  PIM_result_reg_94_/D (DFFRHQX4MTR)                     0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_94_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_222_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12072/Y (INVX6MTR)                                    0.037      0.458 f
  U12536/Y (CLKNAND2X2MTR)                               0.032      0.490 r
  U12357/Y (AND2X4MTR)                                   0.092      0.582 r
  U8979/Y (NAND3X4MTR)                                   0.092      0.674 f
  U6021/Y (INVX4MTR)                                     0.059      0.733 r
  U14637/Y (NOR2X4MTR)                                   0.038      0.771 f
  U12038/Y (INVX4MTR)                                    0.047      0.819 r
  U5425/Y (NAND2X3MTR)                                   0.053      0.871 f
  U7235/Y (NOR2X2MTR)                                    0.072      0.944 r
  U12310/Y (OAI211X2MTR)                                 0.090      1.033 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.137 r
  U10946/Y (OAI21X4MTR)                                  0.067      1.204 f
  U13090/Y (AOI211X4MTR)                                 0.145      1.349 r
  U2706/Y (NOR2X1MTR)                                    0.059      1.408 f
  PIM_result_reg_222_/D (DFFRHQX4MTR)                    0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_222_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_350_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12072/Y (INVX6MTR)                                    0.037      0.458 f
  U12536/Y (CLKNAND2X2MTR)                               0.032      0.490 r
  U12357/Y (AND2X4MTR)                                   0.092      0.582 r
  U8979/Y (NAND3X4MTR)                                   0.092      0.674 f
  U6021/Y (INVX4MTR)                                     0.059      0.733 r
  U14637/Y (NOR2X4MTR)                                   0.038      0.771 f
  U12038/Y (INVX4MTR)                                    0.047      0.819 r
  U5425/Y (NAND2X3MTR)                                   0.053      0.871 f
  U7235/Y (NOR2X2MTR)                                    0.072      0.944 r
  U12310/Y (OAI211X2MTR)                                 0.090      1.033 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.137 r
  U10946/Y (OAI21X4MTR)                                  0.067      1.204 f
  U13090/Y (AOI211X4MTR)                                 0.145      1.349 r
  U2712/Y (NOR2X1MTR)                                    0.059      1.408 f
  PIM_result_reg_350_/D (DFFRHQX4MTR)                    0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_350_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_478_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12072/Y (INVX6MTR)                                    0.037      0.458 f
  U12536/Y (CLKNAND2X2MTR)                               0.032      0.490 r
  U12357/Y (AND2X4MTR)                                   0.092      0.582 r
  U8979/Y (NAND3X4MTR)                                   0.092      0.674 f
  U6021/Y (INVX4MTR)                                     0.059      0.733 r
  U14637/Y (NOR2X4MTR)                                   0.038      0.771 f
  U12038/Y (INVX4MTR)                                    0.047      0.819 r
  U5425/Y (NAND2X3MTR)                                   0.053      0.871 f
  U7235/Y (NOR2X2MTR)                                    0.072      0.944 r
  U12310/Y (OAI211X2MTR)                                 0.090      1.033 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.137 r
  U10946/Y (OAI21X4MTR)                                  0.067      1.204 f
  U13090/Y (AOI211X4MTR)                                 0.145      1.349 r
  U2710/Y (NOR2X1MTR)                                    0.059      1.408 f
  PIM_result_reg_478_/D (DFFRHQX4MTR)                    0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_478_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U9782/Y (NAND2X4MTR)                                   0.040      0.603 f
  U3902/Y (INVX2MTR)                                     0.055      0.658 r
  U3094/Y (NOR2X2MTR)                                    0.049      0.706 f
  U3049/Y (NOR2X2MTR)                                    0.093      0.799 r
  U3524/Y (NAND2X2MTR)                                   0.077      0.875 f
  U6437/Y (AOI2B1X2MTR)                                  0.093      0.969 r
  U414/Y (NOR2X4MTR)                                     0.047      1.016 f
  U2732/Y (NAND2X8MTR)                                   0.053      1.070 r
  U243/Y (NAND2X8MTR)                                    0.045      1.115 f
  U6246/Y (NAND3X12MTR)                                  0.056      1.171 r
  U1833/Y (NAND2X2MTR)                                   0.046      1.217 f
  U10280/Y (NAND2X2MTR)                                  0.045      1.262 r
  U7579/Y (INVX3MTR)                                     0.042      1.304 f
  U9316/Y (OAI22X2MTR)                                   0.054      1.358 r
  U0_BANK_TOP/vACC_3_reg_1__21_/D (DFFRHQX1MTR)          0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U1349/Y (INVX14MTR)                                    0.038      0.411 f
  U1260/Y (INVX12MTR)                                    0.030      0.441 r
  U4505/Y (CLKNAND2X4MTR)                                0.029      0.470 f
  U854/Y (OAI2BB1X2MTR)                                  0.038      0.508 r
  U1153/Y (INVX3MTR)                                     0.029      0.537 f
  U9716/Y (NAND3X4MTR)                                   0.034      0.571 r
  U13724/Y (NAND2X6MTR)                                  0.046      0.617 f
  U13717/Y (CLKNAND2X8MTR)                               0.043      0.660 r
  U9154/Y (NOR2X4MTR)                                    0.031      0.691 f
  U9419/Y (NOR2X2MTR)                                    0.069      0.760 r
  U7130/Y (CLKNAND2X4MTR)                                0.057      0.817 f
  U6316/Y (NAND2X4MTR)                                   0.051      0.868 r
  U589/Y (NAND2X6MTR)                                    0.050      0.918 f
  U9150/Y (NAND2X8MTR)                                   0.054      0.972 r
  U5375/Y (NAND2X3MTR)                                   0.047      1.019 f
  U9435/Y (AOI22X2MTR)                                   0.092      1.111 r
  U3026/Y (OAI21X2MTR)                                   0.069      1.180 f
  U16377/Y (AOI2B1X4MTR)                                 0.088      1.268 r
  U5258/Y (OAI21X6MTR)                                   0.066      1.334 f
  U8003/Y (NAND2X2MTR)                                   0.039      1.373 r
  U1247/Y (OAI2BB1X2MTR)                                 0.041      1.415 f
  U0_BANK_TOP/vACC_2_reg_0__3_/D (DFFRHQX4MTR)           0.000      1.415 f
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U1316/Y (CLKNAND2X2MTR)                                0.056      0.469 f
  U12705/Y (AOI21X4MTR)                                  0.079      0.548 r
  U1234/Y (NOR2X2MTR)                                    0.047      0.595 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.646 r
  U4305/Y (NAND2X4MTR)                                   0.049      0.695 f
  U16607/Y (OAI2BB1X4MTR)                                0.092      0.787 f
  U2805/Y (CLKNAND2X4MTR)                                0.039      0.826 r
  U2554/Y (NAND2X4MTR)                                   0.041      0.866 f
  U6443/Y (NAND2X6MTR)                                   0.043      0.910 r
  U9540/Y (NAND2X2MTR)                                   0.044      0.953 f
  U450/Y (OAI2BB2X2MTR)                                  0.079      1.033 r
  U8049/Y (XNOR2X2MTR)                                   0.085      1.117 r
  U8644/Y (NOR2X2MTR)                                    0.054      1.172 f
  U5341/Y (NOR2X4MTR)                                    0.080      1.252 r
  U1863/Y (MXI2X6MTR)                                    0.069      1.321 f
  U4931/Y (CLKNAND2X2MTR)                                0.053      1.374 r
  U10196/Y (CLKNAND2X2MTR)                               0.041      1.415 f
  U0_BANK_TOP/vACC_1_reg_6__1_/D (DFFRHQX4MTR)           0.000      1.415 f
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_189_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U11050/Y (INVX4MTR)                                    0.045      0.554 r
  U1009/Y (CLKNAND2X2MTR)                                0.054      0.608 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.658 r
  U12172/Y (INVX2MTR)                                    0.064      0.722 f
  U10698/Y (AND2X4MTR)                                   0.087      0.809 f
  U8186/Y (CLKNAND2X4MTR)                                0.042      0.851 r
  U7658/Y (NOR2X3MTR)                                    0.033      0.884 f
  U10689/Y (NAND2X3MTR)                                  0.060      0.944 r
  U4850/Y (NAND3BX4MTR)                                  0.083      1.027 f
  U2750/Y (NOR2X4MTR)                                    0.078      1.105 r
  U2718/Y (CLKNAND2X4MTR)                                0.051      1.156 f
  U14688/Y (INVX2MTR)                                    0.037      1.193 r
  U15082/Y (CLKNAND2X2MTR)                               0.039      1.232 f
  U15081/Y (AOI21X2MTR)                                  0.107      1.338 r
  U15256/Y (NOR2X1MTR)                                   0.056      1.394 f
  PIM_result_reg_189_/D (DFFRHQX2MTR)                    0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_189_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_317_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U11050/Y (INVX4MTR)                                    0.045      0.554 r
  U1009/Y (CLKNAND2X2MTR)                                0.054      0.608 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.658 r
  U12172/Y (INVX2MTR)                                    0.064      0.722 f
  U10698/Y (AND2X4MTR)                                   0.087      0.809 f
  U8186/Y (CLKNAND2X4MTR)                                0.042      0.851 r
  U7658/Y (NOR2X3MTR)                                    0.033      0.884 f
  U10689/Y (NAND2X3MTR)                                  0.060      0.944 r
  U4850/Y (NAND3BX4MTR)                                  0.083      1.027 f
  U2750/Y (NOR2X4MTR)                                    0.078      1.105 r
  U2718/Y (CLKNAND2X4MTR)                                0.051      1.156 f
  U14688/Y (INVX2MTR)                                    0.037      1.193 r
  U15082/Y (CLKNAND2X2MTR)                               0.039      1.232 f
  U15081/Y (AOI21X2MTR)                                  0.107      1.338 r
  U15255/Y (NOR2X1MTR)                                   0.056      1.394 f
  PIM_result_reg_317_/D (DFFRHQX2MTR)                    0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_317_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_445_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U11050/Y (INVX4MTR)                                    0.045      0.554 r
  U1009/Y (CLKNAND2X2MTR)                                0.054      0.608 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.658 r
  U12172/Y (INVX2MTR)                                    0.064      0.722 f
  U10698/Y (AND2X4MTR)                                   0.087      0.809 f
  U8186/Y (CLKNAND2X4MTR)                                0.042      0.851 r
  U7658/Y (NOR2X3MTR)                                    0.033      0.884 f
  U10689/Y (NAND2X3MTR)                                  0.060      0.944 r
  U4850/Y (NAND3BX4MTR)                                  0.083      1.027 f
  U2750/Y (NOR2X4MTR)                                    0.078      1.105 r
  U2718/Y (CLKNAND2X4MTR)                                0.051      1.156 f
  U14688/Y (INVX2MTR)                                    0.037      1.193 r
  U15082/Y (CLKNAND2X2MTR)                               0.039      1.232 f
  U15081/Y (AOI21X2MTR)                                  0.107      1.338 r
  U15196/Y (NOR2X1MTR)                                   0.056      1.394 f
  PIM_result_reg_445_/D (DFFRHQX2MTR)                    0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_445_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_61_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U11050/Y (INVX4MTR)                                    0.045      0.554 r
  U1009/Y (CLKNAND2X2MTR)                                0.054      0.608 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.658 r
  U12172/Y (INVX2MTR)                                    0.064      0.722 f
  U10698/Y (AND2X4MTR)                                   0.087      0.809 f
  U8186/Y (CLKNAND2X4MTR)                                0.042      0.851 r
  U7658/Y (NOR2X3MTR)                                    0.033      0.884 f
  U10689/Y (NAND2X3MTR)                                  0.060      0.944 r
  U4850/Y (NAND3BX4MTR)                                  0.083      1.027 f
  U2750/Y (NOR2X4MTR)                                    0.078      1.105 r
  U2718/Y (CLKNAND2X4MTR)                                0.051      1.156 f
  U14688/Y (INVX2MTR)                                    0.037      1.193 r
  U15082/Y (CLKNAND2X2MTR)                               0.039      1.232 f
  U15081/Y (AOI21X2MTR)                                  0.107      1.338 r
  U15195/Y (NOR2X1MTR)                                   0.056      1.394 f
  PIM_result_reg_61_/D (DFFRHQX2MTR)                     0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_61_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U6724/Y (AOI21X2MTR)                                   0.074      0.431 r
  U9390/Y (NAND3X4MTR)                                   0.078      0.509 f
  U1081/Y (NAND2X4MTR)                                   0.049      0.557 r
  U5970/Y (INVX4MTR)                                     0.039      0.597 f
  U4518/Y (NAND2X3MTR)                                   0.042      0.638 r
  U16382/Y (INVX2MTR)                                    0.037      0.676 f
  U2093/Y (NOR2X4MTR)                                    0.066      0.741 r
  U15986/Y (NAND2X3MTR)                                  0.051      0.792 f
  U15984/Y (INVX3MTR)                                    0.056      0.848 r
  U2877/Y (NAND2X4MTR)                                   0.046      0.894 f
  U5685/Y (NOR2X1MTR)                                    0.060      0.954 r
  U2015/Y (NAND2X2MTR)                                   0.059      1.013 f
  U8448/Y (NAND3X4MTR)                                   0.050      1.063 r
  U1782/Y (NAND2X6MTR)                                   0.049      1.112 f
  U13335/Y (NOR2X12MTR)                                  0.071      1.183 r
  U10011/Y (INVX12MTR)                                   0.043      1.226 f
  U2095/Y (NAND2X8MTR)                                   0.034      1.260 r
  U2094/Y (OAI211X8MTR)                                  0.058      1.318 f
  U11055/Y (OAI22X1MTR)                                  0.063      1.381 r
  U0_BANK_TOP/vACC_0_reg_7__16_/D (DFFRHQX2MTR)          0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_43_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U12133/Y (BUFX20MTR)                                   0.067      0.412 r
  U2241/Y (INVX6MTR)                                     0.028      0.440 f
  U711/Y (INVX8MTR)                                      0.037      0.477 r
  U2174/Y (OAI2B2X2MTR)                                  0.044      0.522 f
  U2328/Y (NAND3BX2MTR)                                  0.196      0.717 f
  U10751/Y (AND2X2MTR)                                   0.140      0.858 f
  U8137/Y (NOR2BX2MTR)                                   0.089      0.947 f
  U7225/Y (INVX2MTR)                                     0.042      0.989 r
  U2789/Y (NOR2X3MTR)                                    0.030      1.019 f
  U10749/Y (NOR2X2MTR)                                   0.096      1.115 r
  U8710/Y (NAND3X4MTR)                                   0.091      1.207 f
  U2408/Y (AOI21X2MTR)                                   0.132      1.338 r
  U15346/Y (NOR2X1MTR)                                   0.056      1.394 f
  PIM_result_reg_43_/D (DFFRHQX2MTR)                     0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_43_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_171_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U12133/Y (BUFX20MTR)                                   0.067      0.412 r
  U2241/Y (INVX6MTR)                                     0.028      0.440 f
  U711/Y (INVX8MTR)                                      0.037      0.477 r
  U2174/Y (OAI2B2X2MTR)                                  0.044      0.522 f
  U2328/Y (NAND3BX2MTR)                                  0.196      0.717 f
  U10751/Y (AND2X2MTR)                                   0.140      0.858 f
  U8137/Y (NOR2BX2MTR)                                   0.089      0.947 f
  U7225/Y (INVX2MTR)                                     0.042      0.989 r
  U2789/Y (NOR2X3MTR)                                    0.030      1.019 f
  U10749/Y (NOR2X2MTR)                                   0.096      1.115 r
  U8710/Y (NAND3X4MTR)                                   0.091      1.207 f
  U2408/Y (AOI21X2MTR)                                   0.132      1.338 r
  U15345/Y (NOR2X1MTR)                                   0.056      1.394 f
  PIM_result_reg_171_/D (DFFRHQX2MTR)                    0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_171_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_299_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U12133/Y (BUFX20MTR)                                   0.067      0.412 r
  U2241/Y (INVX6MTR)                                     0.028      0.440 f
  U711/Y (INVX8MTR)                                      0.037      0.477 r
  U2174/Y (OAI2B2X2MTR)                                  0.044      0.522 f
  U2328/Y (NAND3BX2MTR)                                  0.196      0.717 f
  U10751/Y (AND2X2MTR)                                   0.140      0.858 f
  U8137/Y (NOR2BX2MTR)                                   0.089      0.947 f
  U7225/Y (INVX2MTR)                                     0.042      0.989 r
  U2789/Y (NOR2X3MTR)                                    0.030      1.019 f
  U10749/Y (NOR2X2MTR)                                   0.096      1.115 r
  U8710/Y (NAND3X4MTR)                                   0.091      1.207 f
  U2408/Y (AOI21X2MTR)                                   0.132      1.338 r
  U15344/Y (NOR2X1MTR)                                   0.056      1.394 f
  PIM_result_reg_299_/D (DFFRHQX2MTR)                    0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_299_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_427_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U12133/Y (BUFX20MTR)                                   0.067      0.412 r
  U2241/Y (INVX6MTR)                                     0.028      0.440 f
  U711/Y (INVX8MTR)                                      0.037      0.477 r
  U2174/Y (OAI2B2X2MTR)                                  0.044      0.522 f
  U2328/Y (NAND3BX2MTR)                                  0.196      0.717 f
  U10751/Y (AND2X2MTR)                                   0.140      0.858 f
  U8137/Y (NOR2BX2MTR)                                   0.089      0.947 f
  U7225/Y (INVX2MTR)                                     0.042      0.989 r
  U2789/Y (NOR2X3MTR)                                    0.030      1.019 f
  U10749/Y (NOR2X2MTR)                                   0.096      1.115 r
  U8710/Y (NAND3X4MTR)                                   0.091      1.207 f
  U2408/Y (AOI21X2MTR)                                   0.132      1.338 r
  U11534/Y (NOR2X1MTR)                                   0.056      1.394 f
  PIM_result_reg_427_/D (DFFRHQX2MTR)                    0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_427_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_30_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U2173/Y (INVX6MTR)                                     0.036      0.457 f
  U10923/Y (CLKNAND2X2MTR)                               0.030      0.487 r
  U3982/Y (AND2X2MTR)                                    0.088      0.575 r
  U3153/Y (NAND2X2MTR)                                   0.075      0.650 f
  U526/Y (INVX4MTR)                                      0.069      0.719 r
  U8198/Y (NAND2X2MTR)                                   0.056      0.775 f
  U10738/Y (NOR2X4MTR)                                   0.065      0.840 r
  U10737/Y (NAND3X4MTR)                                  0.091      0.931 f
  U10493/Y (OR3X4MTR)                                    0.113      1.044 f
  U11772/Y (NOR2X2MTR)                                   0.070      1.115 r
  U10323/Y (NOR2X4MTR)                                   0.051      1.166 f
  U4821/Y (OAI2B1X4MTR)                                  0.039      1.205 r
  U7065/Y (NAND2X3MTR)                                   0.054      1.259 f
  U138/Y (NAND3X4MTR)                                    0.045      1.304 r
  U3669/Y (AND2X2MTR)                                    0.092      1.395 r
  PIM_result_reg_30_/D (DFFRHQX4MTR)                     0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_30_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U9782/Y (NAND2X4MTR)                                   0.040      0.603 f
  U3902/Y (INVX2MTR)                                     0.055      0.658 r
  U3094/Y (NOR2X2MTR)                                    0.049      0.706 f
  U3049/Y (NOR2X2MTR)                                    0.093      0.799 r
  U3524/Y (NAND2X2MTR)                                   0.077      0.875 f
  U6437/Y (AOI2B1X2MTR)                                  0.093      0.969 r
  U414/Y (NOR2X4MTR)                                     0.047      1.016 f
  U2732/Y (NAND2X8MTR)                                   0.053      1.070 r
  U243/Y (NAND2X8MTR)                                    0.045      1.115 f
  U6246/Y (NAND3X12MTR)                                  0.056      1.171 r
  U1833/Y (NAND2X2MTR)                                   0.046      1.217 f
  U10280/Y (NAND2X2MTR)                                  0.045      1.262 r
  U7579/Y (INVX3MTR)                                     0.042      1.304 f
  U9318/Y (OAI22X2MTR)                                   0.054      1.358 r
  U0_BANK_TOP/vACC_1_reg_1__21_/D (DFFRHQX1MTR)          0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U10184/Y (INVX4MTR)                                    0.044      0.159 r
  U1333/Y (INVX4MTR)                                     0.040      0.199 f
  U4726/Y (NOR2X2MTR)                                    0.124      0.323 r
  U15450/Y (NAND2X1MTR)                                  0.091      0.414 f
  U12651/Y (OAI2BB1X2MTR)                                0.050      0.464 r
  U2262/Y (NAND2BX2MTR)                                  0.086      0.550 r
  U8384/Y (INVX2MTR)                                     0.045      0.595 f
  U6138/Y (NOR2X2MTR)                                    0.088      0.683 r
  U4874/Y (OAI21X1MTR)                                   0.121      0.804 f
  U13176/Y (AOI21X2MTR)                                  0.097      0.901 r
  U9668/Y (NAND2BX2MTR)                                  0.058      0.959 f
  U9081/Y (AOI2BB1X2MTR)                                 0.082      1.041 r
  U9452/Y (CLKNAND2X4MTR)                                0.076      1.117 f
  U2728/Y (AND2X2MTR)                                    0.095      1.212 f
  U6667/Y (NAND3X2MTR)                                   0.042      1.254 r
  U10259/Y (NAND3X4MTR)                                  0.062      1.317 f
  U6914/Y (OAI22X1MTR)                                   0.064      1.381 r
  U0_BANK_TOP/vACC_2_reg_2__19_/D (DFFRHQX2MTR)          0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U9012/Y (NOR2BX4MTR)                                   0.028      0.363 f
  U9678/Y (NOR2X3MTR)                                    0.051      0.415 r
  U8689/Y (OAI2B11X4MTR)                                 0.080      0.494 f
  U9002/Y (NAND2X4MTR)                                   0.053      0.547 r
  U727/Y (INVX3MTR)                                      0.034      0.581 f
  U1630/Y (NOR2X2MTR)                                    0.095      0.676 r
  U6390/Y (INVX1MTR)                                     0.075      0.751 f
  U7715/Y (NAND2X2MTR)                                   0.055      0.805 r
  U6929/Y (INVX2MTR)                                     0.043      0.848 f
  U2546/Y (NAND2X4MTR)                                   0.051      0.900 r
  U5502/Y (AOI2B1X2MTR)                                  0.125      1.024 r
  U272/Y (XNOR2X1MTR)                                    0.099      1.123 r
  U12979/Y (OAI22X4MTR)                                  0.093      1.216 f
  U8408/Y (AOI2BB1X2MTR)                                 0.106      1.322 r
  U8493/Y (OAI22X1MTR)                                   0.081      1.403 f
  U0_BANK_TOP/vACC_0_reg_1__12_/D (DFFRHQX4MTR)          0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U7004/Y (BUFX16MTR)                                    0.089      0.343 r
  U1716/Y (INVX10MTR)                                    0.032      0.374 f
  U3499/Y (CLKNAND2X2MTR)                                0.030      0.405 r
  U8483/Y (INVX2MTR)                                     0.032      0.437 f
  U10774/Y (NOR3X4MTR)                                   0.113      0.550 r
  U2552/Y (OAI21X6MTR)                                   0.079      0.629 f
  U6121/Y (NOR2X4MTR)                                    0.071      0.699 r
  U4361/Y (NOR2X3MTR)                                    0.041      0.740 f
  U4349/Y (NOR2BX4MTR)                                   0.068      0.808 r
  U2235/Y (NAND2X6MTR)                                   0.059      0.867 f
  U3362/Y (NAND2X8MTR)                                   0.046      0.913 r
  U8732/Y (NAND2X6MTR)                                   0.046      0.959 f
  U9723/Y (AOI21X4MTR)                                   0.074      1.032 r
  U6349/Y (XOR2X2MTR)                                    0.087      1.119 r
  U6457/Y (OAI2B1X4MTR)                                  0.073      1.192 f
  U8615/Y (NOR2X2MTR)                                    0.109      1.301 r
  U6577/Y (OAI22X1MTR)                                   0.083      1.384 f
  U0_BANK_TOP/vACC_0_reg_7__12_/D (DFFRQX4MTR)           0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__12_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U9012/Y (NOR2BX4MTR)                                   0.028      0.363 f
  U9678/Y (NOR2X3MTR)                                    0.051      0.415 r
  U8689/Y (OAI2B11X4MTR)                                 0.080      0.494 f
  U9002/Y (NAND2X4MTR)                                   0.053      0.547 r
  U727/Y (INVX3MTR)                                      0.034      0.581 f
  U1630/Y (NOR2X2MTR)                                    0.095      0.676 r
  U6390/Y (INVX1MTR)                                     0.075      0.751 f
  U7715/Y (NAND2X2MTR)                                   0.055      0.805 r
  U6929/Y (INVX2MTR)                                     0.043      0.848 f
  U2546/Y (NAND2X4MTR)                                   0.051      0.900 r
  U5502/Y (AOI2B1X2MTR)                                  0.125      1.024 r
  U272/Y (XNOR2X1MTR)                                    0.099      1.123 r
  U12979/Y (OAI22X4MTR)                                  0.093      1.216 f
  U8408/Y (AOI2BB1X2MTR)                                 0.106      1.322 r
  U8508/Y (OAI22X1MTR)                                   0.081      1.403 f
  U0_BANK_TOP/vACC_2_reg_1__12_/D (DFFRHQX4MTR)          0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U9012/Y (NOR2BX4MTR)                                   0.028      0.363 f
  U9678/Y (NOR2X3MTR)                                    0.051      0.415 r
  U8689/Y (OAI2B11X4MTR)                                 0.080      0.494 f
  U9002/Y (NAND2X4MTR)                                   0.053      0.547 r
  U727/Y (INVX3MTR)                                      0.034      0.581 f
  U1630/Y (NOR2X2MTR)                                    0.095      0.676 r
  U6390/Y (INVX1MTR)                                     0.075      0.751 f
  U7715/Y (NAND2X2MTR)                                   0.055      0.805 r
  U6929/Y (INVX2MTR)                                     0.043      0.848 f
  U2546/Y (NAND2X4MTR)                                   0.051      0.900 r
  U5502/Y (AOI2B1X2MTR)                                  0.125      1.024 r
  U272/Y (XNOR2X1MTR)                                    0.099      1.123 r
  U12979/Y (OAI22X4MTR)                                  0.093      1.216 f
  U8408/Y (AOI2BB1X2MTR)                                 0.106      1.322 r
  U6304/Y (OAI22X1MTR)                                   0.081      1.403 f
  U0_BANK_TOP/vACC_3_reg_1__12_/D (DFFRHQX4MTR)          0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U9012/Y (NOR2BX4MTR)                                   0.028      0.363 f
  U9678/Y (NOR2X3MTR)                                    0.051      0.415 r
  U8689/Y (OAI2B11X4MTR)                                 0.080      0.494 f
  U9002/Y (NAND2X4MTR)                                   0.053      0.547 r
  U727/Y (INVX3MTR)                                      0.034      0.581 f
  U1630/Y (NOR2X2MTR)                                    0.095      0.676 r
  U6390/Y (INVX1MTR)                                     0.075      0.751 f
  U7715/Y (NAND2X2MTR)                                   0.055      0.805 r
  U6929/Y (INVX2MTR)                                     0.043      0.848 f
  U2546/Y (NAND2X4MTR)                                   0.051      0.900 r
  U5502/Y (AOI2B1X2MTR)                                  0.125      1.024 r
  U272/Y (XNOR2X1MTR)                                    0.099      1.123 r
  U12979/Y (OAI22X4MTR)                                  0.093      1.216 f
  U8408/Y (AOI2BB1X2MTR)                                 0.106      1.322 r
  U6303/Y (OAI22X1MTR)                                   0.081      1.403 f
  U0_BANK_TOP/vACC_1_reg_1__12_/D (DFFRHQX4MTR)          0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U6724/Y (AOI21X2MTR)                                   0.074      0.431 r
  U9390/Y (NAND3X4MTR)                                   0.078      0.509 f
  U1081/Y (NAND2X4MTR)                                   0.049      0.557 r
  U5970/Y (INVX4MTR)                                     0.039      0.597 f
  U4518/Y (NAND2X3MTR)                                   0.042      0.638 r
  U16382/Y (INVX2MTR)                                    0.037      0.676 f
  U2093/Y (NOR2X4MTR)                                    0.066      0.741 r
  U15986/Y (NAND2X3MTR)                                  0.051      0.792 f
  U15984/Y (INVX3MTR)                                    0.056      0.848 r
  U2877/Y (NAND2X4MTR)                                   0.046      0.894 f
  U5685/Y (NOR2X1MTR)                                    0.060      0.954 r
  U2015/Y (NAND2X2MTR)                                   0.059      1.013 f
  U8448/Y (NAND3X4MTR)                                   0.050      1.063 r
  U1782/Y (NAND2X6MTR)                                   0.049      1.112 f
  U13335/Y (NOR2X12MTR)                                  0.071      1.183 r
  U10011/Y (INVX12MTR)                                   0.043      1.226 f
  U2095/Y (NAND2X8MTR)                                   0.034      1.260 r
  U2094/Y (OAI211X8MTR)                                  0.058      1.318 f
  U11062/Y (OAI22X1MTR)                                  0.063      1.381 r
  U0_BANK_TOP/vACC_3_reg_7__16_/D (DFFRHQX2MTR)          0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U4876/Y (NAND2X3MTR)                                   0.067      0.737 f
  U5555/Y (OAI2B1X4MTR)                                  0.117      0.853 f
  U10218/Y (OAI2BB1X4MTR)                                0.084      0.938 f
  U8389/Y (AOI21X4MTR)                                   0.072      1.009 r
  U8712/Y (INVX2MTR)                                     0.036      1.045 f
  U8707/Y (OAI2BB1X2MTR)                                 0.091      1.136 f
  U1651/Y (OAI211X4MTR)                                  0.050      1.186 r
  U5102/Y (NAND3X3MTR)                                   0.086      1.272 f
  U17783/Y (OAI2B2X2MTR)                                 0.123      1.395 f
  U0_BANK_TOP/vACC_1_reg_2__15_/D (DFFRHQX2MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U7947/Y (CLKNAND2X2MTR)                                0.058      0.471 f
  U2131/Y (OAI211X4MTR)                                  0.050      0.521 r
  U13620/Y (OAI21X3MTR)                                  0.072      0.593 f
  U3965/Y (NAND2X6MTR)                                   0.062      0.656 r
  U16360/Y (NAND2X3MTR)                                  0.060      0.716 f
  U5413/Y (OAI21X3MTR)                                   0.078      0.794 r
  U4965/Y (INVX2MTR)                                     0.045      0.839 f
  U2934/Y (NAND2X4MTR)                                   0.042      0.881 r
  U1471/Y (NAND2X8MTR)                                   0.046      0.927 f
  U5932/Y (NAND2X6MTR)                                   0.045      0.971 r
  U304/Y (INVX4MTR)                                      0.035      1.006 f
  U9480/Y (OAI21X3MTR)                                   0.070      1.076 r
  U7603/Y (OAI2B11X4MTR)                                 0.074      1.150 f
  U2183/Y (NAND3X4MTR)                                   0.049      1.199 r
  U2180/Y (NOR2X4MTR)                                    0.038      1.237 f
  U9339/Y (MXI2X6MTR)                                    0.062      1.298 r
  U11304/Y (CLKNAND2X2MTR)                               0.055      1.353 f
  U13191/Y (OAI2BB1X2MTR)                                0.042      1.395 r
  U0_BANK_TOP/vACC_0_reg_6__4_/D (DFFRHQX4MTR)           0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U6724/Y (AOI21X2MTR)                                   0.074      0.431 r
  U9390/Y (NAND3X4MTR)                                   0.078      0.509 f
  U1081/Y (NAND2X4MTR)                                   0.049      0.557 r
  U5970/Y (INVX4MTR)                                     0.039      0.597 f
  U4518/Y (NAND2X3MTR)                                   0.042      0.638 r
  U16382/Y (INVX2MTR)                                    0.037      0.676 f
  U2093/Y (NOR2X4MTR)                                    0.066      0.741 r
  U15986/Y (NAND2X3MTR)                                  0.051      0.792 f
  U15984/Y (INVX3MTR)                                    0.056      0.848 r
  U2877/Y (NAND2X4MTR)                                   0.046      0.894 f
  U5685/Y (NOR2X1MTR)                                    0.060      0.954 r
  U2015/Y (NAND2X2MTR)                                   0.059      1.013 f
  U8448/Y (NAND3X4MTR)                                   0.050      1.063 r
  U1782/Y (NAND2X6MTR)                                   0.049      1.112 f
  U13335/Y (NOR2X12MTR)                                  0.071      1.183 r
  U10011/Y (INVX12MTR)                                   0.043      1.226 f
  U2095/Y (NAND2X8MTR)                                   0.034      1.260 r
  U2094/Y (OAI211X8MTR)                                  0.058      1.318 f
  U6353/Y (OAI22X1MTR)                                   0.063      1.381 r
  U0_BANK_TOP/vACC_2_reg_7__16_/D (DFFRHQX2MTR)          0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 r
  U9280/Y (INVX8MTR)                                     0.041      0.173 f
  U8578/Y (CLKNAND2X4MTR)                                0.045      0.218 r
  U7958/Y (INVX2MTR)                                     0.046      0.264 f
  U12802/Y (AOI22X2MTR)                                  0.096      0.360 r
  U9139/Y (NOR4BX2MTR)                                   0.121      0.482 r
  U9994/Y (AND2X4MTR)                                    0.128      0.609 r
  U7821/Y (INVX2MTR)                                     0.039      0.648 f
  U11800/Y (NOR2X2MTR)                                   0.103      0.751 r
  U8929/Y (NOR2X6MTR)                                    0.048      0.799 f
  U5956/Y (NAND2X4MTR)                                   0.058      0.857 r
  U13353/Y (OAI21X4MTR)                                  0.064      0.921 f
  U13362/Y (AOI21X2MTR)                                  0.086      1.006 r
  U1442/Y (XNOR2X2MTR)                                   0.093      1.099 r
  U16194/Y (OAI22X4MTR)                                  0.096      1.195 f
  U9195/Y (OAI21X6MTR)                                   0.078      1.273 r
  U11978/Y (OAI2BB1X4MTR)                                0.062      1.335 f
  U4269/Y (CLKNAND2X2MTR)                                0.040      1.375 r
  U1986/Y (OAI2BB1X2MTR)                                 0.040      1.415 f
  U0_BANK_TOP/vACC_2_reg_4__3_/D (DFFRHQX4MTR)           0.000      1.415 f
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U1363/Y (INVX8MTR)                                     0.045      0.277 f
  U5145/Y (INVX8MTR)                                     0.044      0.320 r
  U5174/Y (INVX6MTR)                                     0.035      0.356 f
  U12709/Y (NAND2X2MTR)                                  0.032      0.388 r
  U13427/Y (CLKNAND2X2MTR)                               0.044      0.432 f
  U8733/Y (NAND3BX4MTR)                                  0.107      0.539 f
  U2441/Y (CLKNAND2X2MTR)                                0.054      0.593 r
  U3199/Y (CLKNAND2X4MTR)                                0.047      0.640 f
  U3873/Y (NAND2BX8MTR)                                  0.103      0.743 f
  U3056/Y (INVX4MTR)                                     0.055      0.798 r
  U6267/Y (NAND2X1MTR)                                   0.056      0.855 f
  U8568/Y (AO21X2MTR)                                    0.130      0.984 f
  U10236/Y (NOR2X3MTR)                                   0.071      1.055 r
  U9890/Y (OAI2BB1X4MTR)                                 0.068      1.123 f
  U10054/Y (NAND3X12MTR)                                 0.051      1.174 r
  U9454/Y (INVX2MTR)                                     0.037      1.211 f
  U8806/Y (NOR2X4MTR)                                    0.063      1.273 r
  U1539/Y (INVX4MTR)                                     0.034      1.307 f
  U10511/Y (NAND2X4MTR)                                  0.039      1.346 r
  U19435/Y (OAI22X2MTR)                                  0.047      1.393 f
  U0_BANK_TOP/vACC_2_reg_0__16_/D (DFFRHQX2MTR)          0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_83_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12072/Y (INVX6MTR)                                    0.037      0.458 f
  U11139/Y (CLKNAND2X2MTR)                               0.046      0.504 r
  U11144/Y (NAND4X6MTR)                                  0.119      0.624 f
  U1544/Y (INVX4MTR)                                     0.071      0.695 r
  U11145/Y (CLKNAND2X2MTR)                               0.057      0.752 f
  U10674/Y (NOR4X2MTR)                                   0.107      0.859 r
  U9679/Y (NAND3X2MTR)                                   0.096      0.955 f
  U2943/Y (INVX2MTR)                                     0.051      1.006 r
  U10131/Y (CLKNAND2X2MTR)                               0.062      1.068 f
  U3211/Y (INVX2MTR)                                     0.051      1.119 r
  U8251/Y (NAND2X1MTR)                                   0.060      1.178 f
  U8072/Y (OAI211X2MTR)                                  0.056      1.235 r
  U11975/Y (AOI211X2MTR)                                 0.062      1.297 f
  U15566/Y (NOR2X1MTR)                                   0.067      1.364 r
  PIM_result_reg_83_/D (DFFRHQX1MTR)                     0.000      1.364 r
  data arrival time                                                 1.364

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_83_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.364
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_211_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12072/Y (INVX6MTR)                                    0.037      0.458 f
  U11139/Y (CLKNAND2X2MTR)                               0.046      0.504 r
  U11144/Y (NAND4X6MTR)                                  0.119      0.624 f
  U1544/Y (INVX4MTR)                                     0.071      0.695 r
  U11145/Y (CLKNAND2X2MTR)                               0.057      0.752 f
  U10674/Y (NOR4X2MTR)                                   0.107      0.859 r
  U9679/Y (NAND3X2MTR)                                   0.096      0.955 f
  U2943/Y (INVX2MTR)                                     0.051      1.006 r
  U10131/Y (CLKNAND2X2MTR)                               0.062      1.068 f
  U3211/Y (INVX2MTR)                                     0.051      1.119 r
  U8251/Y (NAND2X1MTR)                                   0.060      1.178 f
  U8072/Y (OAI211X2MTR)                                  0.056      1.235 r
  U11975/Y (AOI211X2MTR)                                 0.062      1.297 f
  U15562/Y (NOR2X1MTR)                                   0.067      1.364 r
  PIM_result_reg_211_/D (DFFRHQX1MTR)                    0.000      1.364 r
  data arrival time                                                 1.364

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_211_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.364
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_339_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12072/Y (INVX6MTR)                                    0.037      0.458 f
  U11139/Y (CLKNAND2X2MTR)                               0.046      0.504 r
  U11144/Y (NAND4X6MTR)                                  0.119      0.624 f
  U1544/Y (INVX4MTR)                                     0.071      0.695 r
  U11145/Y (CLKNAND2X2MTR)                               0.057      0.752 f
  U10674/Y (NOR4X2MTR)                                   0.107      0.859 r
  U9679/Y (NAND3X2MTR)                                   0.096      0.955 f
  U2943/Y (INVX2MTR)                                     0.051      1.006 r
  U10131/Y (CLKNAND2X2MTR)                               0.062      1.068 f
  U3211/Y (INVX2MTR)                                     0.051      1.119 r
  U8251/Y (NAND2X1MTR)                                   0.060      1.178 f
  U8072/Y (OAI211X2MTR)                                  0.056      1.235 r
  U11975/Y (AOI211X2MTR)                                 0.062      1.297 f
  U15558/Y (NOR2X1MTR)                                   0.067      1.364 r
  PIM_result_reg_339_/D (DFFRHQX1MTR)                    0.000      1.364 r
  data arrival time                                                 1.364

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_339_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.364
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_467_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12072/Y (INVX6MTR)                                    0.037      0.458 f
  U11139/Y (CLKNAND2X2MTR)                               0.046      0.504 r
  U11144/Y (NAND4X6MTR)                                  0.119      0.624 f
  U1544/Y (INVX4MTR)                                     0.071      0.695 r
  U11145/Y (CLKNAND2X2MTR)                               0.057      0.752 f
  U10674/Y (NOR4X2MTR)                                   0.107      0.859 r
  U9679/Y (NAND3X2MTR)                                   0.096      0.955 f
  U2943/Y (INVX2MTR)                                     0.051      1.006 r
  U10131/Y (CLKNAND2X2MTR)                               0.062      1.068 f
  U3211/Y (INVX2MTR)                                     0.051      1.119 r
  U8251/Y (NAND2X1MTR)                                   0.060      1.178 f
  U8072/Y (OAI211X2MTR)                                  0.056      1.235 r
  U11975/Y (AOI211X2MTR)                                 0.062      1.297 f
  U15553/Y (NOR2X1MTR)                                   0.067      1.364 r
  PIM_result_reg_467_/D (DFFRHQX1MTR)                    0.000      1.364 r
  data arrival time                                                 1.364

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_467_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.364
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_264_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U8382/Y (INVX4MTR)                                     0.042      0.466 f
  U10856/Y (CLKNAND2X2MTR)                               0.034      0.500 r
  U3217/Y (OAI2B1X1MTR)                                  0.057      0.556 f
  U13136/Y (NAND3BX2MTR)                                 0.192      0.748 f
  U3292/Y (INVX2MTR)                                     0.097      0.845 r
  U9682/Y (AND3X2MTR)                                    0.123      0.968 r
  U7637/Y (AND2X4MTR)                                    0.107      1.075 r
  U10578/Y (AOI21X2MTR)                                  0.045      1.120 f
  U2741/Y (CLKNAND2X2MTR)                                0.049      1.169 r
  U4263/Y (NAND3BX2MTR)                                  0.088      1.257 r
  U15637/Y (AND2X1MTR)                                   0.088      1.344 r
  PIM_result_reg_264_/D (DFFRQX1MTR)                     0.000      1.344 r
  data arrival time                                                 1.344

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_264_/CK (DFFRQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.344
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_365_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U698/Y (BUFX8MTR)                                      0.082      0.454 f
  U672/Y (INVX4MTR)                                      0.049      0.503 r
  U16909/Y (CLKNAND2X2MTR)                               0.046      0.549 f
  U16911/Y (NAND4X2MTR)                                  0.062      0.611 r
  U9804/Y (INVX2MTR)                                     0.058      0.669 f
  U7305/Y (NAND2X6MTR)                                   0.061      0.730 r
  U9072/Y (NOR2X8MTR)                                    0.037      0.768 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.832 r
  U2334/Y (AND2X2MTR)                                    0.128      0.960 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.045 f
  U960/Y (NOR3X4MTR)                                     0.127      1.172 r
  U3709/Y (INVX2MTR)                                     0.054      1.226 f
  U4268/Y (AOI2B1X2MTR)                                  0.113      1.338 r
  U6369/Y (NOR2X1MTR)                                    0.056      1.394 f
  PIM_result_reg_365_/D (DFFRHQX2MTR)                    0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_365_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_493_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U698/Y (BUFX8MTR)                                      0.082      0.454 f
  U672/Y (INVX4MTR)                                      0.049      0.503 r
  U16909/Y (CLKNAND2X2MTR)                               0.046      0.549 f
  U16911/Y (NAND4X2MTR)                                  0.062      0.611 r
  U9804/Y (INVX2MTR)                                     0.058      0.669 f
  U7305/Y (NAND2X6MTR)                                   0.061      0.730 r
  U9072/Y (NOR2X8MTR)                                    0.037      0.768 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.832 r
  U2334/Y (AND2X2MTR)                                    0.128      0.960 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.045 f
  U960/Y (NOR3X4MTR)                                     0.127      1.172 r
  U3709/Y (INVX2MTR)                                     0.054      1.226 f
  U4268/Y (AOI2B1X2MTR)                                  0.113      1.338 r
  U11482/Y (NOR2X1MTR)                                   0.056      1.394 f
  PIM_result_reg_493_/D (DFFRHQX2MTR)                    0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_493_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_109_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U698/Y (BUFX8MTR)                                      0.082      0.454 f
  U672/Y (INVX4MTR)                                      0.049      0.503 r
  U16909/Y (CLKNAND2X2MTR)                               0.046      0.549 f
  U16911/Y (NAND4X2MTR)                                  0.062      0.611 r
  U9804/Y (INVX2MTR)                                     0.058      0.669 f
  U7305/Y (NAND2X6MTR)                                   0.061      0.730 r
  U9072/Y (NOR2X8MTR)                                    0.037      0.768 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.832 r
  U2334/Y (AND2X2MTR)                                    0.128      0.960 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.045 f
  U960/Y (NOR3X4MTR)                                     0.127      1.172 r
  U3709/Y (INVX2MTR)                                     0.054      1.226 f
  U4268/Y (AOI2B1X2MTR)                                  0.113      1.338 r
  U6370/Y (NOR2X1MTR)                                    0.056      1.394 f
  PIM_result_reg_109_/D (DFFRHQX2MTR)                    0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_109_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_237_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U698/Y (BUFX8MTR)                                      0.082      0.454 f
  U672/Y (INVX4MTR)                                      0.049      0.503 r
  U16909/Y (CLKNAND2X2MTR)                               0.046      0.549 f
  U16911/Y (NAND4X2MTR)                                  0.062      0.611 r
  U9804/Y (INVX2MTR)                                     0.058      0.669 f
  U7305/Y (NAND2X6MTR)                                   0.061      0.730 r
  U9072/Y (NOR2X8MTR)                                    0.037      0.768 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.832 r
  U2334/Y (AND2X2MTR)                                    0.128      0.960 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.045 f
  U960/Y (NOR3X4MTR)                                     0.127      1.172 r
  U3709/Y (INVX2MTR)                                     0.054      1.226 f
  U4268/Y (AOI2B1X2MTR)                                  0.113      1.338 r
  U6361/Y (NOR2X1MTR)                                    0.056      1.394 f
  PIM_result_reg_237_/D (DFFRHQX2MTR)                    0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_237_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U1597/Y (INVX16MTR)                                    0.043      0.370 r
  U2307/Y (INVX14MTR)                                    0.033      0.403 f
  U1290/Y (INVX8MTR)                                     0.033      0.436 r
  U10017/Y (NAND2X2MTR)                                  0.038      0.474 f
  U1032/Y (OAI211X2MTR)                                  0.057      0.532 r
  U5718/Y (NOR2BX4MTR)                                   0.129      0.661 r
  U10185/Y (NAND2BX4MTR)                                 0.088      0.749 r
  U5091/Y (INVX2MTR)                                     0.032      0.781 f
  U10194/Y (NOR2X2MTR)                                   0.066      0.848 r
  U12464/Y (NAND2X2MTR)                                  0.058      0.906 f
  U5912/Y (NOR2X1MTR)                                    0.070      0.976 r
  U2175/Y (NAND2X2MTR)                                   0.060      1.035 f
  U9452/Y (CLKNAND2X4MTR)                                0.052      1.088 r
  U10335/Y (CLKNAND2X2MTR)                               0.043      1.130 f
  U4819/Y (NAND2BX2MTR)                                  0.105      1.235 f
  U8281/Y (OAI2B1X4MTR)                                  0.089      1.324 r
  U9291/Y (OAI22X2MTR)                                   0.060      1.384 f
  U0_BANK_TOP/vACC_1_reg_2__16_/D (DFFRHQX1MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_85_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12072/Y (INVX6MTR)                                    0.037      0.458 f
  U12536/Y (CLKNAND2X2MTR)                               0.032      0.490 r
  U12357/Y (AND2X4MTR)                                   0.092      0.582 r
  U8979/Y (NAND3X4MTR)                                   0.092      0.674 f
  U6021/Y (INVX4MTR)                                     0.059      0.733 r
  U14637/Y (NOR2X4MTR)                                   0.038      0.771 f
  U12038/Y (INVX4MTR)                                    0.047      0.819 r
  U14521/Y (OAI21X1MTR)                                  0.066      0.885 f
  U14520/Y (NAND2X1MTR)                                  0.048      0.934 r
  U17736/Y (OAI211X2MTR)                                 0.070      1.003 f
  U16088/Y (AOI21X1MTR)                                  0.073      1.076 r
  U11765/Y (OAI211X2MTR)                                 0.088      1.164 f
  U11649/Y (NOR4X2MTR)                                   0.167      1.331 r
  U15254/Y (NOR2X1MTR)                                   0.061      1.392 f
  PIM_result_reg_85_/D (DFFRHQX2MTR)                     0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_85_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_213_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12072/Y (INVX6MTR)                                    0.037      0.458 f
  U12536/Y (CLKNAND2X2MTR)                               0.032      0.490 r
  U12357/Y (AND2X4MTR)                                   0.092      0.582 r
  U8979/Y (NAND3X4MTR)                                   0.092      0.674 f
  U6021/Y (INVX4MTR)                                     0.059      0.733 r
  U14637/Y (NOR2X4MTR)                                   0.038      0.771 f
  U12038/Y (INVX4MTR)                                    0.047      0.819 r
  U14521/Y (OAI21X1MTR)                                  0.066      0.885 f
  U14520/Y (NAND2X1MTR)                                  0.048      0.934 r
  U17736/Y (OAI211X2MTR)                                 0.070      1.003 f
  U16088/Y (AOI21X1MTR)                                  0.073      1.076 r
  U11765/Y (OAI211X2MTR)                                 0.088      1.164 f
  U11649/Y (NOR4X2MTR)                                   0.167      1.331 r
  U15253/Y (NOR2X1MTR)                                   0.061      1.392 f
  PIM_result_reg_213_/D (DFFRHQX2MTR)                    0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_213_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_341_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12072/Y (INVX6MTR)                                    0.037      0.458 f
  U12536/Y (CLKNAND2X2MTR)                               0.032      0.490 r
  U12357/Y (AND2X4MTR)                                   0.092      0.582 r
  U8979/Y (NAND3X4MTR)                                   0.092      0.674 f
  U6021/Y (INVX4MTR)                                     0.059      0.733 r
  U14637/Y (NOR2X4MTR)                                   0.038      0.771 f
  U12038/Y (INVX4MTR)                                    0.047      0.819 r
  U14521/Y (OAI21X1MTR)                                  0.066      0.885 f
  U14520/Y (NAND2X1MTR)                                  0.048      0.934 r
  U17736/Y (OAI211X2MTR)                                 0.070      1.003 f
  U16088/Y (AOI21X1MTR)                                  0.073      1.076 r
  U11765/Y (OAI211X2MTR)                                 0.088      1.164 f
  U11649/Y (NOR4X2MTR)                                   0.167      1.331 r
  U15252/Y (NOR2X1MTR)                                   0.061      1.392 f
  PIM_result_reg_341_/D (DFFRHQX2MTR)                    0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_341_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_469_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12072/Y (INVX6MTR)                                    0.037      0.458 f
  U12536/Y (CLKNAND2X2MTR)                               0.032      0.490 r
  U12357/Y (AND2X4MTR)                                   0.092      0.582 r
  U8979/Y (NAND3X4MTR)                                   0.092      0.674 f
  U6021/Y (INVX4MTR)                                     0.059      0.733 r
  U14637/Y (NOR2X4MTR)                                   0.038      0.771 f
  U12038/Y (INVX4MTR)                                    0.047      0.819 r
  U14521/Y (OAI21X1MTR)                                  0.066      0.885 f
  U14520/Y (NAND2X1MTR)                                  0.048      0.934 r
  U17736/Y (OAI211X2MTR)                                 0.070      1.003 f
  U16088/Y (AOI21X1MTR)                                  0.073      1.076 r
  U11765/Y (OAI211X2MTR)                                 0.088      1.164 f
  U11649/Y (NOR4X2MTR)                                   0.167      1.331 r
  U15251/Y (NOR2X1MTR)                                   0.061      1.392 f
  PIM_result_reg_469_/D (DFFRHQX2MTR)                    0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_469_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.039      0.163 f
  U12967/Y (CLKNAND2X2MTR)                               0.072      0.236 r
  U13548/Y (OAI22X2MTR)                                  0.082      0.318 f
  U9321/Y (NAND2BX2MTR)                                  0.099      0.417 f
  U12980/Y (NOR2BX2MTR)                                  0.075      0.491 r
  U16373/Y (NAND4X4MTR)                                  0.106      0.597 f
  U12973/Y (INVX2MTR)                                    0.069      0.666 r
  U12969/Y (NOR2BX8MTR)                                  0.095      0.761 r
  U573/Y (NOR2X4MTR)                                     0.044      0.804 f
  U8445/Y (CLKNAND2X4MTR)                                0.037      0.842 r
  U388/Y (AND2X4MTR)                                     0.096      0.937 r
  U403/Y (NAND2X6MTR)                                    0.056      0.993 f
  U9414/Y (AOI21X4MTR)                                   0.081      1.074 r
  U2590/Y (XNOR2X2MTR)                                   0.087      1.161 r
  U2257/Y (NAND2X4MTR)                                   0.056      1.217 f
  U2053/Y (NAND3X4MTR)                                   0.057      1.274 r
  U7415/Y (INVX2MTR)                                     0.049      1.323 f
  U17309/Y (OAI22X2MTR)                                  0.057      1.380 r
  U0_BANK_TOP/vACC_2_reg_7__15_/D (DFFRHQX2MTR)          0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/vecB_reg_26_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/vecB_reg_26_/CK (DFFRQX2MTR)               0.000 #    0.000 r
  U0_BANK_TOP/vecB_reg_26_/Q (DFFRQX2MTR)                0.241      0.241 f
  U6450/Y (NAND2BX1MTR)                                  0.133      0.374 f
  U4645/Y (INVX1MTR)                                     0.079      0.453 r
  U8719/Y (NAND2BX8MTR)                                  0.056      0.510 f
  U8717/Y (NAND2BX4MTR)                                  0.037      0.547 r
  U959/Y (NAND2X3MTR)                                    0.049      0.596 f
  U7955/Y (AOI21X8MTR)                                   0.077      0.673 r
  U628/Y (XNOR2X1MTR)                                    0.102      0.776 r
  U6927/Y (NOR2X4MTR)                                    0.060      0.836 f
  U6432/Y (OAI21X2MTR)                                   0.079      0.915 r
  U2948/Y (NAND2X2MTR)                                   0.081      0.996 f
  U8744/Y (AOI21X2MTR)                                   0.096      1.093 r
  U9162/Y (XNOR2X2MTR)                                   0.116      1.208 r
  U129/Y (NAND3BX4MTR)                                   0.114      1.322 r
  U13221/Y (NOR2X4MTR)                                   0.037      1.359 f
  U66/Y (NOR2X4MTR)                                      0.043      1.402 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.402 r
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U7020/Y (INVX8MTR)                                     0.034      0.369 f
  U2555/Y (CLKNAND2X2MTR)                                0.030      0.399 r
  U4992/Y (NAND3X2MTR)                                   0.064      0.463 f
  U13160/Y (NOR2X4MTR)                                   0.090      0.553 r
  U12336/Y (OAI21X6MTR)                                  0.073      0.626 f
  U2915/Y (INVX8MTR)                                     0.046      0.672 r
  U1542/Y (NOR2X8MTR)                                    0.029      0.701 f
  U2989/Y (INVX6MTR)                                     0.041      0.742 r
  U579/Y (NAND2BX4MTR)                                   0.044      0.787 f
  U4340/Y (NOR2X4MTR)                                    0.070      0.857 r
  U6443/Y (NAND2X6MTR)                                   0.058      0.915 f
  U2664/Y (NAND2X8MTR)                                   0.053      0.968 r
  U8344/Y (NAND2X3MTR)                                   0.039      1.007 f
  U4976/Y (NAND2X2MTR)                                   0.038      1.045 r
  U8037/Y (XNOR2X2MTR)                                   0.075      1.120 r
  U5632/Y (CLKNAND2X4MTR)                                0.063      1.183 f
  U4193/Y (INVX1MTR)                                     0.051      1.234 r
  U5363/Y (NOR2X3MTR)                                    0.042      1.276 f
  U1477/Y (OAI22X2MTR)                                   0.050      1.326 r
  U0_BANK_TOP/vACC_2_reg_6__10_/D (DFFRQX4MTR)           0.000      1.326 r
  data arrival time                                                 1.326

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__10_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.183      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.326
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U1597/Y (INVX16MTR)                                    0.043      0.370 r
  U2307/Y (INVX14MTR)                                    0.033      0.403 f
  U1290/Y (INVX8MTR)                                     0.033      0.436 r
  U10017/Y (NAND2X2MTR)                                  0.038      0.474 f
  U1032/Y (OAI211X2MTR)                                  0.057      0.532 r
  U5718/Y (NOR2BX4MTR)                                   0.129      0.661 r
  U10185/Y (NAND2BX4MTR)                                 0.088      0.749 r
  U5091/Y (INVX2MTR)                                     0.032      0.781 f
  U10194/Y (NOR2X2MTR)                                   0.066      0.848 r
  U12464/Y (NAND2X2MTR)                                  0.058      0.906 f
  U5912/Y (NOR2X1MTR)                                    0.070      0.976 r
  U2175/Y (NAND2X2MTR)                                   0.060      1.035 f
  U9452/Y (CLKNAND2X4MTR)                                0.052      1.088 r
  U10335/Y (CLKNAND2X2MTR)                               0.043      1.130 f
  U4819/Y (NAND2BX2MTR)                                  0.105      1.235 f
  U8281/Y (OAI2B1X4MTR)                                  0.089      1.324 r
  U9298/Y (OAI22X2MTR)                                   0.060      1.384 f
  U0_BANK_TOP/vACC_2_reg_2__16_/D (DFFRHQX1MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U9782/Y (NAND2X4MTR)                                   0.040      0.603 f
  U3902/Y (INVX2MTR)                                     0.055      0.658 r
  U3094/Y (NOR2X2MTR)                                    0.049      0.706 f
  U3049/Y (NOR2X2MTR)                                    0.093      0.799 r
  U3524/Y (NAND2X2MTR)                                   0.077      0.875 f
  U6437/Y (AOI2B1X2MTR)                                  0.093      0.969 r
  U414/Y (NOR2X4MTR)                                     0.047      1.016 f
  U2732/Y (NAND2X8MTR)                                   0.053      1.070 r
  U13100/Y (NAND2X12MTR)                                 0.048      1.118 f
  U8038/Y (INVX12MTR)                                    0.056      1.174 r
  U163/Y (NOR2BX4MTR)                                    0.036      1.210 f
  U9785/Y (NOR2X1MTR)                                    0.049      1.259 r
  U10474/Y (OAI2B1X1MTR)                                 0.105      1.363 r
  U0_BANK_TOP/vACC_2_reg_1__2_/D (DFFRHQX1MTR)           0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__2_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.146      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_205_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U2151/Y (INVX8MTR)                                     0.033      0.231 r
  U11225/Y (NAND2X4MTR)                                  0.046      0.276 f
  U16146/Y (NAND2X8MTR)                                  0.049      0.325 r
  U1157/Y (BUFX6MTR)                                     0.071      0.395 r
  U16953/Y (INVX2MTR)                                    0.060      0.455 f
  U4079/Y (CLKNAND2X2MTR)                                0.045      0.500 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.577 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.682 r
  U8286/Y (CLKNAND2X2MTR)                                0.054      0.737 f
  U6402/Y (NOR2X1MTR)                                    0.086      0.823 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3764/Y (CLKNAND2X4MTR)                                0.060      1.053 f
  U2796/Y (NOR2X3MTR)                                    0.073      1.126 r
  U2771/Y (NOR3X4MTR)                                    0.054      1.179 f
  U2746/Y (NOR2X1MTR)                                    0.072      1.251 r
  U4258/Y (AOI2B1X2MTR)                                  0.050      1.301 f
  U15372/Y (NOR2X1MTR)                                   0.063      1.365 r
  PIM_result_reg_205_/D (DFFRHQX1MTR)                    0.000      1.365 r
  data arrival time                                                 1.365

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_205_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.365
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_77_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U2151/Y (INVX8MTR)                                     0.033      0.231 r
  U11225/Y (NAND2X4MTR)                                  0.046      0.276 f
  U16146/Y (NAND2X8MTR)                                  0.049      0.325 r
  U1157/Y (BUFX6MTR)                                     0.071      0.395 r
  U16953/Y (INVX2MTR)                                    0.060      0.455 f
  U4079/Y (CLKNAND2X2MTR)                                0.045      0.500 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.577 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.682 r
  U8286/Y (CLKNAND2X2MTR)                                0.054      0.737 f
  U6402/Y (NOR2X1MTR)                                    0.086      0.823 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3764/Y (CLKNAND2X4MTR)                                0.060      1.053 f
  U2796/Y (NOR2X3MTR)                                    0.073      1.126 r
  U2771/Y (NOR3X4MTR)                                    0.054      1.179 f
  U2746/Y (NOR2X1MTR)                                    0.072      1.251 r
  U4258/Y (AOI2B1X2MTR)                                  0.050      1.301 f
  U15373/Y (NOR2X1MTR)                                   0.063      1.365 r
  PIM_result_reg_77_/D (DFFRHQX1MTR)                     0.000      1.365 r
  data arrival time                                                 1.365

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_77_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.365
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_461_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U2151/Y (INVX8MTR)                                     0.033      0.231 r
  U11225/Y (NAND2X4MTR)                                  0.046      0.276 f
  U16146/Y (NAND2X8MTR)                                  0.049      0.325 r
  U1157/Y (BUFX6MTR)                                     0.071      0.395 r
  U16953/Y (INVX2MTR)                                    0.060      0.455 f
  U4079/Y (CLKNAND2X2MTR)                                0.045      0.500 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.577 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.682 r
  U8286/Y (CLKNAND2X2MTR)                                0.054      0.737 f
  U6402/Y (NOR2X1MTR)                                    0.086      0.823 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3764/Y (CLKNAND2X4MTR)                                0.060      1.053 f
  U2796/Y (NOR2X3MTR)                                    0.073      1.126 r
  U2771/Y (NOR3X4MTR)                                    0.054      1.179 f
  U2746/Y (NOR2X1MTR)                                    0.072      1.251 r
  U4258/Y (AOI2B1X2MTR)                                  0.050      1.301 f
  U15371/Y (NOR2X1MTR)                                   0.063      1.365 r
  PIM_result_reg_461_/D (DFFRHQX1MTR)                    0.000      1.365 r
  data arrival time                                                 1.365

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_461_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.365
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_333_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U2151/Y (INVX8MTR)                                     0.033      0.231 r
  U11225/Y (NAND2X4MTR)                                  0.046      0.276 f
  U16146/Y (NAND2X8MTR)                                  0.049      0.325 r
  U1157/Y (BUFX6MTR)                                     0.071      0.395 r
  U16953/Y (INVX2MTR)                                    0.060      0.455 f
  U4079/Y (CLKNAND2X2MTR)                                0.045      0.500 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.577 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.682 r
  U8286/Y (CLKNAND2X2MTR)                                0.054      0.737 f
  U6402/Y (NOR2X1MTR)                                    0.086      0.823 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3764/Y (CLKNAND2X4MTR)                                0.060      1.053 f
  U2796/Y (NOR2X3MTR)                                    0.073      1.126 r
  U2771/Y (NOR3X4MTR)                                    0.054      1.179 f
  U2746/Y (NOR2X1MTR)                                    0.072      1.251 r
  U4258/Y (AOI2B1X2MTR)                                  0.050      1.301 f
  U4812/Y (NOR2X1MTR)                                    0.063      1.365 r
  PIM_result_reg_333_/D (DFFRHQX1MTR)                    0.000      1.365 r
  data arrival time                                                 1.365

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_333_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.365
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U9448/Y (OAI21X8MTR)                                   0.099      0.962 r
  U1000/Y (AOI21X4MTR)                                   0.059      1.021 f
  U2547/Y (XNOR2X2MTR)                                   0.080      1.101 f
  U2504/Y (AOI22X4MTR)                                   0.111      1.213 r
  U2345/Y (OAI2B1X8MTR)                                  0.069      1.282 f
  U18866/Y (OAI2B2X2MTR)                                 0.112      1.393 f
  U0_BANK_TOP/vACC_3_reg_5__13_/D (DFFRHQX2MTR)          0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U4876/Y (NAND2X3MTR)                                   0.067      0.737 f
  U5555/Y (OAI2B1X4MTR)                                  0.117      0.853 f
  U10218/Y (OAI2BB1X4MTR)                                0.084      0.938 f
  U8389/Y (AOI21X4MTR)                                   0.072      1.009 r
  U8712/Y (INVX2MTR)                                     0.036      1.045 f
  U8707/Y (OAI2BB1X2MTR)                                 0.091      1.136 f
  U1651/Y (OAI211X4MTR)                                  0.050      1.186 r
  U5102/Y (NAND3X3MTR)                                   0.086      1.272 f
  U17784/Y (OAI2B2X2MTR)                                 0.123      1.395 f
  U0_BANK_TOP/vACC_2_reg_2__15_/D (DFFRHQX2MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U9448/Y (OAI21X8MTR)                                   0.099      0.962 r
  U1000/Y (AOI21X4MTR)                                   0.059      1.021 f
  U2547/Y (XNOR2X2MTR)                                   0.080      1.101 f
  U2504/Y (AOI22X4MTR)                                   0.111      1.213 r
  U2345/Y (OAI2B1X8MTR)                                  0.069      1.282 f
  U18867/Y (OAI2B2X2MTR)                                 0.112      1.393 f
  U0_BANK_TOP/vACC_0_reg_5__13_/D (DFFRHQX2MTR)          0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U9448/Y (OAI21X8MTR)                                   0.099      0.962 r
  U10172/Y (AOI21X8MTR)                                  0.064      1.027 f
  U16600/Y (OR2X8MTR)                                    0.106      1.133 f
  U4847/Y (INVX8MTR)                                     0.041      1.173 r
  U2724/Y (INVX6MTR)                                     0.039      1.212 f
  U9405/Y (NOR2X1MTR)                                    0.052      1.264 r
  U11443/Y (NAND2X1MTR)                                  0.065      1.329 f
  U13034/Y (CLKNAND2X2MTR)                               0.041      1.370 r
  U0_BANK_TOP/vACC_3_reg_5__6_/D (DFFRHQX1MTR)           0.000      1.370 r
  data arrival time                                                 1.370

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__6_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.140      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.370
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U1891/Y (NOR2BX4MTR)                                   0.073      0.195 f
  U4210/Y (INVX3MTR)                                     0.050      0.245 r
  U5292/Y (NOR2X1MTR)                                    0.041      0.286 f
  U8495/Y (AOI2BB1X1MTR)                                 0.061      0.346 r
  U7896/Y (OAI22X1MTR)                                   0.067      0.413 f
  U7157/Y (NOR2X1MTR)                                    0.067      0.480 r
  U955/Y (CLKNAND2X2MTR)                                 0.059      0.539 f
  U954/Y (INVX3MTR)                                      0.056      0.595 r
  U2720/Y (NAND2X4MTR)                                   0.048      0.643 f
  U16149/Y (NOR2X4MTR)                                   0.076      0.719 r
  U6936/Y (OAI21X4MTR)                                   0.066      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.042      0.826 r
  U2934/Y (NAND2X4MTR)                                   0.051      0.877 f
  U1471/Y (NAND2X8MTR)                                   0.042      0.919 r
  U2856/Y (NAND2X8MTR)                                   0.046      0.966 f
  U7112/Y (NAND2X6MTR)                                   0.042      1.008 r
  U1354/Y (NAND2X8MTR)                                   0.049      1.057 f
  U4436/Y (NAND2X1MTR)                                   0.045      1.103 r
  U10304/Y (OA21X2MTR)                                   0.102      1.204 r
  U9261/Y (OAI2B1X2MTR)                                  0.067      1.271 f
  U2644/Y (OAI22X2MTR)                                   0.061      1.332 r
  U0_BANK_TOP/vACC_2_reg_6__16_/D (DFFRQX2MTR)           0.000      1.332 r
  data arrival time                                                 1.332

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__16_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.332
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1375/Y (INVX16MTR)                                    0.078      0.337 r
  U1814/Y (INVX16MTR)                                    0.051      0.388 f
  U749/Y (NAND2X4MTR)                                    0.044      0.432 r
  U3332/Y (NOR2X4MTR)                                    0.031      0.463 f
  U11363/Y (OAI21X4MTR)                                  0.112      0.576 r
  U3957/Y (CLKNAND2X2MTR)                                0.068      0.644 f
  U12175/Y (CLKNAND2X2MTR)                               0.044      0.688 r
  U16867/Y (XNOR2X2MTR)                                  0.067      0.755 r
  U13233/Y (NAND2X2MTR)                                  0.067      0.821 f
  U10621/Y (NAND2X2MTR)                                  0.063      0.884 r
  U6432/Y (OAI21X2MTR)                                   0.057      0.941 f
  U2948/Y (NAND2X2MTR)                                   0.062      1.002 r
  U8726/Y (XNOR2X2MTR)                                   0.114      1.117 r
  U9479/Y (NAND2X2MTR)                                   0.076      1.193 f
  U12637/Y (NOR2X2MTR)                                   0.075      1.267 r
  U10302/Y (NAND3X4MTR)                                  0.062      1.329 f
  U1860/Y (NOR2X4MTR)                                    0.061      1.390 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U1785/Y (OAI21X8MTR)                                   0.071      0.952 f
  U1783/Y (AOI21X4MTR)                                   0.086      1.038 r
  U6408/Y (XNOR2X2MTR)                                   0.112      1.150 r
  U2612/Y (OAI211X8MTR)                                  0.110      1.260 f
  U99/Y (MXI2X6MTR)                                      0.086      1.346 r
  U17750/Y (OAI22X2MTR)                                  0.058      1.404 f
  U0_BANK_TOP/vACC_3_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U1357/Y (BUFX14MTR)                                    0.099      0.375 f
  U1660/Y (INVX8MTR)                                     0.030      0.404 r
  U19488/Y (CLKNAND2X2MTR)                               0.034      0.438 f
  U1035/Y (OAI2B1X1MTR)                                  0.033      0.471 r
  U11378/Y (NAND2BX2MTR)                                 0.080      0.551 r
  U16335/Y (OAI2BB1X4MTR)                                0.113      0.665 r
  U6556/Y (NOR2X4MTR)                                    0.043      0.708 f
  U2437/Y (OR2X4MTR)                                     0.095      0.803 f
  U9241/Y (NOR2BX4MTR)                                   0.068      0.871 r
  U2197/Y (NAND2X6MTR)                                   0.072      0.944 f
  U1479/Y (NAND2X8MTR)                                   0.049      0.992 r
  U350/Y (AOI21X3MTR)                                    0.052      1.044 f
  U8690/Y (XNOR2X2MTR)                                   0.077      1.121 f
  U11064/Y (CLKNAND2X4MTR)                               0.046      1.167 r
  U178/Y (NAND3X6MTR)                                    0.075      1.242 f
  U119/Y (MXI2X6MTR)                                     0.084      1.326 r
  U5025/Y (OAI22X1MTR)                                   0.077      1.403 f
  U0_BANK_TOP/vACC_3_reg_2__2_/D (DFFRHQX4MTR)           0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U7004/Y (BUFX16MTR)                                    0.089      0.343 r
  U4713/Y (INVX12MTR)                                    0.030      0.373 f
  U1511/Y (AOI22X4MTR)                                   0.072      0.445 r
  U1204/Y (OAI2BB1X2MTR)                                 0.062      0.507 f
  U12678/Y (NOR2X4MTR)                                   0.063      0.570 r
  U1036/Y (NAND2X6MTR)                                   0.065      0.635 f
  U2611/Y (NOR2X8MTR)                                    0.064      0.700 r
  U660/Y (OAI21X2MTR)                                    0.088      0.787 f
  U1951/Y (AOI21X8MTR)                                   0.079      0.866 r
  U12957/Y (OAI21X8MTR)                                  0.071      0.937 f
  U1699/Y (NAND2X4MTR)                                   0.047      0.985 r
  U481/Y (NAND2X6MTR)                                    0.050      1.034 f
  U2134/Y (NAND2X8MTR)                                   0.044      1.078 r
  U6735/Y (INVX8MTR)                                     0.043      1.121 f
  U2136/Y (INVX6MTR)                                     0.058      1.179 r
  U13522/Y (NAND2X3MTR)                                  0.076      1.255 f
  U8482/Y (OAI22X1MTR)                                   0.074      1.329 r
  U0_BANK_TOP/vACC_0_reg_3__9_/D (DFFRQX4MTR)            0.000      1.329 r
  data arrival time                                                 1.329

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__9_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.181      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.329
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.156      0.156 f
  U5779/Y (CLKNAND2X2MTR)                                0.066      0.221 r
  U5809/Y (INVX1MTR)                                     0.042      0.263 f
  U5876/Y (INVX1MTR)                                     0.032      0.295 r
  U5878/Y (INVX1MTR)                                     0.044      0.339 f
  U2259/Y (OAI2B11X2MTR)                                 0.173      0.512 f
  U3517/Y (NAND2BX2MTR)                                  0.142      0.655 f
  U8981/Y (AND2X4MTR)                                    0.097      0.752 f
  U596/Y (AOI21X4MTR)                                    0.103      0.854 r
  U5001/Y (INVX1MTR)                                     0.056      0.910 f
  U408/Y (AOI2BB1X2MTR)                                  0.076      0.986 r
  U392/Y (OAI21X3MTR)                                    0.054      1.040 f
  U1675/Y (XNOR2X2MTR)                                   0.078      1.119 f
  U10481/Y (NAND2X4MTR)                                  0.047      1.165 r
  U5466/Y (OAI21X6MTR)                                   0.047      1.212 f
  U13041/Y (AOI2BB1X1MTR)                                0.106      1.318 r
  U3675/Y (OAI22X1MTR)                                   0.084      1.402 f
  U0_BANK_TOP/vACC_1_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.156      0.156 f
  U5779/Y (CLKNAND2X2MTR)                                0.066      0.221 r
  U5809/Y (INVX1MTR)                                     0.042      0.263 f
  U5876/Y (INVX1MTR)                                     0.032      0.295 r
  U5878/Y (INVX1MTR)                                     0.044      0.339 f
  U2259/Y (OAI2B11X2MTR)                                 0.173      0.512 f
  U3517/Y (NAND2BX2MTR)                                  0.142      0.655 f
  U8981/Y (AND2X4MTR)                                    0.097      0.752 f
  U596/Y (AOI21X4MTR)                                    0.103      0.854 r
  U5001/Y (INVX1MTR)                                     0.056      0.910 f
  U408/Y (AOI2BB1X2MTR)                                  0.076      0.986 r
  U392/Y (OAI21X3MTR)                                    0.054      1.040 f
  U1675/Y (XNOR2X2MTR)                                   0.078      1.119 f
  U10481/Y (NAND2X4MTR)                                  0.047      1.165 r
  U5466/Y (OAI21X6MTR)                                   0.047      1.212 f
  U13041/Y (AOI2BB1X1MTR)                                0.106      1.318 r
  U3683/Y (OAI22X1MTR)                                   0.084      1.402 f
  U0_BANK_TOP/vACC_3_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.156      0.156 f
  U5779/Y (CLKNAND2X2MTR)                                0.066      0.221 r
  U5809/Y (INVX1MTR)                                     0.042      0.263 f
  U5876/Y (INVX1MTR)                                     0.032      0.295 r
  U5878/Y (INVX1MTR)                                     0.044      0.339 f
  U2259/Y (OAI2B11X2MTR)                                 0.173      0.512 f
  U3517/Y (NAND2BX2MTR)                                  0.142      0.655 f
  U8981/Y (AND2X4MTR)                                    0.097      0.752 f
  U596/Y (AOI21X4MTR)                                    0.103      0.854 r
  U5001/Y (INVX1MTR)                                     0.056      0.910 f
  U408/Y (AOI2BB1X2MTR)                                  0.076      0.986 r
  U392/Y (OAI21X3MTR)                                    0.054      1.040 f
  U1675/Y (XNOR2X2MTR)                                   0.078      1.119 f
  U10481/Y (NAND2X4MTR)                                  0.047      1.165 r
  U5466/Y (OAI21X6MTR)                                   0.047      1.212 f
  U13041/Y (AOI2BB1X1MTR)                                0.106      1.318 r
  U3671/Y (OAI22X1MTR)                                   0.084      1.402 f
  U0_BANK_TOP/vACC_0_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_3_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_3_/Q (DFFRHQX1MTR)
                                                         0.156      0.156 f
  U5779/Y (CLKNAND2X2MTR)                                0.066      0.221 r
  U5809/Y (INVX1MTR)                                     0.042      0.263 f
  U5876/Y (INVX1MTR)                                     0.032      0.295 r
  U5878/Y (INVX1MTR)                                     0.044      0.339 f
  U2259/Y (OAI2B11X2MTR)                                 0.173      0.512 f
  U3517/Y (NAND2BX2MTR)                                  0.142      0.655 f
  U8981/Y (AND2X4MTR)                                    0.097      0.752 f
  U596/Y (AOI21X4MTR)                                    0.103      0.854 r
  U5001/Y (INVX1MTR)                                     0.056      0.910 f
  U408/Y (AOI2BB1X2MTR)                                  0.076      0.986 r
  U392/Y (OAI21X3MTR)                                    0.054      1.040 f
  U1675/Y (XNOR2X2MTR)                                   0.078      1.119 f
  U10481/Y (NAND2X4MTR)                                  0.047      1.165 r
  U5466/Y (OAI21X6MTR)                                   0.047      1.212 f
  U13041/Y (AOI2BB1X1MTR)                                0.106      1.318 r
  U2648/Y (OAI22X1MTR)                                   0.084      1.402 f
  U0_BANK_TOP/vACC_2_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U1349/Y (INVX14MTR)                                    0.038      0.411 f
  U1260/Y (INVX12MTR)                                    0.030      0.441 r
  U4505/Y (CLKNAND2X4MTR)                                0.029      0.470 f
  U854/Y (OAI2BB1X2MTR)                                  0.038      0.508 r
  U1153/Y (INVX3MTR)                                     0.029      0.537 f
  U9716/Y (NAND3X4MTR)                                   0.034      0.571 r
  U13724/Y (NAND2X6MTR)                                  0.046      0.617 f
  U13717/Y (CLKNAND2X8MTR)                               0.043      0.660 r
  U9154/Y (NOR2X4MTR)                                    0.031      0.691 f
  U9419/Y (NOR2X2MTR)                                    0.069      0.760 r
  U7130/Y (CLKNAND2X4MTR)                                0.057      0.817 f
  U6316/Y (NAND2X4MTR)                                   0.051      0.868 r
  U589/Y (NAND2X6MTR)                                    0.050      0.918 f
  U9150/Y (NAND2X8MTR)                                   0.054      0.972 r
  U5375/Y (NAND2X3MTR)                                   0.047      1.019 f
  U9435/Y (AOI22X2MTR)                                   0.092      1.111 r
  U3026/Y (OAI21X2MTR)                                   0.069      1.180 f
  U16377/Y (AOI2B1X4MTR)                                 0.088      1.268 r
  U5258/Y (OAI21X6MTR)                                   0.066      1.334 f
  U5987/Y (NAND2X2MTR)                                   0.039      1.373 r
  U13187/Y (OAI2BB1X2MTR)                                0.041      1.415 f
  U0_BANK_TOP/vACC_3_reg_0__3_/D (DFFRHQX4MTR)           0.000      1.415 f
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_123_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2252/Y (INVX4MTR)                                     0.053      0.515 r
  U10872/Y (NAND2X2MTR)                                  0.055      0.570 f
  U16968/Y (NAND4X4MTR)                                  0.054      0.624 r
  U8287/Y (INVX2MTR)                                     0.046      0.670 f
  U10711/Y (CLKNAND2X4MTR)                               0.050      0.720 r
  U8866/Y (INVX2MTR)                                     0.036      0.755 f
  U9659/Y (CLKNAND2X4MTR)                                0.032      0.788 r
  U8821/Y (INVX2MTR)                                     0.038      0.826 f
  U2331/Y (NAND2X2MTR)                                   0.077      0.903 r
  U17726/Y (NAND3X2MTR)                                  0.073      0.976 f
  U10983/Y (OAI21BX4MTR)                                 0.102      1.078 f
  U10980/Y (NOR2X3MTR)                                   0.058      1.136 r
  U2721/Y (INVX2MTR)                                     0.046      1.182 f
  U11551/Y (CLKNAND2X2MTR)                               0.036      1.218 r
  U11514/Y (CLKNAND2X2MTR)                               0.047      1.265 f
  U4248/Y (NOR2X2MTR)                                    0.092      1.357 r
  U13112/Y (NOR2X1MTR)                                   0.053      1.411 f
  PIM_result_reg_123_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_123_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_251_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2252/Y (INVX4MTR)                                     0.053      0.515 r
  U10872/Y (NAND2X2MTR)                                  0.055      0.570 f
  U16968/Y (NAND4X4MTR)                                  0.054      0.624 r
  U8287/Y (INVX2MTR)                                     0.046      0.670 f
  U10711/Y (CLKNAND2X4MTR)                               0.050      0.720 r
  U8866/Y (INVX2MTR)                                     0.036      0.755 f
  U9659/Y (CLKNAND2X4MTR)                                0.032      0.788 r
  U8821/Y (INVX2MTR)                                     0.038      0.826 f
  U2331/Y (NAND2X2MTR)                                   0.077      0.903 r
  U17726/Y (NAND3X2MTR)                                  0.073      0.976 f
  U10983/Y (OAI21BX4MTR)                                 0.102      1.078 f
  U10980/Y (NOR2X3MTR)                                   0.058      1.136 r
  U2721/Y (INVX2MTR)                                     0.046      1.182 f
  U11551/Y (CLKNAND2X2MTR)                               0.036      1.218 r
  U11514/Y (CLKNAND2X2MTR)                               0.047      1.265 f
  U4248/Y (NOR2X2MTR)                                    0.092      1.357 r
  U13113/Y (NOR2X1MTR)                                   0.053      1.411 f
  PIM_result_reg_251_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_251_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_379_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2252/Y (INVX4MTR)                                     0.053      0.515 r
  U10872/Y (NAND2X2MTR)                                  0.055      0.570 f
  U16968/Y (NAND4X4MTR)                                  0.054      0.624 r
  U8287/Y (INVX2MTR)                                     0.046      0.670 f
  U10711/Y (CLKNAND2X4MTR)                               0.050      0.720 r
  U8866/Y (INVX2MTR)                                     0.036      0.755 f
  U9659/Y (CLKNAND2X4MTR)                                0.032      0.788 r
  U8821/Y (INVX2MTR)                                     0.038      0.826 f
  U2331/Y (NAND2X2MTR)                                   0.077      0.903 r
  U17726/Y (NAND3X2MTR)                                  0.073      0.976 f
  U10983/Y (OAI21BX4MTR)                                 0.102      1.078 f
  U10980/Y (NOR2X3MTR)                                   0.058      1.136 r
  U2721/Y (INVX2MTR)                                     0.046      1.182 f
  U11551/Y (CLKNAND2X2MTR)                               0.036      1.218 r
  U11514/Y (CLKNAND2X2MTR)                               0.047      1.265 f
  U4248/Y (NOR2X2MTR)                                    0.092      1.357 r
  U13110/Y (NOR2X1MTR)                                   0.053      1.411 f
  PIM_result_reg_379_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_379_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_507_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2252/Y (INVX4MTR)                                     0.053      0.515 r
  U10872/Y (NAND2X2MTR)                                  0.055      0.570 f
  U16968/Y (NAND4X4MTR)                                  0.054      0.624 r
  U8287/Y (INVX2MTR)                                     0.046      0.670 f
  U10711/Y (CLKNAND2X4MTR)                               0.050      0.720 r
  U8866/Y (INVX2MTR)                                     0.036      0.755 f
  U9659/Y (CLKNAND2X4MTR)                                0.032      0.788 r
  U8821/Y (INVX2MTR)                                     0.038      0.826 f
  U2331/Y (NAND2X2MTR)                                   0.077      0.903 r
  U17726/Y (NAND3X2MTR)                                  0.073      0.976 f
  U10983/Y (OAI21BX4MTR)                                 0.102      1.078 f
  U10980/Y (NOR2X3MTR)                                   0.058      1.136 r
  U2721/Y (INVX2MTR)                                     0.046      1.182 f
  U11551/Y (CLKNAND2X2MTR)                               0.036      1.218 r
  U11514/Y (CLKNAND2X2MTR)                               0.047      1.265 f
  U4248/Y (NOR2X2MTR)                                    0.092      1.357 r
  U13111/Y (NOR2X1MTR)                                   0.053      1.411 f
  PIM_result_reg_507_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_507_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U15989/Y (CLKNAND2X16MTR)                              0.052      0.289 f
  U1795/Y (INVX14MTR)                                    0.065      0.354 r
  U1894/Y (NAND2X12MTR)                                  0.048      0.402 f
  U1106/Y (INVX6MTR)                                     0.058      0.460 r
  U609/Y (NAND3X4MTR)                                    0.090      0.550 f
  U12244/Y (OAI2BB1X2MTR)                                0.117      0.667 f
  U8047/Y (OAI2BB1X4MTR)                                 0.057      0.723 r
  U8041/Y (XNOR2X8MTR)                                   0.076      0.800 r
  U16141/Y (XNOR2X8MTR)                                  0.107      0.907 r
  U11183/Y (XOR2X8MTR)                                   0.114      1.021 r
  U295/Y (NAND2X6MTR)                                    0.060      1.081 f
  U1382/Y (OAI21X6MTR)                                   0.093      1.174 r
  U8086/Y (AOI21X8MTR)                                   0.044      1.219 f
  U1831/Y (XNOR2X1MTR)                                   0.106      1.325 f
  U13248/Y (NOR2X1MTR)                                   0.062      1.387 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2010/Y (NAND3X12MTR)                                  0.093      0.255 f
  U1363/Y (INVX8MTR)                                     0.064      0.319 r
  U10629/Y (INVX12MTR)                                   0.037      0.357 f
  U7111/Y (INVX6MTR)                                     0.048      0.405 r
  U10067/Y (CLKNAND2X2MTR)                               0.058      0.463 f
  U7028/Y (NAND3X4MTR)                                   0.055      0.518 r
  U1115/Y (INVX2MTR)                                     0.046      0.564 f
  U6132/Y (NOR2X8MTR)                                    0.062      0.626 r
  U6123/Y (NAND2BX4MTR)                                  0.096      0.722 r
  U714/Y (CLKNAND2X4MTR)                                 0.068      0.791 f
  U4972/Y (OAI21X6MTR)                                   0.104      0.895 r
  U6458/Y (OAI2B1X4MTR)                                  0.129      1.024 r
  U1592/Y (AOI21X2MTR)                                   0.041      1.065 f
  U11602/Y (XNOR2X2MTR)                                  0.073      1.137 f
  U12526/Y (CLKNAND2X2MTR)                               0.046      1.184 r
  U1879/Y (NAND3X4MTR)                                   0.066      1.250 f
  U17485/Y (INVX2MTR)                                    0.068      1.318 r
  U8506/Y (OAI22X1MTR)                                   0.070      1.388 f
  U0_BANK_TOP/vACC_1_reg_0__14_/D (DFFRHQX2MTR)          0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U9448/Y (OAI21X8MTR)                                   0.068      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.091      1.040 r
  U5890/Y (INVX4MTR)                                     0.037      1.077 f
  U9508/Y (NAND2X6MTR)                                   0.040      1.116 r
  U3129/Y (NAND3X6MTR)                                   0.082      1.199 f
  U1339/Y (INVX2MTR)                                     0.054      1.253 r
  U2616/Y (AOI21X4MTR)                                   0.061      1.314 f
  U11444/Y (OAI22X2MTR)                                  0.062      1.376 r
  U0_BANK_TOP/vACC_3_reg_5__20_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U4265/Y (CLKNAND2X4MTR)                                0.045      0.608 f
  U1038/Y (NAND2X6MTR)                                   0.048      0.656 r
  U980/Y (NAND2X4MTR)                                    0.053      0.709 f
  U9176/Y (CLKNAND2X4MTR)                                0.039      0.749 r
  U3579/Y (NAND2X4MTR)                                   0.035      0.784 f
  U1613/Y (OAI2BB1X4MTR)                                 0.082      0.866 f
  U1987/Y (INVX4MTR)                                     0.043      0.910 r
  U1712/Y (NAND2X8MTR)                                   0.058      0.967 f
  U298/Y (AOI21X2MTR)                                    0.093      1.061 r
  U8676/Y (XNOR2X2MTR)                                   0.093      1.154 r
  U2123/Y (AOI21X4MTR)                                   0.076      1.229 f
  U8980/Y (NAND3X4MTR)                                   0.048      1.277 r
  U11454/Y (OAI2B1X4MTR)                                 0.049      1.326 f
  U13175/Y (OAI22X1MTR)                                  0.056      1.382 r
  U0_BANK_TOP/vACC_3_reg_1__6_/D (DFFRHQX4MTR)           0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U1346/Y (INVX10MTR)                                    0.069      0.329 r
  U1268/Y (INVX8MTR)                                     0.041      0.371 f
  U8634/Y (INVX6MTR)                                     0.046      0.417 r
  U4613/Y (INVX4MTR)                                     0.042      0.459 f
  U11071/Y (OAI22X1MTR)                                  0.074      0.534 r
  U12543/Y (AOI2BB1X4MTR)                                0.120      0.653 r
  U9896/Y (INVX2MTR)                                     0.052      0.705 f
  U3934/Y (NOR2X4MTR)                                    0.096      0.801 r
  U16191/Y (OAI211X2MTR)                                 0.086      0.886 f
  U3861/Y (AOI21X1MTR)                                   0.072      0.959 r
  U8782/Y (CLKAND2X2MTR)                                 0.106      1.064 r
  U9475/Y (NAND2X2MTR)                                   0.060      1.125 f
  U3129/Y (NAND3X6MTR)                                   0.055      1.180 r
  U9416/Y (NAND2X2MTR)                                   0.055      1.235 f
  U10317/Y (CLKNAND2X4MTR)                               0.038      1.273 r
  U2445/Y (NAND2X4MTR)                                   0.047      1.320 f
  U13276/Y (OAI22X2MTR)                                  0.057      1.377 r
  U0_BANK_TOP/vACC_1_reg_5__19_/D (DFFRHQX2MTR)          0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U9448/Y (OAI21X8MTR)                                   0.099      0.962 r
  U1000/Y (AOI21X4MTR)                                   0.059      1.021 f
  U2547/Y (XNOR2X2MTR)                                   0.080      1.101 f
  U2504/Y (AOI22X4MTR)                                   0.111      1.213 r
  U2345/Y (OAI2B1X8MTR)                                  0.069      1.282 f
  U18865/Y (OAI2B2X2MTR)                                 0.112      1.393 f
  U0_BANK_TOP/vACC_1_reg_5__13_/D (DFFRHQX2MTR)          0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U1891/Y (NOR2BX4MTR)                                   0.073      0.195 f
  U4210/Y (INVX3MTR)                                     0.050      0.245 r
  U5292/Y (NOR2X1MTR)                                    0.041      0.286 f
  U8495/Y (AOI2BB1X1MTR)                                 0.061      0.346 r
  U7896/Y (OAI22X1MTR)                                   0.067      0.413 f
  U7157/Y (NOR2X1MTR)                                    0.067      0.480 r
  U955/Y (CLKNAND2X2MTR)                                 0.059      0.539 f
  U954/Y (INVX3MTR)                                      0.056      0.595 r
  U2720/Y (NAND2X4MTR)                                   0.048      0.643 f
  U16149/Y (NOR2X4MTR)                                   0.076      0.719 r
  U6936/Y (OAI21X4MTR)                                   0.066      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.042      0.826 r
  U2934/Y (NAND2X4MTR)                                   0.051      0.877 f
  U1471/Y (NAND2X8MTR)                                   0.042      0.919 r
  U5932/Y (NAND2X6MTR)                                   0.048      0.967 f
  U1912/Y (AOI21X4MTR)                                   0.076      1.043 r
  U2375/Y (XNOR2X2MTR)                                   0.079      1.122 r
  U260/Y (NOR2X2MTR)                                     0.054      1.176 f
  U9340/Y (NOR2X4MTR)                                    0.078      1.255 r
  U4313/Y (BUFX4MTR)                                     0.087      1.342 r
  U17284/Y (OAI22X2MTR)                                  0.044      1.385 f
  U0_BANK_TOP/vACC_3_reg_6__11_/D (DFFRHQX1MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__11_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U7022/Y (CLKNAND2X16MTR)                               0.067      0.304 f
  U1873/Y (INVX16MTR)                                    0.046      0.349 r
  U1570/Y (INVX20MTR)                                    0.032      0.382 f
  U1084/Y (OR2X8MTR)                                     0.089      0.470 f
  U2006/Y (NOR2X4MTR)                                    0.054      0.524 r
  U2196/Y (XNOR2X2MTR)                                   0.124      0.649 r
  U4481/Y (OAI2BB1X4MTR)                                 0.137      0.786 r
  U568/Y (OAI21X2MTR)                                    0.063      0.849 f
  U16003/Y (OAI2BB1X4MTR)                                0.064      0.913 r
  U1533/Y (OAI21X2MTR)                                   0.066      0.979 f
  U11463/Y (OAI2BB1X4MTR)                                0.059      1.038 r
  U2864/Y (NOR2X4MTR)                                    0.030      1.068 f
  U9842/Y (BUFX2MTR)                                     0.089      1.157 f
  U8723/Y (INVX1MTR)                                     0.032      1.188 r
  U16620/Y (NAND2X1MTR)                                  0.058      1.246 f
  U73/Y (XNOR2X1MTR)                                     0.080      1.326 f
  U7267/Y (NOR2X1MTR)                                    0.061      1.387 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U7004/Y (BUFX16MTR)                                    0.089      0.343 r
  U4713/Y (INVX12MTR)                                    0.030      0.373 f
  U1511/Y (AOI22X4MTR)                                   0.072      0.445 r
  U1204/Y (OAI2BB1X2MTR)                                 0.062      0.507 f
  U12678/Y (NOR2X4MTR)                                   0.063      0.570 r
  U1036/Y (NAND2X6MTR)                                   0.065      0.635 f
  U2611/Y (NOR2X8MTR)                                    0.064      0.700 r
  U660/Y (OAI21X2MTR)                                    0.088      0.787 f
  U1951/Y (AOI21X8MTR)                                   0.079      0.866 r
  U12957/Y (OAI21X8MTR)                                  0.071      0.937 f
  U1699/Y (NAND2X4MTR)                                   0.047      0.985 r
  U481/Y (NAND2X6MTR)                                    0.050      1.034 f
  U2134/Y (NAND2X8MTR)                                   0.044      1.078 r
  U6735/Y (INVX8MTR)                                     0.043      1.121 f
  U2136/Y (INVX6MTR)                                     0.058      1.179 r
  U13522/Y (NAND2X3MTR)                                  0.076      1.255 f
  U8487/Y (OAI22X1MTR)                                   0.074      1.329 r
  U0_BANK_TOP/vACC_0_reg_3__11_/D (DFFRQX4MTR)           0.000      1.329 r
  data arrival time                                                 1.329

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__11_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.180      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.329
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U493/Y (NOR2X2MTR)                                     0.063      0.732 f
  U16654/Y (NOR2X3MTR)                                   0.081      0.814 r
  U2411/Y (NAND2X2MTR)                                   0.078      0.892 f
  U12295/Y (OA21X8MTR)                                   0.152      1.044 f
  U2201/Y (NAND2X8MTR)                                   0.047      1.091 r
  U2932/Y (CLKNAND2X4MTR)                                0.052      1.143 f
  U196/Y (BUFX8MTR)                                      0.095      1.238 f
  U118/Y (CLKNAND2X2MTR)                                 0.048      1.286 r
  U10266/Y (INVX2MTR)                                    0.040      1.326 f
  U17461/Y (OAI22X2MTR)                                  0.053      1.380 r
  U0_BANK_TOP/vACC_0_reg_2__8_/D (DFFRHQX2MTR)           0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__8_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U493/Y (NOR2X2MTR)                                     0.063      0.732 f
  U16654/Y (NOR2X3MTR)                                   0.081      0.814 r
  U2411/Y (NAND2X2MTR)                                   0.078      0.892 f
  U12295/Y (OA21X8MTR)                                   0.152      1.044 f
  U2201/Y (NAND2X8MTR)                                   0.047      1.091 r
  U2932/Y (CLKNAND2X4MTR)                                0.052      1.143 f
  U196/Y (BUFX8MTR)                                      0.095      1.238 f
  U118/Y (CLKNAND2X2MTR)                                 0.048      1.286 r
  U10266/Y (INVX2MTR)                                    0.040      1.326 f
  U17459/Y (OAI22X2MTR)                                  0.053      1.380 r
  U0_BANK_TOP/vACC_3_reg_2__8_/D (DFFRHQX2MTR)           0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__8_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_108_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U698/Y (BUFX8MTR)                                      0.082      0.454 f
  U672/Y (INVX4MTR)                                      0.049      0.503 r
  U16909/Y (CLKNAND2X2MTR)                               0.046      0.549 f
  U16911/Y (NAND4X2MTR)                                  0.062      0.611 r
  U9804/Y (INVX2MTR)                                     0.058      0.669 f
  U7305/Y (NAND2X6MTR)                                   0.061      0.730 r
  U9072/Y (NOR2X8MTR)                                    0.037      0.768 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.832 r
  U2334/Y (AND2X2MTR)                                    0.128      0.960 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.045 f
  U960/Y (NOR3X4MTR)                                     0.127      1.172 r
  U3709/Y (INVX2MTR)                                     0.054      1.226 f
  U4266/Y (AOI21X2MTR)                                   0.112      1.338 r
  U7586/Y (NOR2X1MTR)                                    0.056      1.393 f
  PIM_result_reg_108_/D (DFFRHQX2MTR)                    0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_108_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_236_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U698/Y (BUFX8MTR)                                      0.082      0.454 f
  U672/Y (INVX4MTR)                                      0.049      0.503 r
  U16909/Y (CLKNAND2X2MTR)                               0.046      0.549 f
  U16911/Y (NAND4X2MTR)                                  0.062      0.611 r
  U9804/Y (INVX2MTR)                                     0.058      0.669 f
  U7305/Y (NAND2X6MTR)                                   0.061      0.730 r
  U9072/Y (NOR2X8MTR)                                    0.037      0.768 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.832 r
  U2334/Y (AND2X2MTR)                                    0.128      0.960 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.045 f
  U960/Y (NOR3X4MTR)                                     0.127      1.172 r
  U3709/Y (INVX2MTR)                                     0.054      1.226 f
  U4266/Y (AOI21X2MTR)                                   0.112      1.338 r
  U6818/Y (NOR2X1MTR)                                    0.056      1.393 f
  PIM_result_reg_236_/D (DFFRHQX2MTR)                    0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_236_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_364_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U698/Y (BUFX8MTR)                                      0.082      0.454 f
  U672/Y (INVX4MTR)                                      0.049      0.503 r
  U16909/Y (CLKNAND2X2MTR)                               0.046      0.549 f
  U16911/Y (NAND4X2MTR)                                  0.062      0.611 r
  U9804/Y (INVX2MTR)                                     0.058      0.669 f
  U7305/Y (NAND2X6MTR)                                   0.061      0.730 r
  U9072/Y (NOR2X8MTR)                                    0.037      0.768 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.832 r
  U2334/Y (AND2X2MTR)                                    0.128      0.960 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.045 f
  U960/Y (NOR3X4MTR)                                     0.127      1.172 r
  U3709/Y (INVX2MTR)                                     0.054      1.226 f
  U4266/Y (AOI21X2MTR)                                   0.112      1.338 r
  U6819/Y (NOR2X1MTR)                                    0.056      1.393 f
  PIM_result_reg_364_/D (DFFRHQX2MTR)                    0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_364_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_492_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U698/Y (BUFX8MTR)                                      0.082      0.454 f
  U672/Y (INVX4MTR)                                      0.049      0.503 r
  U16909/Y (CLKNAND2X2MTR)                               0.046      0.549 f
  U16911/Y (NAND4X2MTR)                                  0.062      0.611 r
  U9804/Y (INVX2MTR)                                     0.058      0.669 f
  U7305/Y (NAND2X6MTR)                                   0.061      0.730 r
  U9072/Y (NOR2X8MTR)                                    0.037      0.768 f
  U4944/Y (NAND2X2MTR)                                   0.064      0.832 r
  U2334/Y (AND2X2MTR)                                    0.128      0.960 r
  U2838/Y (NAND3X2MTR)                                   0.085      1.045 f
  U960/Y (NOR3X4MTR)                                     0.127      1.172 r
  U3709/Y (INVX2MTR)                                     0.054      1.226 f
  U4266/Y (AOI21X2MTR)                                   0.112      1.338 r
  U6814/Y (NOR2X1MTR)                                    0.056      1.393 f
  PIM_result_reg_492_/D (DFFRHQX2MTR)                    0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_492_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/Q (DFFRHQX1MTR)
                                                         0.148      0.148 f
  U16477/Y (NAND2X2MTR)                                  0.074      0.223 r
  U10715/Y (OAI22X1MTR)                                  0.097      0.319 f
  U12696/Y (NAND3BX2MTR)                                 0.125      0.444 f
  U13164/Y (NAND3BX4MTR)                                 0.120      0.564 f
  U8398/Y (INVX2MTR)                                     0.065      0.629 r
  U8958/Y (NAND2X6MTR)                                   0.050      0.679 f
  U9780/Y (INVX4MTR)                                     0.046      0.725 r
  U9770/Y (OAI21X4MTR)                                   0.055      0.779 f
  U9301/Y (NOR2X4MTR)                                    0.084      0.864 r
  U1338/Y (OAI21X6MTR)                                   0.077      0.941 f
  U1966/Y (INVX8MTR)                                     0.048      0.989 r
  U1720/Y (INVX6MTR)                                     0.032      1.021 f
  U314/Y (AOI21X2MTR)                                    0.073      1.094 r
  U8025/Y (XNOR2X2MTR)                                   0.095      1.189 r
  U2037/Y (AOI2BB1X4MTR)                                 0.135      1.324 r
  U13266/Y (OAI22X2MTR)                                  0.056      1.380 f
  U0_BANK_TOP/vACC_0_reg_4__11_/D (DFFRHQX1MTR)          0.000      1.380 f
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__11_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.039      0.163 f
  U12967/Y (CLKNAND2X2MTR)                               0.072      0.236 r
  U13548/Y (OAI22X2MTR)                                  0.082      0.318 f
  U9321/Y (NAND2BX2MTR)                                  0.099      0.417 f
  U12980/Y (NOR2BX2MTR)                                  0.075      0.491 r
  U16373/Y (NAND4X4MTR)                                  0.106      0.597 f
  U12973/Y (INVX2MTR)                                    0.069      0.666 r
  U12969/Y (NOR2BX8MTR)                                  0.095      0.761 r
  U573/Y (NOR2X4MTR)                                     0.044      0.804 f
  U8445/Y (CLKNAND2X4MTR)                                0.037      0.842 r
  U388/Y (AND2X4MTR)                                     0.096      0.937 r
  U403/Y (NAND2X6MTR)                                    0.056      0.993 f
  U9414/Y (AOI21X4MTR)                                   0.081      1.074 r
  U2590/Y (XNOR2X2MTR)                                   0.087      1.161 r
  U2257/Y (NAND2X4MTR)                                   0.056      1.217 f
  U2053/Y (NAND3X4MTR)                                   0.057      1.274 r
  U7415/Y (INVX2MTR)                                     0.049      1.323 f
  U2647/Y (OAI22X2MTR)                                   0.057      1.380 r
  U0_BANK_TOP/vACC_0_reg_7__15_/D (DFFRHQX2MTR)          0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U493/Y (NOR2X2MTR)                                     0.063      0.732 f
  U16654/Y (NOR2X3MTR)                                   0.081      0.814 r
  U2411/Y (NAND2X2MTR)                                   0.078      0.892 f
  U12295/Y (OA21X8MTR)                                   0.152      1.044 f
  U2201/Y (NAND2X8MTR)                                   0.047      1.091 r
  U2932/Y (CLKNAND2X4MTR)                                0.052      1.143 f
  U196/Y (BUFX8MTR)                                      0.095      1.238 f
  U118/Y (CLKNAND2X2MTR)                                 0.048      1.286 r
  U10266/Y (INVX2MTR)                                    0.040      1.326 f
  U17490/Y (OAI22X2MTR)                                  0.053      1.380 r
  U0_BANK_TOP/vACC_1_reg_2__8_/D (DFFRHQX2MTR)           0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__8_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.039      0.163 f
  U12967/Y (CLKNAND2X2MTR)                               0.072      0.236 r
  U13548/Y (OAI22X2MTR)                                  0.082      0.318 f
  U9321/Y (NAND2BX2MTR)                                  0.099      0.417 f
  U12980/Y (NOR2BX2MTR)                                  0.075      0.491 r
  U16373/Y (NAND4X4MTR)                                  0.106      0.597 f
  U12973/Y (INVX2MTR)                                    0.069      0.666 r
  U12969/Y (NOR2BX8MTR)                                  0.095      0.761 r
  U573/Y (NOR2X4MTR)                                     0.044      0.804 f
  U8445/Y (CLKNAND2X4MTR)                                0.037      0.842 r
  U388/Y (AND2X4MTR)                                     0.096      0.937 r
  U403/Y (NAND2X6MTR)                                    0.056      0.993 f
  U9414/Y (AOI21X4MTR)                                   0.081      1.074 r
  U2590/Y (XNOR2X2MTR)                                   0.087      1.161 r
  U2257/Y (NAND2X4MTR)                                   0.056      1.217 f
  U2053/Y (NAND3X4MTR)                                   0.057      1.274 r
  U7415/Y (INVX2MTR)                                     0.049      1.323 f
  U17511/Y (OAI22X2MTR)                                  0.057      1.380 r
  U0_BANK_TOP/vACC_1_reg_7__15_/D (DFFRHQX2MTR)          0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U8921/Y (BUFX16MTR)                                    0.102      0.377 f
  U1752/Y (INVX8MTR)                                     0.038      0.416 r
  U10254/Y (OAI2BB1X2MTR)                                0.091      0.507 r
  U9369/Y (NAND2BX2MTR)                                  0.054      0.561 f
  U4272/Y (OAI211X4MTR)                                  0.058      0.618 r
  U3242/Y (NAND3X3MTR)                                   0.116      0.734 f
  U2325/Y (INVX2MTR)                                     0.107      0.841 r
  U5930/Y (NAND4X4MTR)                                   0.105      0.946 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.022 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.093 f
  U1782/Y (NAND2X6MTR)                                   0.053      1.146 r
  U13335/Y (NOR2X12MTR)                                  0.035      1.182 f
  U10011/Y (INVX12MTR)                                   0.041      1.223 r
  U2478/Y (CLKNAND2X4MTR)                                0.044      1.267 f
  U13331/Y (AOI21X6MTR)                                  0.083      1.350 r
  U16123/Y (OAI22X2MTR)                                  0.055      1.405 f
  U0_BANK_TOP/vACC_3_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U4265/Y (CLKNAND2X4MTR)                                0.045      0.608 f
  U1038/Y (NAND2X6MTR)                                   0.048      0.656 r
  U980/Y (NAND2X4MTR)                                    0.053      0.709 f
  U9176/Y (CLKNAND2X4MTR)                                0.039      0.749 r
  U3579/Y (NAND2X4MTR)                                   0.035      0.784 f
  U1613/Y (OAI2BB1X4MTR)                                 0.082      0.866 f
  U1987/Y (INVX4MTR)                                     0.043      0.910 r
  U1712/Y (NAND2X8MTR)                                   0.058      0.967 f
  U298/Y (AOI21X2MTR)                                    0.093      1.061 r
  U8676/Y (XNOR2X2MTR)                                   0.093      1.154 r
  U2123/Y (AOI21X4MTR)                                   0.076      1.229 f
  U8980/Y (NAND3X4MTR)                                   0.048      1.277 r
  U11454/Y (OAI2B1X4MTR)                                 0.049      1.326 f
  U13169/Y (OAI22X1MTR)                                  0.056      1.382 r
  U0_BANK_TOP/vACC_2_reg_1__6_/D (DFFRHQX4MTR)           0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U1920/Y (BUFX4MTR)                                     0.078      0.294 f
  U1334/Y (BUFX5MTR)                                     0.081      0.375 f
  U7443/Y (NAND2X2MTR)                                   0.042      0.417 r
  U7855/Y (NAND3X4MTR)                                   0.051      0.468 f
  U8345/Y (OAI21BX4MTR)                                  0.075      0.543 r
  U4023/Y (NAND2X4MTR)                                   0.070      0.613 f
  U8283/Y (INVX4MTR)                                     0.043      0.657 r
  U4232/Y (NAND2X4MTR)                                   0.042      0.699 f
  U2374/Y (NAND2X4MTR)                                   0.040      0.739 r
  U2298/Y (NAND2X4MTR)                                   0.040      0.779 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.825 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.869 f
  U2360/Y (NAND2X8MTR)                                   0.045      0.914 r
  U1934/Y (NAND2X12MTR)                                  0.049      0.963 f
  U8077/Y (XNOR2X1MTR)                                   0.078      1.042 f
  U9235/Y (AOI22X2MTR)                                   0.114      1.156 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.214 f
  U7187/Y (MXI2X2MTR)                                    0.102      1.317 r
  U6972/Y (OAI2BB2X1MTR)                                 0.088      1.405 f
  U0_BANK_TOP/vACC_3_reg_4__0_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U15989/Y (CLKNAND2X16MTR)                              0.052      0.289 f
  U1795/Y (INVX14MTR)                                    0.065      0.354 r
  U1232/Y (NAND2X8MTR)                                   0.075      0.429 f
  U16449/Y (NOR2X4MTR)                                   0.081      0.509 r
  U937/Y (INVX3MTR)                                      0.048      0.558 f
  U16444/Y (XNOR2X8MTR)                                  0.082      0.640 f
  U2482/Y (XNOR2X8MTR)                                   0.084      0.724 f
  U553/Y (OAI21X4MTR)                                    0.048      0.772 r
  U2143/Y (NAND2X6MTR)                                   0.066      0.837 f
  U9977/Y (XOR2X8MTR)                                    0.084      0.921 f
  U9976/Y (XOR2X8MTR)                                    0.090      1.012 f
  U1822/Y (NAND2X4MTR)                                   0.058      1.070 r
  U10495/Y (BUFX2MTR)                                    0.078      1.148 r
  U16586/Y (NAND2X1MTR)                                  0.064      1.213 f
  U5349/Y (XOR2X1MTR)                                    0.079      1.292 f
  U12735/Y (NOR2BX1MTR)                                  0.102      1.394 f
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX2MTR)
                                                         0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U9448/Y (OAI21X8MTR)                                   0.068      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.091      1.040 r
  U16600/Y (OR2X8MTR)                                    0.104      1.144 r
  U4847/Y (INVX8MTR)                                     0.035      1.180 f
  U3738/Y (OR2X2MTR)                                     0.125      1.304 f
  U2687/Y (OAI22X2MTR)                                   0.075      1.379 r
  U0_BANK_TOP/vACC_3_reg_5__9_/D (DFFRHQX2MTR)           0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U2352/Y (INVX12MTR)                                    0.037      0.184 f
  U6784/Y (CLKNAND2X4MTR)                                0.060      0.244 r
  U10922/Y (OAI22X1MTR)                                  0.089      0.333 f
  U7184/Y (NOR3X1MTR)                                    0.150      0.483 r
  U16193/Y (OAI2BB1X4MTR)                                0.103      0.586 f
  U1845/Y (INVX4MTR)                                     0.047      0.633 r
  U4527/Y (NAND2X4MTR)                                   0.051      0.685 f
  U771/Y (BUFX8MTR)                                      0.074      0.759 f
  U7261/Y (NAND2X8MTR)                                   0.034      0.793 r
  U11796/Y (NAND2X6MTR)                                  0.038      0.832 f
  U2237/Y (NAND2X8MTR)                                   0.040      0.872 r
  U5060/Y (NAND2X6MTR)                                   0.051      0.923 f
  U1877/Y (NAND2X8MTR)                                   0.053      0.976 r
  U456/Y (CLKNAND2X2MTR)                                 0.045      1.020 f
  U1249/Y (CLKNAND2X2MTR)                                0.040      1.060 r
  U3700/Y (XNOR2X2MTR)                                   0.073      1.133 r
  U16377/Y (AOI2B1X4MTR)                                 0.080      1.214 f
  U5258/Y (OAI21X6MTR)                                   0.086      1.300 r
  U5998/Y (CLKNAND2X2MTR)                                0.053      1.353 f
  U12982/Y (OAI2BB1X2MTR)                                0.041      1.394 r
  U0_BANK_TOP/vACC_0_reg_0__3_/D (DFFRHQX4MTR)           0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U9448/Y (OAI21X8MTR)                                   0.068      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.091      1.040 r
  U5890/Y (INVX4MTR)                                     0.037      1.077 f
  U9508/Y (NAND2X6MTR)                                   0.040      1.116 r
  U3129/Y (NAND3X6MTR)                                   0.082      1.199 f
  U1573/Y (CLKNAND2X2MTR)                                0.055      1.254 r
  U13182/Y (CLKNAND2X4MTR)                               0.049      1.303 f
  U9350/Y (INVX4MTR)                                     0.045      1.348 r
  U17134/Y (OAI22X2MTR)                                  0.044      1.391 f
  U0_BANK_TOP/vACC_1_reg_5__21_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U7022/Y (CLKNAND2X16MTR)                               0.067      0.304 f
  U1873/Y (INVX16MTR)                                    0.046      0.349 r
  U1570/Y (INVX20MTR)                                    0.032      0.382 f
  U1176/Y (INVX18MTR)                                    0.039      0.421 r
  U1927/Y (NAND2X12MTR)                                  0.051      0.472 f
  U437/Y (NOR2X4MTR)                                     0.093      0.565 r
  U16429/Y (XNOR2X4MTR)                                  0.119      0.684 r
  U11928/Y (XNOR2X8MTR)                                  0.115      0.799 r
  U11188/Y (XOR2X8MTR)                                   0.103      0.902 r
  U11184/Y (XOR2X8MTR)                                   0.098      0.999 r
  U11469/Y (NOR2X6MTR)                                   0.045      1.045 f
  U12179/Y (OAI21X6MTR)                                  0.094      1.139 r
  U12070/Y (INVX3MTR)                                    0.038      1.177 f
  U11571/Y (NOR2X2MTR)                                   0.056      1.234 r
  U1972/Y (NOR2X2MTR)                                    0.038      1.271 f
  U1991/Y (XNOR2X2MTR)                                   0.061      1.333 f
  U6951/Y (NOR2X1MTR)                                    0.055      1.387 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U904/Y (INVX2MTR)                                      0.077      0.189 r
  U6027/Y (NAND2X1MTR)                                   0.103      0.292 f
  U14437/Y (OAI22X1MTR)                                  0.109      0.401 r
  U7500/Y (NOR2X2MTR)                                    0.041      0.442 f
  U4683/Y (AND4X2MTR)                                    0.106      0.548 f
  U9120/Y (NAND2X4MTR)                                   0.054      0.602 r
  U9046/Y (INVX2MTR)                                     0.040      0.643 f
  U1256/Y (NAND2X4MTR)                                   0.047      0.689 r
  U7811/Y (INVX1MTR)                                     0.049      0.738 f
  U2366/Y (AOI2B1X4MTR)                                  0.073      0.811 r
  U5168/Y (OAI21X6MTR)                                   0.068      0.879 f
  U514/Y (NAND2X6MTR)                                    0.050      0.929 r
  U1805/Y (NAND2X12MTR)                                  0.049      0.978 f
  U460/Y (INVX10MTR)                                     0.042      1.020 r
  U9490/Y (NOR2X6MTR)                                    0.027      1.047 f
  U10353/Y (MXI2X4MTR)                                   0.069      1.116 f
  U1523/Y (OAI22X4MTR)                                   0.069      1.186 r
  U10282/Y (NOR2X4MTR)                                   0.051      1.237 f
  U9164/Y (OAI22X8MTR)                                   0.063      1.300 r
  U16440/Y (NAND2X2MTR)                                  0.055      1.355 f
  U8857/Y (NAND2X2MTR)                                   0.038      1.393 r
  U0_BANK_TOP/vACC_2_reg_1__3_/D (DFFRHQX4MTR)           0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U4265/Y (CLKNAND2X4MTR)                                0.045      0.608 f
  U1038/Y (NAND2X6MTR)                                   0.048      0.656 r
  U980/Y (NAND2X4MTR)                                    0.053      0.709 f
  U9176/Y (CLKNAND2X4MTR)                                0.039      0.749 r
  U3579/Y (NAND2X4MTR)                                   0.035      0.784 f
  U1613/Y (OAI2BB1X4MTR)                                 0.082      0.866 f
  U1987/Y (INVX4MTR)                                     0.043      0.910 r
  U1712/Y (NAND2X8MTR)                                   0.058      0.967 f
  U298/Y (AOI21X2MTR)                                    0.093      1.061 r
  U8676/Y (XNOR2X2MTR)                                   0.093      1.154 r
  U2123/Y (AOI21X4MTR)                                   0.076      1.229 f
  U8980/Y (NAND3X4MTR)                                   0.048      1.277 r
  U11454/Y (OAI2B1X4MTR)                                 0.049      1.326 f
  U13168/Y (OAI22X1MTR)                                  0.056      1.382 r
  U0_BANK_TOP/vACC_0_reg_1__6_/D (DFFRHQX4MTR)           0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_442_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U12133/Y (BUFX20MTR)                                   0.067      0.412 r
  U2241/Y (INVX6MTR)                                     0.028      0.440 f
  U711/Y (INVX8MTR)                                      0.037      0.477 r
  U11050/Y (INVX4MTR)                                    0.042      0.519 f
  U5212/Y (NAND2X1MTR)                                   0.037      0.556 r
  U5214/Y (NAND4X2MTR)                                   0.139      0.695 f
  U16541/Y (NOR2X2MTR)                                   0.112      0.807 r
  U420/Y (NAND2X2MTR)                                    0.101      0.908 f
  U446/Y (NOR2X6MTR)                                     0.099      1.007 r
  U4859/Y (NAND2X2MTR)                                   0.061      1.069 f
  U4850/Y (NAND3BX4MTR)                                  0.053      1.122 r
  U2750/Y (NOR2X4MTR)                                    0.039      1.160 f
  U10905/Y (CLKNAND2X2MTR)                               0.043      1.203 r
  U173/Y (MXI2X2MTR)                                     0.073      1.277 f
  U15365/Y (NOR2X1MTR)                                   0.060      1.337 r
  PIM_result_reg_442_/D (DFFRQX1MTR)                     0.000      1.337 r
  data arrival time                                                 1.337

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_442_/CK (DFFRQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.172      1.343
  data required time                                                1.343
  --------------------------------------------------------------------------
  data required time                                                1.343
  data arrival time                                                -1.337
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U4265/Y (CLKNAND2X4MTR)                                0.045      0.608 f
  U1038/Y (NAND2X6MTR)                                   0.048      0.656 r
  U980/Y (NAND2X4MTR)                                    0.053      0.709 f
  U9176/Y (CLKNAND2X4MTR)                                0.039      0.749 r
  U3579/Y (NAND2X4MTR)                                   0.035      0.784 f
  U1613/Y (OAI2BB1X4MTR)                                 0.082      0.866 f
  U1987/Y (INVX4MTR)                                     0.043      0.910 r
  U1712/Y (NAND2X8MTR)                                   0.058      0.967 f
  U298/Y (AOI21X2MTR)                                    0.093      1.061 r
  U8676/Y (XNOR2X2MTR)                                   0.093      1.154 r
  U2123/Y (AOI21X4MTR)                                   0.076      1.229 f
  U8980/Y (NAND3X4MTR)                                   0.048      1.277 r
  U11454/Y (OAI2B1X4MTR)                                 0.049      1.326 f
  U13167/Y (OAI22X1MTR)                                  0.056      1.382 r
  U0_BANK_TOP/vACC_1_reg_1__6_/D (DFFRHQX4MTR)           0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U1785/Y (OAI21X8MTR)                                   0.103      0.967 r
  U10529/Y (AOI21X2MTR)                                  0.068      1.035 f
  U2575/Y (XNOR2X2MTR)                                   0.077      1.113 f
  U225/Y (CLKNAND2X2MTR)                                 0.049      1.161 r
  U1350/Y (NAND3X4MTR)                                   0.095      1.256 f
  U11530/Y (OAI2B2X2MTR)                                 0.132      1.389 f
  U0_BANK_TOP/vACC_1_reg_5__10_/D (DFFRHQX2MTR)          0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1375/Y (INVX16MTR)                                    0.078      0.337 r
  U1628/Y (INVX14MTR)                                    0.055      0.393 f
  U14625/Y (NAND2X3MTR)                                  0.051      0.444 r
  U8966/Y (NOR2X4MTR)                                    0.033      0.478 f
  U926/Y (OAI21X4MTR)                                    0.095      0.573 r
  U781/Y (AOI21X4MTR)                                    0.085      0.657 f
  U10669/Y (OAI21X2MTR)                                  0.101      0.758 r
  U16513/Y (XNOR2X2MTR)                                  0.096      0.853 r
  U1029/Y (NOR2X4MTR)                                    0.054      0.907 f
  U11114/Y (NOR2X4MTR)                                   0.065      0.972 r
  U4899/Y (AOI2BB1X4MTR)                                 0.112      1.084 r
  U9576/Y (OAI2B1X8MTR)                                  0.057      1.141 f
  U256/Y (NAND2X2MTR)                                    0.055      1.196 r
  U8711/Y (OAI21X3MTR)                                   0.056      1.252 f
  U17217/Y (NOR3X1MTR)                                   0.104      1.356 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX1MTR)
                                                         0.000      1.356 r
  data arrival time                                                 1.356

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX1MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.356
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U493/Y (NOR2X2MTR)                                     0.063      0.732 f
  U16654/Y (NOR2X3MTR)                                   0.081      0.814 r
  U2411/Y (NAND2X2MTR)                                   0.078      0.892 f
  U12295/Y (OA21X8MTR)                                   0.152      1.044 f
  U2201/Y (NAND2X8MTR)                                   0.047      1.091 r
  U7598/Y (NAND2X8MTR)                                   0.049      1.141 f
  U1733/Y (NAND2X4MTR)                                   0.042      1.182 r
  U7185/Y (NOR2X1MTR)                                    0.051      1.233 f
  U1671/Y (AOI2B1X4MTR)                                  0.100      1.333 r
  U11430/Y (OAI22X2MTR)                                  0.059      1.391 f
  U0_BANK_TOP/vACC_0_reg_2__20_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U4700/Y (INVX14MTR)                                    0.039      0.307 f
  U1349/Y (INVX14MTR)                                    0.044      0.351 r
  U1260/Y (INVX12MTR)                                    0.027      0.378 f
  U1308/Y (CLKNAND2X2MTR)                                0.028      0.406 r
  U3762/Y (CLKNAND2X2MTR)                                0.051      0.457 f
  U1653/Y (AOI21X4MTR)                                   0.084      0.540 r
  U1870/Y (NAND2X5MTR)                                   0.070      0.610 f
  U4652/Y (NOR2X4MTR)                                    0.079      0.689 r
  U12590/Y (OAI21X6MTR)                                  0.076      0.765 f
  U2398/Y (AOI21X8MTR)                                   0.090      0.855 r
  U7268/Y (INVX2MTR)                                     0.060      0.915 f
  U10512/Y (OAI2BB1X2MTR)                                0.100      1.015 f
  U8104/Y (XNOR2X1MTR)                                   0.071      1.086 f
  U6722/Y (NAND2X1MTR)                                   0.050      1.136 r
  U13878/Y (NAND3X2MTR)                                  0.077      1.213 f
  U2580/Y (OAI22X4MTR)                                   0.105      1.318 r
  U12995/Y (OAI22X1MTR)                                  0.083      1.401 f
  U0_BANK_TOP/vACC_0_reg_4__7_/D (DFFRHQX4MTR)           0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U9448/Y (OAI21X8MTR)                                   0.068      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.091      1.040 r
  U5890/Y (INVX4MTR)                                     0.037      1.077 f
  U9508/Y (NAND2X6MTR)                                   0.040      1.116 r
  U3129/Y (NAND3X6MTR)                                   0.082      1.199 f
  U1573/Y (CLKNAND2X2MTR)                                0.055      1.254 r
  U13182/Y (CLKNAND2X4MTR)                               0.049      1.303 f
  U9350/Y (INVX4MTR)                                     0.045      1.348 r
  U17108/Y (OAI22X2MTR)                                  0.044      1.391 f
  U0_BANK_TOP/vACC_3_reg_5__21_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1193/Y (INVX14MTR)                                    0.033      0.435 r
  U9142/Y (AOI21X3MTR)                                   0.042      0.477 f
  U1208/Y (NAND3X2MTR)                                   0.050      0.527 r
  U2003/Y (NAND2BX4MTR)                                  0.052      0.578 f
  U2002/Y (INVX3MTR)                                     0.045      0.623 r
  U2128/Y (CLKNAND2X4MTR)                                0.070      0.693 f
  U7722/Y (NAND2X3MTR)                                   0.056      0.750 r
  U7688/Y (INVX2MTR)                                     0.041      0.790 f
  U6448/Y (NAND2X2MTR)                                   0.050      0.840 r
  U1500/Y (INVX2MTR)                                     0.042      0.882 f
  U395/Y (NAND2X2MTR)                                    0.042      0.924 r
  U5386/Y (NOR2X1MTR)                                    0.040      0.964 f
  U1503/Y (AOI21X2MTR)                                   0.071      1.035 r
  U353/Y (NAND2X2MTR)                                    0.079      1.114 f
  U7085/Y (NAND3X8MTR)                                   0.067      1.181 r
  U9615/Y (CLKNAND2X4MTR)                                0.056      1.237 f
  U12946/Y (AOI22X4MTR)                                  0.084      1.321 r
  U8498/Y (OAI22X1MTR)                                   0.079      1.401 f
  U0_BANK_TOP/vACC_2_reg_3__20_/D (DFFRHQX4MTR)          0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1375/Y (INVX16MTR)                                    0.078      0.337 r
  U1470/Y (INVX24MTR)                                    0.045      0.383 f
  U6710/Y (NAND2X2MTR)                                   0.051      0.434 r
  U1098/Y (NOR2X4MTR)                                    0.035      0.469 f
  U1121/Y (OAI21X4MTR)                                   0.087      0.556 r
  U1376/Y (INVX2MTR)                                     0.050      0.606 f
  U16457/Y (OAI21X2MTR)                                  0.079      0.685 r
  U1093/Y (XNOR2X1MTR)                                   0.087      0.772 r
  U3228/Y (NAND2BX2MTR)                                  0.076      0.848 f
  U2385/Y (NAND2X2MTR)                                   0.063      0.910 r
  U5914/Y (OAI2BB1X4MTR)                                 0.121      1.031 r
  U11786/Y (AOI21X8MTR)                                  0.058      1.089 f
  U4868/Y (XOR2X2MTR)                                    0.075      1.164 f
  U12870/Y (AOI21X2MTR)                                  0.084      1.249 r
  U11621/Y (NAND3BX4MTR)                                 0.077      1.326 f
  U16288/Y (NOR2X1MTR)                                   0.061      1.386 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U904/Y (INVX2MTR)                                      0.077      0.189 r
  U6027/Y (NAND2X1MTR)                                   0.103      0.292 f
  U14437/Y (OAI22X1MTR)                                  0.109      0.401 r
  U7500/Y (NOR2X2MTR)                                    0.041      0.442 f
  U4683/Y (AND4X2MTR)                                    0.106      0.548 f
  U9120/Y (NAND2X4MTR)                                   0.054      0.602 r
  U9046/Y (INVX2MTR)                                     0.040      0.643 f
  U1256/Y (NAND2X4MTR)                                   0.047      0.689 r
  U7811/Y (INVX1MTR)                                     0.049      0.738 f
  U2366/Y (AOI2B1X4MTR)                                  0.073      0.811 r
  U5168/Y (OAI21X6MTR)                                   0.068      0.879 f
  U514/Y (NAND2X6MTR)                                    0.050      0.929 r
  U1805/Y (NAND2X12MTR)                                  0.049      0.978 f
  U460/Y (INVX10MTR)                                     0.042      1.020 r
  U9490/Y (NOR2X6MTR)                                    0.027      1.047 f
  U10353/Y (MXI2X4MTR)                                   0.069      1.116 f
  U1523/Y (OAI22X4MTR)                                   0.069      1.186 r
  U10282/Y (NOR2X4MTR)                                   0.051      1.237 f
  U9164/Y (OAI22X8MTR)                                   0.063      1.300 r
  U1594/Y (NAND2X2MTR)                                   0.055      1.355 f
  U2004/Y (NAND2X2MTR)                                   0.038      1.393 r
  U0_BANK_TOP/vACC_3_reg_1__3_/D (DFFRHQX4MTR)           0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U2008/Y (INVX6MTR)                                     0.037      0.372 f
  U8665/Y (CLKNAND2X2MTR)                                0.032      0.404 r
  U9103/Y (NAND4X2MTR)                                   0.100      0.503 f
  U2462/Y (NAND2X4MTR)                                   0.059      0.563 r
  U1581/Y (CLKNAND2X4MTR)                                0.067      0.630 f
  U1421/Y (INVX4MTR)                                     0.039      0.669 r
  U7346/Y (NAND2X4MTR)                                   0.044      0.713 f
  U6511/Y (INVX4MTR)                                     0.038      0.750 r
  U10047/Y (NOR2X4MTR)                                   0.025      0.775 f
  U1526/Y (OAI2BB1X4MTR)                                 0.086      0.861 f
  U632/Y (NAND2X6MTR)                                    0.047      0.908 r
  U554/Y (NAND2X6MTR)                                    0.059      0.967 f
  U2022/Y (CLKNAND2X4MTR)                                0.043      1.010 r
  U2184/Y (NAND2X4MTR)                                   0.036      1.046 f
  U8660/Y (XNOR2X2MTR)                                   0.070      1.116 f
  U6821/Y (NOR2X4MTR)                                    0.070      1.185 r
  U10464/Y (NOR2X4MTR)                                   0.042      1.228 f
  U2431/Y (OAI21X6MTR)                                   0.073      1.301 r
  U10603/Y (CLKNAND2X2MTR)                               0.052      1.353 f
  U13071/Y (OAI2BB1X2MTR)                                0.040      1.394 r
  U0_BANK_TOP/vACC_0_reg_3__1_/D (DFFRHQX4MTR)           0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U2008/Y (INVX6MTR)                                     0.037      0.372 f
  U8665/Y (CLKNAND2X2MTR)                                0.032      0.404 r
  U9103/Y (NAND4X2MTR)                                   0.100      0.503 f
  U2462/Y (NAND2X4MTR)                                   0.059      0.563 r
  U1581/Y (CLKNAND2X4MTR)                                0.067      0.630 f
  U1421/Y (INVX4MTR)                                     0.039      0.669 r
  U7346/Y (NAND2X4MTR)                                   0.044      0.713 f
  U6511/Y (INVX4MTR)                                     0.038      0.750 r
  U10047/Y (NOR2X4MTR)                                   0.025      0.775 f
  U1526/Y (OAI2BB1X4MTR)                                 0.086      0.861 f
  U632/Y (NAND2X6MTR)                                    0.047      0.908 r
  U554/Y (NAND2X6MTR)                                    0.059      0.967 f
  U2022/Y (CLKNAND2X4MTR)                                0.043      1.010 r
  U2184/Y (NAND2X4MTR)                                   0.036      1.046 f
  U8660/Y (XNOR2X2MTR)                                   0.070      1.116 f
  U6821/Y (NOR2X4MTR)                                    0.070      1.185 r
  U10464/Y (NOR2X4MTR)                                   0.042      1.228 f
  U2431/Y (OAI21X6MTR)                                   0.073      1.301 r
  U12168/Y (CLKNAND2X2MTR)                               0.052      1.353 f
  U13070/Y (OAI2BB1X2MTR)                                0.040      1.394 r
  U0_BANK_TOP/vACC_1_reg_3__1_/D (DFFRHQX4MTR)           0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U9448/Y (OAI21X8MTR)                                   0.068      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.091      1.040 r
  U5890/Y (INVX4MTR)                                     0.037      1.077 f
  U9508/Y (NAND2X6MTR)                                   0.040      1.116 r
  U3129/Y (NAND3X6MTR)                                   0.082      1.199 f
  U1573/Y (CLKNAND2X2MTR)                                0.055      1.254 r
  U13182/Y (CLKNAND2X4MTR)                               0.049      1.303 f
  U9350/Y (INVX4MTR)                                     0.045      1.348 r
  U17109/Y (OAI22X2MTR)                                  0.044      1.391 f
  U0_BANK_TOP/vACC_2_reg_5__21_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U2008/Y (INVX6MTR)                                     0.037      0.372 f
  U8665/Y (CLKNAND2X2MTR)                                0.032      0.404 r
  U9103/Y (NAND4X2MTR)                                   0.100      0.503 f
  U2462/Y (NAND2X4MTR)                                   0.059      0.563 r
  U1581/Y (CLKNAND2X4MTR)                                0.067      0.630 f
  U1421/Y (INVX4MTR)                                     0.039      0.669 r
  U7346/Y (NAND2X4MTR)                                   0.044      0.713 f
  U6511/Y (INVX4MTR)                                     0.038      0.750 r
  U10047/Y (NOR2X4MTR)                                   0.025      0.775 f
  U1526/Y (OAI2BB1X4MTR)                                 0.086      0.861 f
  U632/Y (NAND2X6MTR)                                    0.047      0.908 r
  U554/Y (NAND2X6MTR)                                    0.059      0.967 f
  U2022/Y (CLKNAND2X4MTR)                                0.043      1.010 r
  U2184/Y (NAND2X4MTR)                                   0.036      1.046 f
  U8660/Y (XNOR2X2MTR)                                   0.070      1.116 f
  U6821/Y (NOR2X4MTR)                                    0.070      1.185 r
  U10464/Y (NOR2X4MTR)                                   0.042      1.228 f
  U2431/Y (OAI21X6MTR)                                   0.073      1.301 r
  U10606/Y (CLKNAND2X2MTR)                               0.052      1.353 f
  U1461/Y (OAI2BB1X2MTR)                                 0.040      1.394 r
  U0_BANK_TOP/vACC_3_reg_3__1_/D (DFFRHQX4MTR)           0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U9782/Y (NAND2X4MTR)                                   0.040      0.603 f
  U3902/Y (INVX2MTR)                                     0.055      0.658 r
  U3094/Y (NOR2X2MTR)                                    0.049      0.706 f
  U3049/Y (NOR2X2MTR)                                    0.093      0.799 r
  U3524/Y (NAND2X2MTR)                                   0.077      0.875 f
  U6437/Y (AOI2B1X2MTR)                                  0.093      0.969 r
  U414/Y (NOR2X4MTR)                                     0.047      1.016 f
  U2732/Y (NAND2X8MTR)                                   0.053      1.070 r
  U13100/Y (NAND2X12MTR)                                 0.048      1.118 f
  U8038/Y (INVX12MTR)                                    0.056      1.174 r
  U4827/Y (INVX6MTR)                                     0.048      1.222 f
  U1786/Y (OAI21X8MTR)                                   0.082      1.304 r
  U9325/Y (NAND2X2MTR)                                   0.050      1.354 f
  U13148/Y (OAI2BB1X2MTR)                                0.039      1.394 r
  U0_BANK_TOP/vACC_1_reg_1__1_/D (DFFRHQX4MTR)           0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U493/Y (NOR2X2MTR)                                     0.063      0.732 f
  U16654/Y (NOR2X3MTR)                                   0.081      0.814 r
  U2411/Y (NAND2X2MTR)                                   0.078      0.892 f
  U12295/Y (OA21X8MTR)                                   0.152      1.044 f
  U2201/Y (NAND2X8MTR)                                   0.047      1.091 r
  U7598/Y (NAND2X8MTR)                                   0.049      1.141 f
  U1733/Y (NAND2X4MTR)                                   0.042      1.182 r
  U7185/Y (NOR2X1MTR)                                    0.051      1.233 f
  U1671/Y (AOI2B1X4MTR)                                  0.100      1.333 r
  U11420/Y (OAI22X2MTR)                                  0.059      1.391 f
  U0_BANK_TOP/vACC_1_reg_2__20_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U4700/Y (INVX14MTR)                                    0.039      0.307 f
  U1349/Y (INVX14MTR)                                    0.044      0.351 r
  U1260/Y (INVX12MTR)                                    0.027      0.378 f
  U1308/Y (CLKNAND2X2MTR)                                0.028      0.406 r
  U3762/Y (CLKNAND2X2MTR)                                0.051      0.457 f
  U1653/Y (AOI21X4MTR)                                   0.084      0.540 r
  U1870/Y (NAND2X5MTR)                                   0.070      0.610 f
  U4652/Y (NOR2X4MTR)                                    0.079      0.689 r
  U12590/Y (OAI21X6MTR)                                  0.076      0.765 f
  U2398/Y (AOI21X8MTR)                                   0.090      0.855 r
  U7268/Y (INVX2MTR)                                     0.060      0.915 f
  U10512/Y (OAI2BB1X2MTR)                                0.100      1.015 f
  U8104/Y (XNOR2X1MTR)                                   0.071      1.086 f
  U6722/Y (NAND2X1MTR)                                   0.050      1.136 r
  U13878/Y (NAND3X2MTR)                                  0.077      1.213 f
  U2580/Y (OAI22X4MTR)                                   0.105      1.318 r
  U12994/Y (OAI22X1MTR)                                  0.083      1.401 f
  U0_BANK_TOP/vACC_1_reg_4__7_/D (DFFRHQX4MTR)           0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U9782/Y (NAND2X4MTR)                                   0.040      0.603 f
  U3902/Y (INVX2MTR)                                     0.055      0.658 r
  U3094/Y (NOR2X2MTR)                                    0.049      0.706 f
  U3049/Y (NOR2X2MTR)                                    0.093      0.799 r
  U3524/Y (NAND2X2MTR)                                   0.077      0.875 f
  U6437/Y (AOI2B1X2MTR)                                  0.093      0.969 r
  U414/Y (NOR2X4MTR)                                     0.047      1.016 f
  U2732/Y (NAND2X8MTR)                                   0.053      1.070 r
  U13100/Y (NAND2X12MTR)                                 0.048      1.118 f
  U8038/Y (INVX12MTR)                                    0.056      1.174 r
  U4827/Y (INVX6MTR)                                     0.048      1.222 f
  U1786/Y (OAI21X8MTR)                                   0.082      1.304 r
  U2144/Y (NAND2X2MTR)                                   0.050      1.354 f
  U2089/Y (OAI2BB1X2MTR)                                 0.039      1.394 r
  U0_BANK_TOP/vACC_2_reg_1__1_/D (DFFRHQX4MTR)           0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_276_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2251/Y (INVX8MTR)                                     0.036      0.498 r
  U6175/Y (NAND2X1MTR)                                   0.050      0.547 f
  U6085/Y (AND2X2MTR)                                    0.090      0.637 f
  U3153/Y (NAND2X2MTR)                                   0.058      0.695 r
  U526/Y (INVX4MTR)                                      0.053      0.748 f
  U8198/Y (NAND2X2MTR)                                   0.047      0.795 r
  U10738/Y (NOR2X4MTR)                                   0.032      0.827 f
  U8230/Y (CLKNAND2X2MTR)                                0.041      0.868 r
  U9581/Y (NOR2X4MTR)                                    0.042      0.910 f
  U9535/Y (CLKNAND2X2MTR)                                0.051      0.961 r
  U14914/Y (NOR2X1MTR)                                   0.046      1.008 f
  U11561/Y (NAND4BX2MTR)                                 0.130      1.138 f
  U4834/Y (NOR3X2MTR)                                    0.175      1.313 r
  U15633/Y (NOR2X1MTR)                                   0.066      1.379 f
  PIM_result_reg_276_/D (DFFRHQX1MTR)                    0.000      1.379 f
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_276_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2251/Y (INVX8MTR)                                     0.036      0.498 r
  U6175/Y (NAND2X1MTR)                                   0.050      0.547 f
  U6085/Y (AND2X2MTR)                                    0.090      0.637 f
  U3153/Y (NAND2X2MTR)                                   0.058      0.695 r
  U526/Y (INVX4MTR)                                      0.053      0.748 f
  U8198/Y (NAND2X2MTR)                                   0.047      0.795 r
  U10738/Y (NOR2X4MTR)                                   0.032      0.827 f
  U8230/Y (CLKNAND2X2MTR)                                0.041      0.868 r
  U9581/Y (NOR2X4MTR)                                    0.042      0.910 f
  U9535/Y (CLKNAND2X2MTR)                                0.051      0.961 r
  U14914/Y (NOR2X1MTR)                                   0.046      1.008 f
  U11561/Y (NAND4BX2MTR)                                 0.130      1.138 f
  U4834/Y (NOR3X2MTR)                                    0.175      1.313 r
  U15703/Y (NOR2X1MTR)                                   0.066      1.379 f
  PIM_result_reg_20_/D (DFFRHQX1MTR)                     0.000      1.379 f
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_20_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_148_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2251/Y (INVX8MTR)                                     0.036      0.498 r
  U6175/Y (NAND2X1MTR)                                   0.050      0.547 f
  U6085/Y (AND2X2MTR)                                    0.090      0.637 f
  U3153/Y (NAND2X2MTR)                                   0.058      0.695 r
  U526/Y (INVX4MTR)                                      0.053      0.748 f
  U8198/Y (NAND2X2MTR)                                   0.047      0.795 r
  U10738/Y (NOR2X4MTR)                                   0.032      0.827 f
  U8230/Y (CLKNAND2X2MTR)                                0.041      0.868 r
  U9581/Y (NOR2X4MTR)                                    0.042      0.910 f
  U9535/Y (CLKNAND2X2MTR)                                0.051      0.961 r
  U14914/Y (NOR2X1MTR)                                   0.046      1.008 f
  U11561/Y (NAND4BX2MTR)                                 0.130      1.138 f
  U4834/Y (NOR3X2MTR)                                    0.175      1.313 r
  U11449/Y (NOR2X1MTR)                                   0.066      1.379 f
  PIM_result_reg_148_/D (DFFRHQX1MTR)                    0.000      1.379 f
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_148_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_404_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2251/Y (INVX8MTR)                                     0.036      0.498 r
  U6175/Y (NAND2X1MTR)                                   0.050      0.547 f
  U6085/Y (AND2X2MTR)                                    0.090      0.637 f
  U3153/Y (NAND2X2MTR)                                   0.058      0.695 r
  U526/Y (INVX4MTR)                                      0.053      0.748 f
  U8198/Y (NAND2X2MTR)                                   0.047      0.795 r
  U10738/Y (NOR2X4MTR)                                   0.032      0.827 f
  U8230/Y (CLKNAND2X2MTR)                                0.041      0.868 r
  U9581/Y (NOR2X4MTR)                                    0.042      0.910 f
  U9535/Y (CLKNAND2X2MTR)                                0.051      0.961 r
  U14914/Y (NOR2X1MTR)                                   0.046      1.008 f
  U11561/Y (NAND4BX2MTR)                                 0.130      1.138 f
  U4834/Y (NOR3X2MTR)                                    0.175      1.313 r
  U15600/Y (NOR2X1MTR)                                   0.066      1.379 f
  PIM_result_reg_404_/D (DFFRHQX1MTR)                    0.000      1.379 f
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_404_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/Q (DFFRHQX1MTR)
                                                         0.147      0.147 f
  U882/Y (AND2X4MTR)                                     0.108      0.255 f
  U3578/Y (INVX4MTR)                                     0.043      0.298 r
  U1547/Y (OAI22X1MTR)                                   0.074      0.371 f
  U6725/Y (NAND2BX2MTR)                                  0.118      0.489 f
  U8471/Y (NOR2BX4MTR)                                   0.093      0.582 r
  U10506/Y (CLKNAND2X2MTR)                               0.068      0.650 f
  U8880/Y (INVX2MTR)                                     0.051      0.702 r
  U4631/Y (NOR2X2MTR)                                    0.050      0.751 f
  U319/Y (AOI21X4MTR)                                    0.109      0.861 r
  U12293/Y (INVX3MTR)                                    0.046      0.907 f
  U9548/Y (CLKOR2X2MTR)                                  0.103      1.010 f
  U11382/Y (NOR2X2MTR)                                   0.052      1.061 r
  U2514/Y (NAND3BX2MTR)                                  0.089      1.150 r
  U13173/Y (NAND4X6MTR)                                  0.107      1.257 f
  U2583/Y (MXI2X6MTR)                                    0.093      1.350 r
  U11396/Y (OAI22X2MTR)                                  0.059      1.409 f
  U0_BANK_TOP/vACC_2_reg_2__4_/D (DFFRHQX4MTR)           0.000      1.409 f
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/Q (DFFRHQX1MTR)
                                                         0.147      0.147 f
  U882/Y (AND2X4MTR)                                     0.108      0.255 f
  U3578/Y (INVX4MTR)                                     0.043      0.298 r
  U1547/Y (OAI22X1MTR)                                   0.074      0.371 f
  U6725/Y (NAND2BX2MTR)                                  0.118      0.489 f
  U8471/Y (NOR2BX4MTR)                                   0.093      0.582 r
  U10506/Y (CLKNAND2X2MTR)                               0.068      0.650 f
  U8880/Y (INVX2MTR)                                     0.051      0.702 r
  U4631/Y (NOR2X2MTR)                                    0.050      0.751 f
  U319/Y (AOI21X4MTR)                                    0.109      0.861 r
  U12293/Y (INVX3MTR)                                    0.046      0.907 f
  U9548/Y (CLKOR2X2MTR)                                  0.103      1.010 f
  U11382/Y (NOR2X2MTR)                                   0.052      1.061 r
  U2514/Y (NAND3BX2MTR)                                  0.089      1.150 r
  U13173/Y (NAND4X6MTR)                                  0.107      1.257 f
  U2583/Y (MXI2X6MTR)                                    0.093      1.350 r
  U11405/Y (OAI22X2MTR)                                  0.059      1.409 f
  U0_BANK_TOP/vACC_0_reg_2__4_/D (DFFRHQX4MTR)           0.000      1.409 f
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/Q (DFFRHQX1MTR)
                                                         0.147      0.147 f
  U882/Y (AND2X4MTR)                                     0.108      0.255 f
  U3578/Y (INVX4MTR)                                     0.043      0.298 r
  U1547/Y (OAI22X1MTR)                                   0.074      0.371 f
  U6725/Y (NAND2BX2MTR)                                  0.118      0.489 f
  U8471/Y (NOR2BX4MTR)                                   0.093      0.582 r
  U10506/Y (CLKNAND2X2MTR)                               0.068      0.650 f
  U8880/Y (INVX2MTR)                                     0.051      0.702 r
  U4631/Y (NOR2X2MTR)                                    0.050      0.751 f
  U319/Y (AOI21X4MTR)                                    0.109      0.861 r
  U12293/Y (INVX3MTR)                                    0.046      0.907 f
  U9548/Y (CLKOR2X2MTR)                                  0.103      1.010 f
  U11382/Y (NOR2X2MTR)                                   0.052      1.061 r
  U2514/Y (NAND3BX2MTR)                                  0.089      1.150 r
  U13173/Y (NAND4X6MTR)                                  0.107      1.257 f
  U2583/Y (MXI2X6MTR)                                    0.093      1.350 r
  U11406/Y (OAI22X2MTR)                                  0.059      1.409 f
  U0_BANK_TOP/vACC_3_reg_2__4_/D (DFFRHQX4MTR)           0.000      1.409 f
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U9782/Y (NAND2X4MTR)                                   0.040      0.603 f
  U3902/Y (INVX2MTR)                                     0.055      0.658 r
  U3094/Y (NOR2X2MTR)                                    0.049      0.706 f
  U3049/Y (NOR2X2MTR)                                    0.093      0.799 r
  U3524/Y (NAND2X2MTR)                                   0.077      0.875 f
  U6437/Y (AOI2B1X2MTR)                                  0.093      0.969 r
  U414/Y (NOR2X4MTR)                                     0.047      1.016 f
  U2732/Y (NAND2X8MTR)                                   0.053      1.070 r
  U13100/Y (NAND2X12MTR)                                 0.048      1.118 f
  U8038/Y (INVX12MTR)                                    0.056      1.174 r
  U4827/Y (INVX6MTR)                                     0.048      1.222 f
  U1786/Y (OAI21X8MTR)                                   0.082      1.304 r
  U8010/Y (NAND2X2MTR)                                   0.050      1.354 f
  U8672/Y (OAI2BB1X2MTR)                                 0.039      1.394 r
  U0_BANK_TOP/vACC_3_reg_1__1_/D (DFFRHQX4MTR)           0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U493/Y (NOR2X2MTR)                                     0.063      0.732 f
  U16654/Y (NOR2X3MTR)                                   0.081      0.814 r
  U2411/Y (NAND2X2MTR)                                   0.078      0.892 f
  U12295/Y (OA21X8MTR)                                   0.152      1.044 f
  U2201/Y (NAND2X8MTR)                                   0.047      1.091 r
  U2882/Y (CLKNAND2X4MTR)                                0.081      1.172 f
  U13464/Y (NAND2X3MTR)                                  0.089      1.261 r
  U2674/Y (NAND2BX2MTR)                                  0.087      1.348 r
  U92/Y (OAI21X2MTR)                                     0.048      1.396 f
  U0_BANK_TOP/vACC_2_reg_2__9_/D (DFFRHQX2MTR)           0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U1357/Y (BUFX14MTR)                                    0.099      0.375 f
  U1660/Y (INVX8MTR)                                     0.030      0.404 r
  U19488/Y (CLKNAND2X2MTR)                               0.034      0.438 f
  U1035/Y (OAI2B1X1MTR)                                  0.033      0.471 r
  U11378/Y (NAND2BX2MTR)                                 0.080      0.551 r
  U16335/Y (OAI2BB1X4MTR)                                0.113      0.665 r
  U6556/Y (NOR2X4MTR)                                    0.043      0.708 f
  U2437/Y (OR2X4MTR)                                     0.095      0.803 f
  U9241/Y (NOR2BX4MTR)                                   0.068      0.871 r
  U2197/Y (NAND2X6MTR)                                   0.072      0.944 f
  U1479/Y (NAND2X8MTR)                                   0.049      0.992 r
  U350/Y (AOI21X3MTR)                                    0.052      1.044 f
  U8690/Y (XNOR2X2MTR)                                   0.077      1.121 f
  U11064/Y (CLKNAND2X4MTR)                               0.046      1.167 r
  U178/Y (NAND3X6MTR)                                    0.075      1.242 f
  U119/Y (MXI2X6MTR)                                     0.084      1.326 r
  U6423/Y (OAI22X1MTR)                                   0.077      1.403 f
  U0_BANK_TOP/vACC_2_reg_2__2_/D (DFFRHQX4MTR)           0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U769/Y (BUFX12MTR)                                     0.074      0.462 f
  U9925/Y (INVX6MTR)                                     0.042      0.504 r
  U10597/Y (NAND2X1MTR)                                  0.054      0.559 f
  U10581/Y (NOR2BX2MTR)                                  0.091      0.649 f
  U725/Y (NAND2X2MTR)                                    0.053      0.702 r
  U5977/Y (NOR2X4MTR)                                    0.039      0.741 f
  U11232/Y (NAND3X4MTR)                                  0.053      0.794 r
  U2946/Y (INVX2MTR)                                     0.033      0.827 f
  U325/Y (NAND2X2MTR)                                    0.067      0.894 r
  U10505/Y (NOR2X1MTR)                                   0.052      0.946 f
  U11736/Y (AOI211X1MTR)                                 0.094      1.039 r
  U16090/Y (OAI211X2MTR)                                 0.083      1.123 f
  U10812/Y (NAND2BX1MTR)                                 0.132      1.255 f
  U4823/Y (NOR2X2MTR)                                    0.100      1.355 r
  U11452/Y (NOR2X1MTR)                                   0.054      1.409 f
  PIM_result_reg_5_/D (DFFRHQX4MTR)                      0.000      1.409 f
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_5_/CK (DFFRHQX4MTR)                     0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_133_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U769/Y (BUFX12MTR)                                     0.074      0.462 f
  U9925/Y (INVX6MTR)                                     0.042      0.504 r
  U10597/Y (NAND2X1MTR)                                  0.054      0.559 f
  U10581/Y (NOR2BX2MTR)                                  0.091      0.649 f
  U725/Y (NAND2X2MTR)                                    0.053      0.702 r
  U5977/Y (NOR2X4MTR)                                    0.039      0.741 f
  U11232/Y (NAND3X4MTR)                                  0.053      0.794 r
  U2946/Y (INVX2MTR)                                     0.033      0.827 f
  U325/Y (NAND2X2MTR)                                    0.067      0.894 r
  U10505/Y (NOR2X1MTR)                                   0.052      0.946 f
  U11736/Y (AOI211X1MTR)                                 0.094      1.039 r
  U16090/Y (OAI211X2MTR)                                 0.083      1.123 f
  U10812/Y (NAND2BX1MTR)                                 0.132      1.255 f
  U4823/Y (NOR2X2MTR)                                    0.100      1.355 r
  U11465/Y (NOR2X1MTR)                                   0.054      1.409 f
  PIM_result_reg_133_/D (DFFRHQX4MTR)                    0.000      1.409 f
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_133_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_261_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U769/Y (BUFX12MTR)                                     0.074      0.462 f
  U9925/Y (INVX6MTR)                                     0.042      0.504 r
  U10597/Y (NAND2X1MTR)                                  0.054      0.559 f
  U10581/Y (NOR2BX2MTR)                                  0.091      0.649 f
  U725/Y (NAND2X2MTR)                                    0.053      0.702 r
  U5977/Y (NOR2X4MTR)                                    0.039      0.741 f
  U11232/Y (NAND3X4MTR)                                  0.053      0.794 r
  U2946/Y (INVX2MTR)                                     0.033      0.827 f
  U325/Y (NAND2X2MTR)                                    0.067      0.894 r
  U10505/Y (NOR2X1MTR)                                   0.052      0.946 f
  U11736/Y (AOI211X1MTR)                                 0.094      1.039 r
  U16090/Y (OAI211X2MTR)                                 0.083      1.123 f
  U10812/Y (NAND2BX1MTR)                                 0.132      1.255 f
  U4823/Y (NOR2X2MTR)                                    0.100      1.355 r
  U11446/Y (NOR2X1MTR)                                   0.054      1.409 f
  PIM_result_reg_261_/D (DFFRHQX4MTR)                    0.000      1.409 f
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_261_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_389_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U769/Y (BUFX12MTR)                                     0.074      0.462 f
  U9925/Y (INVX6MTR)                                     0.042      0.504 r
  U10597/Y (NAND2X1MTR)                                  0.054      0.559 f
  U10581/Y (NOR2BX2MTR)                                  0.091      0.649 f
  U725/Y (NAND2X2MTR)                                    0.053      0.702 r
  U5977/Y (NOR2X4MTR)                                    0.039      0.741 f
  U11232/Y (NAND3X4MTR)                                  0.053      0.794 r
  U2946/Y (INVX2MTR)                                     0.033      0.827 f
  U325/Y (NAND2X2MTR)                                    0.067      0.894 r
  U10505/Y (NOR2X1MTR)                                   0.052      0.946 f
  U11736/Y (AOI211X1MTR)                                 0.094      1.039 r
  U16090/Y (OAI211X2MTR)                                 0.083      1.123 f
  U10812/Y (NAND2BX1MTR)                                 0.132      1.255 f
  U4823/Y (NOR2X2MTR)                                    0.100      1.355 r
  U11453/Y (NOR2X1MTR)                                   0.054      1.409 f
  PIM_result_reg_389_/D (DFFRHQX4MTR)                    0.000      1.409 f
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_389_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1680/Y (INVX8MTR)                                     0.057      0.313 f
  U4653/Y (INVX3MTR)                                     0.059      0.372 r
  U7510/Y (NOR2BX4MTR)                                   0.087      0.458 r
  U6655/Y (AND2X2MTR)                                    0.105      0.563 r
  U5664/Y (INVX2MTR)                                     0.037      0.601 f
  U8996/Y (AOI21X2MTR)                                   0.098      0.699 r
  U11306/Y (NAND2X4MTR)                                  0.069      0.768 f
  U10042/Y (XOR2X8MTR)                                   0.080      0.848 f
  U11340/Y (NOR2X8MTR)                                   0.061      0.909 r
  U10554/Y (NOR2X4MTR)                                   0.038      0.947 f
  U9442/Y (NOR2X4MTR)                                    0.065      1.012 r
  U8161/Y (NAND2X2MTR)                                   0.055      1.067 f
  U16282/Y (NAND3BX4MTR)                                 0.056      1.123 r
  U12686/Y (INVX3MTR)                                    0.035      1.158 f
  U7333/Y (OAI21X3MTR)                                   0.085      1.243 r
  U16536/Y (NAND3BX4MTR)                                 0.081      1.324 f
  U1911/Y (NOR2X3MTR)                                    0.064      1.387 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1390/Y (INVX8MTR)                                     0.079      0.338 r
  U1658/Y (INVX8MTR)                                     0.047      0.385 f
  U1165/Y (NAND2X4MTR)                                   0.050      0.435 r
  U16449/Y (NOR2X4MTR)                                   0.033      0.469 f
  U937/Y (INVX3MTR)                                      0.049      0.518 r
  U7797/Y (OAI2BB1X4MTR)                                 0.096      0.613 r
  U6966/Y (NAND2X4MTR)                                   0.060      0.673 f
  U1820/Y (OAI21X3MTR)                                   0.096      0.769 r
  U2351/Y (OAI2BB1X4MTR)                                 0.066      0.835 f
  U12598/Y (XOR2X8MTR)                                   0.080      0.915 f
  U12596/Y (XNOR2X8MTR)                                  0.093      1.007 f
  U2016/Y (NOR2X12MTR)                                   0.063      1.071 r
  U1817/Y (OAI21X6MTR)                                   0.061      1.132 f
  U13330/Y (AOI21X8MTR)                                  0.082      1.214 r
  U11224/Y (NOR2X1MTR)                                   0.049      1.263 f
  U8540/Y (AOI2B1X1MTR)                                  0.125      1.388 f
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_458_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U2151/Y (INVX8MTR)                                     0.033      0.231 r
  U11225/Y (NAND2X4MTR)                                  0.046      0.276 f
  U16146/Y (NAND2X8MTR)                                  0.049      0.325 r
  U1157/Y (BUFX6MTR)                                     0.071      0.395 r
  U16953/Y (INVX2MTR)                                    0.060      0.455 f
  U4079/Y (CLKNAND2X2MTR)                                0.045      0.500 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.577 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.682 r
  U8286/Y (CLKNAND2X2MTR)                                0.054      0.737 f
  U6402/Y (NOR2X1MTR)                                    0.086      0.823 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3764/Y (CLKNAND2X4MTR)                                0.060      1.053 f
  U2796/Y (NOR2X3MTR)                                    0.073      1.126 r
  U2771/Y (NOR3X4MTR)                                    0.054      1.179 f
  U11663/Y (NAND2X2MTR)                                  0.044      1.223 r
  U15080/Y (MXI2X2MTR)                                   0.073      1.296 f
  U11498/Y (NOR2X1MTR)                                   0.067      1.363 r
  PIM_result_reg_458_/D (DFFRHQX1MTR)                    0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_458_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_330_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U2151/Y (INVX8MTR)                                     0.033      0.231 r
  U11225/Y (NAND2X4MTR)                                  0.046      0.276 f
  U16146/Y (NAND2X8MTR)                                  0.049      0.325 r
  U1157/Y (BUFX6MTR)                                     0.071      0.395 r
  U16953/Y (INVX2MTR)                                    0.060      0.455 f
  U4079/Y (CLKNAND2X2MTR)                                0.045      0.500 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.577 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.682 r
  U8286/Y (CLKNAND2X2MTR)                                0.054      0.737 f
  U6402/Y (NOR2X1MTR)                                    0.086      0.823 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3764/Y (CLKNAND2X4MTR)                                0.060      1.053 f
  U2796/Y (NOR2X3MTR)                                    0.073      1.126 r
  U2771/Y (NOR3X4MTR)                                    0.054      1.179 f
  U11663/Y (NAND2X2MTR)                                  0.044      1.223 r
  U15080/Y (MXI2X2MTR)                                   0.073      1.296 f
  U11478/Y (NOR2X1MTR)                                   0.067      1.363 r
  PIM_result_reg_330_/D (DFFRHQX1MTR)                    0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_330_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_202_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U2151/Y (INVX8MTR)                                     0.033      0.231 r
  U11225/Y (NAND2X4MTR)                                  0.046      0.276 f
  U16146/Y (NAND2X8MTR)                                  0.049      0.325 r
  U1157/Y (BUFX6MTR)                                     0.071      0.395 r
  U16953/Y (INVX2MTR)                                    0.060      0.455 f
  U4079/Y (CLKNAND2X2MTR)                                0.045      0.500 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.577 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.682 r
  U8286/Y (CLKNAND2X2MTR)                                0.054      0.737 f
  U6402/Y (NOR2X1MTR)                                    0.086      0.823 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3764/Y (CLKNAND2X4MTR)                                0.060      1.053 f
  U2796/Y (NOR2X3MTR)                                    0.073      1.126 r
  U2771/Y (NOR3X4MTR)                                    0.054      1.179 f
  U11663/Y (NAND2X2MTR)                                  0.044      1.223 r
  U15080/Y (MXI2X2MTR)                                   0.073      1.296 f
  U11479/Y (NOR2X1MTR)                                   0.067      1.363 r
  PIM_result_reg_202_/D (DFFRHQX1MTR)                    0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_202_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_74_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U2151/Y (INVX8MTR)                                     0.033      0.231 r
  U11225/Y (NAND2X4MTR)                                  0.046      0.276 f
  U16146/Y (NAND2X8MTR)                                  0.049      0.325 r
  U1157/Y (BUFX6MTR)                                     0.071      0.395 r
  U16953/Y (INVX2MTR)                                    0.060      0.455 f
  U4079/Y (CLKNAND2X2MTR)                                0.045      0.500 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.577 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.682 r
  U8286/Y (CLKNAND2X2MTR)                                0.054      0.737 f
  U6402/Y (NOR2X1MTR)                                    0.086      0.823 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3764/Y (CLKNAND2X4MTR)                                0.060      1.053 f
  U2796/Y (NOR2X3MTR)                                    0.073      1.126 r
  U2771/Y (NOR3X4MTR)                                    0.054      1.179 f
  U11663/Y (NAND2X2MTR)                                  0.044      1.223 r
  U15080/Y (MXI2X2MTR)                                   0.073      1.296 f
  U11499/Y (NOR2X1MTR)                                   0.067      1.363 r
  PIM_result_reg_74_/D (DFFRHQX1MTR)                     0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_74_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U6724/Y (AOI21X2MTR)                                   0.074      0.431 r
  U9390/Y (NAND3X4MTR)                                   0.078      0.509 f
  U1081/Y (NAND2X4MTR)                                   0.049      0.557 r
  U5970/Y (INVX4MTR)                                     0.039      0.597 f
  U4518/Y (NAND2X3MTR)                                   0.042      0.638 r
  U16382/Y (INVX2MTR)                                    0.037      0.676 f
  U2093/Y (NOR2X4MTR)                                    0.066      0.741 r
  U15986/Y (NAND2X3MTR)                                  0.051      0.792 f
  U15984/Y (INVX3MTR)                                    0.056      0.848 r
  U2877/Y (NAND2X4MTR)                                   0.046      0.894 f
  U5685/Y (NOR2X1MTR)                                    0.060      0.954 r
  U2015/Y (NAND2X2MTR)                                   0.059      1.013 f
  U8448/Y (NAND3X4MTR)                                   0.050      1.063 r
  U1782/Y (NAND2X6MTR)                                   0.049      1.112 f
  U13335/Y (NOR2X12MTR)                                  0.071      1.183 r
  U2071/Y (NOR2X4MTR)                                    0.035      1.218 f
  U2501/Y (NOR2X4MTR)                                    0.051      1.269 r
  U10333/Y (OAI2BB1X4MTR)                                0.052      1.321 f
  U11995/Y (OAI22X1MTR)                                  0.056      1.378 r
  U0_BANK_TOP/vACC_2_reg_7__17_/D (DFFRHQX2MTR)          0.000      1.378 r
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U19488/Y (CLKNAND2X2MTR)                               0.025      0.382 r
  U1035/Y (OAI2B1X1MTR)                                  0.057      0.439 f
  U11378/Y (NAND2BX2MTR)                                 0.103      0.541 f
  U16335/Y (OAI2BB1X4MTR)                                0.107      0.648 f
  U6560/Y (CLKNAND2X2MTR)                                0.078      0.727 r
  U2799/Y (OAI21X6MTR)                                   0.070      0.797 f
  U9844/Y (AOI21X8MTR)                                   0.102      0.899 r
  U1479/Y (NAND2X8MTR)                                   0.069      0.968 f
  U364/Y (AOI21X4MTR)                                    0.073      1.041 r
  U9439/Y (XNOR2X2MTR)                                   0.074      1.116 r
  U9394/Y (NAND2X2MTR)                                   0.068      1.184 f
  U9378/Y (NAND3X4MTR)                                   0.069      1.253 r
  U6813/Y (MXI2X6MTR)                                    0.065      1.317 f
  U11458/Y (OAI22X2MTR)                                  0.061      1.379 r
  U0_BANK_TOP/vACC_3_reg_2__1_/D (DFFRHQX4MTR)           0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/Q (DFFRHQX1MTR)
                                                         0.148      0.148 f
  U16477/Y (NAND2X2MTR)                                  0.074      0.223 r
  U10715/Y (OAI22X1MTR)                                  0.097      0.319 f
  U12696/Y (NAND3BX2MTR)                                 0.125      0.444 f
  U13164/Y (NAND3BX4MTR)                                 0.120      0.564 f
  U8398/Y (INVX2MTR)                                     0.065      0.629 r
  U8958/Y (NAND2X6MTR)                                   0.050      0.679 f
  U9780/Y (INVX4MTR)                                     0.046      0.725 r
  U9770/Y (OAI21X4MTR)                                   0.055      0.779 f
  U9301/Y (NOR2X4MTR)                                    0.084      0.864 r
  U1338/Y (OAI21X6MTR)                                   0.077      0.941 f
  U1966/Y (INVX8MTR)                                     0.048      0.989 r
  U1720/Y (INVX6MTR)                                     0.032      1.021 f
  U314/Y (AOI21X2MTR)                                    0.073      1.094 r
  U8025/Y (XNOR2X2MTR)                                   0.095      1.189 r
  U2037/Y (AOI2BB1X4MTR)                                 0.135      1.324 r
  U17503/Y (OAI22X2MTR)                                  0.056      1.380 f
  U0_BANK_TOP/vACC_3_reg_4__11_/D (DFFRHQX1MTR)          0.000      1.380 f
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__11_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U8679/Y (OAI21X2MTR)                                   0.075      0.956 f
  U9600/Y (AOI21X2MTR)                                   0.091      1.047 r
  U9566/Y (XNOR2X2MTR)                                   0.081      1.128 r
  U10424/Y (CLKNAND2X2MTR)                               0.069      1.197 f
  U5422/Y (OAI2B1X4MTR)                                  0.053      1.250 r
  U4826/Y (NOR2X3MTR)                                    0.049      1.299 f
  U2673/Y (OAI22X2MTR)                                   0.057      1.356 r
  U0_BANK_TOP/vACC_1_reg_5__9_/D (DFFRHQX1MTR)           0.000      1.356 r
  data arrival time                                                 1.356

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__9_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.153      1.362
  data required time                                                1.362
  --------------------------------------------------------------------------
  data required time                                                1.362
  data arrival time                                                -1.356
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/Q (DFFRHQX1MTR)
                                                         0.148      0.148 f
  U16477/Y (NAND2X2MTR)                                  0.074      0.223 r
  U10715/Y (OAI22X1MTR)                                  0.097      0.319 f
  U12696/Y (NAND3BX2MTR)                                 0.125      0.444 f
  U13164/Y (NAND3BX4MTR)                                 0.120      0.564 f
  U8398/Y (INVX2MTR)                                     0.065      0.629 r
  U8958/Y (NAND2X6MTR)                                   0.050      0.679 f
  U9780/Y (INVX4MTR)                                     0.046      0.725 r
  U9770/Y (OAI21X4MTR)                                   0.055      0.779 f
  U9301/Y (NOR2X4MTR)                                    0.084      0.864 r
  U1338/Y (OAI21X6MTR)                                   0.077      0.941 f
  U13000/Y (AOI2B1X2MTR)                                 0.084      1.026 r
  U11675/Y (OAI2BB1X2MTR)                                0.071      1.097 f
  U9218/Y (NAND3X6MTR)                                   0.063      1.160 r
  U10082/Y (NAND2X6MTR)                                  0.049      1.209 f
  U9955/Y (XNOR2X8MTR)                                   0.076      1.285 f
  U1882/Y (OAI22X2MTR)                                   0.070      1.356 r
  U0_BANK_TOP/vACC_0_reg_4__17_/D (DFFRHQX1MTR)          0.000      1.356 r
  data arrival time                                                 1.356

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__17_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.153      1.362
  data required time                                                1.362
  --------------------------------------------------------------------------
  data required time                                                1.362
  data arrival time                                                -1.356
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.112      0.112 f
  U904/Y (INVX2MTR)                                      0.077      0.189 r
  U6027/Y (NAND2X1MTR)                                   0.103      0.292 f
  U14437/Y (OAI22X1MTR)                                  0.109      0.401 r
  U7500/Y (NOR2X2MTR)                                    0.041      0.442 f
  U4683/Y (AND4X2MTR)                                    0.106      0.548 f
  U9120/Y (NAND2X4MTR)                                   0.054      0.602 r
  U9046/Y (INVX2MTR)                                     0.040      0.643 f
  U1256/Y (NAND2X4MTR)                                   0.047      0.689 r
  U7811/Y (INVX1MTR)                                     0.049      0.738 f
  U2366/Y (AOI2B1X4MTR)                                  0.073      0.811 r
  U5168/Y (OAI21X6MTR)                                   0.068      0.879 f
  U514/Y (NAND2X6MTR)                                    0.050      0.929 r
  U1805/Y (NAND2X12MTR)                                  0.049      0.978 f
  U460/Y (INVX10MTR)                                     0.042      1.020 r
  U9490/Y (NOR2X6MTR)                                    0.027      1.047 f
  U10353/Y (MXI2X4MTR)                                   0.069      1.116 f
  U1523/Y (OAI22X4MTR)                                   0.069      1.186 r
  U10282/Y (NOR2X4MTR)                                   0.051      1.237 f
  U9164/Y (OAI22X8MTR)                                   0.063      1.300 r
  U16399/Y (NAND2X2MTR)                                  0.055      1.355 f
  U9173/Y (NAND2X2MTR)                                   0.038      1.393 r
  U0_BANK_TOP/vACC_0_reg_1__3_/D (DFFRHQX4MTR)           0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U9448/Y (OAI21X8MTR)                                   0.068      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.091      1.040 r
  U16600/Y (OR2X8MTR)                                    0.104      1.144 r
  U4847/Y (INVX8MTR)                                     0.035      1.180 f
  U3738/Y (OR2X2MTR)                                     0.125      1.304 f
  U3672/Y (OAI22X1MTR)                                   0.075      1.380 r
  U0_BANK_TOP/vACC_3_reg_5__12_/D (DFFRHQX2MTR)          0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U4700/Y (INVX14MTR)                                    0.039      0.307 f
  U1349/Y (INVX14MTR)                                    0.044      0.351 r
  U1260/Y (INVX12MTR)                                    0.027      0.378 f
  U1308/Y (CLKNAND2X2MTR)                                0.028      0.406 r
  U3762/Y (CLKNAND2X2MTR)                                0.051      0.457 f
  U1653/Y (AOI21X4MTR)                                   0.084      0.540 r
  U1870/Y (NAND2X5MTR)                                   0.070      0.610 f
  U6967/Y (NAND2X4MTR)                                   0.063      0.673 r
  U4991/Y (CLKNAND2X4MTR)                                0.043      0.716 f
  U10949/Y (AOI21X2MTR)                                  0.088      0.804 r
  U9301/Y (NOR2X4MTR)                                    0.049      0.853 f
  U1338/Y (OAI21X6MTR)                                   0.096      0.949 r
  U8443/Y (OAI2BB1X4MTR)                                 0.110      1.060 r
  U1696/Y (XNOR2X2MTR)                                   0.074      1.134 r
  U8913/Y (AOI22X4MTR)                                   0.066      1.200 f
  U113/Y (OAI21X6MTR)                                    0.060      1.260 r
  U16250/Y (OAI2B2X2MTR)                                 0.119      1.379 r
  U0_BANK_TOP/vACC_0_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U9448/Y (OAI21X8MTR)                                   0.068      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.091      1.040 r
  U5890/Y (INVX4MTR)                                     0.037      1.077 f
  U9508/Y (NAND2X6MTR)                                   0.040      1.116 r
  U3129/Y (NAND3X6MTR)                                   0.082      1.199 f
  U9416/Y (NAND2X2MTR)                                   0.056      1.254 r
  U10317/Y (CLKNAND2X4MTR)                               0.042      1.296 f
  U2445/Y (NAND2X4MTR)                                   0.046      1.342 r
  U13278/Y (OAI22X2MTR)                                  0.049      1.391 f
  U0_BANK_TOP/vACC_2_reg_5__19_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U493/Y (NOR2X2MTR)                                     0.063      0.732 f
  U16654/Y (NOR2X3MTR)                                   0.081      0.814 r
  U2411/Y (NAND2X2MTR)                                   0.078      0.892 f
  U12295/Y (OA21X8MTR)                                   0.152      1.044 f
  U2201/Y (NAND2X8MTR)                                   0.047      1.091 r
  U7598/Y (NAND2X8MTR)                                   0.049      1.141 f
  U4260/Y (NAND3X2MTR)                                   0.062      1.203 r
  U10275/Y (OAI2B1X4MTR)                                 0.066      1.269 f
  U11460/Y (OAI22X2MTR)                                  0.056      1.325 r
  U0_BANK_TOP/vACC_2_reg_2__21_/D (DFFRQX4MTR)           0.000      1.325 r
  data arrival time                                                 1.325

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__21_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.183      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.325
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U8921/Y (BUFX16MTR)                                    0.102      0.377 f
  U1752/Y (INVX8MTR)                                     0.038      0.416 r
  U10254/Y (OAI2BB1X2MTR)                                0.091      0.507 r
  U9369/Y (NAND2BX2MTR)                                  0.054      0.561 f
  U4272/Y (OAI211X4MTR)                                  0.058      0.618 r
  U3242/Y (NAND3X3MTR)                                   0.116      0.734 f
  U2325/Y (INVX2MTR)                                     0.107      0.841 r
  U5930/Y (NAND4X4MTR)                                   0.105      0.946 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.022 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.093 f
  U1782/Y (NAND2X6MTR)                                   0.053      1.146 r
  U13335/Y (NOR2X12MTR)                                  0.035      1.182 f
  U10011/Y (INVX12MTR)                                   0.041      1.223 r
  U2478/Y (CLKNAND2X4MTR)                                0.044      1.267 f
  U13331/Y (AOI21X6MTR)                                  0.083      1.350 r
  U15322/Y (OAI22X2MTR)                                  0.055      1.405 f
  U0_BANK_TOP/vACC_1_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1390/Y (INVX8MTR)                                     0.079      0.338 r
  U1658/Y (INVX8MTR)                                     0.047      0.385 f
  U1165/Y (NAND2X4MTR)                                   0.050      0.435 r
  U16449/Y (NOR2X4MTR)                                   0.033      0.469 f
  U937/Y (INVX3MTR)                                      0.049      0.518 r
  U7797/Y (OAI2BB1X4MTR)                                 0.096      0.613 r
  U6966/Y (NAND2X4MTR)                                   0.060      0.673 f
  U1820/Y (OAI21X3MTR)                                   0.096      0.769 r
  U2351/Y (OAI2BB1X4MTR)                                 0.066      0.835 f
  U12598/Y (XOR2X8MTR)                                   0.080      0.915 f
  U12596/Y (XNOR2X8MTR)                                  0.093      1.007 f
  U9722/Y (CLKOR2X1MTR)                                  0.127      1.135 f
  U7718/Y (CLKAND2X2MTR)                                 0.075      1.209 f
  U7601/Y (XNOR2X1MTR)                                   0.095      1.305 f
  U12742/Y (NOR2X1MTR)                                   0.059      1.364 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX1MTR)
                                                         0.000      1.364 r
  data arrival time                                                 1.364

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.364
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_475_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U12074/Y (BUFX16MTR)                                   0.081      0.453 f
  U12072/Y (INVX6MTR)                                    0.042      0.495 r
  U10965/Y (CLKNAND2X2MTR)                               0.040      0.535 f
  U4013/Y (AND2X2MTR)                                    0.094      0.628 f
  U12206/Y (OAI211X4MTR)                                 0.050      0.679 r
  U12322/Y (NOR2X1MTR)                                   0.070      0.748 f
  U16155/Y (NAND2X2MTR)                                  0.053      0.802 r
  U13205/Y (NOR2X2MTR)                                   0.038      0.839 f
  U1521/Y (NAND3X4MTR)                                   0.041      0.881 r
  U12312/Y (INVX3MTR)                                    0.036      0.917 f
  U7642/Y (NAND2X2MTR)                                   0.049      0.966 r
  U1512/Y (CLKNAND2X4MTR)                                0.055      1.021 f
  U9541/Y (NOR3X4MTR)                                    0.109      1.130 r
  U11007/Y (INVX1MTR)                                    0.076      1.206 f
  U13102/Y (AOI21X2MTR)                                  0.121      1.327 r
  U15397/Y (NOR2X1MTR)                                   0.056      1.383 f
  PIM_result_reg_475_/D (DFFRHQX1MTR)                    0.000      1.383 f
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_475_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_347_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U12074/Y (BUFX16MTR)                                   0.081      0.453 f
  U12072/Y (INVX6MTR)                                    0.042      0.495 r
  U10965/Y (CLKNAND2X2MTR)                               0.040      0.535 f
  U4013/Y (AND2X2MTR)                                    0.094      0.628 f
  U12206/Y (OAI211X4MTR)                                 0.050      0.679 r
  U12322/Y (NOR2X1MTR)                                   0.070      0.748 f
  U16155/Y (NAND2X2MTR)                                  0.053      0.802 r
  U13205/Y (NOR2X2MTR)                                   0.038      0.839 f
  U1521/Y (NAND3X4MTR)                                   0.041      0.881 r
  U12312/Y (INVX3MTR)                                    0.036      0.917 f
  U7642/Y (NAND2X2MTR)                                   0.049      0.966 r
  U1512/Y (CLKNAND2X4MTR)                                0.055      1.021 f
  U9541/Y (NOR3X4MTR)                                    0.109      1.130 r
  U11007/Y (INVX1MTR)                                    0.076      1.206 f
  U13102/Y (AOI21X2MTR)                                  0.121      1.327 r
  U15398/Y (NOR2X1MTR)                                   0.056      1.383 f
  PIM_result_reg_347_/D (DFFRHQX1MTR)                    0.000      1.383 f
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_347_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_219_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U12074/Y (BUFX16MTR)                                   0.081      0.453 f
  U12072/Y (INVX6MTR)                                    0.042      0.495 r
  U10965/Y (CLKNAND2X2MTR)                               0.040      0.535 f
  U4013/Y (AND2X2MTR)                                    0.094      0.628 f
  U12206/Y (OAI211X4MTR)                                 0.050      0.679 r
  U12322/Y (NOR2X1MTR)                                   0.070      0.748 f
  U16155/Y (NAND2X2MTR)                                  0.053      0.802 r
  U13205/Y (NOR2X2MTR)                                   0.038      0.839 f
  U1521/Y (NAND3X4MTR)                                   0.041      0.881 r
  U12312/Y (INVX3MTR)                                    0.036      0.917 f
  U7642/Y (NAND2X2MTR)                                   0.049      0.966 r
  U1512/Y (CLKNAND2X4MTR)                                0.055      1.021 f
  U9541/Y (NOR3X4MTR)                                    0.109      1.130 r
  U11007/Y (INVX1MTR)                                    0.076      1.206 f
  U13102/Y (AOI21X2MTR)                                  0.121      1.327 r
  U15399/Y (NOR2X1MTR)                                   0.056      1.383 f
  PIM_result_reg_219_/D (DFFRHQX1MTR)                    0.000      1.383 f
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_219_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_91_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U12074/Y (BUFX16MTR)                                   0.081      0.453 f
  U12072/Y (INVX6MTR)                                    0.042      0.495 r
  U10965/Y (CLKNAND2X2MTR)                               0.040      0.535 f
  U4013/Y (AND2X2MTR)                                    0.094      0.628 f
  U12206/Y (OAI211X4MTR)                                 0.050      0.679 r
  U12322/Y (NOR2X1MTR)                                   0.070      0.748 f
  U16155/Y (NAND2X2MTR)                                  0.053      0.802 r
  U13205/Y (NOR2X2MTR)                                   0.038      0.839 f
  U1521/Y (NAND3X4MTR)                                   0.041      0.881 r
  U12312/Y (INVX3MTR)                                    0.036      0.917 f
  U7642/Y (NAND2X2MTR)                                   0.049      0.966 r
  U1512/Y (CLKNAND2X4MTR)                                0.055      1.021 f
  U9541/Y (NOR3X4MTR)                                    0.109      1.130 r
  U11007/Y (INVX1MTR)                                    0.076      1.206 f
  U13102/Y (AOI21X2MTR)                                  0.121      1.327 r
  U15400/Y (NOR2X1MTR)                                   0.056      1.383 f
  PIM_result_reg_91_/D (DFFRHQX1MTR)                     0.000      1.383 f
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_91_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U1363/Y (INVX8MTR)                                     0.045      0.277 f
  U5145/Y (INVX8MTR)                                     0.044      0.320 r
  U5174/Y (INVX6MTR)                                     0.035      0.356 f
  U12709/Y (NAND2X2MTR)                                  0.032      0.388 r
  U13427/Y (CLKNAND2X2MTR)                               0.044      0.432 f
  U8733/Y (NAND3BX4MTR)                                  0.107      0.539 f
  U2441/Y (CLKNAND2X2MTR)                                0.054      0.593 r
  U3199/Y (CLKNAND2X4MTR)                                0.047      0.640 f
  U3873/Y (NAND2BX8MTR)                                  0.103      0.743 f
  U3056/Y (INVX4MTR)                                     0.055      0.798 r
  U6267/Y (NAND2X1MTR)                                   0.056      0.855 f
  U8568/Y (AO21X2MTR)                                    0.130      0.984 f
  U10236/Y (NOR2X3MTR)                                   0.071      1.055 r
  U9890/Y (OAI2BB1X4MTR)                                 0.068      1.123 f
  U10054/Y (NAND3X12MTR)                                 0.051      1.174 r
  U5603/Y (NAND2X3MTR)                                   0.042      1.216 f
  U10230/Y (XNOR2X2MTR)                                  0.097      1.313 r
  U15451/Y (OAI22X2MTR)                                  0.074      1.387 f
  U0_BANK_TOP/vACC_3_reg_0__20_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U1363/Y (INVX8MTR)                                     0.045      0.277 f
  U5145/Y (INVX8MTR)                                     0.044      0.320 r
  U5174/Y (INVX6MTR)                                     0.035      0.356 f
  U12709/Y (NAND2X2MTR)                                  0.032      0.388 r
  U13427/Y (CLKNAND2X2MTR)                               0.044      0.432 f
  U8733/Y (NAND3BX4MTR)                                  0.107      0.539 f
  U2441/Y (CLKNAND2X2MTR)                                0.054      0.593 r
  U3199/Y (CLKNAND2X4MTR)                                0.047      0.640 f
  U3873/Y (NAND2BX8MTR)                                  0.103      0.743 f
  U3056/Y (INVX4MTR)                                     0.055      0.798 r
  U6267/Y (NAND2X1MTR)                                   0.056      0.855 f
  U8568/Y (AO21X2MTR)                                    0.130      0.984 f
  U10236/Y (NOR2X3MTR)                                   0.071      1.055 r
  U9890/Y (OAI2BB1X4MTR)                                 0.068      1.123 f
  U10054/Y (NAND3X12MTR)                                 0.051      1.174 r
  U5603/Y (NAND2X3MTR)                                   0.042      1.216 f
  U10230/Y (XNOR2X2MTR)                                  0.097      1.313 r
  U15411/Y (OAI22X2MTR)                                  0.074      1.387 f
  U0_BANK_TOP/vACC_2_reg_0__20_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U1363/Y (INVX8MTR)                                     0.045      0.277 f
  U5145/Y (INVX8MTR)                                     0.044      0.320 r
  U5174/Y (INVX6MTR)                                     0.035      0.356 f
  U12709/Y (NAND2X2MTR)                                  0.032      0.388 r
  U13427/Y (CLKNAND2X2MTR)                               0.044      0.432 f
  U8733/Y (NAND3BX4MTR)                                  0.107      0.539 f
  U2441/Y (CLKNAND2X2MTR)                                0.054      0.593 r
  U3199/Y (CLKNAND2X4MTR)                                0.047      0.640 f
  U3873/Y (NAND2BX8MTR)                                  0.103      0.743 f
  U3056/Y (INVX4MTR)                                     0.055      0.798 r
  U6267/Y (NAND2X1MTR)                                   0.056      0.855 f
  U8568/Y (AO21X2MTR)                                    0.130      0.984 f
  U10236/Y (NOR2X3MTR)                                   0.071      1.055 r
  U9890/Y (OAI2BB1X4MTR)                                 0.068      1.123 f
  U10054/Y (NAND3X12MTR)                                 0.051      1.174 r
  U5603/Y (NAND2X3MTR)                                   0.042      1.216 f
  U10230/Y (XNOR2X2MTR)                                  0.097      1.313 r
  U5323/Y (OAI22X2MTR)                                   0.074      1.387 f
  U0_BANK_TOP/vACC_1_reg_0__20_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U1363/Y (INVX8MTR)                                     0.045      0.277 f
  U5145/Y (INVX8MTR)                                     0.044      0.320 r
  U5174/Y (INVX6MTR)                                     0.035      0.356 f
  U12709/Y (NAND2X2MTR)                                  0.032      0.388 r
  U13427/Y (CLKNAND2X2MTR)                               0.044      0.432 f
  U8733/Y (NAND3BX4MTR)                                  0.107      0.539 f
  U2441/Y (CLKNAND2X2MTR)                                0.054      0.593 r
  U3199/Y (CLKNAND2X4MTR)                                0.047      0.640 f
  U3873/Y (NAND2BX8MTR)                                  0.103      0.743 f
  U3056/Y (INVX4MTR)                                     0.055      0.798 r
  U6267/Y (NAND2X1MTR)                                   0.056      0.855 f
  U8568/Y (AO21X2MTR)                                    0.130      0.984 f
  U10236/Y (NOR2X3MTR)                                   0.071      1.055 r
  U9890/Y (OAI2BB1X4MTR)                                 0.068      1.123 f
  U10054/Y (NAND3X12MTR)                                 0.051      1.174 r
  U5603/Y (NAND2X3MTR)                                   0.042      1.216 f
  U10230/Y (XNOR2X2MTR)                                  0.097      1.313 r
  U8605/Y (OAI22X2MTR)                                   0.074      1.387 f
  U0_BANK_TOP/vACC_0_reg_0__20_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U9448/Y (OAI21X8MTR)                                   0.068      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.091      1.040 r
  U5890/Y (INVX4MTR)                                     0.037      1.077 f
  U9508/Y (NAND2X6MTR)                                   0.040      1.116 r
  U3129/Y (NAND3X6MTR)                                   0.082      1.199 f
  U9416/Y (NAND2X2MTR)                                   0.056      1.254 r
  U10317/Y (CLKNAND2X4MTR)                               0.042      1.296 f
  U2445/Y (NAND2X4MTR)                                   0.046      1.342 r
  U13277/Y (OAI22X2MTR)                                  0.049      1.391 f
  U0_BANK_TOP/vACC_3_reg_5__19_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U9448/Y (OAI21X8MTR)                                   0.099      0.962 r
  U1000/Y (AOI21X4MTR)                                   0.059      1.021 f
  U2547/Y (XNOR2X2MTR)                                   0.080      1.101 f
  U2504/Y (AOI22X4MTR)                                   0.111      1.213 r
  U2345/Y (OAI2B1X8MTR)                                  0.069      1.282 f
  U18864/Y (OAI2B2X2MTR)                                 0.112      1.393 f
  U0_BANK_TOP/vACC_2_reg_5__13_/D (DFFRHQX2MTR)          0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1375/Y (INVX16MTR)                                    0.057      0.313 f
  U1814/Y (INVX16MTR)                                    0.053      0.366 r
  U4560/Y (NAND2X2MTR)                                   0.070      0.436 f
  U8971/Y (NOR2X4MTR)                                    0.069      0.505 r
  U1072/Y (OAI21X3MTR)                                   0.079      0.584 f
  U953/Y (AOI21X4MTR)                                    0.100      0.685 r
  U12170/Y (OAI21X2MTR)                                  0.077      0.761 f
  U12149/Y (XNOR2X1MTR)                                  0.076      0.837 f
  U9724/Y (NOR2X2MTR)                                    0.094      0.931 r
  U4929/Y (NAND2BX2MTR)                                  0.117      1.048 r
  U8822/Y (NAND2X2MTR)                                   0.078      1.126 f
  U8022/Y (XNOR2X8MTR)                                   0.090      1.216 f
  U8020/Y (INVX2MTR)                                     0.040      1.256 r
  U2682/Y (NAND2X2MTR)                                   0.046      1.302 f
  U103/Y (NOR2X2MTR)                                     0.079      1.381 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX2MTR)
                                                         0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U1920/Y (BUFX4MTR)                                     0.078      0.294 f
  U1334/Y (BUFX5MTR)                                     0.081      0.375 f
  U7443/Y (NAND2X2MTR)                                   0.042      0.417 r
  U7855/Y (NAND3X4MTR)                                   0.051      0.468 f
  U8345/Y (OAI21BX4MTR)                                  0.075      0.543 r
  U4023/Y (NAND2X4MTR)                                   0.070      0.613 f
  U8283/Y (INVX4MTR)                                     0.043      0.657 r
  U4232/Y (NAND2X4MTR)                                   0.042      0.699 f
  U2374/Y (NAND2X4MTR)                                   0.040      0.739 r
  U2298/Y (NAND2X4MTR)                                   0.040      0.779 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.825 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.869 f
  U2360/Y (NAND2X8MTR)                                   0.045      0.914 r
  U1934/Y (NAND2X12MTR)                                  0.049      0.963 f
  U9735/Y (AOI21X2MTR)                                   0.085      1.049 r
  U1469/Y (XNOR2X2MTR)                                   0.083      1.131 r
  U10338/Y (NAND2BX2MTR)                                 0.072      1.203 f
  U9881/Y (NAND3X4MTR)                                   0.055      1.258 r
  U9874/Y (OAI21X4MTR)                                   0.058      1.316 f
  U13052/Y (OAI22X2MTR)                                  0.064      1.379 r
  U0_BANK_TOP/vACC_2_reg_4__5_/D (DFFRHQX4MTR)           0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U1785/Y (OAI21X8MTR)                                   0.103      0.967 r
  U10529/Y (AOI21X2MTR)                                  0.068      1.035 f
  U2575/Y (XNOR2X2MTR)                                   0.077      1.113 f
  U225/Y (CLKNAND2X2MTR)                                 0.049      1.161 r
  U1350/Y (NAND3X4MTR)                                   0.095      1.256 f
  U16096/Y (AOI21X8MTR)                                  0.095      1.351 r
  U13288/Y (OAI22X2MTR)                                  0.051      1.402 f
  U0_BANK_TOP/vACC_3_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_433_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U2158/Y (BUFX4MTR)                                     0.087      0.432 r
  U11047/Y (INVX4MTR)                                    0.048      0.480 f
  U16515/Y (CLKNAND2X2MTR)                               0.052      0.532 r
  U3321/Y (INVX1MTR)                                     0.040      0.572 f
  U12261/Y (NOR2X1MTR)                                   0.054      0.626 r
  U3116/Y (NAND2X2MTR)                                   0.078      0.704 f
  U3028/Y (INVX2MTR)                                     0.086      0.789 r
  U4383/Y (OAI22X1MTR)                                   0.101      0.890 f
  U2904/Y (AOI21X1MTR)                                   0.077      0.967 r
  U5384/Y (OAI21X2MTR)                                   0.056      1.023 f
  U11766/Y (AOI21X1MTR)                                  0.065      1.089 r
  U2775/Y (OAI21X2MTR)                                   0.054      1.142 f
  U6833/Y (OAI21BX2MTR)                                  0.103      1.245 f
  U3699/Y (NOR2X2MTR)                                    0.094      1.339 r
  U3693/Y (NOR2X1MTR)                                    0.054      1.393 f
  PIM_result_reg_433_/D (DFFRHQX2MTR)                    0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_433_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_305_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U2158/Y (BUFX4MTR)                                     0.087      0.432 r
  U11047/Y (INVX4MTR)                                    0.048      0.480 f
  U16515/Y (CLKNAND2X2MTR)                               0.052      0.532 r
  U3321/Y (INVX1MTR)                                     0.040      0.572 f
  U12261/Y (NOR2X1MTR)                                   0.054      0.626 r
  U3116/Y (NAND2X2MTR)                                   0.078      0.704 f
  U3028/Y (INVX2MTR)                                     0.086      0.789 r
  U4383/Y (OAI22X1MTR)                                   0.101      0.890 f
  U2904/Y (AOI21X1MTR)                                   0.077      0.967 r
  U5384/Y (OAI21X2MTR)                                   0.056      1.023 f
  U11766/Y (AOI21X1MTR)                                  0.065      1.089 r
  U2775/Y (OAI21X2MTR)                                   0.054      1.142 f
  U6833/Y (OAI21BX2MTR)                                  0.103      1.245 f
  U3699/Y (NOR2X2MTR)                                    0.094      1.339 r
  U3688/Y (NOR2X1MTR)                                    0.054      1.393 f
  PIM_result_reg_305_/D (DFFRHQX2MTR)                    0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_305_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_49_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U2158/Y (BUFX4MTR)                                     0.087      0.432 r
  U11047/Y (INVX4MTR)                                    0.048      0.480 f
  U16515/Y (CLKNAND2X2MTR)                               0.052      0.532 r
  U3321/Y (INVX1MTR)                                     0.040      0.572 f
  U12261/Y (NOR2X1MTR)                                   0.054      0.626 r
  U3116/Y (NAND2X2MTR)                                   0.078      0.704 f
  U3028/Y (INVX2MTR)                                     0.086      0.789 r
  U4383/Y (OAI22X1MTR)                                   0.101      0.890 f
  U2904/Y (AOI21X1MTR)                                   0.077      0.967 r
  U5384/Y (OAI21X2MTR)                                   0.056      1.023 f
  U11766/Y (AOI21X1MTR)                                  0.065      1.089 r
  U2775/Y (OAI21X2MTR)                                   0.054      1.142 f
  U6833/Y (OAI21BX2MTR)                                  0.103      1.245 f
  U3699/Y (NOR2X2MTR)                                    0.094      1.339 r
  U4250/Y (NOR2X1MTR)                                    0.054      1.393 f
  PIM_result_reg_49_/D (DFFRHQX2MTR)                     0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_49_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_177_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U2158/Y (BUFX4MTR)                                     0.087      0.432 r
  U11047/Y (INVX4MTR)                                    0.048      0.480 f
  U16515/Y (CLKNAND2X2MTR)                               0.052      0.532 r
  U3321/Y (INVX1MTR)                                     0.040      0.572 f
  U12261/Y (NOR2X1MTR)                                   0.054      0.626 r
  U3116/Y (NAND2X2MTR)                                   0.078      0.704 f
  U3028/Y (INVX2MTR)                                     0.086      0.789 r
  U4383/Y (OAI22X1MTR)                                   0.101      0.890 f
  U2904/Y (AOI21X1MTR)                                   0.077      0.967 r
  U5384/Y (OAI21X2MTR)                                   0.056      1.023 f
  U11766/Y (AOI21X1MTR)                                  0.065      1.089 r
  U2775/Y (OAI21X2MTR)                                   0.054      1.142 f
  U6833/Y (OAI21BX2MTR)                                  0.103      1.245 f
  U3699/Y (NOR2X2MTR)                                    0.094      1.339 r
  U3692/Y (NOR2X1MTR)                                    0.054      1.393 f
  PIM_result_reg_177_/D (DFFRHQX2MTR)                    0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_177_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U1785/Y (OAI21X8MTR)                                   0.071      0.952 f
  U11100/Y (XNOR2X2MTR)                                  0.078      1.030 f
  U13007/Y (AO2B2X4MTR)                                  0.151      1.182 f
  U13011/Y (NOR2X8MTR)                                   0.064      1.245 r
  U1457/Y (CLKNAND2X4MTR)                                0.057      1.302 f
  U13585/Y (INVX4MTR)                                    0.038      1.340 r
  U17200/Y (OAI22X2MTR)                                  0.041      1.381 f
  U0_BANK_TOP/vACC_1_reg_5__8_/D (DFFRHQX1MTR)           0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__8_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U5144/Y (INVX8MTR)                                     0.046      0.319 r
  U1287/Y (INVX4MTR)                                     0.042      0.361 f
  U857/Y (CLKNAND2X2MTR)                                 0.036      0.397 r
  U4519/Y (NAND4X2MTR)                                   0.089      0.486 f
  U10372/Y (OAI2BB1X4MTR)                                0.121      0.607 f
  U4527/Y (NAND2X4MTR)                                   0.054      0.661 r
  U9300/Y (INVX4MTR)                                     0.028      0.689 f
  U5446/Y (OAI21X4MTR)                                   0.087      0.776 r
  U5476/Y (CLKNAND2X4MTR)                                0.064      0.840 f
  U2267/Y (NAND2X8MTR)                                   0.049      0.888 r
  U11611/Y (INVX3MTR)                                    0.031      0.919 f
  U5365/Y (NOR2BX1MTR)                                   0.058      0.977 r
  U8616/Y (OAI2BB1X4MTR)                                 0.111      1.089 r
  U10054/Y (NAND3X12MTR)                                 0.075      1.164 f
  U5851/Y (NAND2X2MTR)                                   0.046      1.210 r
  U8617/Y (NAND2X2MTR)                                   0.051      1.262 f
  U2614/Y (INVX2MTR)                                     0.057      1.318 r
  U8512/Y (OAI22X1MTR)                                   0.066      1.384 f
  U0_BANK_TOP/vACC_2_reg_0__21_/D (DFFRHQX2MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1680/Y (INVX8MTR)                                     0.057      0.313 f
  U4653/Y (INVX3MTR)                                     0.059      0.372 r
  U7510/Y (NOR2BX4MTR)                                   0.087      0.458 r
  U6655/Y (AND2X2MTR)                                    0.105      0.563 r
  U5664/Y (INVX2MTR)                                     0.037      0.601 f
  U8996/Y (AOI21X2MTR)                                   0.098      0.699 r
  U11306/Y (NAND2X4MTR)                                  0.069      0.768 f
  U10042/Y (XOR2X8MTR)                                   0.080      0.848 f
  U11340/Y (NOR2X8MTR)                                   0.061      0.909 r
  U10554/Y (NOR2X4MTR)                                   0.038      0.947 f
  U9442/Y (NOR2X4MTR)                                    0.065      1.012 r
  U8161/Y (NAND2X2MTR)                                   0.055      1.067 f
  U16282/Y (NAND3BX4MTR)                                 0.056      1.123 r
  U1551/Y (XNOR2X2MTR)                                   0.074      1.197 r
  U7181/Y (NAND2X2MTR)                                   0.056      1.253 f
  U989/Y (NAND3X2MTR)                                    0.056      1.309 r
  U9979/Y (INVX2MTR)                                     0.033      1.342 f
  U10272/Y (NOR2X2MTR)                                   0.054      1.396 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U19488/Y (CLKNAND2X2MTR)                               0.025      0.382 r
  U1035/Y (OAI2B1X1MTR)                                  0.057      0.439 f
  U11378/Y (NAND2BX2MTR)                                 0.103      0.541 f
  U16335/Y (OAI2BB1X4MTR)                                0.107      0.648 f
  U6560/Y (CLKNAND2X2MTR)                                0.078      0.727 r
  U2799/Y (OAI21X6MTR)                                   0.070      0.797 f
  U9844/Y (AOI21X8MTR)                                   0.102      0.899 r
  U1565/Y (NAND2X12MTR)                                  0.070      0.968 f
  U2579/Y (AOI21X4MTR)                                   0.081      1.050 r
  U2383/Y (XNOR2X2MTR)                                   0.083      1.133 r
  U12471/Y (NAND2X3MTR)                                  0.059      1.192 f
  U182/Y (NAND3X4MTR)                                    0.066      1.257 r
  U1601/Y (OAI21X6MTR)                                   0.057      1.315 f
  U1280/Y (OAI2BB2X2MTR)                                 0.070      1.385 r
  U0_BANK_TOP/vACC_2_reg_2__3_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U5144/Y (INVX8MTR)                                     0.046      0.319 r
  U1287/Y (INVX4MTR)                                     0.042      0.361 f
  U857/Y (CLKNAND2X2MTR)                                 0.036      0.397 r
  U4519/Y (NAND4X2MTR)                                   0.089      0.486 f
  U10372/Y (OAI2BB1X4MTR)                                0.121      0.607 f
  U4527/Y (NAND2X4MTR)                                   0.054      0.661 r
  U9300/Y (INVX4MTR)                                     0.028      0.689 f
  U5446/Y (OAI21X4MTR)                                   0.087      0.776 r
  U5476/Y (CLKNAND2X4MTR)                                0.064      0.840 f
  U2267/Y (NAND2X8MTR)                                   0.049      0.888 r
  U11611/Y (INVX3MTR)                                    0.031      0.919 f
  U5365/Y (NOR2BX1MTR)                                   0.058      0.977 r
  U8616/Y (OAI2BB1X4MTR)                                 0.111      1.089 r
  U10054/Y (NAND3X12MTR)                                 0.075      1.164 f
  U5851/Y (NAND2X2MTR)                                   0.046      1.210 r
  U8617/Y (NAND2X2MTR)                                   0.051      1.262 f
  U2614/Y (INVX2MTR)                                     0.057      1.318 r
  U2629/Y (OAI22X1MTR)                                   0.066      1.384 f
  U0_BANK_TOP/vACC_0_reg_0__21_/D (DFFRHQX2MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U5144/Y (INVX8MTR)                                     0.046      0.319 r
  U1287/Y (INVX4MTR)                                     0.042      0.361 f
  U857/Y (CLKNAND2X2MTR)                                 0.036      0.397 r
  U4519/Y (NAND4X2MTR)                                   0.089      0.486 f
  U10372/Y (OAI2BB1X4MTR)                                0.121      0.607 f
  U4527/Y (NAND2X4MTR)                                   0.054      0.661 r
  U9300/Y (INVX4MTR)                                     0.028      0.689 f
  U5446/Y (OAI21X4MTR)                                   0.087      0.776 r
  U5476/Y (CLKNAND2X4MTR)                                0.064      0.840 f
  U2267/Y (NAND2X8MTR)                                   0.049      0.888 r
  U11611/Y (INVX3MTR)                                    0.031      0.919 f
  U5365/Y (NOR2BX1MTR)                                   0.058      0.977 r
  U8616/Y (OAI2BB1X4MTR)                                 0.111      1.089 r
  U10054/Y (NAND3X12MTR)                                 0.075      1.164 f
  U5851/Y (NAND2X2MTR)                                   0.046      1.210 r
  U8617/Y (NAND2X2MTR)                                   0.051      1.262 f
  U2614/Y (INVX2MTR)                                     0.057      1.318 r
  U2627/Y (OAI22X1MTR)                                   0.066      1.384 f
  U0_BANK_TOP/vACC_3_reg_0__21_/D (DFFRHQX2MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_158_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U2173/Y (INVX6MTR)                                     0.036      0.457 f
  U10923/Y (CLKNAND2X2MTR)                               0.030      0.487 r
  U3982/Y (AND2X2MTR)                                    0.088      0.575 r
  U3153/Y (NAND2X2MTR)                                   0.075      0.650 f
  U526/Y (INVX4MTR)                                      0.069      0.719 r
  U8198/Y (NAND2X2MTR)                                   0.056      0.775 f
  U10738/Y (NOR2X4MTR)                                   0.065      0.840 r
  U10737/Y (NAND3X4MTR)                                  0.091      0.931 f
  U10493/Y (OR3X4MTR)                                    0.113      1.044 f
  U11772/Y (NOR2X2MTR)                                   0.070      1.115 r
  U10323/Y (NOR2X4MTR)                                   0.051      1.166 f
  U4821/Y (OAI2B1X4MTR)                                  0.039      1.205 r
  U7065/Y (NAND2X3MTR)                                   0.054      1.259 f
  U138/Y (NAND3X4MTR)                                    0.045      1.304 r
  U9294/Y (INVX2MTR)                                     0.037      1.341 f
  U16161/Y (NOR2X1MTR)                                   0.048      1.389 r
  PIM_result_reg_158_/D (DFFRHQX4MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_158_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_414_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U2173/Y (INVX6MTR)                                     0.036      0.457 f
  U10923/Y (CLKNAND2X2MTR)                               0.030      0.487 r
  U3982/Y (AND2X2MTR)                                    0.088      0.575 r
  U3153/Y (NAND2X2MTR)                                   0.075      0.650 f
  U526/Y (INVX4MTR)                                      0.069      0.719 r
  U8198/Y (NAND2X2MTR)                                   0.056      0.775 f
  U10738/Y (NOR2X4MTR)                                   0.065      0.840 r
  U10737/Y (NAND3X4MTR)                                  0.091      0.931 f
  U10493/Y (OR3X4MTR)                                    0.113      1.044 f
  U11772/Y (NOR2X2MTR)                                   0.070      1.115 r
  U10323/Y (NOR2X4MTR)                                   0.051      1.166 f
  U4821/Y (OAI2B1X4MTR)                                  0.039      1.205 r
  U7065/Y (NAND2X3MTR)                                   0.054      1.259 f
  U138/Y (NAND3X4MTR)                                    0.045      1.304 r
  U9294/Y (INVX2MTR)                                     0.037      1.341 f
  U16162/Y (NOR2X1MTR)                                   0.048      1.389 r
  PIM_result_reg_414_/D (DFFRHQX4MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_414_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_286_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U2173/Y (INVX6MTR)                                     0.036      0.457 f
  U10923/Y (CLKNAND2X2MTR)                               0.030      0.487 r
  U3982/Y (AND2X2MTR)                                    0.088      0.575 r
  U3153/Y (NAND2X2MTR)                                   0.075      0.650 f
  U526/Y (INVX4MTR)                                      0.069      0.719 r
  U8198/Y (NAND2X2MTR)                                   0.056      0.775 f
  U10738/Y (NOR2X4MTR)                                   0.065      0.840 r
  U10737/Y (NAND3X4MTR)                                  0.091      0.931 f
  U10493/Y (OR3X4MTR)                                    0.113      1.044 f
  U11772/Y (NOR2X2MTR)                                   0.070      1.115 r
  U10323/Y (NOR2X4MTR)                                   0.051      1.166 f
  U4821/Y (OAI2B1X4MTR)                                  0.039      1.205 r
  U7065/Y (NAND2X3MTR)                                   0.054      1.259 f
  U138/Y (NAND3X4MTR)                                    0.045      1.304 r
  U9294/Y (INVX2MTR)                                     0.037      1.341 f
  U16160/Y (NOR2X1MTR)                                   0.048      1.389 r
  PIM_result_reg_286_/D (DFFRHQX4MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_286_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U10033/Y (INVX5MTR)                                    0.042      0.159 r
  U1367/Y (INVX4MTR)                                     0.041      0.199 f
  U13723/Y (NOR2BX4MTR)                                  0.090      0.289 r
  U5907/Y (AOI22X1MTR)                                   0.111      0.400 f
  U2557/Y (AND4X4MTR)                                    0.136      0.536 f
  U5187/Y (NAND2X4MTR)                                   0.042      0.578 r
  U4639/Y (INVX3MTR)                                     0.033      0.611 f
  U6151/Y (INVX2MTR)                                     0.043      0.654 r
  U5597/Y (NAND3X2MTR)                                   0.077      0.731 f
  U6563/Y (OAI21X3MTR)                                   0.052      0.783 r
  U11970/Y (OAI2BB1X4MTR)                                0.106      0.889 r
  U3227/Y (INVX4MTR)                                     0.035      0.924 f
  U9187/Y (NAND2X8MTR)                                   0.042      0.966 r
  U5435/Y (INVX1MTR)                                     0.052      1.018 f
  U207/Y (XNOR2X1MTR)                                    0.073      1.091 f
  U10346/Y (AOI2BB1X2MTR)                                0.118      1.209 f
  U13166/Y (NAND2BX2MTR)                                 0.049      1.258 r
  U3685/Y (OAI2BB1X4MTR)                                 0.054      1.312 f
  U1460/Y (OAI2BB2X2MTR)                                 0.070      1.382 r
  U0_BANK_TOP/vACC_1_reg_3__0_/D (DFFRHQX2MTR)           0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U8402/Y (NOR2BX4MTR)                                   0.071      0.193 f
  U9254/Y (INVX4MTR)                                     0.051      0.244 r
  U777/Y (INVX2MTR)                                      0.057      0.301 f
  U15859/Y (AOI22X1MTR)                                  0.069      0.370 r
  U16054/Y (OAI2B11X2MTR)                                0.111      0.481 f
  U7490/Y (INVX2MTR)                                     0.075      0.556 r
  U16540/Y (AND2X4MTR)                                   0.117      0.673 r
  U8909/Y (NOR2X2MTR)                                    0.031      0.704 f
  U6112/Y (NOR2BX1MTR)                                   0.080      0.784 r
  U6047/Y (CLKNAND2X4MTR)                                0.067      0.851 f
  U8153/Y (INVX2MTR)                                     0.050      0.901 r
  U17576/Y (OAI21X1MTR)                                  0.068      0.969 f
  U1417/Y (OAI21BX4MTR)                                  0.103      1.072 f
  U1416/Y (XNOR2X2MTR)                                   0.067      1.139 f
  U9817/Y (NAND2X2MTR)                                   0.047      1.186 r
  U12643/Y (CLKNAND2X4MTR)                               0.051      1.238 f
  U98/Y (NOR2X4MTR)                                      0.074      1.312 r
  U4476/Y (OAI22X1MTR)                                   0.071      1.384 f
  U0_BANK_TOP/vACC_3_reg_6__13_/D (DFFRHQX2MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U4700/Y (INVX14MTR)                                    0.039      0.307 f
  U9303/Y (INVX18MTR)                                    0.034      0.341 r
  U7318/Y (INVX12MTR)                                    0.024      0.365 f
  U8470/Y (AOI21X2MTR)                                   0.079      0.444 r
  U4455/Y (CLKNAND2X4MTR)                                0.059      0.503 f
  U9331/Y (NAND2X2MTR)                                   0.043      0.547 r
  U4058/Y (INVX3MTR)                                     0.044      0.590 f
  U612/Y (NOR2X2MTR)                                     0.111      0.702 r
  U8895/Y (OAI21X2MTR)                                   0.087      0.789 f
  U536/Y (AOI21X4MTR)                                    0.091      0.880 r
  U6562/Y (OAI21X1MTR)                                   0.097      0.978 f
  U8735/Y (NAND3BX2MTR)                                  0.132      1.110 f
  U217/Y (NAND3BX2MTR)                                   0.070      1.180 r
  U12913/Y (NAND3X2MTR)                                  0.090      1.269 f
  U19231/Y (OAI2B2X2MTR)                                 0.121      1.391 f
  U0_BANK_TOP/vACC_3_reg_2__14_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U5144/Y (INVX8MTR)                                     0.046      0.319 r
  U1287/Y (INVX4MTR)                                     0.042      0.361 f
  U857/Y (CLKNAND2X2MTR)                                 0.036      0.397 r
  U4519/Y (NAND4X2MTR)                                   0.089      0.486 f
  U10372/Y (OAI2BB1X4MTR)                                0.121      0.607 f
  U4527/Y (NAND2X4MTR)                                   0.054      0.661 r
  U9300/Y (INVX4MTR)                                     0.028      0.689 f
  U5446/Y (OAI21X4MTR)                                   0.087      0.776 r
  U5476/Y (CLKNAND2X4MTR)                                0.064      0.840 f
  U2267/Y (NAND2X8MTR)                                   0.049      0.888 r
  U11611/Y (INVX3MTR)                                    0.031      0.919 f
  U5365/Y (NOR2BX1MTR)                                   0.058      0.977 r
  U8616/Y (OAI2BB1X4MTR)                                 0.111      1.089 r
  U10054/Y (NAND3X12MTR)                                 0.075      1.164 f
  U5851/Y (NAND2X2MTR)                                   0.046      1.210 r
  U8617/Y (NAND2X2MTR)                                   0.051      1.262 f
  U2614/Y (INVX2MTR)                                     0.057      1.318 r
  U2628/Y (OAI22X1MTR)                                   0.066      1.384 f
  U0_BANK_TOP/vACC_1_reg_0__21_/D (DFFRHQX2MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/Q (DFFRHQX1MTR)
                                                         0.148      0.148 f
  U16477/Y (NAND2X2MTR)                                  0.074      0.223 r
  U10715/Y (OAI22X1MTR)                                  0.097      0.319 f
  U12696/Y (NAND3BX2MTR)                                 0.125      0.444 f
  U13164/Y (NAND3BX4MTR)                                 0.120      0.564 f
  U8398/Y (INVX2MTR)                                     0.065      0.629 r
  U8958/Y (NAND2X6MTR)                                   0.050      0.679 f
  U9780/Y (INVX4MTR)                                     0.046      0.725 r
  U9770/Y (OAI21X4MTR)                                   0.055      0.779 f
  U9301/Y (NOR2X4MTR)                                    0.084      0.864 r
  U1338/Y (OAI21X6MTR)                                   0.077      0.941 f
  U13000/Y (AOI2B1X2MTR)                                 0.084      1.026 r
  U11675/Y (OAI2BB1X2MTR)                                0.071      1.097 f
  U9218/Y (NAND3X6MTR)                                   0.063      1.160 r
  U10082/Y (NAND2X6MTR)                                  0.049      1.209 f
  U9955/Y (XNOR2X8MTR)                                   0.076      1.285 f
  U10248/Y (OAI22X2MTR)                                  0.070      1.356 r
  U0_BANK_TOP/vACC_3_reg_4__17_/D (DFFRHQX1MTR)          0.000      1.356 r
  data arrival time                                                 1.356

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__17_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.356
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U1785/Y (OAI21X8MTR)                                   0.071      0.952 f
  U11100/Y (XNOR2X2MTR)                                  0.078      1.030 f
  U13007/Y (AO2B2X4MTR)                                  0.151      1.182 f
  U13011/Y (NOR2X8MTR)                                   0.064      1.245 r
  U1457/Y (CLKNAND2X4MTR)                                0.057      1.302 f
  U13585/Y (INVX4MTR)                                    0.038      1.340 r
  U17145/Y (OAI22X2MTR)                                  0.041      1.381 f
  U0_BANK_TOP/vACC_0_reg_5__8_/D (DFFRHQX1MTR)           0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__8_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_210_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12618/Y (INVX4MTR)                                    0.027      0.376 f
  U2218/Y (INVX4MTR)                                     0.045      0.421 r
  U3884/Y (INVX4MTR)                                     0.040      0.461 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.494 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.592 f
  U3166/Y (INVX2MTR)                                     0.080      0.672 r
  U12111/Y (NAND2X4MTR)                                  0.062      0.733 f
  U12062/Y (INVX4MTR)                                    0.049      0.782 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.869 f
  U11199/Y (NOR2X4MTR)                                   0.085      0.954 r
  U16171/Y (CLKNAND2X4MTR)                               0.055      1.009 f
  U17396/Y (INVX4MTR)                                    0.046      1.055 r
  U5885/Y (NAND3X2MTR)                                   0.075      1.131 f
  U3726/Y (INVX1MTR)                                     0.060      1.191 r
  U3077/Y (OAI2BB1X2MTR)                                 0.097      1.288 r
  U2699/Y (NOR2X2MTR)                                    0.044      1.332 f
  U15652/Y (NOR2X1MTR)                                   0.054      1.386 r
  PIM_result_reg_210_/D (DFFRHQX2MTR)                    0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_210_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_82_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12618/Y (INVX4MTR)                                    0.027      0.376 f
  U2218/Y (INVX4MTR)                                     0.045      0.421 r
  U3884/Y (INVX4MTR)                                     0.040      0.461 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.494 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.592 f
  U3166/Y (INVX2MTR)                                     0.080      0.672 r
  U12111/Y (NAND2X4MTR)                                  0.062      0.733 f
  U12062/Y (INVX4MTR)                                    0.049      0.782 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.869 f
  U11199/Y (NOR2X4MTR)                                   0.085      0.954 r
  U16171/Y (CLKNAND2X4MTR)                               0.055      1.009 f
  U17396/Y (INVX4MTR)                                    0.046      1.055 r
  U5885/Y (NAND3X2MTR)                                   0.075      1.131 f
  U3726/Y (INVX1MTR)                                     0.060      1.191 r
  U3077/Y (OAI2BB1X2MTR)                                 0.097      1.288 r
  U2699/Y (NOR2X2MTR)                                    0.044      1.332 f
  U11575/Y (NOR2X1MTR)                                   0.054      1.386 r
  PIM_result_reg_82_/D (DFFRHQX2MTR)                     0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_82_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U1357/Y (BUFX14MTR)                                    0.099      0.375 f
  U1660/Y (INVX8MTR)                                     0.030      0.404 r
  U19488/Y (CLKNAND2X2MTR)                               0.034      0.438 f
  U1035/Y (OAI2B1X1MTR)                                  0.033      0.471 r
  U11378/Y (NAND2BX2MTR)                                 0.080      0.551 r
  U16335/Y (OAI2BB1X4MTR)                                0.113      0.665 r
  U6556/Y (NOR2X4MTR)                                    0.043      0.708 f
  U2437/Y (OR2X4MTR)                                     0.095      0.803 f
  U9241/Y (NOR2BX4MTR)                                   0.068      0.871 r
  U2197/Y (NAND2X6MTR)                                   0.072      0.944 f
  U1479/Y (NAND2X8MTR)                                   0.049      0.992 r
  U350/Y (AOI21X3MTR)                                    0.052      1.044 f
  U8690/Y (XNOR2X2MTR)                                   0.077      1.121 f
  U11064/Y (CLKNAND2X4MTR)                               0.046      1.167 r
  U178/Y (NAND3X6MTR)                                    0.075      1.242 f
  U5048/Y (OAI2B2X1MTR)                                  0.143      1.384 f
  U0_BANK_TOP/vACC_0_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_338_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12618/Y (INVX4MTR)                                    0.027      0.376 f
  U2218/Y (INVX4MTR)                                     0.045      0.421 r
  U3884/Y (INVX4MTR)                                     0.040      0.461 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.494 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.592 f
  U3166/Y (INVX2MTR)                                     0.080      0.672 r
  U12111/Y (NAND2X4MTR)                                  0.062      0.733 f
  U12062/Y (INVX4MTR)                                    0.049      0.782 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.869 f
  U11199/Y (NOR2X4MTR)                                   0.085      0.954 r
  U16171/Y (CLKNAND2X4MTR)                               0.055      1.009 f
  U17396/Y (INVX4MTR)                                    0.046      1.055 r
  U5885/Y (NAND3X2MTR)                                   0.075      1.131 f
  U3726/Y (INVX1MTR)                                     0.060      1.191 r
  U3077/Y (OAI2BB1X2MTR)                                 0.097      1.288 r
  U2699/Y (NOR2X2MTR)                                    0.044      1.332 f
  U15618/Y (NOR2X1MTR)                                   0.054      1.386 r
  PIM_result_reg_338_/D (DFFRHQX2MTR)                    0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_338_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1375/Y (INVX16MTR)                                    0.057      0.313 f
  U1628/Y (INVX14MTR)                                    0.058      0.370 r
  U1065/Y (NAND2X12MTR)                                  0.056      0.427 f
  U861/Y (NOR2X6MTR)                                     0.083      0.510 r
  U741/Y (XOR2X4MTR)                                     0.110      0.619 r
  U10088/Y (XOR2X8MTR)                                   0.097      0.716 r
  U16039/Y (OAI2BB1X4MTR)                                0.117      0.833 r
  U16001/Y (XNOR2X8MTR)                                  0.075      0.909 r
  U7885/Y (XNOR2X8MTR)                                   0.105      1.014 r
  U12159/Y (NOR2X8MTR)                                   0.044      1.058 f
  U12923/Y (OAI21X8MTR)                                  0.091      1.149 r
  U16037/Y (AOI21X8MTR)                                  0.067      1.216 f
  U12455/Y (XNOR2X1MTR)                                  0.107      1.323 f
  U12220/Y (NOR2X1MTR)                                   0.062      1.385 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U9107/Y (CLKNAND2X2MTR)                                0.048      0.485 f
  U3339/Y (NAND4X4MTR)                                   0.047      0.532 r
  U9477/Y (NAND2X2MTR)                                   0.063      0.595 f
  U9000/Y (NAND2X2MTR)                                   0.078      0.673 r
  U9808/Y (NAND2X2MTR)                                   0.098      0.772 f
  U5018/Y (NOR2X4MTR)                                    0.087      0.859 r
  U5460/Y (AND2X1MTR)                                    0.108      0.967 r
  U2905/Y (CLKNAND2X2MTR)                                0.044      1.011 f
  U198/Y (OA21X4MTR)                                     0.137      1.148 f
  U9392/Y (CLKNAND2X2MTR)                                0.048      1.196 r
  U5156/Y (CLKNAND2X4MTR)                                0.054      1.250 f
  U2676/Y (NOR2X4MTR)                                    0.065      1.315 r
  U6496/Y (OAI22X1MTR)                                   0.071      1.385 f
  U0_BANK_TOP/vACC_3_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U1363/Y (INVX8MTR)                                     0.045      0.277 f
  U5145/Y (INVX8MTR)                                     0.044      0.320 r
  U5174/Y (INVX6MTR)                                     0.035      0.356 f
  U12709/Y (NAND2X2MTR)                                  0.032      0.388 r
  U13427/Y (CLKNAND2X2MTR)                               0.044      0.432 f
  U8733/Y (NAND3BX4MTR)                                  0.107      0.539 f
  U2441/Y (CLKNAND2X2MTR)                                0.054      0.593 r
  U3199/Y (CLKNAND2X4MTR)                                0.047      0.640 f
  U3873/Y (NAND2BX8MTR)                                  0.103      0.743 f
  U3056/Y (INVX4MTR)                                     0.055      0.798 r
  U6267/Y (NAND2X1MTR)                                   0.056      0.855 f
  U8568/Y (AO21X2MTR)                                    0.130      0.984 f
  U10236/Y (NOR2X3MTR)                                   0.071      1.055 r
  U9890/Y (OAI2BB1X4MTR)                                 0.068      1.123 f
  U10054/Y (NAND3X12MTR)                                 0.051      1.174 r
  U5851/Y (NAND2X2MTR)                                   0.045      1.218 f
  U8617/Y (NAND2X2MTR)                                   0.045      1.264 r
  U5835/Y (AND2X1MTR)                                    0.082      1.346 r
  U0_BANK_TOP/detect_pos_edge_reg_0_/D (DFFRQX2MTR)      0.000      1.346 r
  data arrival time                                                 1.346

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_0_/CK (DFFRQX2MTR)     0.000      1.515 r
  library setup time                                    -0.161      1.354
  data required time                                                1.354
  --------------------------------------------------------------------------
  data required time                                                1.354
  data arrival time                                                -1.346
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_100_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U698/Y (BUFX8MTR)                                      0.082      0.454 f
  U9961/Y (INVX6MTR)                                     0.038      0.492 r
  U6176/Y (NAND2X2MTR)                                   0.049      0.542 f
  U3951/Y (NAND4X4MTR)                                   0.076      0.617 r
  U3921/Y (INVX2MTR)                                     0.062      0.679 f
  U10682/Y (CLKNAND2X2MTR)                               0.062      0.741 r
  U16936/Y (INVX2MTR)                                    0.061      0.802 f
  U14693/Y (AOI22X1MTR)                                  0.065      0.867 r
  U8824/Y (OAI211X1MTR)                                  0.115      0.982 f
  U14691/Y (AOI21X1MTR)                                  0.079      1.061 r
  U8328/Y (OAI211X1MTR)                                  0.141      1.202 f
  U13060/Y (NOR3X4MTR)                                   0.149      1.352 r
  U15271/Y (NOR2X1MTR)                                   0.056      1.407 f
  PIM_result_reg_100_/D (DFFRHQX4MTR)                    0.000      1.407 f
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_100_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_228_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U698/Y (BUFX8MTR)                                      0.082      0.454 f
  U9961/Y (INVX6MTR)                                     0.038      0.492 r
  U6176/Y (NAND2X2MTR)                                   0.049      0.542 f
  U3951/Y (NAND4X4MTR)                                   0.076      0.617 r
  U3921/Y (INVX2MTR)                                     0.062      0.679 f
  U10682/Y (CLKNAND2X2MTR)                               0.062      0.741 r
  U16936/Y (INVX2MTR)                                    0.061      0.802 f
  U14693/Y (AOI22X1MTR)                                  0.065      0.867 r
  U8824/Y (OAI211X1MTR)                                  0.115      0.982 f
  U14691/Y (AOI21X1MTR)                                  0.079      1.061 r
  U8328/Y (OAI211X1MTR)                                  0.141      1.202 f
  U13060/Y (NOR3X4MTR)                                   0.149      1.352 r
  U15270/Y (NOR2X1MTR)                                   0.056      1.407 f
  PIM_result_reg_228_/D (DFFRHQX4MTR)                    0.000      1.407 f
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_228_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_356_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U698/Y (BUFX8MTR)                                      0.082      0.454 f
  U9961/Y (INVX6MTR)                                     0.038      0.492 r
  U6176/Y (NAND2X2MTR)                                   0.049      0.542 f
  U3951/Y (NAND4X4MTR)                                   0.076      0.617 r
  U3921/Y (INVX2MTR)                                     0.062      0.679 f
  U10682/Y (CLKNAND2X2MTR)                               0.062      0.741 r
  U16936/Y (INVX2MTR)                                    0.061      0.802 f
  U14693/Y (AOI22X1MTR)                                  0.065      0.867 r
  U8824/Y (OAI211X1MTR)                                  0.115      0.982 f
  U14691/Y (AOI21X1MTR)                                  0.079      1.061 r
  U8328/Y (OAI211X1MTR)                                  0.141      1.202 f
  U13060/Y (NOR3X4MTR)                                   0.149      1.352 r
  U15269/Y (NOR2X1MTR)                                   0.056      1.407 f
  PIM_result_reg_356_/D (DFFRHQX4MTR)                    0.000      1.407 f
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_356_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_484_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.373 f
  U698/Y (BUFX8MTR)                                      0.082      0.454 f
  U9961/Y (INVX6MTR)                                     0.038      0.492 r
  U6176/Y (NAND2X2MTR)                                   0.049      0.542 f
  U3951/Y (NAND4X4MTR)                                   0.076      0.617 r
  U3921/Y (INVX2MTR)                                     0.062      0.679 f
  U10682/Y (CLKNAND2X2MTR)                               0.062      0.741 r
  U16936/Y (INVX2MTR)                                    0.061      0.802 f
  U14693/Y (AOI22X1MTR)                                  0.065      0.867 r
  U8824/Y (OAI211X1MTR)                                  0.115      0.982 f
  U14691/Y (AOI21X1MTR)                                  0.079      1.061 r
  U8328/Y (OAI211X1MTR)                                  0.141      1.202 f
  U13060/Y (NOR3X4MTR)                                   0.149      1.352 r
  U15268/Y (NOR2X1MTR)                                   0.056      1.407 f
  PIM_result_reg_484_/D (DFFRHQX4MTR)                    0.000      1.407 f
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_484_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U1597/Y (INVX16MTR)                                    0.043      0.370 r
  U1231/Y (INVX10MTR)                                    0.034      0.403 f
  U4120/Y (NOR2BX4MTR)                                   0.050      0.454 r
  U10267/Y (NAND3BX4MTR)                                 0.077      0.531 r
  U7389/Y (NAND2X2MTR)                                   0.070      0.601 f
  U8301/Y (NAND2BX4MTR)                                  0.107      0.707 f
  U11102/Y (OAI2BB1X2MTR)                                0.090      0.797 f
  U16695/Y (OAI21BX4MTR)                                 0.099      0.896 f
  U9590/Y (INVX2MTR)                                     0.062      0.959 r
  U8107/Y (NOR2X2MTR)                                    0.043      1.002 f
  U2567/Y (NOR2BX4MTR)                                   0.061      1.063 r
  U2566/Y (OAI2BB1X4MTR)                                 0.057      1.120 f
  U1313/Y (NAND3X8MTR)                                   0.055      1.175 r
  U12035/Y (CLKNAND2X2MTR)                               0.054      1.229 f
  U10262/Y (CLKNAND2X4MTR)                               0.040      1.268 r
  U3677/Y (INVX2MTR)                                     0.052      1.320 f
  U17407/Y (OAI22X2MTR)                                  0.057      1.378 r
  U0_BANK_TOP/vACC_2_reg_6__21_/D (DFFRHQX2MTR)          0.000      1.378 r
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U1920/Y (BUFX4MTR)                                     0.078      0.294 f
  U1334/Y (BUFX5MTR)                                     0.081      0.375 f
  U7443/Y (NAND2X2MTR)                                   0.042      0.417 r
  U7855/Y (NAND3X4MTR)                                   0.051      0.468 f
  U8345/Y (OAI21BX4MTR)                                  0.075      0.543 r
  U4023/Y (NAND2X4MTR)                                   0.070      0.613 f
  U8283/Y (INVX4MTR)                                     0.043      0.657 r
  U4232/Y (NAND2X4MTR)                                   0.042      0.699 f
  U2374/Y (NAND2X4MTR)                                   0.040      0.739 r
  U2298/Y (NAND2X4MTR)                                   0.040      0.779 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.825 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.869 f
  U2360/Y (NAND2X8MTR)                                   0.045      0.914 r
  U1934/Y (NAND2X12MTR)                                  0.049      0.963 f
  U9735/Y (AOI21X2MTR)                                   0.085      1.049 r
  U1469/Y (XNOR2X2MTR)                                   0.083      1.131 r
  U10338/Y (NAND2BX2MTR)                                 0.072      1.203 f
  U9881/Y (NAND3X4MTR)                                   0.055      1.258 r
  U9874/Y (OAI21X4MTR)                                   0.058      1.316 f
  U13053/Y (OAI22X2MTR)                                  0.064      1.379 r
  U0_BANK_TOP/vACC_3_reg_4__5_/D (DFFRHQX4MTR)           0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U1126/Y (OAI2BB1X4MTR)                                 0.087      0.524 r
  U11235/Y (OAI21X4MTR)                                  0.056      0.580 f
  U8850/Y (NAND2X6MTR)                                   0.050      0.630 r
  U7061/Y (NAND2X4MTR)                                   0.051      0.681 f
  U5597/Y (NAND3X2MTR)                                   0.048      0.729 r
  U6563/Y (OAI21X3MTR)                                   0.053      0.782 f
  U11970/Y (OAI2BB1X4MTR)                                0.087      0.869 f
  U3227/Y (INVX4MTR)                                     0.043      0.913 r
  U9187/Y (NAND2X8MTR)                                   0.052      0.965 f
  U7088/Y (AOI21X1MTR)                                   0.087      1.052 r
  U10361/Y (XNOR2X1MTR)                                  0.085      1.137 r
  U16269/Y (NAND2X2MTR)                                  0.070      1.207 f
  U13087/Y (NAND2X2MTR)                                  0.059      1.266 r
  U2656/Y (NOR2X4MTR)                                    0.037      1.303 f
  U17468/Y (OAI22X2MTR)                                  0.053      1.355 r
  U0_BANK_TOP/vACC_2_reg_3__13_/D (DFFRHQX1MTR)          0.000      1.355 r
  data arrival time                                                 1.355

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__13_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.355
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U5726/Y (BUFX4MTR)                                     0.099      0.377 r
  U4691/Y (NAND2X2MTR)                                   0.043      0.420 f
  U13022/Y (NOR2BX2MTR)                                  0.084      0.504 f
  U4102/Y (OAI2BB1X4MTR)                                 0.084      0.588 f
  U7331/Y (NAND2X6MTR)                                   0.051      0.639 r
  U9832/Y (NAND2X4MTR)                                   0.063      0.702 f
  U548/Y (INVX4MTR)                                      0.038      0.740 r
  U12573/Y (AOI21X4MTR)                                  0.032      0.772 f
  U5168/Y (OAI21X6MTR)                                   0.092      0.865 r
  U514/Y (NAND2X6MTR)                                    0.063      0.927 f
  U1805/Y (NAND2X12MTR)                                  0.050      0.977 r
  U460/Y (INVX10MTR)                                     0.032      1.009 f
  U9490/Y (NOR2X6MTR)                                    0.048      1.057 r
  U10353/Y (MXI2X4MTR)                                   0.077      1.134 r
  U1523/Y (OAI22X4MTR)                                   0.060      1.194 f
  U10282/Y (NOR2X4MTR)                                   0.080      1.274 r
  U15935/Y (BUFX4MTR)                                    0.092      1.365 r
  U10209/Y (OAI22X2MTR)                                  0.043      1.408 f
  U0_BANK_TOP/vACC_0_reg_1__11_/D (DFFRHQX4MTR)          0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U1920/Y (BUFX4MTR)                                     0.078      0.294 f
  U1334/Y (BUFX5MTR)                                     0.081      0.375 f
  U7443/Y (NAND2X2MTR)                                   0.042      0.417 r
  U7855/Y (NAND3X4MTR)                                   0.051      0.468 f
  U8345/Y (OAI21BX4MTR)                                  0.075      0.543 r
  U4023/Y (NAND2X4MTR)                                   0.070      0.613 f
  U8283/Y (INVX4MTR)                                     0.043      0.657 r
  U4232/Y (NAND2X4MTR)                                   0.042      0.699 f
  U2374/Y (NAND2X4MTR)                                   0.040      0.739 r
  U2298/Y (NAND2X4MTR)                                   0.040      0.779 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.825 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.869 f
  U2360/Y (NAND2X8MTR)                                   0.045      0.914 r
  U1934/Y (NAND2X12MTR)                                  0.049      0.963 f
  U9735/Y (AOI21X2MTR)                                   0.085      1.049 r
  U1469/Y (XNOR2X2MTR)                                   0.083      1.131 r
  U10338/Y (NAND2BX2MTR)                                 0.072      1.203 f
  U9881/Y (NAND3X4MTR)                                   0.055      1.258 r
  U9874/Y (OAI21X4MTR)                                   0.058      1.316 f
  U13055/Y (OAI22X2MTR)                                  0.064      1.379 r
  U0_BANK_TOP/vACC_1_reg_4__5_/D (DFFRHQX4MTR)           0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U493/Y (NOR2X2MTR)                                     0.063      0.732 f
  U16654/Y (NOR2X3MTR)                                   0.081      0.814 r
  U2411/Y (NAND2X2MTR)                                   0.078      0.892 f
  U12295/Y (OA21X8MTR)                                   0.152      1.044 f
  U2201/Y (NAND2X8MTR)                                   0.047      1.091 r
  U7598/Y (NAND2X8MTR)                                   0.049      1.141 f
  U4260/Y (NAND3X2MTR)                                   0.062      1.203 r
  U10275/Y (OAI2B1X4MTR)                                 0.066      1.269 f
  U8619/Y (OAI22X2MTR)                                   0.056      1.325 r
  U0_BANK_TOP/vACC_0_reg_2__21_/D (DFFRQX4MTR)           0.000      1.325 r
  data arrival time                                                 1.325

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__21_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.183      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.325
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U19488/Y (CLKNAND2X2MTR)                               0.025      0.382 r
  U1035/Y (OAI2B1X1MTR)                                  0.057      0.439 f
  U11378/Y (NAND2BX2MTR)                                 0.103      0.541 f
  U16335/Y (OAI2BB1X4MTR)                                0.107      0.648 f
  U6560/Y (CLKNAND2X2MTR)                                0.078      0.727 r
  U2799/Y (OAI21X6MTR)                                   0.070      0.797 f
  U9844/Y (AOI21X8MTR)                                   0.102      0.899 r
  U1479/Y (NAND2X8MTR)                                   0.069      0.968 f
  U364/Y (AOI21X4MTR)                                    0.073      1.041 r
  U9439/Y (XNOR2X2MTR)                                   0.074      1.116 r
  U9394/Y (NAND2X2MTR)                                   0.068      1.184 f
  U9378/Y (NAND3X4MTR)                                   0.069      1.253 r
  U6813/Y (MXI2X6MTR)                                    0.065      1.317 f
  U11462/Y (OAI22X2MTR)                                  0.061      1.379 r
  U0_BANK_TOP/vACC_2_reg_2__1_/D (DFFRHQX4MTR)           0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U1920/Y (BUFX4MTR)                                     0.078      0.294 f
  U1334/Y (BUFX5MTR)                                     0.081      0.375 f
  U7443/Y (NAND2X2MTR)                                   0.042      0.417 r
  U7855/Y (NAND3X4MTR)                                   0.051      0.468 f
  U8345/Y (OAI21BX4MTR)                                  0.075      0.543 r
  U4023/Y (NAND2X4MTR)                                   0.070      0.613 f
  U8283/Y (INVX4MTR)                                     0.043      0.657 r
  U4232/Y (NAND2X4MTR)                                   0.042      0.699 f
  U2374/Y (NAND2X4MTR)                                   0.040      0.739 r
  U2298/Y (NAND2X4MTR)                                   0.040      0.779 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.825 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.869 f
  U2360/Y (NAND2X8MTR)                                   0.045      0.914 r
  U1934/Y (NAND2X12MTR)                                  0.049      0.963 f
  U9735/Y (AOI21X2MTR)                                   0.085      1.049 r
  U1469/Y (XNOR2X2MTR)                                   0.083      1.131 r
  U10338/Y (NAND2BX2MTR)                                 0.072      1.203 f
  U9881/Y (NAND3X4MTR)                                   0.055      1.258 r
  U9874/Y (OAI21X4MTR)                                   0.058      1.316 f
  U13054/Y (OAI22X2MTR)                                  0.064      1.379 r
  U0_BANK_TOP/vACC_0_reg_4__5_/D (DFFRHQX4MTR)           0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_466_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12618/Y (INVX4MTR)                                    0.027      0.376 f
  U2218/Y (INVX4MTR)                                     0.045      0.421 r
  U3884/Y (INVX4MTR)                                     0.040      0.461 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.494 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.592 f
  U3166/Y (INVX2MTR)                                     0.080      0.672 r
  U12111/Y (NAND2X4MTR)                                  0.062      0.733 f
  U12062/Y (INVX4MTR)                                    0.049      0.782 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.869 f
  U11199/Y (NOR2X4MTR)                                   0.085      0.954 r
  U16171/Y (CLKNAND2X4MTR)                               0.055      1.009 f
  U17396/Y (INVX4MTR)                                    0.046      1.055 r
  U5885/Y (NAND3X2MTR)                                   0.075      1.131 f
  U3726/Y (INVX1MTR)                                     0.060      1.191 r
  U3077/Y (OAI2BB1X2MTR)                                 0.097      1.288 r
  U2699/Y (NOR2X2MTR)                                    0.044      1.332 f
  U15582/Y (NOR2X1MTR)                                   0.054      1.386 r
  PIM_result_reg_466_/D (DFFRHQX2MTR)                    0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_466_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2010/Y (NAND3X12MTR)                                  0.093      0.255 f
  U1363/Y (INVX8MTR)                                     0.064      0.319 r
  U5145/Y (INVX8MTR)                                     0.041      0.360 f
  U2382/Y (INVX4MTR)                                     0.033      0.393 r
  U16097/Y (OAI2BB1X2MTR)                                0.088      0.481 r
  U10257/Y (INVX2MTR)                                    0.034      0.514 f
  U2499/Y (NAND3X4MTR)                                   0.036      0.550 r
  U1317/Y (CLKNAND2X4MTR)                                0.047      0.597 f
  U1341/Y (NAND3X2MTR)                                   0.054      0.651 r
  U8960/Y (AND2X4MTR)                                    0.116      0.767 r
  U5956/Y (NAND2X4MTR)                                   0.063      0.830 f
  U2978/Y (OAI21X8MTR)                                   0.102      0.932 r
  U8787/Y (AOI21X2MTR)                                   0.067      0.999 f
  U9577/Y (XNOR2X1MTR)                                   0.089      1.089 f
  U9401/Y (OAI22X4MTR)                                   0.115      1.203 r
  U10888/Y (NAND2X1MTR)                                  0.082      1.286 f
  U11407/Y (OAI211X2MTR)                                 0.092      1.378 r
  U0_BANK_TOP/vACC_0_reg_4__1_/D (DFFRHQX2MTR)           0.000      1.378 r
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__1_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_66_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U1689/Y (BUFX8MTR)                                     0.064      0.412 r
  U1691/Y (INVX6MTR)                                     0.030      0.442 f
  U9114/Y (CLKNAND2X2MTR)                                0.029      0.472 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.568 r
  U3897/Y (NAND2X2MTR)                                   0.050      0.619 f
  U3652/Y (INVX2MTR)                                     0.049      0.668 r
  U4988/Y (NOR2X1MTR)                                    0.055      0.723 f
  U6903/Y (AND2X2MTR)                                    0.113      0.836 f
  U2967/Y (NAND2X1MTR)                                   0.042      0.878 r
  U6864/Y (OAI211X2MTR)                                  0.068      0.946 f
  U4887/Y (AOI211X1MTR)                                  0.096      1.042 r
  U8313/Y (OAI211X1MTR)                                  0.137      1.179 f
  U4836/Y (AOI211X4MTR)                                  0.149      1.328 r
  U15694/Y (NOR2X1MTR)                                   0.061      1.389 f
  PIM_result_reg_66_/D (DFFRHQX2MTR)                     0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_66_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_194_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U1689/Y (BUFX8MTR)                                     0.064      0.412 r
  U1691/Y (INVX6MTR)                                     0.030      0.442 f
  U9114/Y (CLKNAND2X2MTR)                                0.029      0.472 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.568 r
  U3897/Y (NAND2X2MTR)                                   0.050      0.619 f
  U3652/Y (INVX2MTR)                                     0.049      0.668 r
  U4988/Y (NOR2X1MTR)                                    0.055      0.723 f
  U6903/Y (AND2X2MTR)                                    0.113      0.836 f
  U2967/Y (NAND2X1MTR)                                   0.042      0.878 r
  U6864/Y (OAI211X2MTR)                                  0.068      0.946 f
  U4887/Y (AOI211X1MTR)                                  0.096      1.042 r
  U8313/Y (OAI211X1MTR)                                  0.137      1.179 f
  U4836/Y (AOI211X4MTR)                                  0.149      1.328 r
  U15660/Y (NOR2X1MTR)                                   0.061      1.389 f
  PIM_result_reg_194_/D (DFFRHQX2MTR)                    0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_194_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_322_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U1689/Y (BUFX8MTR)                                     0.064      0.412 r
  U1691/Y (INVX6MTR)                                     0.030      0.442 f
  U9114/Y (CLKNAND2X2MTR)                                0.029      0.472 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.568 r
  U3897/Y (NAND2X2MTR)                                   0.050      0.619 f
  U3652/Y (INVX2MTR)                                     0.049      0.668 r
  U4988/Y (NOR2X1MTR)                                    0.055      0.723 f
  U6903/Y (AND2X2MTR)                                    0.113      0.836 f
  U2967/Y (NAND2X1MTR)                                   0.042      0.878 r
  U6864/Y (OAI211X2MTR)                                  0.068      0.946 f
  U4887/Y (AOI211X1MTR)                                  0.096      1.042 r
  U8313/Y (OAI211X1MTR)                                  0.137      1.179 f
  U4836/Y (AOI211X4MTR)                                  0.149      1.328 r
  U15625/Y (NOR2X1MTR)                                   0.061      1.389 f
  PIM_result_reg_322_/D (DFFRHQX2MTR)                    0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_322_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_450_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U1689/Y (BUFX8MTR)                                     0.064      0.412 r
  U1691/Y (INVX6MTR)                                     0.030      0.442 f
  U9114/Y (CLKNAND2X2MTR)                                0.029      0.472 r
  U6180/Y (CLKAND2X2MTR)                                 0.096      0.568 r
  U3897/Y (NAND2X2MTR)                                   0.050      0.619 f
  U3652/Y (INVX2MTR)                                     0.049      0.668 r
  U4988/Y (NOR2X1MTR)                                    0.055      0.723 f
  U6903/Y (AND2X2MTR)                                    0.113      0.836 f
  U2967/Y (NAND2X1MTR)                                   0.042      0.878 r
  U6864/Y (OAI211X2MTR)                                  0.068      0.946 f
  U4887/Y (AOI211X1MTR)                                  0.096      1.042 r
  U8313/Y (OAI211X1MTR)                                  0.137      1.179 f
  U4836/Y (AOI211X4MTR)                                  0.149      1.328 r
  U15590/Y (NOR2X1MTR)                                   0.061      1.389 f
  PIM_result_reg_450_/D (DFFRHQX2MTR)                    0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_450_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U9107/Y (CLKNAND2X2MTR)                                0.048      0.485 f
  U3339/Y (NAND4X4MTR)                                   0.047      0.532 r
  U9477/Y (NAND2X2MTR)                                   0.063      0.595 f
  U9000/Y (NAND2X2MTR)                                   0.078      0.673 r
  U9808/Y (NAND2X2MTR)                                   0.098      0.772 f
  U5018/Y (NOR2X4MTR)                                    0.087      0.859 r
  U5460/Y (AND2X1MTR)                                    0.108      0.967 r
  U2905/Y (CLKNAND2X2MTR)                                0.044      1.011 f
  U198/Y (OA21X4MTR)                                     0.137      1.148 f
  U9392/Y (CLKNAND2X2MTR)                                0.048      1.196 r
  U5156/Y (CLKNAND2X4MTR)                                0.054      1.250 f
  U2676/Y (NOR2X4MTR)                                    0.065      1.315 r
  U6497/Y (OAI22X1MTR)                                   0.071      1.385 f
  U0_BANK_TOP/vACC_0_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U9448/Y (OAI21X8MTR)                                   0.099      0.962 r
  U10172/Y (AOI21X8MTR)                                  0.064      1.027 f
  U16600/Y (OR2X8MTR)                                    0.106      1.133 f
  U10225/Y (INVX8MTR)                                    0.067      1.200 r
  U2063/Y (CLKNAND2X2MTR)                                0.060      1.260 f
  U10098/Y (OAI22X4MTR)                                  0.081      1.341 r
  U11425/Y (OAI22X2MTR)                                  0.064      1.405 f
  U0_BANK_TOP/vACC_1_reg_5__4_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_190_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U11050/Y (INVX4MTR)                                    0.045      0.554 r
  U1009/Y (CLKNAND2X2MTR)                                0.054      0.608 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.658 r
  U12172/Y (INVX2MTR)                                    0.064      0.722 f
  U10698/Y (AND2X4MTR)                                   0.087      0.809 f
  U8186/Y (CLKNAND2X4MTR)                                0.042      0.851 r
  U7658/Y (NOR2X3MTR)                                    0.033      0.884 f
  U10689/Y (NAND2X3MTR)                                  0.060      0.944 r
  U4850/Y (NAND3BX4MTR)                                  0.083      1.027 f
  U2750/Y (NOR2X4MTR)                                    0.078      1.105 r
  U2718/Y (CLKNAND2X4MTR)                                0.051      1.156 f
  U16262/Y (NOR3X4MTR)                                   0.105      1.261 r
  U4810/Y (NOR2X3MTR)                                    0.040      1.301 f
  U4805/Y (NOR2X3MTR)                                    0.064      1.365 r
  U11379/Y (NOR2X1MTR)                                   0.044      1.410 f
  PIM_result_reg_190_/D (DFFRHQX4MTR)                    0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_190_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U493/Y (NOR2X2MTR)                                     0.063      0.732 f
  U16654/Y (NOR2X3MTR)                                   0.081      0.814 r
  U2411/Y (NAND2X2MTR)                                   0.078      0.892 f
  U12295/Y (OA21X8MTR)                                   0.152      1.044 f
  U2201/Y (NAND2X8MTR)                                   0.047      1.091 r
  U16329/Y (NAND3BX4MTR)                                 0.065      1.156 f
  U7578/Y (OAI2BB1X2MTR)                                 0.111      1.267 f
  U2642/Y (OAI22X1MTR)                                   0.058      1.325 r
  U0_BANK_TOP/vACC_0_reg_2__17_/D (DFFRQX4MTR)           0.000      1.325 r
  data arrival time                                                 1.325

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__17_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.182      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.325
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_318_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U11050/Y (INVX4MTR)                                    0.045      0.554 r
  U1009/Y (CLKNAND2X2MTR)                                0.054      0.608 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.658 r
  U12172/Y (INVX2MTR)                                    0.064      0.722 f
  U10698/Y (AND2X4MTR)                                   0.087      0.809 f
  U8186/Y (CLKNAND2X4MTR)                                0.042      0.851 r
  U7658/Y (NOR2X3MTR)                                    0.033      0.884 f
  U10689/Y (NAND2X3MTR)                                  0.060      0.944 r
  U4850/Y (NAND3BX4MTR)                                  0.083      1.027 f
  U2750/Y (NOR2X4MTR)                                    0.078      1.105 r
  U2718/Y (CLKNAND2X4MTR)                                0.051      1.156 f
  U16262/Y (NOR3X4MTR)                                   0.105      1.261 r
  U4810/Y (NOR2X3MTR)                                    0.040      1.301 f
  U4805/Y (NOR2X3MTR)                                    0.064      1.365 r
  U11428/Y (NOR2X1MTR)                                   0.044      1.410 f
  PIM_result_reg_318_/D (DFFRHQX4MTR)                    0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_318_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_62_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U11050/Y (INVX4MTR)                                    0.045      0.554 r
  U1009/Y (CLKNAND2X2MTR)                                0.054      0.608 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.658 r
  U12172/Y (INVX2MTR)                                    0.064      0.722 f
  U10698/Y (AND2X4MTR)                                   0.087      0.809 f
  U8186/Y (CLKNAND2X4MTR)                                0.042      0.851 r
  U7658/Y (NOR2X3MTR)                                    0.033      0.884 f
  U10689/Y (NAND2X3MTR)                                  0.060      0.944 r
  U4850/Y (NAND3BX4MTR)                                  0.083      1.027 f
  U2750/Y (NOR2X4MTR)                                    0.078      1.105 r
  U2718/Y (CLKNAND2X4MTR)                                0.051      1.156 f
  U16262/Y (NOR3X4MTR)                                   0.105      1.261 r
  U4810/Y (NOR2X3MTR)                                    0.040      1.301 f
  U4805/Y (NOR2X3MTR)                                    0.064      1.365 r
  U4241/Y (NOR2X1MTR)                                    0.044      1.410 f
  PIM_result_reg_62_/D (DFFRHQX4MTR)                     0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_62_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U7004/Y (BUFX16MTR)                                    0.089      0.343 r
  U1716/Y (INVX10MTR)                                    0.032      0.374 f
  U3499/Y (CLKNAND2X2MTR)                                0.030      0.405 r
  U8483/Y (INVX2MTR)                                     0.032      0.437 f
  U10774/Y (NOR3X4MTR)                                   0.113      0.550 r
  U2552/Y (OAI21X6MTR)                                   0.079      0.629 f
  U2548/Y (INVX4MTR)                                     0.041      0.669 r
  U2256/Y (NAND2X6MTR)                                   0.043      0.712 f
  U3198/Y (AOI21X4MTR)                                   0.098      0.810 r
  U13404/Y (OAI21X8MTR)                                  0.073      0.883 f
  U9057/Y (NAND2X8MTR)                                   0.046      0.929 r
  U1853/Y (NAND2X8MTR)                                   0.053      0.982 f
  U9064/Y (AOI21X2MTR)                                   0.083      1.065 r
  U2764/Y (XNOR2X2MTR)                                   0.092      1.157 r
  U1304/Y (OAI22X4MTR)                                   0.078      1.235 f
  U1327/Y (AOI21X4MTR)                                   0.093      1.327 r
  U16142/Y (OAI22X2MTR)                                  0.059      1.386 f
  U0_BANK_TOP/vACC_3_reg_7__10_/D (DFFRHQX2MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U1357/Y (BUFX14MTR)                                    0.099      0.375 f
  U1660/Y (INVX8MTR)                                     0.030      0.404 r
  U19488/Y (CLKNAND2X2MTR)                               0.034      0.438 f
  U1035/Y (OAI2B1X1MTR)                                  0.033      0.471 r
  U11378/Y (NAND2BX2MTR)                                 0.080      0.551 r
  U16335/Y (OAI2BB1X4MTR)                                0.113      0.665 r
  U6556/Y (NOR2X4MTR)                                    0.043      0.708 f
  U2437/Y (OR2X4MTR)                                     0.095      0.803 f
  U9241/Y (NOR2BX4MTR)                                   0.068      0.871 r
  U2197/Y (NAND2X6MTR)                                   0.072      0.944 f
  U1565/Y (NAND2X12MTR)                                  0.050      0.994 r
  U2579/Y (AOI21X4MTR)                                   0.052      1.046 f
  U2383/Y (XNOR2X2MTR)                                   0.077      1.123 f
  U12471/Y (NAND2X3MTR)                                  0.045      1.168 r
  U182/Y (NAND3X4MTR)                                    0.084      1.252 f
  U1601/Y (OAI21X6MTR)                                   0.093      1.345 r
  U11349/Y (OAI22X2MTR)                                  0.057      1.401 f
  U0_BANK_TOP/vACC_0_reg_2__3_/D (DFFRHQX4MTR)           0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U4700/Y (INVX14MTR)                                    0.039      0.307 f
  U9303/Y (INVX18MTR)                                    0.034      0.341 r
  U7318/Y (INVX12MTR)                                    0.024      0.365 f
  U8470/Y (AOI21X2MTR)                                   0.079      0.444 r
  U4455/Y (CLKNAND2X4MTR)                                0.059      0.503 f
  U9331/Y (NAND2X2MTR)                                   0.043      0.547 r
  U4058/Y (INVX3MTR)                                     0.044      0.590 f
  U612/Y (NOR2X2MTR)                                     0.111      0.702 r
  U8895/Y (OAI21X2MTR)                                   0.087      0.789 f
  U536/Y (AOI21X4MTR)                                    0.091      0.880 r
  U6562/Y (OAI21X1MTR)                                   0.097      0.978 f
  U10497/Y (AOI21X2MTR)                                  0.090      1.068 r
  U217/Y (NAND3BX2MTR)                                   0.108      1.176 f
  U12920/Y (NAND3X4MTR)                                  0.073      1.250 r
  U19233/Y (OAI2B2X2MTR)                                 0.106      1.356 r
  U0_BANK_TOP/vACC_0_reg_2__14_/D (DFFRHQX1MTR)          0.000      1.356 r
  data arrival time                                                 1.356

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__14_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.356
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.127      0.127 r
  U1398/Y (BUFX5MTR)                                     0.093      0.220 r
  U10146/Y (NOR2X6MTR)                                   0.048      0.268 f
  U4170/Y (INVX4MTR)                                     0.035      0.302 r
  U3512/Y (INVX2MTR)                                     0.034      0.337 f
  U3532/Y (AOI22X2MTR)                                   0.087      0.424 r
  U4153/Y (OAI2B11X2MTR)                                 0.123      0.546 f
  U1742/Y (INVX2MTR)                                     0.079      0.626 r
  U833/Y (NAND2X2MTR)                                    0.075      0.701 f
  U7338/Y (CLKNAND2X2MTR)                                0.059      0.760 r
  U7286/Y (NAND2BX4MTR)                                  0.075      0.835 r
  U8534/Y (NAND2X4MTR)                                   0.062      0.897 f
  U8738/Y (INVX2MTR)                                     0.055      0.952 r
  U9572/Y (OAI21X2MTR)                                   0.050      1.002 f
  U9519/Y (CLKNAND2X2MTR)                                0.037      1.039 r
  U10390/Y (CLKNAND2X2MTR)                               0.045      1.084 f
  U5163/Y (AOI21X2MTR)                                   0.063      1.148 r
  U8639/Y (NAND2X2MTR)                                   0.059      1.207 f
  U5975/Y (CLKNAND2X2MTR)                                0.049      1.256 r
  U10098/Y (OAI22X4MTR)                                  0.061      1.317 f
  U11372/Y (OAI22X2MTR)                                  0.061      1.378 r
  U0_BANK_TOP/vACC_3_reg_5__4_/D (DFFRHQX4MTR)           0.000      1.378 r
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U493/Y (NOR2X2MTR)                                     0.063      0.732 f
  U16654/Y (NOR2X3MTR)                                   0.081      0.814 r
  U2411/Y (NAND2X2MTR)                                   0.078      0.892 f
  U12295/Y (OA21X8MTR)                                   0.152      1.044 f
  U2201/Y (NAND2X8MTR)                                   0.047      1.091 r
  U7598/Y (NAND2X8MTR)                                   0.049      1.141 f
  U4260/Y (NAND3X2MTR)                                   0.062      1.203 r
  U10275/Y (OAI2B1X4MTR)                                 0.066      1.269 f
  U8610/Y (OAI22X2MTR)                                   0.056      1.325 r
  U0_BANK_TOP/vACC_1_reg_2__21_/D (DFFRQX4MTR)           0.000      1.325 r
  data arrival time                                                 1.325

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__21_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.182      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.325
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U5726/Y (BUFX4MTR)                                     0.099      0.377 r
  U4691/Y (NAND2X2MTR)                                   0.043      0.420 f
  U13022/Y (NOR2BX2MTR)                                  0.084      0.504 f
  U4102/Y (OAI2BB1X4MTR)                                 0.084      0.588 f
  U7331/Y (NAND2X6MTR)                                   0.051      0.639 r
  U9832/Y (NAND2X4MTR)                                   0.063      0.702 f
  U548/Y (INVX4MTR)                                      0.038      0.740 r
  U12573/Y (AOI21X4MTR)                                  0.032      0.772 f
  U5168/Y (OAI21X6MTR)                                   0.092      0.865 r
  U514/Y (NAND2X6MTR)                                    0.063      0.927 f
  U1805/Y (NAND2X12MTR)                                  0.050      0.977 r
  U460/Y (INVX10MTR)                                     0.032      1.009 f
  U9490/Y (NOR2X6MTR)                                    0.048      1.057 r
  U10353/Y (MXI2X4MTR)                                   0.077      1.134 r
  U1523/Y (OAI22X4MTR)                                   0.060      1.194 f
  U10282/Y (NOR2X4MTR)                                   0.080      1.274 r
  U15935/Y (BUFX4MTR)                                    0.092      1.365 r
  U9308/Y (OAI22X2MTR)                                   0.043      1.408 f
  U0_BANK_TOP/vACC_1_reg_1__11_/D (DFFRHQX4MTR)          0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U9448/Y (OAI21X8MTR)                                   0.099      0.962 r
  U10172/Y (AOI21X8MTR)                                  0.064      1.027 f
  U16600/Y (OR2X8MTR)                                    0.106      1.133 f
  U10225/Y (INVX8MTR)                                    0.067      1.200 r
  U2063/Y (CLKNAND2X2MTR)                                0.060      1.260 f
  U10098/Y (OAI22X4MTR)                                  0.081      1.341 r
  U13008/Y (OAI22X2MTR)                                  0.064      1.405 f
  U0_BANK_TOP/vACC_0_reg_5__4_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U493/Y (NOR2X2MTR)                                     0.063      0.732 f
  U16654/Y (NOR2X3MTR)                                   0.081      0.814 r
  U2411/Y (NAND2X2MTR)                                   0.078      0.892 f
  U12295/Y (OA21X8MTR)                                   0.152      1.044 f
  U2201/Y (NAND2X8MTR)                                   0.047      1.091 r
  U16329/Y (NAND3BX4MTR)                                 0.065      1.156 f
  U7578/Y (OAI2BB1X2MTR)                                 0.111      1.267 f
  U2636/Y (OAI22X1MTR)                                   0.058      1.325 r
  U0_BANK_TOP/vACC_3_reg_2__17_/D (DFFRQX4MTR)           0.000      1.325 r
  data arrival time                                                 1.325

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__17_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.182      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.325
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U9448/Y (OAI21X8MTR)                                   0.099      0.962 r
  U10172/Y (AOI21X8MTR)                                  0.064      1.027 f
  U16600/Y (OR2X8MTR)                                    0.106      1.133 f
  U10225/Y (INVX8MTR)                                    0.067      1.200 r
  U2063/Y (CLKNAND2X2MTR)                                0.060      1.260 f
  U10098/Y (OAI22X4MTR)                                  0.081      1.341 r
  U13021/Y (OAI22X2MTR)                                  0.064      1.405 f
  U0_BANK_TOP/vACC_2_reg_5__4_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U9107/Y (CLKNAND2X2MTR)                                0.048      0.485 f
  U3339/Y (NAND4X4MTR)                                   0.047      0.532 r
  U9477/Y (NAND2X2MTR)                                   0.063      0.595 f
  U9000/Y (NAND2X2MTR)                                   0.078      0.673 r
  U9808/Y (NAND2X2MTR)                                   0.098      0.772 f
  U5018/Y (NOR2X4MTR)                                    0.087      0.859 r
  U5460/Y (AND2X1MTR)                                    0.108      0.967 r
  U2905/Y (CLKNAND2X2MTR)                                0.044      1.011 f
  U198/Y (OA21X4MTR)                                     0.137      1.148 f
  U9392/Y (CLKNAND2X2MTR)                                0.048      1.196 r
  U5156/Y (CLKNAND2X4MTR)                                0.054      1.250 f
  U2676/Y (NOR2X4MTR)                                    0.065      1.315 r
  U6500/Y (OAI22X1MTR)                                   0.071      1.385 f
  U0_BANK_TOP/vACC_1_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U1357/Y (BUFX14MTR)                                    0.099      0.375 f
  U1660/Y (INVX8MTR)                                     0.030      0.404 r
  U19488/Y (CLKNAND2X2MTR)                               0.034      0.438 f
  U1035/Y (OAI2B1X1MTR)                                  0.033      0.471 r
  U11378/Y (NAND2BX2MTR)                                 0.080      0.551 r
  U16335/Y (OAI2BB1X4MTR)                                0.113      0.665 r
  U6556/Y (NOR2X4MTR)                                    0.043      0.708 f
  U2437/Y (OR2X4MTR)                                     0.095      0.803 f
  U9241/Y (NOR2BX4MTR)                                   0.068      0.871 r
  U2197/Y (NAND2X6MTR)                                   0.072      0.944 f
  U1479/Y (NAND2X8MTR)                                   0.049      0.992 r
  U350/Y (AOI21X3MTR)                                    0.052      1.044 f
  U8690/Y (XNOR2X2MTR)                                   0.077      1.121 f
  U11064/Y (CLKNAND2X4MTR)                               0.046      1.167 r
  U178/Y (NAND3X6MTR)                                    0.075      1.242 f
  U5050/Y (OAI2B2X1MTR)                                  0.143      1.384 f
  U0_BANK_TOP/vACC_3_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U1597/Y (INVX16MTR)                                    0.043      0.370 r
  U1231/Y (INVX10MTR)                                    0.034      0.403 f
  U4120/Y (NOR2BX4MTR)                                   0.050      0.454 r
  U10267/Y (NAND3BX4MTR)                                 0.077      0.531 r
  U7389/Y (NAND2X2MTR)                                   0.070      0.601 f
  U8301/Y (NAND2BX4MTR)                                  0.107      0.707 f
  U11102/Y (OAI2BB1X2MTR)                                0.090      0.797 f
  U16695/Y (OAI21BX4MTR)                                 0.099      0.896 f
  U9590/Y (INVX2MTR)                                     0.062      0.959 r
  U8107/Y (NOR2X2MTR)                                    0.043      1.002 f
  U2567/Y (NOR2BX4MTR)                                   0.061      1.063 r
  U2566/Y (OAI2BB1X4MTR)                                 0.057      1.120 f
  U1313/Y (NAND3X8MTR)                                   0.055      1.175 r
  U12035/Y (CLKNAND2X2MTR)                               0.054      1.229 f
  U10262/Y (CLKNAND2X4MTR)                               0.040      1.268 r
  U3677/Y (INVX2MTR)                                     0.052      1.320 f
  U17406/Y (OAI22X2MTR)                                  0.057      1.378 r
  U0_BANK_TOP/vACC_0_reg_6__21_/D (DFFRHQX2MTR)          0.000      1.378 r
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U1597/Y (INVX16MTR)                                    0.043      0.370 r
  U1231/Y (INVX10MTR)                                    0.034      0.403 f
  U4120/Y (NOR2BX4MTR)                                   0.050      0.454 r
  U10267/Y (NAND3BX4MTR)                                 0.077      0.531 r
  U7389/Y (NAND2X2MTR)                                   0.070      0.601 f
  U8301/Y (NAND2BX4MTR)                                  0.107      0.707 f
  U11102/Y (OAI2BB1X2MTR)                                0.090      0.797 f
  U16695/Y (OAI21BX4MTR)                                 0.099      0.896 f
  U9590/Y (INVX2MTR)                                     0.062      0.959 r
  U8107/Y (NOR2X2MTR)                                    0.043      1.002 f
  U2567/Y (NOR2BX4MTR)                                   0.061      1.063 r
  U2566/Y (OAI2BB1X4MTR)                                 0.057      1.120 f
  U1313/Y (NAND3X8MTR)                                   0.055      1.175 r
  U12035/Y (CLKNAND2X2MTR)                               0.054      1.229 f
  U10262/Y (CLKNAND2X4MTR)                               0.040      1.268 r
  U3677/Y (INVX2MTR)                                     0.052      1.320 f
  U17405/Y (OAI22X2MTR)                                  0.057      1.378 r
  U0_BANK_TOP/vACC_3_reg_6__21_/D (DFFRHQX2MTR)          0.000      1.378 r
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U7004/Y (BUFX16MTR)                                    0.089      0.343 r
  U1716/Y (INVX10MTR)                                    0.032      0.374 f
  U3499/Y (CLKNAND2X2MTR)                                0.030      0.405 r
  U8483/Y (INVX2MTR)                                     0.032      0.437 f
  U10774/Y (NOR3X4MTR)                                   0.113      0.550 r
  U2552/Y (OAI21X6MTR)                                   0.079      0.629 f
  U2548/Y (INVX4MTR)                                     0.041      0.669 r
  U2256/Y (NAND2X6MTR)                                   0.043      0.712 f
  U3198/Y (AOI21X4MTR)                                   0.098      0.810 r
  U13404/Y (OAI21X8MTR)                                  0.073      0.883 f
  U9057/Y (NAND2X8MTR)                                   0.046      0.929 r
  U1853/Y (NAND2X8MTR)                                   0.053      0.982 f
  U9064/Y (AOI21X2MTR)                                   0.083      1.065 r
  U2764/Y (XNOR2X2MTR)                                   0.092      1.157 r
  U1304/Y (OAI22X4MTR)                                   0.078      1.235 f
  U1985/Y (OAI21X3MTR)                                   0.108      1.343 r
  U17316/Y (OAI22X2MTR)                                  0.062      1.405 f
  U0_BANK_TOP/vACC_1_reg_7__2_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U1597/Y (INVX16MTR)                                    0.043      0.370 r
  U1231/Y (INVX10MTR)                                    0.034      0.403 f
  U4120/Y (NOR2BX4MTR)                                   0.050      0.454 r
  U10267/Y (NAND3BX4MTR)                                 0.077      0.531 r
  U7389/Y (NAND2X2MTR)                                   0.070      0.601 f
  U8301/Y (NAND2BX4MTR)                                  0.107      0.707 f
  U11102/Y (OAI2BB1X2MTR)                                0.090      0.797 f
  U16695/Y (OAI21BX4MTR)                                 0.099      0.896 f
  U9590/Y (INVX2MTR)                                     0.062      0.959 r
  U8107/Y (NOR2X2MTR)                                    0.043      1.002 f
  U2567/Y (NOR2BX4MTR)                                   0.061      1.063 r
  U2566/Y (OAI2BB1X4MTR)                                 0.057      1.120 f
  U1313/Y (NAND3X8MTR)                                   0.055      1.175 r
  U12035/Y (CLKNAND2X2MTR)                               0.054      1.229 f
  U10262/Y (CLKNAND2X4MTR)                               0.040      1.268 r
  U3677/Y (INVX2MTR)                                     0.052      1.320 f
  U17491/Y (OAI22X2MTR)                                  0.057      1.378 r
  U0_BANK_TOP/vACC_1_reg_6__21_/D (DFFRHQX2MTR)          0.000      1.378 r
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U1785/Y (OAI21X8MTR)                                   0.071      0.952 f
  U1783/Y (AOI21X4MTR)                                   0.086      1.038 r
  U6408/Y (XNOR2X2MTR)                                   0.112      1.150 r
  U2612/Y (OAI211X8MTR)                                  0.110      1.260 f
  U99/Y (MXI2X6MTR)                                      0.086      1.346 r
  U10277/Y (OAI22X2MTR)                                  0.058      1.404 f
  U0_BANK_TOP/vACC_1_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U1126/Y (OAI2BB1X4MTR)                                 0.087      0.524 r
  U11235/Y (OAI21X4MTR)                                  0.056      0.580 f
  U8850/Y (NAND2X6MTR)                                   0.050      0.630 r
  U7061/Y (NAND2X4MTR)                                   0.051      0.681 f
  U5597/Y (NAND3X2MTR)                                   0.048      0.729 r
  U6563/Y (OAI21X3MTR)                                   0.053      0.782 f
  U11970/Y (OAI2BB1X4MTR)                                0.087      0.869 f
  U3227/Y (INVX4MTR)                                     0.043      0.913 r
  U9187/Y (NAND2X8MTR)                                   0.052      0.965 f
  U7088/Y (AOI21X1MTR)                                   0.087      1.052 r
  U10361/Y (XNOR2X1MTR)                                  0.085      1.137 r
  U16269/Y (NAND2X2MTR)                                  0.070      1.207 f
  U13087/Y (NAND2X2MTR)                                  0.059      1.266 r
  U2656/Y (NOR2X4MTR)                                    0.037      1.303 f
  U17501/Y (OAI22X2MTR)                                  0.053      1.355 r
  U0_BANK_TOP/vACC_1_reg_3__13_/D (DFFRHQX1MTR)          0.000      1.355 r
  data arrival time                                                 1.355

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__13_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.355
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U2008/Y (INVX6MTR)                                     0.037      0.372 f
  U8665/Y (CLKNAND2X2MTR)                                0.032      0.404 r
  U9103/Y (NAND4X2MTR)                                   0.100      0.503 f
  U2462/Y (NAND2X4MTR)                                   0.059      0.563 r
  U1581/Y (CLKNAND2X4MTR)                                0.067      0.630 f
  U1421/Y (INVX4MTR)                                     0.039      0.669 r
  U7346/Y (NAND2X4MTR)                                   0.044      0.713 f
  U6511/Y (INVX4MTR)                                     0.038      0.750 r
  U10047/Y (NOR2X4MTR)                                   0.025      0.775 f
  U1526/Y (OAI2BB1X4MTR)                                 0.086      0.861 f
  U632/Y (NAND2X6MTR)                                    0.047      0.908 r
  U554/Y (NAND2X6MTR)                                    0.059      0.967 f
  U2022/Y (CLKNAND2X4MTR)                                0.043      1.010 r
  U2184/Y (NAND2X4MTR)                                   0.036      1.046 f
  U8660/Y (XNOR2X2MTR)                                   0.070      1.116 f
  U6821/Y (NOR2X4MTR)                                    0.070      1.185 r
  U10464/Y (NOR2X4MTR)                                   0.042      1.228 f
  U2431/Y (OAI21X6MTR)                                   0.073      1.301 r
  U8297/Y (NAND2X2MTR)                                   0.051      1.352 f
  U16317/Y (OAI2BB1X2MTR)                                0.040      1.392 r
  U0_BANK_TOP/vACC_2_reg_3__1_/D (DFFRHQX4MTR)           0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U1126/Y (OAI2BB1X4MTR)                                 0.087      0.524 r
  U11235/Y (OAI21X4MTR)                                  0.056      0.580 f
  U8850/Y (NAND2X6MTR)                                   0.050      0.630 r
  U7061/Y (NAND2X4MTR)                                   0.051      0.681 f
  U5597/Y (NAND3X2MTR)                                   0.048      0.729 r
  U6563/Y (OAI21X3MTR)                                   0.053      0.782 f
  U11970/Y (OAI2BB1X4MTR)                                0.087      0.869 f
  U3227/Y (INVX4MTR)                                     0.043      0.913 r
  U9187/Y (NAND2X8MTR)                                   0.052      0.965 f
  U7088/Y (AOI21X1MTR)                                   0.087      1.052 r
  U10361/Y (XNOR2X1MTR)                                  0.085      1.137 r
  U16269/Y (NAND2X2MTR)                                  0.070      1.207 f
  U13087/Y (NAND2X2MTR)                                  0.059      1.266 r
  U2656/Y (NOR2X4MTR)                                    0.037      1.303 f
  U17418/Y (OAI22X2MTR)                                  0.053      1.355 r
  U0_BANK_TOP/vACC_3_reg_3__13_/D (DFFRHQX1MTR)          0.000      1.355 r
  data arrival time                                                 1.355

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__13_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.355
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U8921/Y (BUFX16MTR)                                    0.102      0.377 f
  U1752/Y (INVX8MTR)                                     0.038      0.416 r
  U10254/Y (OAI2BB1X2MTR)                                0.091      0.507 r
  U9369/Y (NAND2BX2MTR)                                  0.054      0.561 f
  U4272/Y (OAI211X4MTR)                                  0.058      0.618 r
  U3242/Y (NAND3X3MTR)                                   0.116      0.734 f
  U2325/Y (INVX2MTR)                                     0.107      0.841 r
  U5930/Y (NAND4X4MTR)                                   0.105      0.946 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.022 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.093 f
  U1782/Y (NAND2X6MTR)                                   0.053      1.146 r
  U13335/Y (NOR2X12MTR)                                  0.035      1.182 f
  U10011/Y (INVX12MTR)                                   0.041      1.223 r
  U2478/Y (CLKNAND2X4MTR)                                0.044      1.267 f
  U13331/Y (AOI21X6MTR)                                  0.083      1.350 r
  U17253/Y (OAI22X2MTR)                                  0.055      1.405 f
  U0_BANK_TOP/vACC_2_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U5726/Y (BUFX4MTR)                                     0.099      0.377 r
  U4691/Y (NAND2X2MTR)                                   0.043      0.420 f
  U13022/Y (NOR2BX2MTR)                                  0.084      0.504 f
  U4102/Y (OAI2BB1X4MTR)                                 0.084      0.588 f
  U7331/Y (NAND2X6MTR)                                   0.051      0.639 r
  U9832/Y (NAND2X4MTR)                                   0.063      0.702 f
  U548/Y (INVX4MTR)                                      0.038      0.740 r
  U12573/Y (AOI21X4MTR)                                  0.032      0.772 f
  U5168/Y (OAI21X6MTR)                                   0.092      0.865 r
  U514/Y (NAND2X6MTR)                                    0.063      0.927 f
  U1805/Y (NAND2X12MTR)                                  0.050      0.977 r
  U460/Y (INVX10MTR)                                     0.032      1.009 f
  U9490/Y (NOR2X6MTR)                                    0.048      1.057 r
  U10353/Y (MXI2X4MTR)                                   0.077      1.134 r
  U1523/Y (OAI22X4MTR)                                   0.060      1.194 f
  U10282/Y (NOR2X4MTR)                                   0.080      1.274 r
  U15935/Y (BUFX4MTR)                                    0.092      1.365 r
  U10210/Y (OAI22X2MTR)                                  0.043      1.408 f
  U0_BANK_TOP/vACC_3_reg_1__11_/D (DFFRHQX4MTR)          0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U15989/Y (CLKNAND2X16MTR)                              0.052      0.289 f
  U1868/Y (INVX12MTR)                                    0.042      0.331 r
  U1174/Y (INVX14MTR)                                    0.035      0.367 f
  U8114/Y (INVX8MTR)                                     0.034      0.401 r
  U12591/Y (NAND2X12MTR)                                 0.046      0.447 f
  U15949/Y (NOR2X3MTR)                                   0.074      0.521 r
  U12407/Y (XNOR2X2MTR)                                  0.120      0.641 r
  U10414/Y (XNOR2X4MTR)                                  0.152      0.793 r
  U10411/Y (XNOR2X8MTR)                                  0.117      0.910 r
  U16228/Y (XNOR2X8MTR)                                  0.106      1.015 r
  U1930/Y (NOR2X8MTR)                                    0.044      1.060 f
  U7027/Y (OAI21X8MTR)                                   0.089      1.149 r
  U9391/Y (AOI21X8MTR)                                   0.066      1.215 f
  U15952/Y (XNOR2X1MTR)                                  0.107      1.322 f
  U15549/Y (NOR2X1MTR)                                   0.062      1.384 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U5726/Y (BUFX4MTR)                                     0.099      0.377 r
  U4691/Y (NAND2X2MTR)                                   0.043      0.420 f
  U13022/Y (NOR2BX2MTR)                                  0.084      0.504 f
  U4102/Y (OAI2BB1X4MTR)                                 0.084      0.588 f
  U7331/Y (NAND2X6MTR)                                   0.051      0.639 r
  U9832/Y (NAND2X4MTR)                                   0.063      0.702 f
  U548/Y (INVX4MTR)                                      0.038      0.740 r
  U12573/Y (AOI21X4MTR)                                  0.032      0.772 f
  U5168/Y (OAI21X6MTR)                                   0.092      0.865 r
  U514/Y (NAND2X6MTR)                                    0.063      0.927 f
  U1805/Y (NAND2X12MTR)                                  0.050      0.977 r
  U460/Y (INVX10MTR)                                     0.032      1.009 f
  U9490/Y (NOR2X6MTR)                                    0.048      1.057 r
  U10353/Y (MXI2X4MTR)                                   0.077      1.134 r
  U1523/Y (OAI22X4MTR)                                   0.060      1.194 f
  U10282/Y (NOR2X4MTR)                                   0.080      1.274 r
  U15935/Y (BUFX4MTR)                                    0.092      1.365 r
  U17372/Y (OAI22X2MTR)                                  0.043      1.408 f
  U0_BANK_TOP/vACC_2_reg_1__11_/D (DFFRHQX4MTR)          0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U10033/Y (INVX5MTR)                                    0.042      0.159 r
  U1367/Y (INVX4MTR)                                     0.041      0.199 f
  U13723/Y (NOR2BX4MTR)                                  0.090      0.289 r
  U5907/Y (AOI22X1MTR)                                   0.111      0.400 f
  U2557/Y (AND4X4MTR)                                    0.136      0.536 f
  U5187/Y (NAND2X4MTR)                                   0.042      0.578 r
  U4639/Y (INVX3MTR)                                     0.033      0.611 f
  U6151/Y (INVX2MTR)                                     0.043      0.654 r
  U5597/Y (NAND3X2MTR)                                   0.077      0.731 f
  U6563/Y (OAI21X3MTR)                                   0.052      0.783 r
  U11970/Y (OAI2BB1X4MTR)                                0.106      0.889 r
  U3227/Y (INVX4MTR)                                     0.035      0.924 f
  U9187/Y (NAND2X8MTR)                                   0.042      0.966 r
  U2433/Y (OAI2BB1X4MTR)                                 0.088      1.054 r
  U2485/Y (XNOR2X2MTR)                                   0.070      1.124 r
  U4844/Y (NAND2X3MTR)                                   0.061      1.186 f
  U9944/Y (OAI2B11X4MTR)                                 0.060      1.246 r
  U2650/Y (INVX2MTR)                                     0.067      1.313 f
  U17342/Y (OAI22X2MTR)                                  0.063      1.376 r
  U0_BANK_TOP/vACC_3_reg_3__14_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U4265/Y (CLKNAND2X4MTR)                                0.045      0.608 f
  U1038/Y (NAND2X6MTR)                                   0.048      0.656 r
  U980/Y (NAND2X4MTR)                                    0.053      0.709 f
  U9176/Y (CLKNAND2X4MTR)                                0.039      0.749 r
  U3579/Y (NAND2X4MTR)                                   0.035      0.784 f
  U5175/Y (INVX1MTR)                                     0.030      0.815 r
  U5188/Y (INVX1MTR)                                     0.037      0.851 f
  U14768/Y (AOI21X1MTR)                                  0.072      0.923 r
  U1493/Y (OAI2B1X2MTR)                                  0.058      0.982 f
  U9514/Y (XNOR2X1MTR)                                   0.077      1.059 f
  U10396/Y (AOI22X2MTR)                                  0.103      1.161 r
  U136/Y (OAI21X2MTR)                                    0.072      1.233 f
  U9336/Y (OAI22X2MTR)                                   0.108      1.341 r
  U16107/Y (OAI22X2MTR)                                  0.064      1.405 f
  U0_BANK_TOP/vACC_0_reg_1__7_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.127      0.127 r
  U1398/Y (BUFX5MTR)                                     0.093      0.220 r
  U10146/Y (NOR2X6MTR)                                   0.048      0.268 f
  U4170/Y (INVX4MTR)                                     0.035      0.302 r
  U3512/Y (INVX2MTR)                                     0.034      0.337 f
  U3532/Y (AOI22X2MTR)                                   0.087      0.424 r
  U4153/Y (OAI2B11X2MTR)                                 0.123      0.546 f
  U1742/Y (INVX2MTR)                                     0.079      0.626 r
  U3974/Y (NOR2X4MTR)                                    0.045      0.670 f
  U4908/Y (NOR2X3MTR)                                    0.086      0.757 r
  U7303/Y (NAND2X2MTR)                                   0.086      0.843 f
  U9656/Y (NOR2X1MTR)                                    0.080      0.923 r
  U13245/Y (NAND2BX1MTR)                                 0.077      0.999 r
  U1611/Y (AOI2BB1X2MTR)                                 0.109      1.108 r
  U10786/Y (OAI211X4MTR)                                 0.089      1.198 f
  U8915/Y (NAND3X4MTR)                                   0.067      1.264 r
  U3689/Y (INVX1MTR)                                     0.039      1.304 f
  U8486/Y (OAI22X1MTR)                                   0.053      1.356 r
  U0_BANK_TOP/vACC_1_reg_5__14_/D (DFFRHQX1MTR)          0.000      1.356 r
  data arrival time                                                 1.356

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__14_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.150      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.356
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U4265/Y (CLKNAND2X4MTR)                                0.045      0.608 f
  U1038/Y (NAND2X6MTR)                                   0.048      0.656 r
  U980/Y (NAND2X4MTR)                                    0.053      0.709 f
  U9176/Y (CLKNAND2X4MTR)                                0.039      0.749 r
  U3579/Y (NAND2X4MTR)                                   0.035      0.784 f
  U5175/Y (INVX1MTR)                                     0.030      0.815 r
  U5188/Y (INVX1MTR)                                     0.037      0.851 f
  U14768/Y (AOI21X1MTR)                                  0.072      0.923 r
  U1493/Y (OAI2B1X2MTR)                                  0.058      0.982 f
  U9514/Y (XNOR2X1MTR)                                   0.077      1.059 f
  U10396/Y (AOI22X2MTR)                                  0.103      1.161 r
  U136/Y (OAI21X2MTR)                                    0.072      1.233 f
  U9336/Y (OAI22X2MTR)                                   0.108      1.341 r
  U1774/Y (OAI22X2MTR)                                   0.064      1.405 f
  U0_BANK_TOP/vACC_3_reg_1__7_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U9107/Y (CLKNAND2X2MTR)                                0.048      0.485 f
  U3339/Y (NAND4X4MTR)                                   0.047      0.532 r
  U9477/Y (NAND2X2MTR)                                   0.063      0.595 f
  U9000/Y (NAND2X2MTR)                                   0.078      0.673 r
  U9808/Y (NAND2X2MTR)                                   0.098      0.772 f
  U5018/Y (NOR2X4MTR)                                    0.087      0.859 r
  U5460/Y (AND2X1MTR)                                    0.108      0.967 r
  U2905/Y (CLKNAND2X2MTR)                                0.044      1.011 f
  U198/Y (OA21X4MTR)                                     0.137      1.148 f
  U9392/Y (CLKNAND2X2MTR)                                0.048      1.196 r
  U5156/Y (CLKNAND2X4MTR)                                0.054      1.250 f
  U2676/Y (NOR2X4MTR)                                    0.065      1.315 r
  U6506/Y (OAI22X1MTR)                                   0.071      1.385 f
  U0_BANK_TOP/vACC_2_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U1357/Y (BUFX14MTR)                                    0.099      0.375 f
  U1660/Y (INVX8MTR)                                     0.030      0.404 r
  U19488/Y (CLKNAND2X2MTR)                               0.034      0.438 f
  U1035/Y (OAI2B1X1MTR)                                  0.033      0.471 r
  U11378/Y (NAND2BX2MTR)                                 0.080      0.551 r
  U16335/Y (OAI2BB1X4MTR)                                0.113      0.665 r
  U6556/Y (NOR2X4MTR)                                    0.043      0.708 f
  U2437/Y (OR2X4MTR)                                     0.095      0.803 f
  U9241/Y (NOR2BX4MTR)                                   0.068      0.871 r
  U2197/Y (NAND2X6MTR)                                   0.072      0.944 f
  U1479/Y (NAND2X8MTR)                                   0.049      0.992 r
  U350/Y (AOI21X3MTR)                                    0.052      1.044 f
  U8690/Y (XNOR2X2MTR)                                   0.077      1.121 f
  U11064/Y (CLKNAND2X4MTR)                               0.046      1.167 r
  U178/Y (NAND3X6MTR)                                    0.075      1.242 f
  U5052/Y (OAI2B2X1MTR)                                  0.143      1.384 f
  U0_BANK_TOP/vACC_1_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U7004/Y (BUFX16MTR)                                    0.089      0.343 r
  U1716/Y (INVX10MTR)                                    0.032      0.374 f
  U3499/Y (CLKNAND2X2MTR)                                0.030      0.405 r
  U8483/Y (INVX2MTR)                                     0.032      0.437 f
  U10774/Y (NOR3X4MTR)                                   0.113      0.550 r
  U2552/Y (OAI21X6MTR)                                   0.079      0.629 f
  U2548/Y (INVX4MTR)                                     0.041      0.669 r
  U2256/Y (NAND2X6MTR)                                   0.043      0.712 f
  U3198/Y (AOI21X4MTR)                                   0.098      0.810 r
  U13404/Y (OAI21X8MTR)                                  0.073      0.883 f
  U9057/Y (NAND2X8MTR)                                   0.046      0.929 r
  U1853/Y (NAND2X8MTR)                                   0.053      0.982 f
  U9064/Y (AOI21X2MTR)                                   0.083      1.065 r
  U2764/Y (XNOR2X2MTR)                                   0.092      1.157 r
  U1304/Y (OAI22X4MTR)                                   0.078      1.235 f
  U1985/Y (OAI21X3MTR)                                   0.108      1.343 r
  U17263/Y (OAI22X2MTR)                                  0.062      1.405 f
  U0_BANK_TOP/vACC_0_reg_7__2_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U8921/Y (BUFX16MTR)                                    0.102      0.377 f
  U1752/Y (INVX8MTR)                                     0.038      0.416 r
  U10254/Y (OAI2BB1X2MTR)                                0.091      0.507 r
  U9369/Y (NAND2BX2MTR)                                  0.054      0.561 f
  U4272/Y (OAI211X4MTR)                                  0.058      0.618 r
  U3242/Y (NAND3X3MTR)                                   0.116      0.734 f
  U2325/Y (INVX2MTR)                                     0.107      0.841 r
  U5930/Y (NAND4X4MTR)                                   0.105      0.946 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.022 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.093 f
  U1782/Y (NAND2X6MTR)                                   0.053      1.146 r
  U13335/Y (NOR2X12MTR)                                  0.035      1.182 f
  U10011/Y (INVX12MTR)                                   0.041      1.223 r
  U2478/Y (CLKNAND2X4MTR)                                0.044      1.267 f
  U13331/Y (AOI21X6MTR)                                  0.083      1.350 r
  U17251/Y (OAI22X2MTR)                                  0.055      1.405 f
  U0_BANK_TOP/vACC_0_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U19488/Y (CLKNAND2X2MTR)                               0.025      0.382 r
  U1035/Y (OAI2B1X1MTR)                                  0.057      0.439 f
  U11378/Y (NAND2BX2MTR)                                 0.103      0.541 f
  U16335/Y (OAI2BB1X4MTR)                                0.107      0.648 f
  U6560/Y (CLKNAND2X2MTR)                                0.078      0.727 r
  U2799/Y (OAI21X6MTR)                                   0.070      0.797 f
  U9844/Y (AOI21X8MTR)                                   0.102      0.899 r
  U1479/Y (NAND2X8MTR)                                   0.069      0.968 f
  U364/Y (AOI21X4MTR)                                    0.073      1.041 r
  U9439/Y (XNOR2X2MTR)                                   0.074      1.116 r
  U9394/Y (NAND2X2MTR)                                   0.068      1.184 f
  U9378/Y (NAND3X4MTR)                                   0.069      1.253 r
  U6813/Y (MXI2X6MTR)                                    0.065      1.317 f
  U13243/Y (OAI22X2MTR)                                  0.061      1.379 r
  U0_BANK_TOP/vACC_0_reg_2__1_/D (DFFRHQX4MTR)           0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U493/Y (NOR2X2MTR)                                     0.063      0.732 f
  U16654/Y (NOR2X3MTR)                                   0.081      0.814 r
  U2411/Y (NAND2X2MTR)                                   0.078      0.892 f
  U12295/Y (OA21X8MTR)                                   0.152      1.044 f
  U2201/Y (NAND2X8MTR)                                   0.047      1.091 r
  U7598/Y (NAND2X8MTR)                                   0.049      1.141 f
  U1733/Y (NAND2X4MTR)                                   0.042      1.182 r
  U7185/Y (NOR2X1MTR)                                    0.051      1.233 f
  U1671/Y (AOI2B1X4MTR)                                  0.100      1.333 r
  U9846/Y (OAI22X2MTR)                                   0.059      1.391 f
  U0_BANK_TOP/vACC_2_reg_2__20_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U10033/Y (INVX5MTR)                                    0.042      0.159 r
  U1367/Y (INVX4MTR)                                     0.041      0.199 f
  U13723/Y (NOR2BX4MTR)                                  0.090      0.289 r
  U5907/Y (AOI22X1MTR)                                   0.111      0.400 f
  U2557/Y (AND4X4MTR)                                    0.136      0.536 f
  U5187/Y (NAND2X4MTR)                                   0.042      0.578 r
  U4639/Y (INVX3MTR)                                     0.033      0.611 f
  U6151/Y (INVX2MTR)                                     0.043      0.654 r
  U5597/Y (NAND3X2MTR)                                   0.077      0.731 f
  U6563/Y (OAI21X3MTR)                                   0.052      0.783 r
  U11970/Y (OAI2BB1X4MTR)                                0.106      0.889 r
  U3227/Y (INVX4MTR)                                     0.035      0.924 f
  U9187/Y (NAND2X8MTR)                                   0.042      0.966 r
  U2433/Y (OAI2BB1X4MTR)                                 0.088      1.054 r
  U2485/Y (XNOR2X2MTR)                                   0.070      1.124 r
  U4844/Y (NAND2X3MTR)                                   0.061      1.186 f
  U9944/Y (OAI2B11X4MTR)                                 0.060      1.246 r
  U2650/Y (INVX2MTR)                                     0.067      1.313 f
  U17341/Y (OAI22X2MTR)                                  0.063      1.376 r
  U0_BANK_TOP/vACC_0_reg_3__14_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U19488/Y (CLKNAND2X2MTR)                               0.025      0.382 r
  U1035/Y (OAI2B1X1MTR)                                  0.057      0.439 f
  U11378/Y (NAND2BX2MTR)                                 0.103      0.541 f
  U16335/Y (OAI2BB1X4MTR)                                0.107      0.648 f
  U6560/Y (CLKNAND2X2MTR)                                0.078      0.727 r
  U2799/Y (OAI21X6MTR)                                   0.070      0.797 f
  U9844/Y (AOI21X8MTR)                                   0.102      0.899 r
  U1479/Y (NAND2X8MTR)                                   0.069      0.968 f
  U364/Y (AOI21X4MTR)                                    0.073      1.041 r
  U9439/Y (XNOR2X2MTR)                                   0.074      1.116 r
  U9394/Y (NAND2X2MTR)                                   0.068      1.184 f
  U9378/Y (NAND3X4MTR)                                   0.069      1.253 r
  U6813/Y (MXI2X6MTR)                                    0.065      1.317 f
  U10241/Y (OAI22X2MTR)                                  0.061      1.379 r
  U0_BANK_TOP/vACC_1_reg_2__1_/D (DFFRHQX4MTR)           0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U7022/Y (CLKNAND2X16MTR)                               0.067      0.304 f
  U1873/Y (INVX16MTR)                                    0.046      0.349 r
  U1570/Y (INVX20MTR)                                    0.032      0.382 f
  U1084/Y (OR2X8MTR)                                     0.089      0.470 f
  U16156/Y (INVX6MTR)                                    0.036      0.507 r
  U11673/Y (XNOR2X8MTR)                                  0.067      0.573 r
  U7462/Y (XNOR2X8MTR)                                   0.099      0.672 r
  U7461/Y (XNOR2X8MTR)                                   0.101      0.774 r
  U7581/Y (INVX3MTR)                                     0.054      0.828 f
  U7580/Y (XNOR2X8MTR)                                   0.085      0.912 f
  U7573/Y (XNOR2X8MTR)                                   0.086      0.999 f
  U283/Y (NOR2X4MTR)                                     0.076      1.075 r
  U10171/Y (BUFX2MTR)                                    0.091      1.166 r
  U3769/Y (INVX2MTR)                                     0.029      1.195 f
  U10475/Y (CLKNAND2X2MTR)                               0.031      1.226 r
  U5348/Y (XOR2X1MTR)                                    0.063      1.290 r
  U6962/Y (NOR2BX1MTR)                                   0.098      1.387 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX4MTR)
                                                         0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_398_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U769/Y (BUFX12MTR)                                     0.074      0.462 f
  U9925/Y (INVX6MTR)                                     0.042      0.504 r
  U10597/Y (NAND2X1MTR)                                  0.054      0.559 f
  U10581/Y (NOR2BX2MTR)                                  0.091      0.649 f
  U725/Y (NAND2X2MTR)                                    0.053      0.702 r
  U5977/Y (NOR2X4MTR)                                    0.039      0.741 f
  U11232/Y (NAND3X4MTR)                                  0.053      0.794 r
  U2946/Y (INVX2MTR)                                     0.033      0.827 f
  U325/Y (NAND2X2MTR)                                    0.067      0.894 r
  U10473/Y (CLKNAND2X2MTR)                               0.063      0.957 f
  U308/Y (NOR2X2MTR)                                     0.082      1.039 r
  U9474/Y (NAND3X4MTR)                                   0.096      1.135 f
  U10374/Y (NAND2X2MTR)                                  0.053      1.189 r
  U11609/Y (CLKNAND2X2MTR)                               0.048      1.236 f
  U10321/Y (AOI2B1X2MTR)                                 0.099      1.335 r
  U9337/Y (NOR2X1MTR)                                    0.056      1.391 f
  PIM_result_reg_398_/D (DFFRHQX2MTR)                    0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_398_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_142_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U769/Y (BUFX12MTR)                                     0.074      0.462 f
  U9925/Y (INVX6MTR)                                     0.042      0.504 r
  U10597/Y (NAND2X1MTR)                                  0.054      0.559 f
  U10581/Y (NOR2BX2MTR)                                  0.091      0.649 f
  U725/Y (NAND2X2MTR)                                    0.053      0.702 r
  U5977/Y (NOR2X4MTR)                                    0.039      0.741 f
  U11232/Y (NAND3X4MTR)                                  0.053      0.794 r
  U2946/Y (INVX2MTR)                                     0.033      0.827 f
  U325/Y (NAND2X2MTR)                                    0.067      0.894 r
  U10473/Y (CLKNAND2X2MTR)                               0.063      0.957 f
  U308/Y (NOR2X2MTR)                                     0.082      1.039 r
  U9474/Y (NAND3X4MTR)                                   0.096      1.135 f
  U10374/Y (NAND2X2MTR)                                  0.053      1.189 r
  U11609/Y (CLKNAND2X2MTR)                               0.048      1.236 f
  U10321/Y (AOI2B1X2MTR)                                 0.099      1.335 r
  U11489/Y (NOR2X1MTR)                                   0.056      1.391 f
  PIM_result_reg_142_/D (DFFRHQX2MTR)                    0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_142_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U769/Y (BUFX12MTR)                                     0.074      0.462 f
  U9925/Y (INVX6MTR)                                     0.042      0.504 r
  U10597/Y (NAND2X1MTR)                                  0.054      0.559 f
  U10581/Y (NOR2BX2MTR)                                  0.091      0.649 f
  U725/Y (NAND2X2MTR)                                    0.053      0.702 r
  U5977/Y (NOR2X4MTR)                                    0.039      0.741 f
  U11232/Y (NAND3X4MTR)                                  0.053      0.794 r
  U2946/Y (INVX2MTR)                                     0.033      0.827 f
  U325/Y (NAND2X2MTR)                                    0.067      0.894 r
  U10473/Y (CLKNAND2X2MTR)                               0.063      0.957 f
  U308/Y (NOR2X2MTR)                                     0.082      1.039 r
  U9474/Y (NAND3X4MTR)                                   0.096      1.135 f
  U10374/Y (NAND2X2MTR)                                  0.053      1.189 r
  U11609/Y (CLKNAND2X2MTR)                               0.048      1.236 f
  U10321/Y (AOI2B1X2MTR)                                 0.099      1.335 r
  U9342/Y (NOR2X1MTR)                                    0.056      1.391 f
  PIM_result_reg_14_/D (DFFRHQX2MTR)                     0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_14_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_270_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U769/Y (BUFX12MTR)                                     0.074      0.462 f
  U9925/Y (INVX6MTR)                                     0.042      0.504 r
  U10597/Y (NAND2X1MTR)                                  0.054      0.559 f
  U10581/Y (NOR2BX2MTR)                                  0.091      0.649 f
  U725/Y (NAND2X2MTR)                                    0.053      0.702 r
  U5977/Y (NOR2X4MTR)                                    0.039      0.741 f
  U11232/Y (NAND3X4MTR)                                  0.053      0.794 r
  U2946/Y (INVX2MTR)                                     0.033      0.827 f
  U325/Y (NAND2X2MTR)                                    0.067      0.894 r
  U10473/Y (CLKNAND2X2MTR)                               0.063      0.957 f
  U308/Y (NOR2X2MTR)                                     0.082      1.039 r
  U9474/Y (NAND3X4MTR)                                   0.096      1.135 f
  U10374/Y (NAND2X2MTR)                                  0.053      1.189 r
  U11609/Y (CLKNAND2X2MTR)                               0.048      1.236 f
  U10321/Y (AOI2B1X2MTR)                                 0.099      1.335 r
  U11487/Y (NOR2X1MTR)                                   0.056      1.391 f
  PIM_result_reg_270_/D (DFFRHQX2MTR)                    0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_270_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U8402/Y (NOR2BX4MTR)                                   0.071      0.193 f
  U9254/Y (INVX4MTR)                                     0.051      0.244 r
  U777/Y (INVX2MTR)                                      0.057      0.301 f
  U15859/Y (AOI22X1MTR)                                  0.069      0.370 r
  U16054/Y (OAI2B11X2MTR)                                0.111      0.481 f
  U7490/Y (INVX2MTR)                                     0.075      0.556 r
  U16540/Y (AND2X4MTR)                                   0.117      0.673 r
  U8909/Y (NOR2X2MTR)                                    0.031      0.704 f
  U6112/Y (NOR2BX1MTR)                                   0.080      0.784 r
  U6047/Y (CLKNAND2X4MTR)                                0.067      0.851 f
  U8153/Y (INVX2MTR)                                     0.050      0.901 r
  U17576/Y (OAI21X1MTR)                                  0.068      0.969 f
  U1417/Y (OAI21BX4MTR)                                  0.103      1.072 f
  U1416/Y (XNOR2X2MTR)                                   0.067      1.139 f
  U9817/Y (NAND2X2MTR)                                   0.047      1.186 r
  U12643/Y (CLKNAND2X4MTR)                               0.051      1.238 f
  U98/Y (NOR2X4MTR)                                      0.074      1.312 r
  U6083/Y (OAI22X1MTR)                                   0.071      1.384 f
  U0_BANK_TOP/vACC_1_reg_6__13_/D (DFFRHQX2MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U7004/Y (BUFX16MTR)                                    0.089      0.343 r
  U1716/Y (INVX10MTR)                                    0.032      0.374 f
  U3499/Y (CLKNAND2X2MTR)                                0.030      0.405 r
  U8483/Y (INVX2MTR)                                     0.032      0.437 f
  U10774/Y (NOR3X4MTR)                                   0.113      0.550 r
  U2552/Y (OAI21X6MTR)                                   0.079      0.629 f
  U2548/Y (INVX4MTR)                                     0.041      0.669 r
  U2256/Y (NAND2X6MTR)                                   0.043      0.712 f
  U3198/Y (AOI21X4MTR)                                   0.098      0.810 r
  U13404/Y (OAI21X8MTR)                                  0.073      0.883 f
  U9057/Y (NAND2X8MTR)                                   0.046      0.929 r
  U1853/Y (NAND2X8MTR)                                   0.053      0.982 f
  U9064/Y (AOI21X2MTR)                                   0.083      1.065 r
  U2764/Y (XNOR2X2MTR)                                   0.092      1.157 r
  U1304/Y (OAI22X4MTR)                                   0.078      1.235 f
  U1985/Y (OAI21X3MTR)                                   0.108      1.343 r
  U17262/Y (OAI22X2MTR)                                  0.062      1.405 f
  U0_BANK_TOP/vACC_3_reg_7__2_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/Q (DFFRHQX1MTR)
                                                         0.148      0.148 f
  U16477/Y (NAND2X2MTR)                                  0.074      0.223 r
  U10715/Y (OAI22X1MTR)                                  0.097      0.319 f
  U12696/Y (NAND3BX2MTR)                                 0.125      0.444 f
  U13164/Y (NAND3BX4MTR)                                 0.120      0.564 f
  U8398/Y (INVX2MTR)                                     0.065      0.629 r
  U8958/Y (NAND2X6MTR)                                   0.050      0.679 f
  U9780/Y (INVX4MTR)                                     0.046      0.725 r
  U9770/Y (OAI21X4MTR)                                   0.055      0.779 f
  U9301/Y (NOR2X4MTR)                                    0.084      0.864 r
  U1338/Y (OAI21X6MTR)                                   0.077      0.941 f
  U1966/Y (INVX8MTR)                                     0.048      0.989 r
  U1720/Y (INVX6MTR)                                     0.032      1.021 f
  U314/Y (AOI21X2MTR)                                    0.073      1.094 r
  U8025/Y (XNOR2X2MTR)                                   0.095      1.189 r
  U2037/Y (AOI2BB1X4MTR)                                 0.135      1.324 r
  U17547/Y (OAI22X2MTR)                                  0.056      1.380 f
  U0_BANK_TOP/vACC_1_reg_4__11_/D (DFFRHQX1MTR)          0.000      1.380 f
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__11_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U7004/Y (BUFX16MTR)                                    0.089      0.343 r
  U1716/Y (INVX10MTR)                                    0.032      0.374 f
  U3499/Y (CLKNAND2X2MTR)                                0.030      0.405 r
  U8483/Y (INVX2MTR)                                     0.032      0.437 f
  U10774/Y (NOR3X4MTR)                                   0.113      0.550 r
  U2552/Y (OAI21X6MTR)                                   0.079      0.629 f
  U6121/Y (NOR2X4MTR)                                    0.071      0.699 r
  U4361/Y (NOR2X3MTR)                                    0.041      0.740 f
  U4349/Y (NOR2BX4MTR)                                   0.068      0.808 r
  U2235/Y (NAND2X6MTR)                                   0.059      0.867 f
  U3362/Y (NAND2X8MTR)                                   0.046      0.913 r
  U8732/Y (NAND2X6MTR)                                   0.046      0.959 f
  U9723/Y (AOI21X4MTR)                                   0.074      1.032 r
  U6349/Y (XOR2X2MTR)                                    0.087      1.119 r
  U6457/Y (OAI2B1X4MTR)                                  0.073      1.192 f
  U8615/Y (NOR2X2MTR)                                    0.109      1.301 r
  U6588/Y (OAI22X1MTR)                                   0.083      1.384 f
  U0_BANK_TOP/vACC_1_reg_7__12_/D (DFFRQX4MTR)           0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__12_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U4700/Y (INVX14MTR)                                    0.039      0.307 f
  U1349/Y (INVX14MTR)                                    0.044      0.351 r
  U1260/Y (INVX12MTR)                                    0.027      0.378 f
  U1308/Y (CLKNAND2X2MTR)                                0.028      0.406 r
  U3762/Y (CLKNAND2X2MTR)                                0.051      0.457 f
  U1653/Y (AOI21X4MTR)                                   0.084      0.540 r
  U1870/Y (NAND2X5MTR)                                   0.070      0.610 f
  U6967/Y (NAND2X4MTR)                                   0.063      0.673 r
  U4991/Y (CLKNAND2X4MTR)                                0.043      0.716 f
  U10949/Y (AOI21X2MTR)                                  0.088      0.804 r
  U9301/Y (NOR2X4MTR)                                    0.049      0.853 f
  U1338/Y (OAI21X6MTR)                                   0.096      0.949 r
  U8443/Y (OAI2BB1X4MTR)                                 0.110      1.060 r
  U1696/Y (XNOR2X2MTR)                                   0.074      1.134 r
  U8913/Y (AOI22X4MTR)                                   0.066      1.200 f
  U113/Y (OAI21X6MTR)                                    0.060      1.260 r
  U4903/Y (INVX2MTR)                                     0.058      1.317 f
  U8621/Y (OAI22X2MTR)                                   0.059      1.377 r
  U0_BANK_TOP/vACC_2_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U1357/Y (BUFX14MTR)                                    0.099      0.375 f
  U1660/Y (INVX8MTR)                                     0.030      0.404 r
  U19488/Y (CLKNAND2X2MTR)                               0.034      0.438 f
  U1035/Y (OAI2B1X1MTR)                                  0.033      0.471 r
  U11378/Y (NAND2BX2MTR)                                 0.080      0.551 r
  U16335/Y (OAI2BB1X4MTR)                                0.113      0.665 r
  U6556/Y (NOR2X4MTR)                                    0.043      0.708 f
  U2437/Y (OR2X4MTR)                                     0.095      0.803 f
  U9241/Y (NOR2BX4MTR)                                   0.068      0.871 r
  U2197/Y (NAND2X6MTR)                                   0.072      0.944 f
  U1565/Y (NAND2X12MTR)                                  0.050      0.994 r
  U5392/Y (XNOR2X2MTR)                                   0.070      1.063 r
  U2936/Y (NAND2X2MTR)                                   0.057      1.121 f
  U8655/Y (OAI21X2MTR)                                   0.051      1.171 r
  U2939/Y (NOR2X4MTR)                                    0.049      1.221 f
  U2837/Y (MXI2X6MTR)                                    0.069      1.289 r
  U16220/Y (NAND2X2MTR)                                  0.056      1.345 f
  U13203/Y (OAI2BB1X2MTR)                                0.043      1.388 r
  U0_BANK_TOP/vACC_2_reg_2__0_/D (DFFRHQX2MTR)           0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U5144/Y (INVX8MTR)                                     0.046      0.319 r
  U1287/Y (INVX4MTR)                                     0.042      0.361 f
  U857/Y (CLKNAND2X2MTR)                                 0.036      0.397 r
  U4519/Y (NAND4X2MTR)                                   0.089      0.486 f
  U10372/Y (OAI2BB1X4MTR)                                0.121      0.607 f
  U8714/Y (INVX4MTR)                                     0.044      0.651 r
  U879/Y (NAND2X6MTR)                                    0.046      0.697 f
  U782/Y (NAND2X6MTR)                                    0.040      0.737 r
  U7261/Y (NAND2X8MTR)                                   0.039      0.776 f
  U11796/Y (NAND2X6MTR)                                  0.036      0.811 r
  U2237/Y (NAND2X8MTR)                                   0.043      0.854 f
  U5060/Y (NAND2X6MTR)                                   0.048      0.902 r
  U1877/Y (NAND2X8MTR)                                   0.057      0.959 f
  U5883/Y (XNOR2X2MTR)                                   0.075      1.033 f
  U5272/Y (AOI22X2MTR)                                   0.102      1.135 r
  U2704/Y (NAND2X2MTR)                                   0.088      1.223 f
  U2246/Y (AOI21X4MTR)                                   0.108      1.331 r
  U16072/Y (OAI22X2MTR)                                  0.058      1.389 f
  U0_BANK_TOP/vACC_2_reg_0__0_/D (DFFRHQX2MTR)           0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_429_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U9925/Y (INVX6MTR)                                     0.037      0.460 f
  U17032/Y (NAND2X2MTR)                                  0.043      0.503 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.632 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.728 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.790 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.864 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.944 f
  U8137/Y (NOR2BX2MTR)                                   0.086      1.030 r
  U7225/Y (INVX2MTR)                                     0.047      1.077 f
  U2789/Y (NOR2X3MTR)                                    0.060      1.137 r
  U10749/Y (NOR2X2MTR)                                   0.055      1.192 f
  U8710/Y (NAND3X4MTR)                                   0.050      1.242 r
  U5853/Y (AOI21X2MTR)                                   0.074      1.316 f
  U11553/Y (NOR2X1MTR)                                   0.067      1.383 r
  PIM_result_reg_429_/D (DFFRHQX2MTR)                    0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_429_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_45_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U9925/Y (INVX6MTR)                                     0.037      0.460 f
  U17032/Y (NAND2X2MTR)                                  0.043      0.503 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.632 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.728 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.790 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.864 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.944 f
  U8137/Y (NOR2BX2MTR)                                   0.086      1.030 r
  U7225/Y (INVX2MTR)                                     0.047      1.077 f
  U2789/Y (NOR2X3MTR)                                    0.060      1.137 r
  U10749/Y (NOR2X2MTR)                                   0.055      1.192 f
  U8710/Y (NAND3X4MTR)                                   0.050      1.242 r
  U5853/Y (AOI21X2MTR)                                   0.074      1.316 f
  U15364/Y (NOR2X1MTR)                                   0.067      1.383 r
  PIM_result_reg_45_/D (DFFRHQX2MTR)                     0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_45_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_173_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U9925/Y (INVX6MTR)                                     0.037      0.460 f
  U17032/Y (NAND2X2MTR)                                  0.043      0.503 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.632 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.728 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.790 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.864 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.944 f
  U8137/Y (NOR2BX2MTR)                                   0.086      1.030 r
  U7225/Y (INVX2MTR)                                     0.047      1.077 f
  U2789/Y (NOR2X3MTR)                                    0.060      1.137 r
  U10749/Y (NOR2X2MTR)                                   0.055      1.192 f
  U8710/Y (NAND3X4MTR)                                   0.050      1.242 r
  U5853/Y (AOI21X2MTR)                                   0.074      1.316 f
  U15363/Y (NOR2X1MTR)                                   0.067      1.383 r
  PIM_result_reg_173_/D (DFFRHQX2MTR)                    0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_173_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_301_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U9925/Y (INVX6MTR)                                     0.037      0.460 f
  U17032/Y (NAND2X2MTR)                                  0.043      0.503 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.632 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.728 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.790 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.864 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.944 f
  U8137/Y (NOR2BX2MTR)                                   0.086      1.030 r
  U7225/Y (INVX2MTR)                                     0.047      1.077 f
  U2789/Y (NOR2X3MTR)                                    0.060      1.137 r
  U10749/Y (NOR2X2MTR)                                   0.055      1.192 f
  U8710/Y (NAND3X4MTR)                                   0.050      1.242 r
  U5853/Y (AOI21X2MTR)                                   0.074      1.316 f
  U15355/Y (NOR2X1MTR)                                   0.067      1.383 r
  PIM_result_reg_301_/D (DFFRHQX2MTR)                    0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_301_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U10083/Y (INVX10MTR)                                   0.046      0.299 f
  U1348/Y (INVX16MTR)                                    0.043      0.342 r
  U2069/Y (INVX8MTR)                                     0.033      0.375 f
  U8433/Y (NAND2X2MTR)                                   0.031      0.407 r
  U9059/Y (NAND3X2MTR)                                   0.088      0.495 f
  U8987/Y (OAI2BB1X4MTR)                                 0.130      0.625 f
  U10012/Y (NOR2X4MTR)                                   0.095      0.720 r
  U8048/Y (INVX1MTR)                                     0.097      0.817 f
  U8667/Y (NAND3X8MTR)                                   0.069      0.886 r
  U8757/Y (NAND2X6MTR)                                   0.057      0.942 f
  U10079/Y (AOI31X4MTR)                                  0.086      1.029 r
  U10076/Y (XNOR2X2MTR)                                  0.087      1.116 r
  U10491/Y (NAND2X4MTR)                                  0.067      1.182 f
  U2612/Y (OAI211X8MTR)                                  0.058      1.240 r
  U99/Y (MXI2X6MTR)                                      0.074      1.314 f
  U8910/Y (OAI22X2MTR)                                   0.061      1.376 r
  U0_BANK_TOP/vACC_2_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U1357/Y (BUFX14MTR)                                    0.099      0.375 f
  U1660/Y (INVX8MTR)                                     0.030      0.404 r
  U19488/Y (CLKNAND2X2MTR)                               0.034      0.438 f
  U1035/Y (OAI2B1X1MTR)                                  0.033      0.471 r
  U11378/Y (NAND2BX2MTR)                                 0.080      0.551 r
  U16335/Y (OAI2BB1X4MTR)                                0.113      0.665 r
  U6556/Y (NOR2X4MTR)                                    0.043      0.708 f
  U2437/Y (OR2X4MTR)                                     0.095      0.803 f
  U9241/Y (NOR2BX4MTR)                                   0.068      0.871 r
  U2197/Y (NAND2X6MTR)                                   0.072      0.944 f
  U1565/Y (NAND2X12MTR)                                  0.050      0.994 r
  U5392/Y (XNOR2X2MTR)                                   0.070      1.063 r
  U2936/Y (NAND2X2MTR)                                   0.057      1.121 f
  U8655/Y (OAI21X2MTR)                                   0.051      1.171 r
  U2939/Y (NOR2X4MTR)                                    0.049      1.221 f
  U2837/Y (MXI2X6MTR)                                    0.069      1.289 r
  U19226/Y (NAND2X2MTR)                                  0.056      1.345 f
  U13202/Y (OAI2BB1X2MTR)                                0.043      1.388 r
  U0_BANK_TOP/vACC_0_reg_2__0_/D (DFFRHQX2MTR)           0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U7004/Y (BUFX16MTR)                                    0.089      0.343 r
  U1716/Y (INVX10MTR)                                    0.032      0.374 f
  U3499/Y (CLKNAND2X2MTR)                                0.030      0.405 r
  U8483/Y (INVX2MTR)                                     0.032      0.437 f
  U10774/Y (NOR3X4MTR)                                   0.113      0.550 r
  U2552/Y (OAI21X6MTR)                                   0.079      0.629 f
  U6121/Y (NOR2X4MTR)                                    0.071      0.699 r
  U4361/Y (NOR2X3MTR)                                    0.041      0.740 f
  U4349/Y (NOR2BX4MTR)                                   0.068      0.808 r
  U2235/Y (NAND2X6MTR)                                   0.059      0.867 f
  U3362/Y (NAND2X8MTR)                                   0.046      0.913 r
  U8732/Y (NAND2X6MTR)                                   0.046      0.959 f
  U9723/Y (AOI21X4MTR)                                   0.074      1.032 r
  U6349/Y (XOR2X2MTR)                                    0.087      1.119 r
  U6457/Y (OAI2B1X4MTR)                                  0.073      1.192 f
  U8615/Y (NOR2X2MTR)                                    0.109      1.301 r
  U6587/Y (OAI22X1MTR)                                   0.083      1.384 f
  U0_BANK_TOP/vACC_2_reg_7__12_/D (DFFRQX4MTR)           0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__12_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U7004/Y (BUFX16MTR)                                    0.089      0.343 r
  U1716/Y (INVX10MTR)                                    0.032      0.374 f
  U3499/Y (CLKNAND2X2MTR)                                0.030      0.405 r
  U8483/Y (INVX2MTR)                                     0.032      0.437 f
  U10774/Y (NOR3X4MTR)                                   0.113      0.550 r
  U2552/Y (OAI21X6MTR)                                   0.079      0.629 f
  U6121/Y (NOR2X4MTR)                                    0.071      0.699 r
  U4361/Y (NOR2X3MTR)                                    0.041      0.740 f
  U4349/Y (NOR2BX4MTR)                                   0.068      0.808 r
  U2235/Y (NAND2X6MTR)                                   0.059      0.867 f
  U3362/Y (NAND2X8MTR)                                   0.046      0.913 r
  U8732/Y (NAND2X6MTR)                                   0.046      0.959 f
  U9723/Y (AOI21X4MTR)                                   0.074      1.032 r
  U6349/Y (XOR2X2MTR)                                    0.087      1.119 r
  U6457/Y (OAI2B1X4MTR)                                  0.073      1.192 f
  U8615/Y (NOR2X2MTR)                                    0.109      1.301 r
  U6597/Y (OAI22X1MTR)                                   0.083      1.384 f
  U0_BANK_TOP/vACC_3_reg_7__12_/D (DFFRQX4MTR)           0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__12_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U1357/Y (BUFX14MTR)                                    0.099      0.375 f
  U1660/Y (INVX8MTR)                                     0.030      0.404 r
  U19488/Y (CLKNAND2X2MTR)                               0.034      0.438 f
  U1035/Y (OAI2B1X1MTR)                                  0.033      0.471 r
  U11378/Y (NAND2BX2MTR)                                 0.080      0.551 r
  U16335/Y (OAI2BB1X4MTR)                                0.113      0.665 r
  U6556/Y (NOR2X4MTR)                                    0.043      0.708 f
  U2437/Y (OR2X4MTR)                                     0.095      0.803 f
  U9241/Y (NOR2BX4MTR)                                   0.068      0.871 r
  U2197/Y (NAND2X6MTR)                                   0.072      0.944 f
  U1565/Y (NAND2X12MTR)                                  0.050      0.994 r
  U5392/Y (XNOR2X2MTR)                                   0.070      1.063 r
  U2936/Y (NAND2X2MTR)                                   0.057      1.121 f
  U8655/Y (OAI21X2MTR)                                   0.051      1.171 r
  U2939/Y (NOR2X4MTR)                                    0.049      1.221 f
  U2837/Y (MXI2X6MTR)                                    0.069      1.289 r
  U19225/Y (NAND2X2MTR)                                  0.056      1.345 f
  U13201/Y (OAI2BB1X2MTR)                                0.043      1.388 r
  U0_BANK_TOP/vACC_3_reg_2__0_/D (DFFRHQX2MTR)           0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/Q (DFFRHQX1MTR)
                                                         0.148      0.148 f
  U16477/Y (NAND2X2MTR)                                  0.074      0.223 r
  U10715/Y (OAI22X1MTR)                                  0.097      0.319 f
  U12696/Y (NAND3BX2MTR)                                 0.125      0.444 f
  U13164/Y (NAND3BX4MTR)                                 0.120      0.564 f
  U8398/Y (INVX2MTR)                                     0.065      0.629 r
  U8958/Y (NAND2X6MTR)                                   0.050      0.679 f
  U9780/Y (INVX4MTR)                                     0.046      0.725 r
  U9770/Y (OAI21X4MTR)                                   0.055      0.779 f
  U9301/Y (NOR2X4MTR)                                    0.084      0.864 r
  U1338/Y (OAI21X6MTR)                                   0.077      0.941 f
  U1966/Y (INVX8MTR)                                     0.048      0.989 r
  U1720/Y (INVX6MTR)                                     0.032      1.021 f
  U314/Y (AOI21X2MTR)                                    0.073      1.094 r
  U8025/Y (XNOR2X2MTR)                                   0.095      1.189 r
  U2037/Y (AOI2BB1X4MTR)                                 0.135      1.324 r
  U17494/Y (OAI22X2MTR)                                  0.056      1.380 f
  U0_BANK_TOP/vACC_2_reg_4__11_/D (DFFRHQX1MTR)          0.000      1.380 f
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__11_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_26_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U2173/Y (INVX6MTR)                                     0.036      0.457 f
  U10923/Y (CLKNAND2X2MTR)                               0.030      0.487 r
  U3982/Y (AND2X2MTR)                                    0.088      0.575 r
  U3153/Y (NAND2X2MTR)                                   0.075      0.650 f
  U526/Y (INVX4MTR)                                      0.069      0.719 r
  U8198/Y (NAND2X2MTR)                                   0.056      0.775 f
  U10738/Y (NOR2X4MTR)                                   0.065      0.840 r
  U10737/Y (NAND3X4MTR)                                  0.091      0.931 f
  U10493/Y (OR3X4MTR)                                    0.113      1.044 f
  U11772/Y (NOR2X2MTR)                                   0.070      1.115 r
  U10323/Y (NOR2X4MTR)                                   0.051      1.166 f
  U10285/Y (XNOR2X1MTR)                                  0.138      1.304 f
  U15234/Y (NOR2X1MTR)                                   0.077      1.381 r
  PIM_result_reg_26_/D (DFFRHQX2MTR)                     0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_26_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_154_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U2173/Y (INVX6MTR)                                     0.036      0.457 f
  U10923/Y (CLKNAND2X2MTR)                               0.030      0.487 r
  U3982/Y (AND2X2MTR)                                    0.088      0.575 r
  U3153/Y (NAND2X2MTR)                                   0.075      0.650 f
  U526/Y (INVX4MTR)                                      0.069      0.719 r
  U8198/Y (NAND2X2MTR)                                   0.056      0.775 f
  U10738/Y (NOR2X4MTR)                                   0.065      0.840 r
  U10737/Y (NAND3X4MTR)                                  0.091      0.931 f
  U10493/Y (OR3X4MTR)                                    0.113      1.044 f
  U11772/Y (NOR2X2MTR)                                   0.070      1.115 r
  U10323/Y (NOR2X4MTR)                                   0.051      1.166 f
  U10285/Y (XNOR2X1MTR)                                  0.138      1.304 f
  U15233/Y (NOR2X1MTR)                                   0.077      1.381 r
  PIM_result_reg_154_/D (DFFRHQX2MTR)                    0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_154_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_282_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U2173/Y (INVX6MTR)                                     0.036      0.457 f
  U10923/Y (CLKNAND2X2MTR)                               0.030      0.487 r
  U3982/Y (AND2X2MTR)                                    0.088      0.575 r
  U3153/Y (NAND2X2MTR)                                   0.075      0.650 f
  U526/Y (INVX4MTR)                                      0.069      0.719 r
  U8198/Y (NAND2X2MTR)                                   0.056      0.775 f
  U10738/Y (NOR2X4MTR)                                   0.065      0.840 r
  U10737/Y (NAND3X4MTR)                                  0.091      0.931 f
  U10493/Y (OR3X4MTR)                                    0.113      1.044 f
  U11772/Y (NOR2X2MTR)                                   0.070      1.115 r
  U10323/Y (NOR2X4MTR)                                   0.051      1.166 f
  U10285/Y (XNOR2X1MTR)                                  0.138      1.304 f
  U15232/Y (NOR2X1MTR)                                   0.077      1.381 r
  PIM_result_reg_282_/D (DFFRHQX2MTR)                    0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_282_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_410_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U2173/Y (INVX6MTR)                                     0.036      0.457 f
  U10923/Y (CLKNAND2X2MTR)                               0.030      0.487 r
  U3982/Y (AND2X2MTR)                                    0.088      0.575 r
  U3153/Y (NAND2X2MTR)                                   0.075      0.650 f
  U526/Y (INVX4MTR)                                      0.069      0.719 r
  U8198/Y (NAND2X2MTR)                                   0.056      0.775 f
  U10738/Y (NOR2X4MTR)                                   0.065      0.840 r
  U10737/Y (NAND3X4MTR)                                  0.091      0.931 f
  U10493/Y (OR3X4MTR)                                    0.113      1.044 f
  U11772/Y (NOR2X2MTR)                                   0.070      1.115 r
  U10323/Y (NOR2X4MTR)                                   0.051      1.166 f
  U10285/Y (XNOR2X1MTR)                                  0.138      1.304 f
  U15231/Y (NOR2X1MTR)                                   0.077      1.381 r
  PIM_result_reg_410_/D (DFFRHQX2MTR)                    0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_410_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U9448/Y (OAI21X8MTR)                                   0.068      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.091      1.040 r
  U5890/Y (INVX4MTR)                                     0.037      1.077 f
  U9508/Y (NAND2X6MTR)                                   0.040      1.116 r
  U3129/Y (NAND3X6MTR)                                   0.082      1.199 f
  U1339/Y (INVX2MTR)                                     0.054      1.253 r
  U2616/Y (AOI21X4MTR)                                   0.061      1.314 f
  U17248/Y (OAI22X2MTR)                                  0.062      1.376 r
  U0_BANK_TOP/vACC_0_reg_5__20_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U16151/Y (OAI2BB1X2MTR)                                0.102      0.476 r
  U10165/Y (INVX2MTR)                                    0.031      0.507 f
  U1948/Y (NAND2X2MTR)                                   0.043      0.550 r
  U4373/Y (NAND2X6MTR)                                   0.053      0.603 f
  U704/Y (AND2X4MTR)                                     0.101      0.704 f
  U13856/Y (NOR2X6MTR)                                   0.090      0.794 r
  U3131/Y (CLKNAND2X4MTR)                                0.067      0.862 f
  U455/Y (INVX4MTR)                                      0.043      0.905 r
  U2823/Y (NOR2BX1MTR)                                   0.085      0.990 r
  U10700/Y (CLKNAND2X2MTR)                               0.057      1.048 f
  U13855/Y (NAND3X4MTR)                                  0.048      1.096 r
  U9218/Y (NAND3X6MTR)                                   0.085      1.181 f
  U9560/Y (CLKNAND2X2MTR)                                0.058      1.239 r
  U1315/Y (CLKNAND2X4MTR)                                0.045      1.284 f
  U8618/Y (INVX4MTR)                                     0.049      1.332 r
  U17402/Y (OAI22X2MTR)                                  0.046      1.378 f
  U0_BANK_TOP/vACC_3_reg_4__21_/D (DFFRHQX1MTR)          0.000      1.378 f
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U6724/Y (AOI21X2MTR)                                   0.074      0.431 r
  U9390/Y (NAND3X4MTR)                                   0.078      0.509 f
  U1081/Y (NAND2X4MTR)                                   0.049      0.557 r
  U5970/Y (INVX4MTR)                                     0.039      0.597 f
  U4518/Y (NAND2X3MTR)                                   0.042      0.638 r
  U16382/Y (INVX2MTR)                                    0.037      0.676 f
  U2093/Y (NOR2X4MTR)                                    0.066      0.741 r
  U15986/Y (NAND2X3MTR)                                  0.051      0.792 f
  U15984/Y (INVX3MTR)                                    0.056      0.848 r
  U2877/Y (NAND2X4MTR)                                   0.046      0.894 f
  U5685/Y (NOR2X1MTR)                                    0.060      0.954 r
  U2015/Y (NAND2X2MTR)                                   0.059      1.013 f
  U8448/Y (NAND3X4MTR)                                   0.050      1.063 r
  U1782/Y (NAND2X6MTR)                                   0.049      1.112 f
  U13335/Y (NOR2X12MTR)                                  0.071      1.183 r
  U2071/Y (NOR2X4MTR)                                    0.035      1.218 f
  U2501/Y (NOR2X4MTR)                                    0.051      1.269 r
  U10333/Y (OAI2BB1X4MTR)                                0.052      1.321 f
  U15377/Y (OAI22X1MTR)                                  0.056      1.378 r
  U0_BANK_TOP/vACC_3_reg_7__17_/D (DFFRHQX2MTR)          0.000      1.378 r
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U6724/Y (AOI21X2MTR)                                   0.074      0.431 r
  U9390/Y (NAND3X4MTR)                                   0.078      0.509 f
  U1081/Y (NAND2X4MTR)                                   0.049      0.557 r
  U5970/Y (INVX4MTR)                                     0.039      0.597 f
  U4518/Y (NAND2X3MTR)                                   0.042      0.638 r
  U16382/Y (INVX2MTR)                                    0.037      0.676 f
  U2093/Y (NOR2X4MTR)                                    0.066      0.741 r
  U15986/Y (NAND2X3MTR)                                  0.051      0.792 f
  U15984/Y (INVX3MTR)                                    0.056      0.848 r
  U2877/Y (NAND2X4MTR)                                   0.046      0.894 f
  U5685/Y (NOR2X1MTR)                                    0.060      0.954 r
  U2015/Y (NAND2X2MTR)                                   0.059      1.013 f
  U8448/Y (NAND3X4MTR)                                   0.050      1.063 r
  U1782/Y (NAND2X6MTR)                                   0.049      1.112 f
  U13335/Y (NOR2X12MTR)                                  0.071      1.183 r
  U2071/Y (NOR2X4MTR)                                    0.035      1.218 f
  U2501/Y (NOR2X4MTR)                                    0.051      1.269 r
  U10333/Y (OAI2BB1X4MTR)                                0.052      1.321 f
  U16126/Y (OAI22X1MTR)                                  0.056      1.378 r
  U0_BANK_TOP/vACC_0_reg_7__17_/D (DFFRHQX2MTR)          0.000      1.378 r
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U10033/Y (INVX5MTR)                                    0.042      0.159 r
  U1367/Y (INVX4MTR)                                     0.041      0.199 f
  U13723/Y (NOR2BX4MTR)                                  0.090      0.289 r
  U5907/Y (AOI22X1MTR)                                   0.111      0.400 f
  U2557/Y (AND4X4MTR)                                    0.136      0.536 f
  U5187/Y (NAND2X4MTR)                                   0.042      0.578 r
  U4639/Y (INVX3MTR)                                     0.033      0.611 f
  U6151/Y (INVX2MTR)                                     0.043      0.654 r
  U5597/Y (NAND3X2MTR)                                   0.077      0.731 f
  U6563/Y (OAI21X3MTR)                                   0.052      0.783 r
  U11970/Y (OAI2BB1X4MTR)                                0.106      0.889 r
  U3227/Y (INVX4MTR)                                     0.035      0.924 f
  U9187/Y (NAND2X8MTR)                                   0.042      0.966 r
  U2433/Y (OAI2BB1X4MTR)                                 0.088      1.054 r
  U2485/Y (XNOR2X2MTR)                                   0.070      1.124 r
  U4844/Y (NAND2X3MTR)                                   0.061      1.186 f
  U9944/Y (OAI2B11X4MTR)                                 0.060      1.246 r
  U2650/Y (INVX2MTR)                                     0.067      1.313 f
  U17368/Y (OAI22X2MTR)                                  0.063      1.376 r
  U0_BANK_TOP/vACC_2_reg_3__14_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U9448/Y (OAI21X8MTR)                                   0.068      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.091      1.040 r
  U5890/Y (INVX4MTR)                                     0.037      1.077 f
  U9508/Y (NAND2X6MTR)                                   0.040      1.116 r
  U3129/Y (NAND3X6MTR)                                   0.082      1.199 f
  U1339/Y (INVX2MTR)                                     0.054      1.253 r
  U2616/Y (AOI21X4MTR)                                   0.061      1.314 f
  U15904/Y (OAI22X2MTR)                                  0.062      1.376 r
  U0_BANK_TOP/vACC_2_reg_5__20_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U6724/Y (AOI21X2MTR)                                   0.074      0.431 r
  U9390/Y (NAND3X4MTR)                                   0.078      0.509 f
  U1081/Y (NAND2X4MTR)                                   0.049      0.557 r
  U5970/Y (INVX4MTR)                                     0.039      0.597 f
  U4518/Y (NAND2X3MTR)                                   0.042      0.638 r
  U16382/Y (INVX2MTR)                                    0.037      0.676 f
  U2093/Y (NOR2X4MTR)                                    0.066      0.741 r
  U15986/Y (NAND2X3MTR)                                  0.051      0.792 f
  U15984/Y (INVX3MTR)                                    0.056      0.848 r
  U2877/Y (NAND2X4MTR)                                   0.046      0.894 f
  U5685/Y (NOR2X1MTR)                                    0.060      0.954 r
  U2015/Y (NAND2X2MTR)                                   0.059      1.013 f
  U8448/Y (NAND3X4MTR)                                   0.050      1.063 r
  U1782/Y (NAND2X6MTR)                                   0.049      1.112 f
  U13335/Y (NOR2X12MTR)                                  0.071      1.183 r
  U2071/Y (NOR2X4MTR)                                    0.035      1.218 f
  U2501/Y (NOR2X4MTR)                                    0.051      1.269 r
  U10333/Y (OAI2BB1X4MTR)                                0.052      1.321 f
  U16128/Y (OAI22X1MTR)                                  0.056      1.378 r
  U0_BANK_TOP/vACC_1_reg_7__17_/D (DFFRHQX2MTR)          0.000      1.378 r
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U5144/Y (INVX8MTR)                                     0.046      0.319 r
  U1287/Y (INVX4MTR)                                     0.042      0.361 f
  U857/Y (CLKNAND2X2MTR)                                 0.036      0.397 r
  U4519/Y (NAND4X2MTR)                                   0.089      0.486 f
  U10372/Y (OAI2BB1X4MTR)                                0.121      0.607 f
  U8714/Y (INVX4MTR)                                     0.044      0.651 r
  U879/Y (NAND2X6MTR)                                    0.046      0.697 f
  U782/Y (NAND2X6MTR)                                    0.040      0.737 r
  U7261/Y (NAND2X8MTR)                                   0.039      0.776 f
  U11796/Y (NAND2X6MTR)                                  0.036      0.811 r
  U2237/Y (NAND2X8MTR)                                   0.043      0.854 f
  U5060/Y (NAND2X6MTR)                                   0.048      0.902 r
  U1877/Y (NAND2X8MTR)                                   0.057      0.959 f
  U5883/Y (XNOR2X2MTR)                                   0.075      1.033 f
  U5272/Y (AOI22X2MTR)                                   0.102      1.135 r
  U2704/Y (NAND2X2MTR)                                   0.088      1.223 f
  U2246/Y (AOI21X4MTR)                                   0.108      1.331 r
  U16070/Y (OAI22X2MTR)                                  0.058      1.389 f
  U0_BANK_TOP/vACC_0_reg_0__0_/D (DFFRHQX2MTR)           0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U7004/Y (BUFX16MTR)                                    0.089      0.343 r
  U1716/Y (INVX10MTR)                                    0.032      0.374 f
  U3499/Y (CLKNAND2X2MTR)                                0.030      0.405 r
  U8483/Y (INVX2MTR)                                     0.032      0.437 f
  U10774/Y (NOR3X4MTR)                                   0.113      0.550 r
  U2552/Y (OAI21X6MTR)                                   0.079      0.629 f
  U2548/Y (INVX4MTR)                                     0.041      0.669 r
  U2256/Y (NAND2X6MTR)                                   0.043      0.712 f
  U3198/Y (AOI21X4MTR)                                   0.098      0.810 r
  U13404/Y (OAI21X8MTR)                                  0.073      0.883 f
  U9057/Y (NAND2X8MTR)                                   0.046      0.929 r
  U1853/Y (NAND2X8MTR)                                   0.053      0.982 f
  U9064/Y (AOI21X2MTR)                                   0.083      1.065 r
  U2764/Y (XNOR2X2MTR)                                   0.092      1.157 r
  U1304/Y (OAI22X4MTR)                                   0.078      1.235 f
  U1985/Y (OAI21X3MTR)                                   0.108      1.343 r
  U17266/Y (OAI22X2MTR)                                  0.062      1.405 f
  U0_BANK_TOP/vACC_2_reg_7__2_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U5144/Y (INVX8MTR)                                     0.046      0.319 r
  U1287/Y (INVX4MTR)                                     0.042      0.361 f
  U857/Y (CLKNAND2X2MTR)                                 0.036      0.397 r
  U4519/Y (NAND4X2MTR)                                   0.089      0.486 f
  U10372/Y (OAI2BB1X4MTR)                                0.121      0.607 f
  U8714/Y (INVX4MTR)                                     0.044      0.651 r
  U879/Y (NAND2X6MTR)                                    0.046      0.697 f
  U782/Y (NAND2X6MTR)                                    0.040      0.737 r
  U7261/Y (NAND2X8MTR)                                   0.039      0.776 f
  U11796/Y (NAND2X6MTR)                                  0.036      0.811 r
  U2237/Y (NAND2X8MTR)                                   0.043      0.854 f
  U5060/Y (NAND2X6MTR)                                   0.048      0.902 r
  U1877/Y (NAND2X8MTR)                                   0.057      0.959 f
  U5883/Y (XNOR2X2MTR)                                   0.075      1.033 f
  U5272/Y (AOI22X2MTR)                                   0.102      1.135 r
  U2704/Y (NAND2X2MTR)                                   0.088      1.223 f
  U2246/Y (AOI21X4MTR)                                   0.108      1.331 r
  U16071/Y (OAI22X2MTR)                                  0.058      1.389 f
  U0_BANK_TOP/vACC_3_reg_0__0_/D (DFFRHQX2MTR)           0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1193/Y (INVX14MTR)                                    0.033      0.435 r
  U9142/Y (AOI21X3MTR)                                   0.042      0.477 f
  U1208/Y (NAND3X2MTR)                                   0.050      0.527 r
  U2003/Y (NAND2BX4MTR)                                  0.052      0.578 f
  U2002/Y (INVX3MTR)                                     0.045      0.623 r
  U2128/Y (CLKNAND2X4MTR)                                0.070      0.693 f
  U7722/Y (NAND2X3MTR)                                   0.056      0.750 r
  U7688/Y (INVX2MTR)                                     0.041      0.790 f
  U6448/Y (NAND2X2MTR)                                   0.050      0.840 r
  U1500/Y (INVX2MTR)                                     0.042      0.882 f
  U395/Y (NAND2X2MTR)                                    0.042      0.924 r
  U5386/Y (NOR2X1MTR)                                    0.040      0.964 f
  U1503/Y (AOI21X2MTR)                                   0.071      1.035 r
  U353/Y (NAND2X2MTR)                                    0.079      1.114 f
  U7085/Y (NAND3X8MTR)                                   0.067      1.181 r
  U9615/Y (CLKNAND2X4MTR)                                0.056      1.237 f
  U12946/Y (AOI22X4MTR)                                  0.084      1.321 r
  U2649/Y (OAI2BB2X1MTR)                                 0.081      1.402 f
  U0_BANK_TOP/vACC_1_reg_3__20_/D (DFFRHQX4MTR)          0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U1357/Y (BUFX14MTR)                                    0.099      0.375 f
  U1660/Y (INVX8MTR)                                     0.030      0.404 r
  U19488/Y (CLKNAND2X2MTR)                               0.034      0.438 f
  U1035/Y (OAI2B1X1MTR)                                  0.033      0.471 r
  U11378/Y (NAND2BX2MTR)                                 0.080      0.551 r
  U16335/Y (OAI2BB1X4MTR)                                0.113      0.665 r
  U6556/Y (NOR2X4MTR)                                    0.043      0.708 f
  U2437/Y (OR2X4MTR)                                     0.095      0.803 f
  U9241/Y (NOR2BX4MTR)                                   0.068      0.871 r
  U2197/Y (NAND2X6MTR)                                   0.072      0.944 f
  U1479/Y (NAND2X8MTR)                                   0.049      0.992 r
  U350/Y (AOI21X3MTR)                                    0.052      1.044 f
  U8690/Y (XNOR2X2MTR)                                   0.077      1.121 f
  U11064/Y (CLKNAND2X4MTR)                               0.046      1.167 r
  U178/Y (NAND3X6MTR)                                    0.075      1.242 f
  U5055/Y (OAI2B2X1MTR)                                  0.143      1.384 f
  U0_BANK_TOP/vACC_2_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U9448/Y (OAI21X8MTR)                                   0.068      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.091      1.040 r
  U5890/Y (INVX4MTR)                                     0.037      1.077 f
  U9508/Y (NAND2X6MTR)                                   0.040      1.116 r
  U3129/Y (NAND3X6MTR)                                   0.082      1.199 f
  U1339/Y (INVX2MTR)                                     0.054      1.253 r
  U2616/Y (AOI21X4MTR)                                   0.061      1.314 f
  U15534/Y (OAI22X2MTR)                                  0.062      1.376 r
  U0_BANK_TOP/vACC_1_reg_5__20_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U5144/Y (INVX8MTR)                                     0.046      0.319 r
  U1287/Y (INVX4MTR)                                     0.042      0.361 f
  U857/Y (CLKNAND2X2MTR)                                 0.036      0.397 r
  U4519/Y (NAND4X2MTR)                                   0.089      0.486 f
  U10372/Y (OAI2BB1X4MTR)                                0.121      0.607 f
  U8714/Y (INVX4MTR)                                     0.044      0.651 r
  U879/Y (NAND2X6MTR)                                    0.046      0.697 f
  U782/Y (NAND2X6MTR)                                    0.040      0.737 r
  U7261/Y (NAND2X8MTR)                                   0.039      0.776 f
  U11796/Y (NAND2X6MTR)                                  0.036      0.811 r
  U2237/Y (NAND2X8MTR)                                   0.043      0.854 f
  U5060/Y (NAND2X6MTR)                                   0.048      0.902 r
  U1877/Y (NAND2X8MTR)                                   0.057      0.959 f
  U5883/Y (XNOR2X2MTR)                                   0.075      1.033 f
  U5272/Y (AOI22X2MTR)                                   0.102      1.135 r
  U2704/Y (NAND2X2MTR)                                   0.088      1.223 f
  U2246/Y (AOI21X4MTR)                                   0.108      1.331 r
  U16073/Y (OAI22X2MTR)                                  0.058      1.389 f
  U0_BANK_TOP/vACC_1_reg_0__0_/D (DFFRHQX2MTR)           0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U4700/Y (INVX14MTR)                                    0.039      0.307 f
  U1349/Y (INVX14MTR)                                    0.044      0.351 r
  U1260/Y (INVX12MTR)                                    0.027      0.378 f
  U1308/Y (CLKNAND2X2MTR)                                0.028      0.406 r
  U3762/Y (CLKNAND2X2MTR)                                0.051      0.457 f
  U1653/Y (AOI21X4MTR)                                   0.084      0.540 r
  U1870/Y (NAND2X5MTR)                                   0.070      0.610 f
  U6967/Y (NAND2X4MTR)                                   0.063      0.673 r
  U4991/Y (CLKNAND2X4MTR)                                0.043      0.716 f
  U10949/Y (AOI21X2MTR)                                  0.088      0.804 r
  U9301/Y (NOR2X4MTR)                                    0.049      0.853 f
  U1338/Y (OAI21X6MTR)                                   0.096      0.949 r
  U8443/Y (OAI2BB1X4MTR)                                 0.110      1.060 r
  U1696/Y (XNOR2X2MTR)                                   0.074      1.134 r
  U8913/Y (AOI22X4MTR)                                   0.066      1.200 f
  U113/Y (OAI21X6MTR)                                    0.060      1.260 r
  U4903/Y (INVX2MTR)                                     0.058      1.317 f
  U8631/Y (OAI22X2MTR)                                   0.059      1.377 r
  U0_BANK_TOP/vACC_3_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U4700/Y (INVX14MTR)                                    0.039      0.307 f
  U1349/Y (INVX14MTR)                                    0.044      0.351 r
  U1260/Y (INVX12MTR)                                    0.027      0.378 f
  U1308/Y (CLKNAND2X2MTR)                                0.028      0.406 r
  U3762/Y (CLKNAND2X2MTR)                                0.051      0.457 f
  U1653/Y (AOI21X4MTR)                                   0.084      0.540 r
  U1870/Y (NAND2X5MTR)                                   0.070      0.610 f
  U6967/Y (NAND2X4MTR)                                   0.063      0.673 r
  U4991/Y (CLKNAND2X4MTR)                                0.043      0.716 f
  U10949/Y (AOI21X2MTR)                                  0.088      0.804 r
  U9301/Y (NOR2X4MTR)                                    0.049      0.853 f
  U1338/Y (OAI21X6MTR)                                   0.096      0.949 r
  U8443/Y (OAI2BB1X4MTR)                                 0.110      1.060 r
  U1696/Y (XNOR2X2MTR)                                   0.074      1.134 r
  U8913/Y (AOI22X4MTR)                                   0.066      1.200 f
  U113/Y (OAI21X6MTR)                                    0.060      1.260 r
  U4903/Y (INVX2MTR)                                     0.058      1.317 f
  U9347/Y (OAI22X2MTR)                                   0.059      1.377 r
  U0_BANK_TOP/vACC_1_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U4700/Y (INVX14MTR)                                    0.039      0.307 f
  U1349/Y (INVX14MTR)                                    0.044      0.351 r
  U1260/Y (INVX12MTR)                                    0.027      0.378 f
  U1308/Y (CLKNAND2X2MTR)                                0.028      0.406 r
  U3762/Y (CLKNAND2X2MTR)                                0.051      0.457 f
  U1653/Y (AOI21X4MTR)                                   0.084      0.540 r
  U1870/Y (NAND2X5MTR)                                   0.070      0.610 f
  U6967/Y (NAND2X4MTR)                                   0.063      0.673 r
  U4991/Y (CLKNAND2X4MTR)                                0.043      0.716 f
  U10949/Y (AOI21X2MTR)                                  0.088      0.804 r
  U9301/Y (NOR2X4MTR)                                    0.049      0.853 f
  U1338/Y (OAI21X6MTR)                                   0.096      0.949 r
  U1966/Y (INVX8MTR)                                     0.044      0.993 f
  U352/Y (NOR2X4MTR)                                     0.062      1.056 r
  U279/Y (NOR2X6MTR)                                     0.036      1.092 f
  U10861/Y (XOR2X8MTR)                                   0.070      1.162 f
  U16268/Y (AOI21X8MTR)                                  0.090      1.252 r
  U11302/Y (BUFX3MTR)                                    0.091      1.343 r
  U17301/Y (OAI22X2MTR)                                  0.046      1.389 f
  U0_BANK_TOP/vACC_1_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U4700/Y (INVX14MTR)                                    0.039      0.307 f
  U9303/Y (INVX18MTR)                                    0.034      0.341 r
  U7318/Y (INVX12MTR)                                    0.024      0.365 f
  U8470/Y (AOI21X2MTR)                                   0.079      0.444 r
  U4455/Y (CLKNAND2X4MTR)                                0.059      0.503 f
  U9331/Y (NAND2X2MTR)                                   0.043      0.547 r
  U4058/Y (INVX3MTR)                                     0.044      0.590 f
  U612/Y (NOR2X2MTR)                                     0.111      0.702 r
  U8895/Y (OAI21X2MTR)                                   0.087      0.789 f
  U536/Y (AOI21X4MTR)                                    0.091      0.880 r
  U6562/Y (OAI21X1MTR)                                   0.097      0.978 f
  U8735/Y (NAND3BX2MTR)                                  0.132      1.110 f
  U217/Y (NAND3BX2MTR)                                   0.070      1.180 r
  U12913/Y (NAND3X2MTR)                                  0.090      1.269 f
  U19229/Y (OAI2B2X2MTR)                                 0.121      1.391 f
  U0_BANK_TOP/vACC_1_reg_2__14_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U493/Y (NOR2X2MTR)                                     0.063      0.732 f
  U16654/Y (NOR2X3MTR)                                   0.081      0.814 r
  U2411/Y (NAND2X2MTR)                                   0.078      0.892 f
  U12295/Y (OA21X8MTR)                                   0.152      1.044 f
  U2201/Y (NAND2X8MTR)                                   0.047      1.091 r
  U16329/Y (NAND3BX4MTR)                                 0.065      1.156 f
  U7578/Y (OAI2BB1X2MTR)                                 0.111      1.267 f
  U2640/Y (OAI22X1MTR)                                   0.058      1.325 r
  U0_BANK_TOP/vACC_2_reg_2__17_/D (DFFRQX4MTR)           0.000      1.325 r
  data arrival time                                                 1.325

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__17_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.181      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.325
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U16151/Y (OAI2BB1X2MTR)                                0.102      0.476 r
  U10165/Y (INVX2MTR)                                    0.031      0.507 f
  U1948/Y (NAND2X2MTR)                                   0.043      0.550 r
  U4373/Y (NAND2X6MTR)                                   0.053      0.603 f
  U704/Y (AND2X4MTR)                                     0.101      0.704 f
  U13856/Y (NOR2X6MTR)                                   0.090      0.794 r
  U3131/Y (CLKNAND2X4MTR)                                0.067      0.862 f
  U455/Y (INVX4MTR)                                      0.043      0.905 r
  U2823/Y (NOR2BX1MTR)                                   0.085      0.990 r
  U10700/Y (CLKNAND2X2MTR)                               0.057      1.048 f
  U13855/Y (NAND3X4MTR)                                  0.048      1.096 r
  U9218/Y (NAND3X6MTR)                                   0.085      1.181 f
  U9560/Y (CLKNAND2X2MTR)                                0.058      1.239 r
  U1315/Y (CLKNAND2X4MTR)                                0.045      1.284 f
  U8618/Y (INVX4MTR)                                     0.049      1.332 r
  U17428/Y (OAI22X2MTR)                                  0.046      1.378 f
  U0_BANK_TOP/vACC_1_reg_4__21_/D (DFFRHQX1MTR)          0.000      1.378 f
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U4700/Y (INVX14MTR)                                    0.039      0.307 f
  U1349/Y (INVX14MTR)                                    0.044      0.351 r
  U1260/Y (INVX12MTR)                                    0.027      0.378 f
  U1308/Y (CLKNAND2X2MTR)                                0.028      0.406 r
  U3762/Y (CLKNAND2X2MTR)                                0.051      0.457 f
  U1653/Y (AOI21X4MTR)                                   0.084      0.540 r
  U1870/Y (NAND2X5MTR)                                   0.070      0.610 f
  U6967/Y (NAND2X4MTR)                                   0.063      0.673 r
  U4991/Y (CLKNAND2X4MTR)                                0.043      0.716 f
  U10949/Y (AOI21X2MTR)                                  0.088      0.804 r
  U9301/Y (NOR2X4MTR)                                    0.049      0.853 f
  U1338/Y (OAI21X6MTR)                                   0.096      0.949 r
  U1966/Y (INVX8MTR)                                     0.044      0.993 f
  U352/Y (NOR2X4MTR)                                     0.062      1.056 r
  U279/Y (NOR2X6MTR)                                     0.036      1.092 f
  U10861/Y (XOR2X8MTR)                                   0.070      1.162 f
  U16268/Y (AOI21X8MTR)                                  0.090      1.252 r
  U11302/Y (BUFX3MTR)                                    0.091      1.343 r
  U17207/Y (OAI22X2MTR)                                  0.046      1.389 f
  U0_BANK_TOP/vACC_2_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U4700/Y (INVX14MTR)                                    0.039      0.307 f
  U9303/Y (INVX18MTR)                                    0.034      0.341 r
  U7318/Y (INVX12MTR)                                    0.024      0.365 f
  U8470/Y (AOI21X2MTR)                                   0.079      0.444 r
  U4455/Y (CLKNAND2X4MTR)                                0.059      0.503 f
  U9331/Y (NAND2X2MTR)                                   0.043      0.547 r
  U4058/Y (INVX3MTR)                                     0.044      0.590 f
  U612/Y (NOR2X2MTR)                                     0.111      0.702 r
  U8895/Y (OAI21X2MTR)                                   0.087      0.789 f
  U536/Y (AOI21X4MTR)                                    0.091      0.880 r
  U6562/Y (OAI21X1MTR)                                   0.097      0.978 f
  U8735/Y (NAND3BX2MTR)                                  0.132      1.110 f
  U217/Y (NAND3BX2MTR)                                   0.070      1.180 r
  U12913/Y (NAND3X2MTR)                                  0.090      1.269 f
  U19227/Y (OAI2B2X2MTR)                                 0.121      1.391 f
  U0_BANK_TOP/vACC_2_reg_2__14_/D (DFFRHQX2MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U10033/Y (INVX5MTR)                                    0.042      0.159 r
  U1367/Y (INVX4MTR)                                     0.041      0.199 f
  U13723/Y (NOR2BX4MTR)                                  0.090      0.289 r
  U5907/Y (AOI22X1MTR)                                   0.111      0.400 f
  U2557/Y (AND4X4MTR)                                    0.136      0.536 f
  U5187/Y (NAND2X4MTR)                                   0.042      0.578 r
  U4639/Y (INVX3MTR)                                     0.033      0.611 f
  U6151/Y (INVX2MTR)                                     0.043      0.654 r
  U5597/Y (NAND3X2MTR)                                   0.077      0.731 f
  U6563/Y (OAI21X3MTR)                                   0.052      0.783 r
  U11970/Y (OAI2BB1X4MTR)                                0.106      0.889 r
  U3227/Y (INVX4MTR)                                     0.035      0.924 f
  U9187/Y (NAND2X8MTR)                                   0.042      0.966 r
  U2433/Y (OAI2BB1X4MTR)                                 0.088      1.054 r
  U2485/Y (XNOR2X2MTR)                                   0.070      1.124 r
  U4844/Y (NAND2X3MTR)                                   0.061      1.186 f
  U9944/Y (OAI2B11X4MTR)                                 0.060      1.246 r
  U2650/Y (INVX2MTR)                                     0.067      1.313 f
  U2639/Y (OAI22X2MTR)                                   0.063      1.376 r
  U0_BANK_TOP/vACC_1_reg_3__14_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_254_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2252/Y (INVX4MTR)                                     0.053      0.515 r
  U10872/Y (NAND2X2MTR)                                  0.055      0.570 f
  U16968/Y (NAND4X4MTR)                                  0.054      0.624 r
  U8287/Y (INVX2MTR)                                     0.046      0.670 f
  U10711/Y (CLKNAND2X4MTR)                               0.050      0.720 r
  U8866/Y (INVX2MTR)                                     0.036      0.755 f
  U9659/Y (CLKNAND2X4MTR)                                0.032      0.788 r
  U8821/Y (INVX2MTR)                                     0.038      0.826 f
  U2331/Y (NAND2X2MTR)                                   0.077      0.903 r
  U17726/Y (NAND3X2MTR)                                  0.073      0.976 f
  U10983/Y (OAI21BX4MTR)                                 0.102      1.078 f
  U10980/Y (NOR2X3MTR)                                   0.058      1.136 r
  U10349/Y (CLKNAND2X2MTR)                               0.056      1.192 f
  U3698/Y (AND2X2MTR)                                    0.098      1.290 f
  U4254/Y (NOR2X4MTR)                                    0.073      1.363 r
  U11435/Y (NOR2X1MTR)                                   0.045      1.408 f
  PIM_result_reg_254_/D (DFFRHQX4MTR)                    0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_254_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U1920/Y (BUFX4MTR)                                     0.078      0.294 f
  U1334/Y (BUFX5MTR)                                     0.081      0.375 f
  U7443/Y (NAND2X2MTR)                                   0.042      0.417 r
  U7855/Y (NAND3X4MTR)                                   0.051      0.468 f
  U8345/Y (OAI21BX4MTR)                                  0.075      0.543 r
  U4023/Y (NAND2X4MTR)                                   0.070      0.613 f
  U8283/Y (INVX4MTR)                                     0.043      0.657 r
  U4232/Y (NAND2X4MTR)                                   0.042      0.699 f
  U2374/Y (NAND2X4MTR)                                   0.040      0.739 r
  U2298/Y (NAND2X4MTR)                                   0.040      0.779 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.825 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.869 f
  U2360/Y (NAND2X8MTR)                                   0.045      0.914 r
  U1934/Y (NAND2X12MTR)                                  0.049      0.963 f
  U8077/Y (XNOR2X1MTR)                                   0.078      1.042 f
  U9235/Y (AOI22X2MTR)                                   0.114      1.156 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.214 f
  U5338/Y (NOR2X2MTR)                                    0.092      1.307 r
  U3686/Y (OAI22X1MTR)                                   0.077      1.384 f
  U0_BANK_TOP/vACC_3_reg_4__8_/D (DFFRQX4MTR)            0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__8_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U1920/Y (BUFX4MTR)                                     0.078      0.294 f
  U1334/Y (BUFX5MTR)                                     0.081      0.375 f
  U7443/Y (NAND2X2MTR)                                   0.042      0.417 r
  U7855/Y (NAND3X4MTR)                                   0.051      0.468 f
  U8345/Y (OAI21BX4MTR)                                  0.075      0.543 r
  U4023/Y (NAND2X4MTR)                                   0.070      0.613 f
  U8283/Y (INVX4MTR)                                     0.043      0.657 r
  U4232/Y (NAND2X4MTR)                                   0.042      0.699 f
  U2374/Y (NAND2X4MTR)                                   0.040      0.739 r
  U2298/Y (NAND2X4MTR)                                   0.040      0.779 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.825 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.869 f
  U2360/Y (NAND2X8MTR)                                   0.045      0.914 r
  U1934/Y (NAND2X12MTR)                                  0.049      0.963 f
  U8077/Y (XNOR2X1MTR)                                   0.078      1.042 f
  U9235/Y (AOI22X2MTR)                                   0.114      1.156 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.214 f
  U5338/Y (NOR2X2MTR)                                    0.092      1.307 r
  U3697/Y (OAI22X1MTR)                                   0.077      1.384 f
  U0_BANK_TOP/vACC_2_reg_4__8_/D (DFFRQX4MTR)            0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__8_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U1785/Y (OAI21X8MTR)                                   0.071      0.952 f
  U1783/Y (AOI21X4MTR)                                   0.086      1.038 r
  U6408/Y (XNOR2X2MTR)                                   0.112      1.150 r
  U2612/Y (OAI211X8MTR)                                  0.110      1.260 f
  U99/Y (MXI2X6MTR)                                      0.086      1.346 r
  U17748/Y (OAI22X2MTR)                                  0.058      1.404 f
  U0_BANK_TOP/vACC_0_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U2434/Y (INVX10MTR)                                    0.034      0.301 f
  U5397/Y (INVX18MTR)                                    0.042      0.343 r
  U1193/Y (INVX14MTR)                                    0.031      0.374 f
  U9142/Y (AOI21X3MTR)                                   0.062      0.436 r
  U1208/Y (NAND3X2MTR)                                   0.077      0.514 f
  U2003/Y (NAND2BX4MTR)                                  0.057      0.570 r
  U2002/Y (INVX3MTR)                                     0.038      0.609 f
  U2128/Y (CLKNAND2X4MTR)                                0.057      0.665 r
  U7722/Y (NAND2X3MTR)                                   0.055      0.720 f
  U7688/Y (INVX2MTR)                                     0.048      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.061      0.828 f
  U1500/Y (INVX2MTR)                                     0.053      0.881 r
  U395/Y (NAND2X2MTR)                                    0.051      0.932 f
  U5386/Y (NOR2X1MTR)                                    0.060      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.054      1.046 f
  U353/Y (NAND2X2MTR)                                    0.062      1.108 r
  U7085/Y (NAND3X8MTR)                                   0.083      1.191 f
  U9616/Y (NAND2X1MTR)                                   0.055      1.246 r
  U11473/Y (OAI2BB1X2MTR)                                0.065      1.311 f
  U16059/Y (OAI22X1MTR)                                  0.064      1.374 r
  U0_BANK_TOP/vACC_0_reg_3__17_/D (DFFRHQX2MTR)          0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_510_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2252/Y (INVX4MTR)                                     0.053      0.515 r
  U10872/Y (NAND2X2MTR)                                  0.055      0.570 f
  U16968/Y (NAND4X4MTR)                                  0.054      0.624 r
  U8287/Y (INVX2MTR)                                     0.046      0.670 f
  U10711/Y (CLKNAND2X4MTR)                               0.050      0.720 r
  U8866/Y (INVX2MTR)                                     0.036      0.755 f
  U9659/Y (CLKNAND2X4MTR)                                0.032      0.788 r
  U8821/Y (INVX2MTR)                                     0.038      0.826 f
  U2331/Y (NAND2X2MTR)                                   0.077      0.903 r
  U17726/Y (NAND3X2MTR)                                  0.073      0.976 f
  U10983/Y (OAI21BX4MTR)                                 0.102      1.078 f
  U10980/Y (NOR2X3MTR)                                   0.058      1.136 r
  U10349/Y (CLKNAND2X2MTR)                               0.056      1.192 f
  U3698/Y (AND2X2MTR)                                    0.098      1.290 f
  U4254/Y (NOR2X4MTR)                                    0.073      1.363 r
  U11434/Y (NOR2X1MTR)                                   0.045      1.408 f
  PIM_result_reg_510_/D (DFFRHQX4MTR)                    0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_510_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_382_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2252/Y (INVX4MTR)                                     0.053      0.515 r
  U10872/Y (NAND2X2MTR)                                  0.055      0.570 f
  U16968/Y (NAND4X4MTR)                                  0.054      0.624 r
  U8287/Y (INVX2MTR)                                     0.046      0.670 f
  U10711/Y (CLKNAND2X4MTR)                               0.050      0.720 r
  U8866/Y (INVX2MTR)                                     0.036      0.755 f
  U9659/Y (CLKNAND2X4MTR)                                0.032      0.788 r
  U8821/Y (INVX2MTR)                                     0.038      0.826 f
  U2331/Y (NAND2X2MTR)                                   0.077      0.903 r
  U17726/Y (NAND3X2MTR)                                  0.073      0.976 f
  U10983/Y (OAI21BX4MTR)                                 0.102      1.078 f
  U10980/Y (NOR2X3MTR)                                   0.058      1.136 r
  U10349/Y (CLKNAND2X2MTR)                               0.056      1.192 f
  U3698/Y (AND2X2MTR)                                    0.098      1.290 f
  U4254/Y (NOR2X4MTR)                                    0.073      1.363 r
  U11466/Y (NOR2X1MTR)                                   0.045      1.408 f
  PIM_result_reg_382_/D (DFFRHQX4MTR)                    0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_382_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U1920/Y (BUFX4MTR)                                     0.078      0.294 f
  U1334/Y (BUFX5MTR)                                     0.081      0.375 f
  U7443/Y (NAND2X2MTR)                                   0.042      0.417 r
  U7855/Y (NAND3X4MTR)                                   0.051      0.468 f
  U8345/Y (OAI21BX4MTR)                                  0.075      0.543 r
  U4023/Y (NAND2X4MTR)                                   0.070      0.613 f
  U8283/Y (INVX4MTR)                                     0.043      0.657 r
  U4232/Y (NAND2X4MTR)                                   0.042      0.699 f
  U2374/Y (NAND2X4MTR)                                   0.040      0.739 r
  U2298/Y (NAND2X4MTR)                                   0.040      0.779 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.825 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.869 f
  U2360/Y (NAND2X8MTR)                                   0.045      0.914 r
  U1934/Y (NAND2X12MTR)                                  0.049      0.963 f
  U8077/Y (XNOR2X1MTR)                                   0.078      1.042 f
  U9235/Y (AOI22X2MTR)                                   0.114      1.156 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.214 f
  U5338/Y (NOR2X2MTR)                                    0.092      1.307 r
  U3687/Y (OAI22X1MTR)                                   0.077      1.384 f
  U0_BANK_TOP/vACC_0_reg_4__8_/D (DFFRQX4MTR)            0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__8_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/Q (DFFRHQX1MTR)
                                                         0.148      0.148 f
  U16477/Y (NAND2X2MTR)                                  0.074      0.223 r
  U10715/Y (OAI22X1MTR)                                  0.097      0.319 f
  U12696/Y (NAND3BX2MTR)                                 0.125      0.444 f
  U13164/Y (NAND3BX4MTR)                                 0.120      0.564 f
  U8398/Y (INVX2MTR)                                     0.065      0.629 r
  U8958/Y (NAND2X6MTR)                                   0.050      0.679 f
  U9780/Y (INVX4MTR)                                     0.046      0.725 r
  U9770/Y (OAI21X4MTR)                                   0.055      0.779 f
  U9301/Y (NOR2X4MTR)                                    0.084      0.864 r
  U452/Y (INVX2MTR)                                      0.047      0.911 f
  U3236/Y (AOI21X2MTR)                                   0.079      0.990 r
  U206/Y (XNOR2X1MTR)                                    0.055      1.044 f
  U11715/Y (AOI22X2MTR)                                  0.107      1.151 r
  U15930/Y (INVX2MTR)                                    0.047      1.199 f
  U1762/Y (NOR2X4MTR)                                    0.056      1.254 r
  U12132/Y (NAND2BX4MTR)                                 0.058      1.312 f
  U12131/Y (OAI2B1X8MTR)                                 0.039      1.351 r
  U17692/Y (OAI22X2MTR)                                  0.054      1.405 f
  U0_BANK_TOP/vACC_3_reg_4__6_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U9303/Y (INVX18MTR)                                    0.029      0.403 f
  U7318/Y (INVX12MTR)                                    0.028      0.431 r
  U1244/Y (CLKNAND2X2MTR)                                0.046      0.477 f
  U9205/Y (NAND3BX4MTR)                                  0.056      0.533 r
  U8447/Y (INVX2MTR)                                     0.040      0.573 f
  U9907/Y (AOI21X4MTR)                                   0.086      0.660 r
  U13225/Y (INVX2MTR)                                    0.040      0.700 f
  U10807/Y (CLKNAND2X2MTR)                               0.060      0.760 r
  U9769/Y (NAND2X4MTR)                                   0.047      0.807 f
  U3797/Y (NOR2X2MTR)                                    0.087      0.894 r
  U6488/Y (CLKNAND2X2MTR)                                0.083      0.977 f
  U2407/Y (OAI21X6MTR)                                   0.110      1.087 r
  U6246/Y (NAND3X12MTR)                                  0.088      1.175 f
  U180/Y (CLKNAND2X4MTR)                                 0.058      1.233 r
  U4814/Y (NAND2X2MTR)                                   0.068      1.301 f
  U11415/Y (OAI22X2MTR)                                  0.075      1.376 r
  U0_BANK_TOP/vACC_0_reg_1__18_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_126_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2252/Y (INVX4MTR)                                     0.053      0.515 r
  U10872/Y (NAND2X2MTR)                                  0.055      0.570 f
  U16968/Y (NAND4X4MTR)                                  0.054      0.624 r
  U8287/Y (INVX2MTR)                                     0.046      0.670 f
  U10711/Y (CLKNAND2X4MTR)                               0.050      0.720 r
  U8866/Y (INVX2MTR)                                     0.036      0.755 f
  U9659/Y (CLKNAND2X4MTR)                                0.032      0.788 r
  U8821/Y (INVX2MTR)                                     0.038      0.826 f
  U2331/Y (NAND2X2MTR)                                   0.077      0.903 r
  U17726/Y (NAND3X2MTR)                                  0.073      0.976 f
  U10983/Y (OAI21BX4MTR)                                 0.102      1.078 f
  U10980/Y (NOR2X3MTR)                                   0.058      1.136 r
  U10349/Y (CLKNAND2X2MTR)                               0.056      1.192 f
  U3698/Y (AND2X2MTR)                                    0.098      1.290 f
  U4254/Y (NOR2X4MTR)                                    0.073      1.363 r
  U11433/Y (NOR2X1MTR)                                   0.045      1.408 f
  PIM_result_reg_126_/D (DFFRHQX4MTR)                    0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_126_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U6988/Y (INVX8MTR)                                     0.043      0.317 r
  U1240/Y (NOR2X2MTR)                                    0.040      0.357 f
  U8350/Y (AOI21X2MTR)                                   0.064      0.421 r
  U1701/Y (NAND3X2MTR)                                   0.073      0.494 f
  U3275/Y (NAND2X2MTR)                                   0.058      0.552 r
  U3206/Y (INVX3MTR)                                     0.036      0.588 f
  U6012/Y (NOR2X2MTR)                                    0.089      0.678 r
  U8902/Y (NOR2X2MTR)                                    0.070      0.748 f
  U2073/Y (AOI21X4MTR)                                   0.109      0.856 r
  U422/Y (NOR2X2MTR)                                     0.050      0.906 f
  U3267/Y (NOR2X4MTR)                                    0.072      0.979 r
  U1579/Y (CLKNAND2X8MTR)                                0.066      1.045 f
  U199/Y (NAND2X6MTR)                                    0.070      1.115 r
  U6942/Y (CLKNAND2X2MTR)                                0.117      1.232 f
  U4255/Y (OAI22X2MTR)                                   0.089      1.321 r
  U0_BANK_TOP/vACC_2_reg_4__12_/D (DFFRQX4MTR)           0.000      1.321 r
  data arrival time                                                 1.321

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__12_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.185      1.330
  data required time                                                1.330
  --------------------------------------------------------------------------
  data required time                                                1.330
  data arrival time                                                -1.321
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_419_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U9925/Y (INVX6MTR)                                     0.037      0.460 f
  U17032/Y (NAND2X2MTR)                                  0.043      0.503 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.632 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.728 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.790 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.864 r
  U410/Y (NAND2X4MTR)                                    0.069      0.933 f
  U3788/Y (INVX4MTR)                                     0.043      0.976 r
  U2845/Y (CLKNAND2X4MTR)                                0.047      1.023 f
  U3735/Y (OAI21X2MTR)                                   0.060      1.083 r
  U4282/Y (NAND2X2MTR)                                   0.082      1.166 f
  U3706/Y (OAI211X2MTR)                                  0.102      1.268 r
  U155/Y (NOR2X2MTR)                                     0.063      1.330 f
  U6363/Y (NOR2X1MTR)                                    0.056      1.387 r
  PIM_result_reg_419_/D (DFFRHQX4MTR)                    0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_419_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_291_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U9925/Y (INVX6MTR)                                     0.037      0.460 f
  U17032/Y (NAND2X2MTR)                                  0.043      0.503 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.632 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.728 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.790 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.864 r
  U410/Y (NAND2X4MTR)                                    0.069      0.933 f
  U3788/Y (INVX4MTR)                                     0.043      0.976 r
  U2845/Y (CLKNAND2X4MTR)                                0.047      1.023 f
  U3735/Y (OAI21X2MTR)                                   0.060      1.083 r
  U4282/Y (NAND2X2MTR)                                   0.082      1.166 f
  U3706/Y (OAI211X2MTR)                                  0.102      1.268 r
  U155/Y (NOR2X2MTR)                                     0.063      1.330 f
  U4820/Y (NOR2X1MTR)                                    0.056      1.387 r
  PIM_result_reg_291_/D (DFFRHQX4MTR)                    0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_291_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_163_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U9925/Y (INVX6MTR)                                     0.037      0.460 f
  U17032/Y (NAND2X2MTR)                                  0.043      0.503 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.632 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.728 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.790 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.864 r
  U410/Y (NAND2X4MTR)                                    0.069      0.933 f
  U3788/Y (INVX4MTR)                                     0.043      0.976 r
  U2845/Y (CLKNAND2X4MTR)                                0.047      1.023 f
  U3735/Y (OAI21X2MTR)                                   0.060      1.083 r
  U4282/Y (NAND2X2MTR)                                   0.082      1.166 f
  U3706/Y (OAI211X2MTR)                                  0.102      1.268 r
  U155/Y (NOR2X2MTR)                                     0.063      1.330 f
  U11565/Y (NOR2X1MTR)                                   0.056      1.387 r
  PIM_result_reg_163_/D (DFFRHQX4MTR)                    0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_163_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_35_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U9925/Y (INVX6MTR)                                     0.037      0.460 f
  U17032/Y (NAND2X2MTR)                                  0.043      0.503 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.632 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.728 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.790 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.864 r
  U410/Y (NAND2X4MTR)                                    0.069      0.933 f
  U3788/Y (INVX4MTR)                                     0.043      0.976 r
  U2845/Y (CLKNAND2X4MTR)                                0.047      1.023 f
  U3735/Y (OAI21X2MTR)                                   0.060      1.083 r
  U4282/Y (NAND2X2MTR)                                   0.082      1.166 f
  U3706/Y (OAI211X2MTR)                                  0.102      1.268 r
  U155/Y (NOR2X2MTR)                                     0.063      1.330 f
  U2701/Y (NOR2X1MTR)                                    0.056      1.387 r
  PIM_result_reg_35_/D (DFFRHQX4MTR)                     0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_35_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U1785/Y (OAI21X8MTR)                                   0.071      0.952 f
  U10529/Y (AOI21X2MTR)                                  0.089      1.041 r
  U2575/Y (XNOR2X2MTR)                                   0.082      1.123 r
  U225/Y (CLKNAND2X2MTR)                                 0.070      1.193 f
  U1350/Y (NAND3X4MTR)                                   0.072      1.265 r
  U18868/Y (OAI2B2X2MTR)                                 0.110      1.376 r
  U0_BANK_TOP/vACC_2_reg_5__10_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U9448/Y (OAI21X8MTR)                                   0.068      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.091      1.040 r
  U5890/Y (INVX4MTR)                                     0.037      1.077 f
  U9508/Y (NAND2X6MTR)                                   0.040      1.116 r
  U3129/Y (NAND3X6MTR)                                   0.082      1.199 f
  U6318/Y (OAI2B11X4MTR)                                 0.114      1.313 r
  U17191/Y (OAI22X2MTR)                                  0.064      1.377 f
  U0_BANK_TOP/vACC_0_reg_5__16_/D (DFFRHQX1MTR)          0.000      1.377 f
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/Q (DFFRHQX1MTR)
                                                         0.148      0.148 f
  U16477/Y (NAND2X2MTR)                                  0.074      0.223 r
  U10715/Y (OAI22X1MTR)                                  0.097      0.319 f
  U12696/Y (NAND3BX2MTR)                                 0.125      0.444 f
  U13164/Y (NAND3BX4MTR)                                 0.120      0.564 f
  U8398/Y (INVX2MTR)                                     0.065      0.629 r
  U8958/Y (NAND2X6MTR)                                   0.050      0.679 f
  U9780/Y (INVX4MTR)                                     0.046      0.725 r
  U9770/Y (OAI21X4MTR)                                   0.055      0.779 f
  U9301/Y (NOR2X4MTR)                                    0.084      0.864 r
  U452/Y (INVX2MTR)                                      0.047      0.911 f
  U3236/Y (AOI21X2MTR)                                   0.079      0.990 r
  U206/Y (XNOR2X1MTR)                                    0.055      1.044 f
  U11715/Y (AOI22X2MTR)                                  0.107      1.151 r
  U15930/Y (INVX2MTR)                                    0.047      1.199 f
  U1762/Y (NOR2X4MTR)                                    0.056      1.254 r
  U12132/Y (NAND2BX4MTR)                                 0.058      1.312 f
  U12131/Y (OAI2B1X8MTR)                                 0.039      1.351 r
  U17690/Y (OAI22X2MTR)                                  0.054      1.405 f
  U0_BANK_TOP/vACC_0_reg_4__6_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_84_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12618/Y (INVX4MTR)                                    0.027      0.376 f
  U2218/Y (INVX4MTR)                                     0.045      0.421 r
  U3884/Y (INVX4MTR)                                     0.040      0.461 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.494 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.592 f
  U3166/Y (INVX2MTR)                                     0.080      0.672 r
  U12111/Y (NAND2X4MTR)                                  0.062      0.733 f
  U12062/Y (INVX4MTR)                                    0.049      0.782 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.869 f
  U11199/Y (NOR2X4MTR)                                   0.085      0.954 r
  U16171/Y (CLKNAND2X4MTR)                               0.055      1.009 f
  U17396/Y (INVX4MTR)                                    0.046      1.055 r
  U5885/Y (NAND3X2MTR)                                   0.075      1.131 f
  U15153/Y (OAI22X1MTR)                                  0.088      1.218 r
  U2715/Y (NOR3X2MTR)                                    0.068      1.286 f
  U15686/Y (NOR2X1MTR)                                   0.053      1.339 r
  PIM_result_reg_84_/D (DFFRQX2MTR)                      0.000      1.339 r
  data arrival time                                                 1.339

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_84_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.339
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_212_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12618/Y (INVX4MTR)                                    0.027      0.376 f
  U2218/Y (INVX4MTR)                                     0.045      0.421 r
  U3884/Y (INVX4MTR)                                     0.040      0.461 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.494 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.592 f
  U3166/Y (INVX2MTR)                                     0.080      0.672 r
  U12111/Y (NAND2X4MTR)                                  0.062      0.733 f
  U12062/Y (INVX4MTR)                                    0.049      0.782 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.869 f
  U11199/Y (NOR2X4MTR)                                   0.085      0.954 r
  U16171/Y (CLKNAND2X4MTR)                               0.055      1.009 f
  U17396/Y (INVX4MTR)                                    0.046      1.055 r
  U5885/Y (NAND3X2MTR)                                   0.075      1.131 f
  U15153/Y (OAI22X1MTR)                                  0.088      1.218 r
  U2715/Y (NOR3X2MTR)                                    0.068      1.286 f
  U15651/Y (NOR2X1MTR)                                   0.053      1.339 r
  PIM_result_reg_212_/D (DFFRQX2MTR)                     0.000      1.339 r
  data arrival time                                                 1.339

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_212_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.339
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_340_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12618/Y (INVX4MTR)                                    0.027      0.376 f
  U2218/Y (INVX4MTR)                                     0.045      0.421 r
  U3884/Y (INVX4MTR)                                     0.040      0.461 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.494 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.592 f
  U3166/Y (INVX2MTR)                                     0.080      0.672 r
  U12111/Y (NAND2X4MTR)                                  0.062      0.733 f
  U12062/Y (INVX4MTR)                                    0.049      0.782 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.869 f
  U11199/Y (NOR2X4MTR)                                   0.085      0.954 r
  U16171/Y (CLKNAND2X4MTR)                               0.055      1.009 f
  U17396/Y (INVX4MTR)                                    0.046      1.055 r
  U5885/Y (NAND3X2MTR)                                   0.075      1.131 f
  U15153/Y (OAI22X1MTR)                                  0.088      1.218 r
  U2715/Y (NOR3X2MTR)                                    0.068      1.286 f
  U15617/Y (NOR2X1MTR)                                   0.053      1.339 r
  PIM_result_reg_340_/D (DFFRQX2MTR)                     0.000      1.339 r
  data arrival time                                                 1.339

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_340_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.339
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_468_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12618/Y (INVX4MTR)                                    0.027      0.376 f
  U2218/Y (INVX4MTR)                                     0.045      0.421 r
  U3884/Y (INVX4MTR)                                     0.040      0.461 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.494 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.592 f
  U3166/Y (INVX2MTR)                                     0.080      0.672 r
  U12111/Y (NAND2X4MTR)                                  0.062      0.733 f
  U12062/Y (INVX4MTR)                                    0.049      0.782 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.869 f
  U11199/Y (NOR2X4MTR)                                   0.085      0.954 r
  U16171/Y (CLKNAND2X4MTR)                               0.055      1.009 f
  U17396/Y (INVX4MTR)                                    0.046      1.055 r
  U5885/Y (NAND3X2MTR)                                   0.075      1.131 f
  U15153/Y (OAI22X1MTR)                                  0.088      1.218 r
  U2715/Y (NOR3X2MTR)                                    0.068      1.286 f
  U15581/Y (NOR2X1MTR)                                   0.053      1.339 r
  PIM_result_reg_468_/D (DFFRQX2MTR)                     0.000      1.339 r
  data arrival time                                                 1.339

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_468_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.339
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U9303/Y (INVX18MTR)                                    0.029      0.403 f
  U7318/Y (INVX12MTR)                                    0.028      0.431 r
  U1244/Y (CLKNAND2X2MTR)                                0.046      0.477 f
  U9205/Y (NAND3BX4MTR)                                  0.056      0.533 r
  U8447/Y (INVX2MTR)                                     0.040      0.573 f
  U9907/Y (AOI21X4MTR)                                   0.086      0.660 r
  U13225/Y (INVX2MTR)                                    0.040      0.700 f
  U10807/Y (CLKNAND2X2MTR)                               0.060      0.760 r
  U9769/Y (NAND2X4MTR)                                   0.047      0.807 f
  U3797/Y (NOR2X2MTR)                                    0.087      0.894 r
  U6488/Y (CLKNAND2X2MTR)                                0.083      0.977 f
  U2407/Y (OAI21X6MTR)                                   0.110      1.087 r
  U6246/Y (NAND3X12MTR)                                  0.088      1.175 f
  U4437/Y (CLKNAND2X8MTR)                                0.056      1.231 r
  U5064/Y (CLKNAND2X4MTR)                                0.069      1.301 f
  U10255/Y (OAI22X2MTR)                                  0.075      1.375 r
  U0_BANK_TOP/vACC_2_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.375 r
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U4265/Y (CLKNAND2X4MTR)                                0.045      0.608 f
  U1038/Y (NAND2X6MTR)                                   0.048      0.656 r
  U980/Y (NAND2X4MTR)                                    0.053      0.709 f
  U9176/Y (CLKNAND2X4MTR)                                0.039      0.749 r
  U3579/Y (NAND2X4MTR)                                   0.035      0.784 f
  U1613/Y (OAI2BB1X4MTR)                                 0.082      0.866 f
  U1987/Y (INVX4MTR)                                     0.043      0.910 r
  U1712/Y (NAND2X8MTR)                                   0.058      0.967 f
  U298/Y (AOI21X2MTR)                                    0.093      1.061 r
  U8676/Y (XNOR2X2MTR)                                   0.093      1.154 r
  U2123/Y (AOI21X4MTR)                                   0.076      1.229 f
  U4507/Y (AND2X4MTR)                                    0.093      1.323 f
  U9097/Y (OAI22X2MTR)                                   0.052      1.375 r
  U0_BANK_TOP/vACC_0_reg_1__14_/D (DFFRHQX2MTR)          0.000      1.375 r
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/Q (DFFRHQX1MTR)
                                                         0.148      0.148 f
  U16477/Y (NAND2X2MTR)                                  0.074      0.223 r
  U10715/Y (OAI22X1MTR)                                  0.097      0.319 f
  U12696/Y (NAND3BX2MTR)                                 0.125      0.444 f
  U13164/Y (NAND3BX4MTR)                                 0.120      0.564 f
  U8398/Y (INVX2MTR)                                     0.065      0.629 r
  U8958/Y (NAND2X6MTR)                                   0.050      0.679 f
  U9780/Y (INVX4MTR)                                     0.046      0.725 r
  U9770/Y (OAI21X4MTR)                                   0.055      0.779 f
  U9301/Y (NOR2X4MTR)                                    0.084      0.864 r
  U452/Y (INVX2MTR)                                      0.047      0.911 f
  U3236/Y (AOI21X2MTR)                                   0.079      0.990 r
  U206/Y (XNOR2X1MTR)                                    0.055      1.044 f
  U11715/Y (AOI22X2MTR)                                  0.107      1.151 r
  U15930/Y (INVX2MTR)                                    0.047      1.199 f
  U1762/Y (NOR2X4MTR)                                    0.056      1.254 r
  U12132/Y (NAND2BX4MTR)                                 0.058      1.312 f
  U12131/Y (OAI2B1X8MTR)                                 0.039      1.351 r
  U12130/Y (OAI22X2MTR)                                  0.054      1.405 f
  U0_BANK_TOP/vACC_1_reg_4__6_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U2008/Y (INVX6MTR)                                     0.037      0.372 f
  U8665/Y (CLKNAND2X2MTR)                                0.032      0.404 r
  U9103/Y (NAND4X2MTR)                                   0.100      0.503 f
  U2462/Y (NAND2X4MTR)                                   0.059      0.563 r
  U1581/Y (CLKNAND2X4MTR)                                0.067      0.630 f
  U1421/Y (INVX4MTR)                                     0.039      0.669 r
  U7346/Y (NAND2X4MTR)                                   0.044      0.713 f
  U6511/Y (INVX4MTR)                                     0.038      0.750 r
  U10047/Y (NOR2X4MTR)                                   0.025      0.775 f
  U1526/Y (OAI2BB1X4MTR)                                 0.086      0.861 f
  U632/Y (NAND2X6MTR)                                    0.047      0.908 r
  U554/Y (NAND2X6MTR)                                    0.059      0.967 f
  U2022/Y (CLKNAND2X4MTR)                                0.043      1.010 r
  U2184/Y (NAND2X4MTR)                                   0.036      1.046 f
  U8660/Y (XNOR2X2MTR)                                   0.070      1.116 f
  U6821/Y (NOR2X4MTR)                                    0.070      1.185 r
  U10459/Y (NOR2X1MTR)                                   0.075      1.260 f
  U4885/Y (OAI22X2MTR)                                   0.062      1.323 r
  U0_BANK_TOP/vACC_3_reg_3__9_/D (DFFRQX4MTR)            0.000      1.323 r
  data arrival time                                                 1.323

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__9_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.183      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.323
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_446_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U12133/Y (BUFX20MTR)                                   0.067      0.412 r
  U2241/Y (INVX6MTR)                                     0.028      0.440 f
  U711/Y (INVX8MTR)                                      0.037      0.477 r
  U11050/Y (INVX4MTR)                                    0.042      0.519 f
  U5212/Y (NAND2X1MTR)                                   0.037      0.556 r
  U5214/Y (NAND4X2MTR)                                   0.139      0.695 f
  U16541/Y (NOR2X2MTR)                                   0.112      0.807 r
  U420/Y (NAND2X2MTR)                                    0.101      0.908 f
  U446/Y (NOR2X6MTR)                                     0.099      1.007 r
  U13326/Y (NAND2X3MTR)                                  0.059      1.066 f
  U13371/Y (NAND3X4MTR)                                  0.056      1.122 r
  U6831/Y (INVX4MTR)                                     0.041      1.163 f
  U5856/Y (OAI21X2MTR)                                   0.100      1.263 r
  U4818/Y (OAI2BB2X1MTR)                                 0.118      1.381 r
  PIM_result_reg_446_/D (DFFRHQX2MTR)                    0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_446_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U1891/Y (NOR2BX4MTR)                                   0.073      0.195 f
  U4210/Y (INVX3MTR)                                     0.050      0.245 r
  U5292/Y (NOR2X1MTR)                                    0.041      0.286 f
  U8495/Y (AOI2BB1X1MTR)                                 0.061      0.346 r
  U7896/Y (OAI22X1MTR)                                   0.067      0.413 f
  U7157/Y (NOR2X1MTR)                                    0.067      0.480 r
  U955/Y (CLKNAND2X2MTR)                                 0.059      0.539 f
  U954/Y (INVX3MTR)                                      0.056      0.595 r
  U2720/Y (NAND2X4MTR)                                   0.048      0.643 f
  U16149/Y (NOR2X4MTR)                                   0.076      0.719 r
  U6936/Y (OAI21X4MTR)                                   0.066      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.042      0.826 r
  U2934/Y (NAND2X4MTR)                                   0.051      0.877 f
  U1471/Y (NAND2X8MTR)                                   0.042      0.919 r
  U5932/Y (NAND2X6MTR)                                   0.048      0.967 f
  U1912/Y (AOI21X4MTR)                                   0.076      1.043 r
  U2375/Y (XNOR2X2MTR)                                   0.079      1.122 r
  U260/Y (NOR2X2MTR)                                     0.054      1.176 f
  U9340/Y (NOR2X4MTR)                                    0.078      1.255 r
  U4313/Y (BUFX4MTR)                                     0.087      1.342 r
  U17315/Y (OAI22X2MTR)                                  0.043      1.385 f
  U0_BANK_TOP/vACC_0_reg_6__11_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1680/Y (INVX8MTR)                                     0.057      0.313 f
  U4653/Y (INVX3MTR)                                     0.059      0.372 r
  U7510/Y (NOR2BX4MTR)                                   0.087      0.458 r
  U6655/Y (AND2X2MTR)                                    0.105      0.563 r
  U5664/Y (INVX2MTR)                                     0.037      0.601 f
  U8996/Y (AOI21X2MTR)                                   0.098      0.699 r
  U11306/Y (NAND2X4MTR)                                  0.069      0.768 f
  U10042/Y (XOR2X8MTR)                                   0.080      0.848 f
  U11340/Y (NOR2X8MTR)                                   0.061      0.909 r
  U10554/Y (NOR2X4MTR)                                   0.038      0.947 f
  U9442/Y (NOR2X4MTR)                                    0.065      1.012 r
  U8161/Y (NAND2X2MTR)                                   0.055      1.067 f
  U16282/Y (NAND3BX4MTR)                                 0.056      1.123 r
  U12686/Y (INVX3MTR)                                    0.035      1.158 f
  U7333/Y (OAI21X3MTR)                                   0.085      1.243 r
  U16536/Y (NAND3BX4MTR)                                 0.081      1.324 f
  U15547/Y (NOR2X1MTR)                                   0.059      1.383 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U9888/Y (CLKNAND2X4MTR)                                0.033      0.470 f
  U1220/Y (OAI2B1X2MTR)                                  0.032      0.502 r
  U12523/Y (OAI21X2MTR)                                  0.073      0.575 f
  U10659/Y (NAND2X3MTR)                                  0.058      0.633 r
  U2137/Y (NOR2X3MTR)                                    0.045      0.679 f
  U4577/Y (NOR2X4MTR)                                    0.081      0.760 r
  U4582/Y (AND2X4MTR)                                    0.117      0.877 r
  U3362/Y (NAND2X8MTR)                                   0.053      0.930 f
  U8732/Y (NAND2X6MTR)                                   0.042      0.972 r
  U10462/Y (AOI21X2MTR)                                  0.055      1.026 f
  U6692/Y (XNOR2X1MTR)                                   0.085      1.112 f
  U8662/Y (OAI22X4MTR)                                   0.113      1.225 r
  U9377/Y (NOR2X4MTR)                                    0.050      1.275 f
  U2680/Y (OAI22X2MTR)                                   0.053      1.328 r
  U0_BANK_TOP/vACC_1_reg_7__11_/D (DFFRQX2MTR)           0.000      1.328 r
  data arrival time                                                 1.328

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__11_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.328
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U9303/Y (INVX18MTR)                                    0.029      0.403 f
  U7318/Y (INVX12MTR)                                    0.028      0.431 r
  U1244/Y (CLKNAND2X2MTR)                                0.046      0.477 f
  U9205/Y (NAND3BX4MTR)                                  0.056      0.533 r
  U8447/Y (INVX2MTR)                                     0.040      0.573 f
  U9907/Y (AOI21X4MTR)                                   0.086      0.660 r
  U13225/Y (INVX2MTR)                                    0.040      0.700 f
  U10807/Y (CLKNAND2X2MTR)                               0.060      0.760 r
  U9769/Y (NAND2X4MTR)                                   0.047      0.807 f
  U3797/Y (NOR2X2MTR)                                    0.087      0.894 r
  U6488/Y (CLKNAND2X2MTR)                                0.083      0.977 f
  U2407/Y (OAI21X6MTR)                                   0.110      1.087 r
  U6246/Y (NAND3X12MTR)                                  0.088      1.175 f
  U4437/Y (CLKNAND2X8MTR)                                0.056      1.231 r
  U9699/Y (NAND2X4MTR)                                   0.069      1.300 f
  U16495/Y (OAI22X2MTR)                                  0.074      1.375 r
  U0_BANK_TOP/vACC_0_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.375 r
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U1785/Y (OAI21X8MTR)                                   0.103      0.967 r
  U10529/Y (AOI21X2MTR)                                  0.068      1.035 f
  U2575/Y (XNOR2X2MTR)                                   0.077      1.113 f
  U225/Y (CLKNAND2X2MTR)                                 0.049      1.161 r
  U1350/Y (NAND3X4MTR)                                   0.095      1.256 f
  U18869/Y (OAI2B2X2MTR)                                 0.132      1.389 f
  U0_BANK_TOP/vACC_3_reg_5__10_/D (DFFRHQX2MTR)          0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U1785/Y (OAI21X8MTR)                                   0.103      0.967 r
  U10529/Y (AOI21X2MTR)                                  0.068      1.035 f
  U2575/Y (XNOR2X2MTR)                                   0.077      1.113 f
  U225/Y (CLKNAND2X2MTR)                                 0.049      1.161 r
  U1350/Y (NAND3X4MTR)                                   0.095      1.256 f
  U18871/Y (OAI2B2X2MTR)                                 0.132      1.389 f
  U0_BANK_TOP/vACC_0_reg_5__10_/D (DFFRHQX2MTR)          0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U1891/Y (NOR2BX4MTR)                                   0.073      0.195 f
  U4210/Y (INVX3MTR)                                     0.050      0.245 r
  U5292/Y (NOR2X1MTR)                                    0.041      0.286 f
  U8495/Y (AOI2BB1X1MTR)                                 0.061      0.346 r
  U7896/Y (OAI22X1MTR)                                   0.067      0.413 f
  U7157/Y (NOR2X1MTR)                                    0.067      0.480 r
  U955/Y (CLKNAND2X2MTR)                                 0.059      0.539 f
  U954/Y (INVX3MTR)                                      0.056      0.595 r
  U2720/Y (NAND2X4MTR)                                   0.048      0.643 f
  U16149/Y (NOR2X4MTR)                                   0.076      0.719 r
  U6936/Y (OAI21X4MTR)                                   0.066      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.042      0.826 r
  U2934/Y (NAND2X4MTR)                                   0.051      0.877 f
  U1471/Y (NAND2X8MTR)                                   0.042      0.919 r
  U2856/Y (NAND2X8MTR)                                   0.046      0.966 f
  U7112/Y (NAND2X6MTR)                                   0.042      1.008 r
  U1354/Y (NAND2X8MTR)                                   0.049      1.057 f
  U1462/Y (NAND2X12MTR)                                  0.046      1.103 r
  U4666/Y (INVX6MTR)                                     0.047      1.150 f
  U12906/Y (NAND2BX4MTR)                                 0.108      1.258 f
  U17142/Y (OAI22X2MTR)                                  0.070      1.328 r
  U0_BANK_TOP/vACC_3_reg_6__10_/D (DFFRQX2MTR)           0.000      1.328 r
  data arrival time                                                 1.328

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__10_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.328
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U8679/Y (OAI21X2MTR)                                   0.075      0.956 f
  U8839/Y (AOI21X2MTR)                                   0.091      1.047 r
  U231/Y (XNOR2X2MTR)                                    0.090      1.137 r
  U6177/Y (CLKNAND2X4MTR)                                0.071      1.207 f
  U11941/Y (NAND3X4MTR)                                  0.064      1.271 r
  U18879/Y (OAI2B2X2MTR)                                 0.104      1.376 r
  U0_BANK_TOP/vACC_0_reg_5__14_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U8679/Y (OAI21X2MTR)                                   0.075      0.956 f
  U8839/Y (AOI21X2MTR)                                   0.091      1.047 r
  U231/Y (XNOR2X2MTR)                                    0.090      1.137 r
  U6177/Y (CLKNAND2X4MTR)                                0.071      1.207 f
  U11941/Y (NAND3X4MTR)                                  0.064      1.271 r
  U18878/Y (OAI2B2X2MTR)                                 0.104      1.376 r
  U0_BANK_TOP/vACC_3_reg_5__14_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U1785/Y (OAI21X8MTR)                                   0.071      0.952 f
  U10529/Y (AOI21X2MTR)                                  0.089      1.041 r
  U2575/Y (XNOR2X2MTR)                                   0.082      1.123 r
  U225/Y (CLKNAND2X2MTR)                                 0.070      1.193 f
  U1350/Y (NAND3X4MTR)                                   0.072      1.265 r
  U16096/Y (AOI21X8MTR)                                  0.054      1.320 f
  U13289/Y (OAI22X2MTR)                                  0.056      1.376 r
  U0_BANK_TOP/vACC_2_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U9303/Y (INVX18MTR)                                    0.029      0.403 f
  U7318/Y (INVX12MTR)                                    0.028      0.431 r
  U1244/Y (CLKNAND2X2MTR)                                0.046      0.477 f
  U9205/Y (NAND3BX4MTR)                                  0.056      0.533 r
  U8447/Y (INVX2MTR)                                     0.040      0.573 f
  U9907/Y (AOI21X4MTR)                                   0.086      0.660 r
  U13225/Y (INVX2MTR)                                    0.040      0.700 f
  U10807/Y (CLKNAND2X2MTR)                               0.060      0.760 r
  U9769/Y (NAND2X4MTR)                                   0.047      0.807 f
  U3797/Y (NOR2X2MTR)                                    0.087      0.894 r
  U6488/Y (CLKNAND2X2MTR)                                0.083      0.977 f
  U2407/Y (OAI21X6MTR)                                   0.110      1.087 r
  U6246/Y (NAND3X12MTR)                                  0.088      1.175 f
  U180/Y (CLKNAND2X4MTR)                                 0.058      1.233 r
  U4814/Y (NAND2X2MTR)                                   0.068      1.301 f
  U6976/Y (OAI22X1MTR)                                   0.075      1.376 r
  U0_BANK_TOP/vACC_2_reg_1__18_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_44_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U12133/Y (BUFX20MTR)                                   0.067      0.412 r
  U2241/Y (INVX6MTR)                                     0.028      0.440 f
  U711/Y (INVX8MTR)                                      0.037      0.477 r
  U2174/Y (OAI2B2X2MTR)                                  0.044      0.522 f
  U2328/Y (NAND3BX2MTR)                                  0.196      0.717 f
  U8962/Y (INVX2MTR)                                     0.093      0.811 r
  U3115/Y (AND2X1MTR)                                    0.099      0.910 r
  U2996/Y (CLKNAND2X2MTR)                                0.049      0.959 f
  U282/Y (NOR2X3MTR)                                     0.072      1.031 r
  U10283/Y (NAND2X2MTR)                                  0.091      1.122 f
  U5879/Y (NAND2BX1MTR)                                  0.054      1.175 r
  U8056/Y (NAND3BX2MTR)                                  0.075      1.250 r
  U7190/Y (AOI21X2MTR)                                   0.069      1.319 f
  U7591/Y (NOR2X1MTR)                                    0.063      1.382 r
  PIM_result_reg_44_/D (DFFRHQX2MTR)                     0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_44_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_172_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U12133/Y (BUFX20MTR)                                   0.067      0.412 r
  U2241/Y (INVX6MTR)                                     0.028      0.440 f
  U711/Y (INVX8MTR)                                      0.037      0.477 r
  U2174/Y (OAI2B2X2MTR)                                  0.044      0.522 f
  U2328/Y (NAND3BX2MTR)                                  0.196      0.717 f
  U8962/Y (INVX2MTR)                                     0.093      0.811 r
  U3115/Y (AND2X1MTR)                                    0.099      0.910 r
  U2996/Y (CLKNAND2X2MTR)                                0.049      0.959 f
  U282/Y (NOR2X3MTR)                                     0.072      1.031 r
  U10283/Y (NAND2X2MTR)                                  0.091      1.122 f
  U5879/Y (NAND2BX1MTR)                                  0.054      1.175 r
  U8056/Y (NAND3BX2MTR)                                  0.075      1.250 r
  U7190/Y (AOI21X2MTR)                                   0.069      1.319 f
  U7592/Y (NOR2X1MTR)                                    0.063      1.382 r
  PIM_result_reg_172_/D (DFFRHQX2MTR)                    0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_172_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_300_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U12133/Y (BUFX20MTR)                                   0.067      0.412 r
  U2241/Y (INVX6MTR)                                     0.028      0.440 f
  U711/Y (INVX8MTR)                                      0.037      0.477 r
  U2174/Y (OAI2B2X2MTR)                                  0.044      0.522 f
  U2328/Y (NAND3BX2MTR)                                  0.196      0.717 f
  U8962/Y (INVX2MTR)                                     0.093      0.811 r
  U3115/Y (AND2X1MTR)                                    0.099      0.910 r
  U2996/Y (CLKNAND2X2MTR)                                0.049      0.959 f
  U282/Y (NOR2X3MTR)                                     0.072      1.031 r
  U10283/Y (NAND2X2MTR)                                  0.091      1.122 f
  U5879/Y (NAND2BX1MTR)                                  0.054      1.175 r
  U8056/Y (NAND3BX2MTR)                                  0.075      1.250 r
  U7190/Y (AOI21X2MTR)                                   0.069      1.319 f
  U7593/Y (NOR2X1MTR)                                    0.063      1.382 r
  PIM_result_reg_300_/D (DFFRHQX2MTR)                    0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_300_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_428_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U12133/Y (BUFX20MTR)                                   0.067      0.412 r
  U2241/Y (INVX6MTR)                                     0.028      0.440 f
  U711/Y (INVX8MTR)                                      0.037      0.477 r
  U2174/Y (OAI2B2X2MTR)                                  0.044      0.522 f
  U2328/Y (NAND3BX2MTR)                                  0.196      0.717 f
  U8962/Y (INVX2MTR)                                     0.093      0.811 r
  U3115/Y (AND2X1MTR)                                    0.099      0.910 r
  U2996/Y (CLKNAND2X2MTR)                                0.049      0.959 f
  U282/Y (NOR2X3MTR)                                     0.072      1.031 r
  U10283/Y (NAND2X2MTR)                                  0.091      1.122 f
  U5879/Y (NAND2BX1MTR)                                  0.054      1.175 r
  U8056/Y (NAND3BX2MTR)                                  0.075      1.250 r
  U7190/Y (AOI21X2MTR)                                   0.069      1.319 f
  U7594/Y (NOR2X1MTR)                                    0.063      1.382 r
  PIM_result_reg_428_/D (DFFRHQX2MTR)                    0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_428_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U7004/Y (BUFX16MTR)                                    0.089      0.343 r
  U4713/Y (INVX12MTR)                                    0.030      0.373 f
  U1511/Y (AOI22X4MTR)                                   0.072      0.445 r
  U1204/Y (OAI2BB1X2MTR)                                 0.062      0.507 f
  U12678/Y (NOR2X4MTR)                                   0.063      0.570 r
  U1036/Y (NAND2X6MTR)                                   0.065      0.635 f
  U2611/Y (NOR2X8MTR)                                    0.064      0.700 r
  U660/Y (OAI21X2MTR)                                    0.088      0.787 f
  U1951/Y (AOI21X8MTR)                                   0.079      0.866 r
  U12957/Y (OAI21X8MTR)                                  0.071      0.937 f
  U1699/Y (NAND2X4MTR)                                   0.047      0.985 r
  U481/Y (NAND2X6MTR)                                    0.050      1.034 f
  U2134/Y (NAND2X8MTR)                                   0.044      1.078 r
  U6735/Y (INVX8MTR)                                     0.043      1.121 f
  U13561/Y (INVX6MTR)                                    0.052      1.174 r
  U11147/Y (NAND2X3MTR)                                  0.074      1.247 f
  U2666/Y (OAI22X2MTR)                                   0.074      1.322 r
  U0_BANK_TOP/vACC_2_reg_3__10_/D (DFFRQX4MTR)           0.000      1.322 r
  data arrival time                                                 1.322

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__10_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.183      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.322
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U8402/Y (NOR2BX4MTR)                                   0.071      0.193 f
  U9254/Y (INVX4MTR)                                     0.051      0.244 r
  U777/Y (INVX2MTR)                                      0.057      0.301 f
  U15859/Y (AOI22X1MTR)                                  0.069      0.370 r
  U16054/Y (OAI2B11X2MTR)                                0.111      0.481 f
  U7490/Y (INVX2MTR)                                     0.075      0.556 r
  U16540/Y (AND2X4MTR)                                   0.117      0.673 r
  U8909/Y (NOR2X2MTR)                                    0.031      0.704 f
  U6112/Y (NOR2BX1MTR)                                   0.080      0.784 r
  U6047/Y (CLKNAND2X4MTR)                                0.067      0.851 f
  U8153/Y (INVX2MTR)                                     0.050      0.901 r
  U17576/Y (OAI21X1MTR)                                  0.068      0.969 f
  U1417/Y (OAI21BX4MTR)                                  0.103      1.072 f
  U1416/Y (XNOR2X2MTR)                                   0.067      1.139 f
  U9817/Y (NAND2X2MTR)                                   0.047      1.186 r
  U12643/Y (CLKNAND2X4MTR)                               0.051      1.238 f
  U98/Y (NOR2X4MTR)                                      0.074      1.312 r
  U6093/Y (OAI22X1MTR)                                   0.071      1.384 f
  U0_BANK_TOP/vACC_2_reg_6__13_/D (DFFRHQX2MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U16151/Y (OAI2BB1X2MTR)                                0.102      0.476 r
  U10165/Y (INVX2MTR)                                    0.031      0.507 f
  U1948/Y (NAND2X2MTR)                                   0.043      0.550 r
  U4373/Y (NAND2X6MTR)                                   0.053      0.603 f
  U704/Y (AND2X4MTR)                                     0.101      0.704 f
  U13856/Y (NOR2X6MTR)                                   0.090      0.794 r
  U3131/Y (CLKNAND2X4MTR)                                0.067      0.862 f
  U455/Y (INVX4MTR)                                      0.043      0.905 r
  U2823/Y (NOR2BX1MTR)                                   0.085      0.990 r
  U10700/Y (CLKNAND2X2MTR)                               0.057      1.048 f
  U13855/Y (NAND3X4MTR)                                  0.048      1.096 r
  U9218/Y (NAND3X6MTR)                                   0.085      1.181 f
  U9560/Y (CLKNAND2X2MTR)                                0.058      1.239 r
  U1315/Y (CLKNAND2X4MTR)                                0.045      1.284 f
  U8618/Y (INVX4MTR)                                     0.049      1.332 r
  U17386/Y (OAI22X2MTR)                                  0.046      1.378 f
  U0_BANK_TOP/vACC_0_reg_4__21_/D (DFFRHQX1MTR)          0.000      1.378 f
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_28_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U2173/Y (INVX6MTR)                                     0.036      0.457 f
  U10923/Y (CLKNAND2X2MTR)                               0.030      0.487 r
  U3982/Y (AND2X2MTR)                                    0.088      0.575 r
  U3153/Y (NAND2X2MTR)                                   0.075      0.650 f
  U526/Y (INVX4MTR)                                      0.069      0.719 r
  U8198/Y (NAND2X2MTR)                                   0.056      0.775 f
  U10738/Y (NOR2X4MTR)                                   0.065      0.840 r
  U10737/Y (NAND3X4MTR)                                  0.091      0.931 f
  U10493/Y (OR3X4MTR)                                    0.113      1.044 f
  U11772/Y (NOR2X2MTR)                                   0.070      1.115 r
  U10323/Y (NOR2X4MTR)                                   0.051      1.166 f
  U9357/Y (OAI21BX2MTR)                                  0.075      1.240 r
  U9332/Y (AOI21X2MTR)                                   0.055      1.295 f
  U11365/Y (NOR2X1MTR)                                   0.065      1.360 r
  PIM_result_reg_28_/D (DFFRHQX1MTR)                     0.000      1.360 r
  data arrival time                                                 1.360

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_28_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.360
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_412_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U2173/Y (INVX6MTR)                                     0.036      0.457 f
  U10923/Y (CLKNAND2X2MTR)                               0.030      0.487 r
  U3982/Y (AND2X2MTR)                                    0.088      0.575 r
  U3153/Y (NAND2X2MTR)                                   0.075      0.650 f
  U526/Y (INVX4MTR)                                      0.069      0.719 r
  U8198/Y (NAND2X2MTR)                                   0.056      0.775 f
  U10738/Y (NOR2X4MTR)                                   0.065      0.840 r
  U10737/Y (NAND3X4MTR)                                  0.091      0.931 f
  U10493/Y (OR3X4MTR)                                    0.113      1.044 f
  U11772/Y (NOR2X2MTR)                                   0.070      1.115 r
  U10323/Y (NOR2X4MTR)                                   0.051      1.166 f
  U9357/Y (OAI21BX2MTR)                                  0.075      1.240 r
  U9332/Y (AOI21X2MTR)                                   0.055      1.295 f
  U11380/Y (NOR2X1MTR)                                   0.065      1.360 r
  PIM_result_reg_412_/D (DFFRHQX1MTR)                    0.000      1.360 r
  data arrival time                                                 1.360

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_412_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.360
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_284_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U2173/Y (INVX6MTR)                                     0.036      0.457 f
  U10923/Y (CLKNAND2X2MTR)                               0.030      0.487 r
  U3982/Y (AND2X2MTR)                                    0.088      0.575 r
  U3153/Y (NAND2X2MTR)                                   0.075      0.650 f
  U526/Y (INVX4MTR)                                      0.069      0.719 r
  U8198/Y (NAND2X2MTR)                                   0.056      0.775 f
  U10738/Y (NOR2X4MTR)                                   0.065      0.840 r
  U10737/Y (NAND3X4MTR)                                  0.091      0.931 f
  U10493/Y (OR3X4MTR)                                    0.113      1.044 f
  U11772/Y (NOR2X2MTR)                                   0.070      1.115 r
  U10323/Y (NOR2X4MTR)                                   0.051      1.166 f
  U9357/Y (OAI21BX2MTR)                                  0.075      1.240 r
  U9332/Y (AOI21X2MTR)                                   0.055      1.295 f
  U11395/Y (NOR2X1MTR)                                   0.065      1.360 r
  PIM_result_reg_284_/D (DFFRHQX1MTR)                    0.000      1.360 r
  data arrival time                                                 1.360

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_284_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.360
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_156_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U2173/Y (INVX6MTR)                                     0.036      0.457 f
  U10923/Y (CLKNAND2X2MTR)                               0.030      0.487 r
  U3982/Y (AND2X2MTR)                                    0.088      0.575 r
  U3153/Y (NAND2X2MTR)                                   0.075      0.650 f
  U526/Y (INVX4MTR)                                      0.069      0.719 r
  U8198/Y (NAND2X2MTR)                                   0.056      0.775 f
  U10738/Y (NOR2X4MTR)                                   0.065      0.840 r
  U10737/Y (NAND3X4MTR)                                  0.091      0.931 f
  U10493/Y (OR3X4MTR)                                    0.113      1.044 f
  U11772/Y (NOR2X2MTR)                                   0.070      1.115 r
  U10323/Y (NOR2X4MTR)                                   0.051      1.166 f
  U9357/Y (OAI21BX2MTR)                                  0.075      1.240 r
  U9332/Y (AOI21X2MTR)                                   0.055      1.295 f
  U11426/Y (NOR2X1MTR)                                   0.065      1.360 r
  PIM_result_reg_156_/D (DFFRHQX1MTR)                    0.000      1.360 r
  data arrival time                                                 1.360

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_156_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.360
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U9888/Y (CLKNAND2X4MTR)                                0.033      0.470 f
  U1220/Y (OAI2B1X2MTR)                                  0.032      0.502 r
  U12523/Y (OAI21X2MTR)                                  0.073      0.575 f
  U10659/Y (NAND2X3MTR)                                  0.058      0.633 r
  U2137/Y (NOR2X3MTR)                                    0.045      0.679 f
  U4577/Y (NOR2X4MTR)                                    0.081      0.760 r
  U4582/Y (AND2X4MTR)                                    0.117      0.877 r
  U3362/Y (NAND2X8MTR)                                   0.053      0.930 f
  U8732/Y (NAND2X6MTR)                                   0.042      0.972 r
  U10462/Y (AOI21X2MTR)                                  0.055      1.026 f
  U6692/Y (XNOR2X1MTR)                                   0.085      1.112 f
  U8662/Y (OAI22X4MTR)                                   0.113      1.225 r
  U9377/Y (NOR2X4MTR)                                    0.050      1.275 f
  U17192/Y (OAI22X2MTR)                                  0.053      1.328 r
  U0_BANK_TOP/vACC_0_reg_7__11_/D (DFFRQX2MTR)           0.000      1.328 r
  data arrival time                                                 1.328

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__11_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.328
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U2461/Y (OAI2B1X2MTR)                                  0.050      0.385 f
  U13022/Y (NOR2BX2MTR)                                  0.064      0.449 r
  U4102/Y (OAI2BB1X4MTR)                                 0.100      0.549 r
  U7331/Y (NAND2X6MTR)                                   0.056      0.605 f
  U1491/Y (INVX4MTR)                                     0.034      0.639 r
  U9812/Y (CLKNAND2X4MTR)                                0.048      0.686 f
  U2440/Y (INVX4MTR)                                     0.042      0.728 r
  U5711/Y (AOI21X6MTR)                                   0.029      0.757 f
  U2758/Y (OAI21X4MTR)                                   0.090      0.847 r
  U2130/Y (NAND2X4MTR)                                   0.062      0.910 f
  U1712/Y (NAND2X8MTR)                                   0.056      0.966 r
  U9485/Y (INVX12MTR)                                    0.031      0.997 f
  U11626/Y (OAI21X6MTR)                                  0.065      1.061 r
  U11606/Y (OAI211X4MTR)                                 0.088      1.149 f
  U197/Y (AOI21X6MTR)                                    0.108      1.257 r
  U127/Y (BUFX4MTR)                                      0.090      1.347 r
  U17351/Y (OAI22X2MTR)                                  0.043      1.390 f
  U0_BANK_TOP/vACC_1_reg_1__9_/D (DFFRHQX2MTR)           0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U8921/Y (BUFX16MTR)                                    0.082      0.335 r
  U2461/Y (OAI2B1X2MTR)                                  0.050      0.385 f
  U13022/Y (NOR2BX2MTR)                                  0.064      0.449 r
  U4102/Y (OAI2BB1X4MTR)                                 0.100      0.549 r
  U7331/Y (NAND2X6MTR)                                   0.056      0.605 f
  U1491/Y (INVX4MTR)                                     0.034      0.639 r
  U9812/Y (CLKNAND2X4MTR)                                0.048      0.686 f
  U2440/Y (INVX4MTR)                                     0.042      0.728 r
  U5711/Y (AOI21X6MTR)                                   0.029      0.757 f
  U2758/Y (OAI21X4MTR)                                   0.090      0.847 r
  U2130/Y (NAND2X4MTR)                                   0.062      0.910 f
  U1712/Y (NAND2X8MTR)                                   0.056      0.966 r
  U9485/Y (INVX12MTR)                                    0.031      0.997 f
  U11626/Y (OAI21X6MTR)                                  0.065      1.061 r
  U11606/Y (OAI211X4MTR)                                 0.088      1.149 f
  U197/Y (AOI21X6MTR)                                    0.108      1.257 r
  U127/Y (BUFX4MTR)                                      0.090      1.347 r
  U12726/Y (OAI22X2MTR)                                  0.043      1.390 f
  U0_BANK_TOP/vACC_0_reg_1__9_/D (DFFRHQX2MTR)           0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U9303/Y (INVX18MTR)                                    0.029      0.403 f
  U7318/Y (INVX12MTR)                                    0.028      0.431 r
  U1244/Y (CLKNAND2X2MTR)                                0.046      0.477 f
  U9205/Y (NAND3BX4MTR)                                  0.056      0.533 r
  U8447/Y (INVX2MTR)                                     0.040      0.573 f
  U9907/Y (AOI21X4MTR)                                   0.086      0.660 r
  U13225/Y (INVX2MTR)                                    0.040      0.700 f
  U10807/Y (CLKNAND2X2MTR)                               0.060      0.760 r
  U9769/Y (NAND2X4MTR)                                   0.047      0.807 f
  U3797/Y (NOR2X2MTR)                                    0.087      0.894 r
  U6488/Y (CLKNAND2X2MTR)                                0.083      0.977 f
  U2407/Y (OAI21X6MTR)                                   0.110      1.087 r
  U6246/Y (NAND3X12MTR)                                  0.088      1.175 f
  U180/Y (CLKNAND2X4MTR)                                 0.058      1.233 r
  U4814/Y (NAND2X2MTR)                                   0.068      1.301 f
  U11413/Y (OAI22X1MTR)                                  0.075      1.376 r
  U0_BANK_TOP/vACC_3_reg_1__18_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_50_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U2158/Y (BUFX4MTR)                                     0.087      0.432 r
  U11047/Y (INVX4MTR)                                    0.048      0.480 f
  U16515/Y (CLKNAND2X2MTR)                               0.052      0.532 r
  U3321/Y (INVX1MTR)                                     0.040      0.572 f
  U12261/Y (NOR2X1MTR)                                   0.054      0.626 r
  U3116/Y (NAND2X2MTR)                                   0.078      0.704 f
  U3028/Y (INVX2MTR)                                     0.086      0.789 r
  U13799/Y (OAI22X1MTR)                                  0.087      0.877 f
  U6421/Y (AOI211X1MTR)                                  0.115      0.991 r
  U8367/Y (OAI211X1MTR)                                  0.117      1.108 f
  U8446/Y (AOI211X1MTR)                                  0.200      1.308 r
  U11544/Y (NOR2X1MTR)                                   0.062      1.370 f
  PIM_result_reg_50_/D (DFFRQX2MTR)                      0.000      1.370 f
  data arrival time                                                 1.370

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_50_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.370
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_178_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U2158/Y (BUFX4MTR)                                     0.087      0.432 r
  U11047/Y (INVX4MTR)                                    0.048      0.480 f
  U16515/Y (CLKNAND2X2MTR)                               0.052      0.532 r
  U3321/Y (INVX1MTR)                                     0.040      0.572 f
  U12261/Y (NOR2X1MTR)                                   0.054      0.626 r
  U3116/Y (NAND2X2MTR)                                   0.078      0.704 f
  U3028/Y (INVX2MTR)                                     0.086      0.789 r
  U13799/Y (OAI22X1MTR)                                  0.087      0.877 f
  U6421/Y (AOI211X1MTR)                                  0.115      0.991 r
  U8367/Y (OAI211X1MTR)                                  0.117      1.108 f
  U8446/Y (AOI211X1MTR)                                  0.200      1.308 r
  U11555/Y (NOR2X1MTR)                                   0.062      1.370 f
  PIM_result_reg_178_/D (DFFRQX2MTR)                     0.000      1.370 f
  data arrival time                                                 1.370

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_178_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.370
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_306_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U2158/Y (BUFX4MTR)                                     0.087      0.432 r
  U11047/Y (INVX4MTR)                                    0.048      0.480 f
  U16515/Y (CLKNAND2X2MTR)                               0.052      0.532 r
  U3321/Y (INVX1MTR)                                     0.040      0.572 f
  U12261/Y (NOR2X1MTR)                                   0.054      0.626 r
  U3116/Y (NAND2X2MTR)                                   0.078      0.704 f
  U3028/Y (INVX2MTR)                                     0.086      0.789 r
  U13799/Y (OAI22X1MTR)                                  0.087      0.877 f
  U6421/Y (AOI211X1MTR)                                  0.115      0.991 r
  U8367/Y (OAI211X1MTR)                                  0.117      1.108 f
  U8446/Y (AOI211X1MTR)                                  0.200      1.308 r
  U11560/Y (NOR2X1MTR)                                   0.062      1.370 f
  PIM_result_reg_306_/D (DFFRQX2MTR)                     0.000      1.370 f
  data arrival time                                                 1.370

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_306_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.370
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_434_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U2158/Y (BUFX4MTR)                                     0.087      0.432 r
  U11047/Y (INVX4MTR)                                    0.048      0.480 f
  U16515/Y (CLKNAND2X2MTR)                               0.052      0.532 r
  U3321/Y (INVX1MTR)                                     0.040      0.572 f
  U12261/Y (NOR2X1MTR)                                   0.054      0.626 r
  U3116/Y (NAND2X2MTR)                                   0.078      0.704 f
  U3028/Y (INVX2MTR)                                     0.086      0.789 r
  U13799/Y (OAI22X1MTR)                                  0.087      0.877 f
  U6421/Y (AOI211X1MTR)                                  0.115      0.991 r
  U8367/Y (OAI211X1MTR)                                  0.117      1.108 f
  U8446/Y (AOI211X1MTR)                                  0.200      1.308 r
  U11562/Y (NOR2X1MTR)                                   0.062      1.370 f
  PIM_result_reg_434_/D (DFFRQX2MTR)                     0.000      1.370 f
  data arrival time                                                 1.370

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_434_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.370
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U15370/Y (BUFX3MTR)                                    0.087      0.202 f
  U15292/Y (NOR2BX4MTR)                                  0.095      0.298 r
  U12548/Y (AOI22X1MTR)                                  0.099      0.397 f
  U7502/Y (AND2X2MTR)                                    0.114      0.511 f
  U896/Y (NAND3BX4MTR)                                   0.046      0.557 r
  U7427/Y (INVX2MTR)                                     0.054      0.611 f
  U8315/Y (NOR2X4MTR)                                    0.101      0.711 r
  U12281/Y (AOI21X4MTR)                                  0.078      0.789 f
  U1700/Y (OAI21X4MTR)                                   0.103      0.892 r
  U12278/Y (NAND2BX1MTR)                                 0.098      0.990 f
  U4943/Y (NAND3X4MTR)                                   0.066      1.056 r
  U9592/Y (AOI21X6MTR)                                   0.032      1.088 f
  U9747/Y (XNOR2X2MTR)                                   0.073      1.161 f
  U5346/Y (NAND2X4MTR)                                   0.047      1.208 r
  U12377/Y (CLKNAND2X2MTR)                               0.052      1.260 f
  U10239/Y (NOR2X4MTR)                                   0.072      1.332 r
  U17473/Y (OAI22X2MTR)                                  0.056      1.387 f
  U0_BANK_TOP/vACC_1_reg_4__15_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U4848/Y (BUFX8MTR)                                     0.095      0.356 f
  U1292/Y (INVX6MTR)                                     0.042      0.397 r
  U1195/Y (INVX2MTR)                                     0.043      0.441 f
  U1042/Y (OAI2B2X4MTR)                                  0.069      0.510 r
  U878/Y (AOI2B1X4MTR)                                   0.160      0.669 r
  U493/Y (NOR2X2MTR)                                     0.063      0.732 f
  U16654/Y (NOR2X3MTR)                                   0.081      0.814 r
  U2411/Y (NAND2X2MTR)                                   0.078      0.892 f
  U12295/Y (OA21X8MTR)                                   0.152      1.044 f
  U2201/Y (NAND2X8MTR)                                   0.047      1.091 r
  U16329/Y (NAND3BX4MTR)                                 0.065      1.156 f
  U7578/Y (OAI2BB1X2MTR)                                 0.111      1.267 f
  U2641/Y (OAI22X1MTR)                                   0.057      1.325 r
  U0_BANK_TOP/vACC_1_reg_2__17_/D (DFFRQX1MTR)           0.000      1.325 r
  data arrival time                                                 1.325

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__17_/CK (DFFRQX1MTR)          0.000      1.515 r
  library setup time                                    -0.180      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.325
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U1785/Y (OAI21X8MTR)                                   0.103      0.967 r
  U11100/Y (XNOR2X2MTR)                                  0.085      1.052 r
  U13007/Y (AO2B2X4MTR)                                  0.155      1.206 r
  U13011/Y (NOR2X8MTR)                                   0.035      1.241 f
  U1457/Y (CLKNAND2X4MTR)                                0.037      1.279 r
  U6925/Y (NAND2X1MTR)                                   0.058      1.337 f
  U15912/Y (OAI21X2MTR)                                  0.042      1.379 r
  U0_BANK_TOP/vACC_2_reg_5__8_/D (DFFRHQX2MTR)           0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__8_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U7451/Y (NAND2X12MTR)                                  0.064      0.301 f
  U1177/Y (INVX16MTR)                                    0.063      0.364 r
  U15971/Y (NAND2X12MTR)                                 0.059      0.423 f
  U3410/Y (INVX2MTR)                                     0.051      0.474 r
  U1069/Y (AND2X4MTR)                                    0.106      0.580 r
  U1070/Y (OAI21X2MTR)                                   0.060      0.640 f
  U10789/Y (OAI2BB1X4MTR)                                0.056      0.696 r
  U11318/Y (XNOR2X4MTR)                                  0.094      0.790 r
  U1874/Y (XNOR2X2MTR)                                   0.102      0.891 r
  U2141/Y (NAND2X2MTR)                                   0.077      0.969 f
  U7879/Y (INVX3MTR)                                     0.060      1.029 r
  U1506/Y (AOI21X8MTR)                                   0.032      1.061 f
  U1505/Y (OAI21X8MTR)                                   0.078      1.139 r
  U16230/Y (OAI2BB1X2MTR)                                0.114      1.253 r
  U117/Y (INVX1MTR)                                      0.041      1.294 f
  U1732/Y (CLKNAND2X2MTR)                                0.032      1.326 r
  U10064/Y (AOI21X1MTR)                                  0.060      1.386 f
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U9303/Y (INVX18MTR)                                    0.029      0.403 f
  U7318/Y (INVX12MTR)                                    0.028      0.431 r
  U1244/Y (CLKNAND2X2MTR)                                0.046      0.477 f
  U9205/Y (NAND3BX4MTR)                                  0.056      0.533 r
  U8447/Y (INVX2MTR)                                     0.040      0.573 f
  U9907/Y (AOI21X4MTR)                                   0.086      0.660 r
  U13225/Y (INVX2MTR)                                    0.040      0.700 f
  U10807/Y (CLKNAND2X2MTR)                               0.060      0.760 r
  U9769/Y (NAND2X4MTR)                                   0.047      0.807 f
  U3797/Y (NOR2X2MTR)                                    0.087      0.894 r
  U6488/Y (CLKNAND2X2MTR)                                0.083      0.977 f
  U2407/Y (OAI21X6MTR)                                   0.110      1.087 r
  U6246/Y (NAND3X12MTR)                                  0.088      1.175 f
  U180/Y (CLKNAND2X4MTR)                                 0.058      1.233 r
  U4814/Y (NAND2X2MTR)                                   0.068      1.301 f
  U4378/Y (OAI22X1MTR)                                   0.075      1.376 r
  U0_BANK_TOP/vACC_1_reg_1__18_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/Q (DFFRHQX1MTR)
                                                         0.148      0.148 f
  U16477/Y (NAND2X2MTR)                                  0.074      0.223 r
  U10715/Y (OAI22X1MTR)                                  0.097      0.319 f
  U12696/Y (NAND3BX2MTR)                                 0.125      0.444 f
  U13164/Y (NAND3BX4MTR)                                 0.120      0.564 f
  U8398/Y (INVX2MTR)                                     0.065      0.629 r
  U8958/Y (NAND2X6MTR)                                   0.050      0.679 f
  U9780/Y (INVX4MTR)                                     0.046      0.725 r
  U9770/Y (OAI21X4MTR)                                   0.055      0.779 f
  U9301/Y (NOR2X4MTR)                                    0.084      0.864 r
  U1338/Y (OAI21X6MTR)                                   0.077      0.941 f
  U13000/Y (AOI2B1X2MTR)                                 0.084      1.026 r
  U11675/Y (OAI2BB1X2MTR)                                0.071      1.097 f
  U9218/Y (NAND3X6MTR)                                   0.063      1.160 r
  U9560/Y (CLKNAND2X2MTR)                                0.057      1.217 f
  U1315/Y (CLKNAND2X4MTR)                                0.042      1.259 r
  U8618/Y (INVX4MTR)                                     0.040      1.299 f
  U17389/Y (OAI22X2MTR)                                  0.053      1.353 r
  U0_BANK_TOP/vACC_2_reg_4__21_/D (DFFRHQX1MTR)          0.000      1.353 r
  data arrival time                                                 1.353

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.353
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U7004/Y (BUFX16MTR)                                    0.089      0.343 r
  U1716/Y (INVX10MTR)                                    0.032      0.374 f
  U3499/Y (CLKNAND2X2MTR)                                0.030      0.405 r
  U8483/Y (INVX2MTR)                                     0.032      0.437 f
  U10774/Y (NOR3X4MTR)                                   0.113      0.550 r
  U2552/Y (OAI21X6MTR)                                   0.079      0.629 f
  U6121/Y (NOR2X4MTR)                                    0.071      0.699 r
  U4361/Y (NOR2X3MTR)                                    0.041      0.740 f
  U4349/Y (NOR2BX4MTR)                                   0.068      0.808 r
  U2235/Y (NAND2X6MTR)                                   0.059      0.867 f
  U3362/Y (NAND2X8MTR)                                   0.046      0.913 r
  U2243/Y (NAND2X8MTR)                                   0.045      0.958 f
  U334/Y (OAI2BB1X2MTR)                                  0.095      1.053 f
  U1407/Y (XNOR2X2MTR)                                   0.077      1.130 f
  U2620/Y (NAND2X4MTR)                                   0.048      1.178 r
  U10313/Y (NAND3X2MTR)                                  0.070      1.248 f
  U93/Y (INVX2MTR)                                       0.064      1.312 r
  U91/Y (OAI22X1MTR)                                     0.069      1.381 f
  U0_BANK_TOP/vACC_0_reg_7__14_/D (DFFRHQX2MTR)          0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U15370/Y (BUFX3MTR)                                    0.087      0.202 f
  U15292/Y (NOR2BX4MTR)                                  0.095      0.298 r
  U12548/Y (AOI22X1MTR)                                  0.099      0.397 f
  U7502/Y (AND2X2MTR)                                    0.114      0.511 f
  U896/Y (NAND3BX4MTR)                                   0.046      0.557 r
  U7427/Y (INVX2MTR)                                     0.054      0.611 f
  U8315/Y (NOR2X4MTR)                                    0.101      0.711 r
  U12281/Y (AOI21X4MTR)                                  0.078      0.789 f
  U1700/Y (OAI21X4MTR)                                   0.103      0.892 r
  U12278/Y (NAND2BX1MTR)                                 0.098      0.990 f
  U4943/Y (NAND3X4MTR)                                   0.066      1.056 r
  U9592/Y (AOI21X6MTR)                                   0.032      1.088 f
  U9747/Y (XNOR2X2MTR)                                   0.073      1.161 f
  U5346/Y (NAND2X4MTR)                                   0.047      1.208 r
  U12377/Y (CLKNAND2X2MTR)                               0.052      1.260 f
  U10239/Y (NOR2X4MTR)                                   0.072      1.332 r
  U17463/Y (OAI22X2MTR)                                  0.056      1.387 f
  U0_BANK_TOP/vACC_2_reg_4__15_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U1785/Y (OAI21X8MTR)                                   0.071      0.952 f
  U10529/Y (AOI21X2MTR)                                  0.089      1.041 r
  U2575/Y (XNOR2X2MTR)                                   0.082      1.123 r
  U225/Y (CLKNAND2X2MTR)                                 0.070      1.193 f
  U1350/Y (NAND3X4MTR)                                   0.072      1.265 r
  U16096/Y (AOI21X8MTR)                                  0.054      1.320 f
  U13024/Y (OAI22X2MTR)                                  0.056      1.376 r
  U0_BANK_TOP/vACC_0_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U4265/Y (CLKNAND2X4MTR)                                0.045      0.608 f
  U1038/Y (NAND2X6MTR)                                   0.048      0.656 r
  U980/Y (NAND2X4MTR)                                    0.053      0.709 f
  U9176/Y (CLKNAND2X4MTR)                                0.039      0.749 r
  U3579/Y (NAND2X4MTR)                                   0.035      0.784 f
  U1613/Y (OAI2BB1X4MTR)                                 0.082      0.866 f
  U1987/Y (INVX4MTR)                                     0.043      0.910 r
  U1712/Y (NAND2X8MTR)                                   0.058      0.967 f
  U298/Y (AOI21X2MTR)                                    0.093      1.061 r
  U8676/Y (XNOR2X2MTR)                                   0.093      1.154 r
  U2123/Y (AOI21X4MTR)                                   0.076      1.229 f
  U4507/Y (AND2X4MTR)                                    0.093      1.323 f
  U17550/Y (OAI22X2MTR)                                  0.052      1.375 r
  U0_BANK_TOP/vACC_1_reg_1__14_/D (DFFRHQX2MTR)          0.000      1.375 r
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_314_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U12133/Y (BUFX20MTR)                                   0.067      0.412 r
  U2241/Y (INVX6MTR)                                     0.028      0.440 f
  U711/Y (INVX8MTR)                                      0.037      0.477 r
  U11050/Y (INVX4MTR)                                    0.042      0.519 f
  U5212/Y (NAND2X1MTR)                                   0.037      0.556 r
  U5214/Y (NAND4X2MTR)                                   0.139      0.695 f
  U16541/Y (NOR2X2MTR)                                   0.112      0.807 r
  U420/Y (NAND2X2MTR)                                    0.101      0.908 f
  U446/Y (NOR2X6MTR)                                     0.099      1.007 r
  U4859/Y (NAND2X2MTR)                                   0.061      1.069 f
  U4850/Y (NAND3BX4MTR)                                  0.053      1.122 r
  U2750/Y (NOR2X4MTR)                                    0.039      1.160 f
  U10905/Y (CLKNAND2X2MTR)                               0.043      1.203 r
  U173/Y (MXI2X2MTR)                                     0.073      1.277 f
  U15366/Y (NOR2X1MTR)                                   0.060      1.337 r
  PIM_result_reg_314_/D (DFFRQX2MTR)                     0.000      1.337 r
  data arrival time                                                 1.337

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_314_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.337
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_186_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U12133/Y (BUFX20MTR)                                   0.067      0.412 r
  U2241/Y (INVX6MTR)                                     0.028      0.440 f
  U711/Y (INVX8MTR)                                      0.037      0.477 r
  U11050/Y (INVX4MTR)                                    0.042      0.519 f
  U5212/Y (NAND2X1MTR)                                   0.037      0.556 r
  U5214/Y (NAND4X2MTR)                                   0.139      0.695 f
  U16541/Y (NOR2X2MTR)                                   0.112      0.807 r
  U420/Y (NAND2X2MTR)                                    0.101      0.908 f
  U446/Y (NOR2X6MTR)                                     0.099      1.007 r
  U4859/Y (NAND2X2MTR)                                   0.061      1.069 f
  U4850/Y (NAND3BX4MTR)                                  0.053      1.122 r
  U2750/Y (NOR2X4MTR)                                    0.039      1.160 f
  U10905/Y (CLKNAND2X2MTR)                               0.043      1.203 r
  U173/Y (MXI2X2MTR)                                     0.073      1.277 f
  U15367/Y (NOR2X1MTR)                                   0.060      1.337 r
  PIM_result_reg_186_/D (DFFRQX2MTR)                     0.000      1.337 r
  data arrival time                                                 1.337

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_186_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.337
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_58_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U12133/Y (BUFX20MTR)                                   0.067      0.412 r
  U2241/Y (INVX6MTR)                                     0.028      0.440 f
  U711/Y (INVX8MTR)                                      0.037      0.477 r
  U11050/Y (INVX4MTR)                                    0.042      0.519 f
  U5212/Y (NAND2X1MTR)                                   0.037      0.556 r
  U5214/Y (NAND4X2MTR)                                   0.139      0.695 f
  U16541/Y (NOR2X2MTR)                                   0.112      0.807 r
  U420/Y (NAND2X2MTR)                                    0.101      0.908 f
  U446/Y (NOR2X6MTR)                                     0.099      1.007 r
  U4859/Y (NAND2X2MTR)                                   0.061      1.069 f
  U4850/Y (NAND3BX4MTR)                                  0.053      1.122 r
  U2750/Y (NOR2X4MTR)                                    0.039      1.160 f
  U10905/Y (CLKNAND2X2MTR)                               0.043      1.203 r
  U173/Y (MXI2X2MTR)                                     0.073      1.277 f
  U15368/Y (NOR2X1MTR)                                   0.060      1.337 r
  PIM_result_reg_58_/D (DFFRQX2MTR)                      0.000      1.337 r
  data arrival time                                                 1.337

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_58_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.337
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U1891/Y (NOR2BX4MTR)                                   0.073      0.195 f
  U4210/Y (INVX3MTR)                                     0.050      0.245 r
  U5292/Y (NOR2X1MTR)                                    0.041      0.286 f
  U8495/Y (AOI2BB1X1MTR)                                 0.061      0.346 r
  U7896/Y (OAI22X1MTR)                                   0.067      0.413 f
  U7157/Y (NOR2X1MTR)                                    0.067      0.480 r
  U955/Y (CLKNAND2X2MTR)                                 0.059      0.539 f
  U954/Y (INVX3MTR)                                      0.056      0.595 r
  U2720/Y (NAND2X4MTR)                                   0.048      0.643 f
  U16149/Y (NOR2X4MTR)                                   0.076      0.719 r
  U6936/Y (OAI21X4MTR)                                   0.066      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.042      0.826 r
  U2934/Y (NAND2X4MTR)                                   0.051      0.877 f
  U1471/Y (NAND2X8MTR)                                   0.042      0.919 r
  U2856/Y (NAND2X8MTR)                                   0.046      0.966 f
  U7112/Y (NAND2X6MTR)                                   0.042      1.008 r
  U1354/Y (NAND2X8MTR)                                   0.049      1.057 f
  U1462/Y (NAND2X12MTR)                                  0.046      1.103 r
  U4666/Y (INVX6MTR)                                     0.047      1.150 f
  U2695/Y (AND2X1MTR)                                    0.097      1.247 f
  U1414/Y (AOI21X1MTR)                                   0.068      1.315 r
  U11369/Y (OAI2B1X1MTR)                                 0.070      1.385 f
  U0_BANK_TOP/vACC_3_reg_6__2_/D (DFFRHQX2MTR)           0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__2_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U1346/Y (INVX10MTR)                                    0.069      0.329 r
  U1268/Y (INVX8MTR)                                     0.041      0.371 f
  U8634/Y (INVX6MTR)                                     0.046      0.417 r
  U4613/Y (INVX4MTR)                                     0.042      0.459 f
  U11071/Y (OAI22X1MTR)                                  0.074      0.534 r
  U12543/Y (AOI2BB1X4MTR)                                0.120      0.653 r
  U9896/Y (INVX2MTR)                                     0.052      0.705 f
  U3934/Y (NOR2X4MTR)                                    0.096      0.801 r
  U16191/Y (OAI211X2MTR)                                 0.086      0.886 f
  U3861/Y (AOI21X1MTR)                                   0.072      0.959 r
  U8782/Y (CLKAND2X2MTR)                                 0.106      1.064 r
  U9475/Y (NAND2X2MTR)                                   0.060      1.125 f
  U3129/Y (NAND3X6MTR)                                   0.055      1.180 r
  U1573/Y (CLKNAND2X2MTR)                                0.057      1.237 f
  U13182/Y (CLKNAND2X4MTR)                               0.046      1.282 r
  U11457/Y (NAND2X2MTR)                                  0.048      1.330 f
  U6957/Y (INVX1MTR)                                     0.035      1.365 r
  U0_BANK_TOP/detect_pos_edge_reg_5_/D (DFFRHQX1MTR)     0.000      1.365 r
  data arrival time                                                 1.365

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_5_/CK (DFFRHQX1MTR)    0.000      1.515 r
  library setup time                                    -0.139      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.365
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U4700/Y (INVX14MTR)                                    0.039      0.307 f
  U1349/Y (INVX14MTR)                                    0.044      0.351 r
  U1260/Y (INVX12MTR)                                    0.027      0.378 f
  U1308/Y (CLKNAND2X2MTR)                                0.028      0.406 r
  U3762/Y (CLKNAND2X2MTR)                                0.051      0.457 f
  U1653/Y (AOI21X4MTR)                                   0.084      0.540 r
  U1870/Y (NAND2X5MTR)                                   0.070      0.610 f
  U6967/Y (NAND2X4MTR)                                   0.063      0.673 r
  U4991/Y (CLKNAND2X4MTR)                                0.043      0.716 f
  U10949/Y (AOI21X2MTR)                                  0.088      0.804 r
  U9301/Y (NOR2X4MTR)                                    0.049      0.853 f
  U1338/Y (OAI21X6MTR)                                   0.096      0.949 r
  U1966/Y (INVX8MTR)                                     0.044      0.993 f
  U352/Y (NOR2X4MTR)                                     0.062      1.056 r
  U279/Y (NOR2X6MTR)                                     0.036      1.092 f
  U10861/Y (XOR2X8MTR)                                   0.070      1.162 f
  U16268/Y (AOI21X8MTR)                                  0.090      1.252 r
  U11302/Y (BUFX3MTR)                                    0.091      1.343 r
  U17213/Y (OAI22X2MTR)                                  0.046      1.389 f
  U0_BANK_TOP/vACC_0_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U1126/Y (OAI2BB1X4MTR)                                 0.087      0.524 r
  U11235/Y (OAI21X4MTR)                                  0.056      0.580 f
  U8850/Y (NAND2X6MTR)                                   0.050      0.630 r
  U7061/Y (NAND2X4MTR)                                   0.051      0.681 f
  U5597/Y (NAND3X2MTR)                                   0.048      0.729 r
  U6563/Y (OAI21X3MTR)                                   0.053      0.782 f
  U11970/Y (OAI2BB1X4MTR)                                0.087      0.869 f
  U3227/Y (INVX4MTR)                                     0.043      0.913 r
  U9187/Y (NAND2X8MTR)                                   0.052      0.965 f
  U12395/Y (OAI2BB1X2MTR)                                0.089      1.054 f
  U9939/Y (AOI31X2MTR)                                   0.083      1.137 r
  U1756/Y (OAI21X4MTR)                                   0.060      1.197 f
  U10459/Y (NOR2X1MTR)                                   0.104      1.301 r
  U4901/Y (OAI22X1MTR)                                   0.081      1.382 f
  U0_BANK_TOP/vACC_1_reg_3__9_/D (DFFRQX4MTR)            0.000      1.382 f
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__9_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U1126/Y (OAI2BB1X4MTR)                                 0.087      0.524 r
  U11235/Y (OAI21X4MTR)                                  0.056      0.580 f
  U8850/Y (NAND2X6MTR)                                   0.050      0.630 r
  U7061/Y (NAND2X4MTR)                                   0.051      0.681 f
  U5597/Y (NAND3X2MTR)                                   0.048      0.729 r
  U6563/Y (OAI21X3MTR)                                   0.053      0.782 f
  U11970/Y (OAI2BB1X4MTR)                                0.087      0.869 f
  U3227/Y (INVX4MTR)                                     0.043      0.913 r
  U9187/Y (NAND2X8MTR)                                   0.052      0.965 f
  U12395/Y (OAI2BB1X2MTR)                                0.089      1.054 f
  U9939/Y (AOI31X2MTR)                                   0.083      1.137 r
  U1756/Y (OAI21X4MTR)                                   0.060      1.197 f
  U10459/Y (NOR2X1MTR)                                   0.104      1.301 r
  U4877/Y (OAI22X1MTR)                                   0.081      1.382 f
  U0_BANK_TOP/vACC_2_reg_3__9_/D (DFFRQX4MTR)            0.000      1.382 f
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__9_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_275_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12076/Y (INVX8MTR)                                    0.031      0.452 f
  U9924/Y (CLKNAND2X2MTR)                                0.029      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.103      0.676 r
  U8873/Y (NAND2X2MTR)                                   0.063      0.739 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.890 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.985 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.056 f
  U5369/Y (INVX3MTR)                                     0.059      1.115 r
  U2776/Y (NAND2X1MTR)                                   0.061      1.177 f
  U11586/Y (NAND4X2MTR)                                  0.059      1.235 r
  U11559/Y (NOR2X2MTR)                                   0.047      1.282 f
  U15634/Y (NOR2X1MTR)                                   0.051      1.334 r
  PIM_result_reg_275_/D (DFFRQX1MTR)                     0.000      1.334 r
  data arrival time                                                 1.334

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_275_/CK (DFFRQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.170      1.345
  data required time                                                1.345
  --------------------------------------------------------------------------
  data required time                                                1.345
  data arrival time                                                -1.334
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_exp_align_reg_1_/Q (DFFRHQX1MTR)
                                                         0.154      0.154 f
  U11299/Y (NAND2X2MTR)                                  0.084      0.238 r
  U11274/Y (INVX2MTR)                                    0.051      0.289 f
  U5904/Y (AOI22X1MTR)                                   0.089      0.378 r
  U16187/Y (CLKNAND2X2MTR)                               0.052      0.430 f
  U9843/Y (NOR2X2MTR)                                    0.076      0.507 r
  U8457/Y (NAND2BX4MTR)                                  0.081      0.588 f
  U7829/Y (INVX2MTR)                                     0.052      0.640 r
  U9386/Y (NAND2X3MTR)                                   0.057      0.697 f
  U16203/Y (OAI2B1X8MTR)                                 0.105      0.801 f
  U8602/Y (AOI21X8MTR)                                   0.096      0.898 r
  U1763/Y (NAND2X6MTR)                                   0.064      0.962 f
  U13296/Y (OAI2BB1X2MTR)                                0.096      1.058 f
  U263/Y (NOR2X4MTR)                                     0.053      1.112 r
  U1937/Y (OAI21X3MTR)                                   0.050      1.162 f
  U2155/Y (NOR2X4MTR)                                    0.072      1.234 r
  U10044/Y (BUFX4MTR)                                    0.087      1.320 r
  U13358/Y (OAI22X1MTR)                                  0.060      1.380 f
  U0_BANK_TOP/vACC_0_reg_0__9_/D (DFFRHQX2MTR)           0.000      1.380 f
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1193/Y (INVX14MTR)                                    0.033      0.435 r
  U9142/Y (AOI21X3MTR)                                   0.042      0.477 f
  U1208/Y (NAND3X2MTR)                                   0.050      0.527 r
  U2003/Y (NAND2BX4MTR)                                  0.052      0.578 f
  U2002/Y (INVX3MTR)                                     0.045      0.623 r
  U2128/Y (CLKNAND2X4MTR)                                0.070      0.693 f
  U7722/Y (NAND2X3MTR)                                   0.056      0.750 r
  U7688/Y (INVX2MTR)                                     0.041      0.790 f
  U6448/Y (NAND2X2MTR)                                   0.050      0.840 r
  U1500/Y (INVX2MTR)                                     0.042      0.882 f
  U395/Y (NAND2X2MTR)                                    0.042      0.924 r
  U5386/Y (NOR2X1MTR)                                    0.040      0.964 f
  U1503/Y (AOI21X2MTR)                                   0.071      1.035 r
  U353/Y (NAND2X2MTR)                                    0.079      1.114 f
  U7085/Y (NAND3X8MTR)                                   0.067      1.181 r
  U9616/Y (NAND2X1MTR)                                   0.065      1.246 f
  U11473/Y (OAI2BB1X2MTR)                                0.064      1.310 r
  U16060/Y (OAI22X1MTR)                                  0.069      1.379 f
  U0_BANK_TOP/vACC_3_reg_3__17_/D (DFFRHQX2MTR)          0.000      1.379 f
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_46_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U9925/Y (INVX6MTR)                                     0.037      0.460 f
  U17032/Y (NAND2X2MTR)                                  0.043      0.503 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.632 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.728 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.790 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.864 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.944 f
  U8137/Y (NOR2BX2MTR)                                   0.086      1.030 r
  U7225/Y (INVX2MTR)                                     0.047      1.077 f
  U2789/Y (NOR2X3MTR)                                    0.060      1.137 r
  U10749/Y (NOR2X2MTR)                                   0.055      1.192 f
  U8710/Y (NAND3X4MTR)                                   0.050      1.242 r
  U3705/Y (AOI2B1X2MTR)                                  0.075      1.317 f
  U15457/Y (NOR2X1MTR)                                   0.064      1.381 r
  PIM_result_reg_46_/D (DFFRHQX2MTR)                     0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_46_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_174_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U9925/Y (INVX6MTR)                                     0.037      0.460 f
  U17032/Y (NAND2X2MTR)                                  0.043      0.503 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.632 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.728 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.790 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.864 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.944 f
  U8137/Y (NOR2BX2MTR)                                   0.086      1.030 r
  U7225/Y (INVX2MTR)                                     0.047      1.077 f
  U2789/Y (NOR2X3MTR)                                    0.060      1.137 r
  U10749/Y (NOR2X2MTR)                                   0.055      1.192 f
  U8710/Y (NAND3X4MTR)                                   0.050      1.242 r
  U3705/Y (AOI2B1X2MTR)                                  0.075      1.317 f
  U11538/Y (NOR2X1MTR)                                   0.064      1.381 r
  PIM_result_reg_174_/D (DFFRHQX2MTR)                    0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_174_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_302_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U9925/Y (INVX6MTR)                                     0.037      0.460 f
  U17032/Y (NAND2X2MTR)                                  0.043      0.503 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.632 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.728 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.790 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.864 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.944 f
  U8137/Y (NOR2BX2MTR)                                   0.086      1.030 r
  U7225/Y (INVX2MTR)                                     0.047      1.077 f
  U2789/Y (NOR2X3MTR)                                    0.060      1.137 r
  U10749/Y (NOR2X2MTR)                                   0.055      1.192 f
  U8710/Y (NAND3X4MTR)                                   0.050      1.242 r
  U3705/Y (AOI2B1X2MTR)                                  0.075      1.317 f
  U15456/Y (NOR2X1MTR)                                   0.064      1.381 r
  PIM_result_reg_302_/D (DFFRHQX2MTR)                    0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_302_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_430_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U9925/Y (INVX6MTR)                                     0.037      0.460 f
  U17032/Y (NAND2X2MTR)                                  0.043      0.503 r
  U7376/Y (NAND4X4MTR)                                   0.129      0.632 f
  U7334/Y (NOR2X1MTR)                                    0.096      0.728 r
  U8917/Y (NAND2BX2MTR)                                  0.063      0.790 f
  U8874/Y (NOR2X4MTR)                                    0.074      0.864 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.944 f
  U8137/Y (NOR2BX2MTR)                                   0.086      1.030 r
  U7225/Y (INVX2MTR)                                     0.047      1.077 f
  U2789/Y (NOR2X3MTR)                                    0.060      1.137 r
  U10749/Y (NOR2X2MTR)                                   0.055      1.192 f
  U8710/Y (NAND3X4MTR)                                   0.050      1.242 r
  U3705/Y (AOI2B1X2MTR)                                  0.075      1.317 f
  U15435/Y (NOR2X1MTR)                                   0.064      1.381 r
  PIM_result_reg_430_/D (DFFRHQX2MTR)                    0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_430_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U7947/Y (CLKNAND2X2MTR)                                0.058      0.471 f
  U2131/Y (OAI211X4MTR)                                  0.050      0.521 r
  U13620/Y (OAI21X3MTR)                                  0.072      0.593 f
  U3965/Y (NAND2X6MTR)                                   0.062      0.656 r
  U16360/Y (NAND2X3MTR)                                  0.060      0.716 f
  U5413/Y (OAI21X3MTR)                                   0.078      0.794 r
  U4965/Y (INVX2MTR)                                     0.045      0.839 f
  U2934/Y (NAND2X4MTR)                                   0.042      0.881 r
  U1471/Y (NAND2X8MTR)                                   0.046      0.927 f
  U2856/Y (NAND2X8MTR)                                   0.043      0.970 r
  U511/Y (CLKNAND2X2MTR)                                 0.046      1.015 f
  U8071/Y (NAND2X2MTR)                                   0.046      1.062 r
  U8052/Y (AOI2B1X1MTR)                                  0.087      1.149 f
  U2825/Y (NAND3X4MTR)                                   0.066      1.215 r
  U8403/Y (NAND3X1MTR)                                   0.093      1.308 f
  U2081/Y (OAI211X2MTR)                                  0.066      1.375 r
  U0_BANK_TOP/vACC_1_reg_6__2_/D (DFFRHQX2MTR)           0.000      1.375 r
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__2_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_498_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U6678/Y (NAND2X1MTR)                                   0.038      0.490 r
  U15915/Y (NAND4X4MTR)                                  0.119      0.609 f
  U3175/Y (INVX2MTR)                                     0.090      0.699 r
  U3123/Y (NAND2X2MTR)                                   0.066      0.765 f
  U15914/Y (NOR2X4MTR)                                   0.073      0.838 r
  U5445/Y (NAND3X4MTR)                                   0.094      0.932 f
  U5415/Y (NOR2X2MTR)                                    0.098      1.030 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.095 f
  U2824/Y (INVX2MTR)                                     0.057      1.152 r
  U17633/Y (CLKNAND2X2MTR)                               0.046      1.198 f
  U17634/Y (OAI211X2MTR)                                 0.049      1.247 r
  U5859/Y (AOI211X2MTR)                                  0.065      1.312 f
  U8468/Y (NOR2X1MTR)                                    0.068      1.380 r
  PIM_result_reg_498_/D (DFFRHQX2MTR)                    0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_498_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_114_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U6678/Y (NAND2X1MTR)                                   0.038      0.490 r
  U15915/Y (NAND4X4MTR)                                  0.119      0.609 f
  U3175/Y (INVX2MTR)                                     0.090      0.699 r
  U3123/Y (NAND2X2MTR)                                   0.066      0.765 f
  U15914/Y (NOR2X4MTR)                                   0.073      0.838 r
  U5445/Y (NAND3X4MTR)                                   0.094      0.932 f
  U5415/Y (NOR2X2MTR)                                    0.098      1.030 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.095 f
  U2824/Y (INVX2MTR)                                     0.057      1.152 r
  U17633/Y (CLKNAND2X2MTR)                               0.046      1.198 f
  U17634/Y (OAI211X2MTR)                                 0.049      1.247 r
  U5859/Y (AOI211X2MTR)                                  0.065      1.312 f
  U6373/Y (NOR2X1MTR)                                    0.068      1.380 r
  PIM_result_reg_114_/D (DFFRHQX2MTR)                    0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_114_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_242_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U6678/Y (NAND2X1MTR)                                   0.038      0.490 r
  U15915/Y (NAND4X4MTR)                                  0.119      0.609 f
  U3175/Y (INVX2MTR)                                     0.090      0.699 r
  U3123/Y (NAND2X2MTR)                                   0.066      0.765 f
  U15914/Y (NOR2X4MTR)                                   0.073      0.838 r
  U5445/Y (NAND3X4MTR)                                   0.094      0.932 f
  U5415/Y (NOR2X2MTR)                                    0.098      1.030 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.095 f
  U2824/Y (INVX2MTR)                                     0.057      1.152 r
  U17633/Y (CLKNAND2X2MTR)                               0.046      1.198 f
  U17634/Y (OAI211X2MTR)                                 0.049      1.247 r
  U5859/Y (AOI211X2MTR)                                  0.065      1.312 f
  U6377/Y (NOR2X1MTR)                                    0.068      1.380 r
  PIM_result_reg_242_/D (DFFRHQX2MTR)                    0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_242_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_370_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U6678/Y (NAND2X1MTR)                                   0.038      0.490 r
  U15915/Y (NAND4X4MTR)                                  0.119      0.609 f
  U3175/Y (INVX2MTR)                                     0.090      0.699 r
  U3123/Y (NAND2X2MTR)                                   0.066      0.765 f
  U15914/Y (NOR2X4MTR)                                   0.073      0.838 r
  U5445/Y (NAND3X4MTR)                                   0.094      0.932 f
  U5415/Y (NOR2X2MTR)                                    0.098      1.030 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.095 f
  U2824/Y (INVX2MTR)                                     0.057      1.152 r
  U17633/Y (CLKNAND2X2MTR)                               0.046      1.198 f
  U17634/Y (OAI211X2MTR)                                 0.049      1.247 r
  U5859/Y (AOI211X2MTR)                                  0.065      1.312 f
  U6381/Y (NOR2X1MTR)                                    0.068      1.380 r
  PIM_result_reg_370_/D (DFFRHQX2MTR)                    0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_370_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U6988/Y (INVX8MTR)                                     0.043      0.317 r
  U1240/Y (NOR2X2MTR)                                    0.040      0.357 f
  U8350/Y (AOI21X2MTR)                                   0.064      0.421 r
  U1701/Y (NAND3X2MTR)                                   0.073      0.494 f
  U3275/Y (NAND2X2MTR)                                   0.058      0.552 r
  U3206/Y (INVX3MTR)                                     0.036      0.588 f
  U6012/Y (NOR2X2MTR)                                    0.089      0.678 r
  U8902/Y (NOR2X2MTR)                                    0.070      0.748 f
  U2073/Y (AOI21X4MTR)                                   0.109      0.856 r
  U422/Y (NOR2X2MTR)                                     0.050      0.906 f
  U3267/Y (NOR2X4MTR)                                    0.072      0.979 r
  U1579/Y (CLKNAND2X8MTR)                                0.066      1.045 f
  U199/Y (NAND2X6MTR)                                    0.070      1.115 r
  U177/Y (BUFX4MTR)                                      0.096      1.211 r
  U11657/Y (CLKNAND2X4MTR)                               0.066      1.277 f
  U2685/Y (OAI22X2MTR)                                   0.076      1.352 r
  U0_BANK_TOP/vACC_3_reg_4__9_/D (DFFRHQX1MTR)           0.000      1.352 r
  data arrival time                                                 1.352

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__9_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.352
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U9303/Y (INVX18MTR)                                    0.029      0.403 f
  U7318/Y (INVX12MTR)                                    0.028      0.431 r
  U1244/Y (CLKNAND2X2MTR)                                0.046      0.477 f
  U9205/Y (NAND3BX4MTR)                                  0.056      0.533 r
  U8447/Y (INVX2MTR)                                     0.040      0.573 f
  U9907/Y (AOI21X4MTR)                                   0.086      0.660 r
  U13225/Y (INVX2MTR)                                    0.040      0.700 f
  U10807/Y (CLKNAND2X2MTR)                               0.060      0.760 r
  U9769/Y (NAND2X4MTR)                                   0.047      0.807 f
  U3797/Y (NOR2X2MTR)                                    0.087      0.894 r
  U6488/Y (CLKNAND2X2MTR)                                0.083      0.977 f
  U2407/Y (OAI21X6MTR)                                   0.110      1.087 r
  U6246/Y (NAND3X12MTR)                                  0.088      1.175 f
  U4437/Y (CLKNAND2X8MTR)                                0.056      1.231 r
  U9459/Y (NAND2X4MTR)                                   0.069      1.300 f
  U10223/Y (OAI22X2MTR)                                  0.074      1.374 r
  U0_BANK_TOP/vACC_1_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U6988/Y (INVX8MTR)                                     0.043      0.317 r
  U1240/Y (NOR2X2MTR)                                    0.040      0.357 f
  U8350/Y (AOI21X2MTR)                                   0.064      0.421 r
  U1701/Y (NAND3X2MTR)                                   0.073      0.494 f
  U3275/Y (NAND2X2MTR)                                   0.058      0.552 r
  U3206/Y (INVX3MTR)                                     0.036      0.588 f
  U6012/Y (NOR2X2MTR)                                    0.089      0.678 r
  U8902/Y (NOR2X2MTR)                                    0.070      0.748 f
  U2073/Y (AOI21X4MTR)                                   0.109      0.856 r
  U422/Y (NOR2X2MTR)                                     0.050      0.906 f
  U3267/Y (NOR2X4MTR)                                    0.072      0.979 r
  U1579/Y (CLKNAND2X8MTR)                                0.066      1.045 f
  U199/Y (NAND2X6MTR)                                    0.070      1.115 r
  U177/Y (BUFX4MTR)                                      0.096      1.211 r
  U11629/Y (CLKNAND2X4MTR)                               0.065      1.276 f
  U2675/Y (OAI22X2MTR)                                   0.075      1.351 r
  U0_BANK_TOP/vACC_0_reg_4__9_/D (DFFRHQX1MTR)           0.000      1.351 r
  data arrival time                                                 1.351

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__9_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.153      1.362
  data required time                                                1.362
  --------------------------------------------------------------------------
  data required time                                                1.362
  data arrival time                                                -1.351
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U1349/Y (INVX14MTR)                                    0.038      0.411 f
  U1260/Y (INVX12MTR)                                    0.030      0.441 r
  U4505/Y (CLKNAND2X4MTR)                                0.029      0.470 f
  U854/Y (OAI2BB1X2MTR)                                  0.038      0.508 r
  U1153/Y (INVX3MTR)                                     0.029      0.537 f
  U9716/Y (NAND3X4MTR)                                   0.034      0.571 r
  U13724/Y (NAND2X6MTR)                                  0.046      0.617 f
  U13717/Y (CLKNAND2X8MTR)                               0.043      0.660 r
  U9154/Y (NOR2X4MTR)                                    0.031      0.691 f
  U9419/Y (NOR2X2MTR)                                    0.069      0.760 r
  U7130/Y (CLKNAND2X4MTR)                                0.057      0.817 f
  U6316/Y (NAND2X4MTR)                                   0.051      0.868 r
  U589/Y (NAND2X6MTR)                                    0.050      0.918 f
  U9150/Y (NAND2X8MTR)                                   0.054      0.972 r
  U5375/Y (NAND2X3MTR)                                   0.047      1.019 f
  U9435/Y (AOI22X2MTR)                                   0.092      1.111 r
  U3026/Y (OAI21X2MTR)                                   0.069      1.180 f
  U16377/Y (AOI2B1X4MTR)                                 0.088      1.268 r
  U1541/Y (BUFX4MTR)                                     0.093      1.361 r
  U11370/Y (OAI22X2MTR)                                  0.043      1.405 f
  U0_BANK_TOP/vACC_1_reg_0__11_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2220/Y (NAND3X12MTR)                                  0.068      0.208 r
  U7548/Y (INVX1MTR)                                     0.071      0.279 f
  U1182/Y (OAI2BB1X1MTR)                                 0.116      0.395 f
  U12090/Y (NAND3BX4MTR)                                 0.113      0.508 f
  U5579/Y (CLKNAND2X4MTR)                                0.044      0.551 r
  U16243/Y (OAI2BB1X4MTR)                                0.052      0.604 f
  U6977/Y (NAND2BX4MTR)                                  0.106      0.710 f
  U639/Y (OAI21X4MTR)                                    0.104      0.813 r
  U8445/Y (CLKNAND2X4MTR)                                0.052      0.866 f
  U4157/Y (NAND2X2MTR)                                   0.057      0.923 r
  U9613/Y (INVX1MTR)                                     0.043      0.965 f
  U10315/Y (OAI2BB1X4MTR)                                0.084      1.050 f
  U303/Y (NAND2X4MTR)                                    0.034      1.084 r
  U1650/Y (XNOR2X2MTR)                                   0.076      1.159 r
  U3093/Y (CLKNAND2X4MTR)                                0.063      1.222 f
  U10313/Y (NAND3X2MTR)                                  0.050      1.272 r
  U93/Y (INVX2MTR)                                       0.046      1.318 f
  U9329/Y (OAI22X2MTR)                                   0.056      1.374 r
  U0_BANK_TOP/vACC_2_reg_7__14_/D (DFFRHQX2MTR)          0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U1357/Y (BUFX14MTR)                                    0.079      0.332 r
  U1660/Y (INVX8MTR)                                     0.025      0.357 f
  U6724/Y (AOI21X2MTR)                                   0.074      0.431 r
  U9390/Y (NAND3X4MTR)                                   0.078      0.509 f
  U1081/Y (NAND2X4MTR)                                   0.049      0.557 r
  U5970/Y (INVX4MTR)                                     0.039      0.597 f
  U4518/Y (NAND2X3MTR)                                   0.042      0.638 r
  U16382/Y (INVX2MTR)                                    0.037      0.676 f
  U2093/Y (NOR2X4MTR)                                    0.066      0.741 r
  U15986/Y (NAND2X3MTR)                                  0.051      0.792 f
  U15984/Y (INVX3MTR)                                    0.056      0.848 r
  U2877/Y (NAND2X4MTR)                                   0.046      0.894 f
  U5685/Y (NOR2X1MTR)                                    0.060      0.954 r
  U2015/Y (NAND2X2MTR)                                   0.059      1.013 f
  U8448/Y (NAND3X4MTR)                                   0.050      1.063 r
  U1782/Y (NAND2X6MTR)                                   0.049      1.112 f
  U13335/Y (NOR2X12MTR)                                  0.071      1.183 r
  U10011/Y (INVX12MTR)                                   0.043      1.226 f
  U13863/Y (OAI21BX4MTR)                                 0.084      1.310 r
  U12121/Y (OAI2B2X2MTR)                                 0.078      1.387 f
  U0_BANK_TOP/vACC_3_reg_7__18_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_165_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U6701/Y (INVX4MTR)                                     0.044      0.554 r
  U8374/Y (NAND2X2MTR)                                   0.055      0.609 f
  U8955/Y (NAND3X4MTR)                                   0.057      0.666 r
  U444/Y (INVX2MTR)                                      0.051      0.717 f
  U3035/Y (NAND2X2MTR)                                   0.053      0.770 r
  U5447/Y (NOR2X4MTR)                                    0.049      0.819 f
  U2927/Y (NAND3X3MTR)                                   0.058      0.877 r
  U8791/Y (NOR2X1MTR)                                    0.049      0.926 f
  U11763/Y (AOI21X1MTR)                                  0.062      0.988 r
  U13469/Y (NAND3BX2MTR)                                 0.076      1.064 f
  U13037/Y (AOI211X2MTR)                                 0.107      1.171 r
  U17339/Y (OAI211X2MTR)                                 0.096      1.267 f
  U4262/Y (NOR2X3MTR)                                    0.090      1.357 r
  U11517/Y (NOR2X1MTR)                                   0.049      1.406 f
  PIM_result_reg_165_/D (DFFRHQX4MTR)                    0.000      1.406 f
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_165_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_421_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U6701/Y (INVX4MTR)                                     0.044      0.554 r
  U8374/Y (NAND2X2MTR)                                   0.055      0.609 f
  U8955/Y (NAND3X4MTR)                                   0.057      0.666 r
  U444/Y (INVX2MTR)                                      0.051      0.717 f
  U3035/Y (NAND2X2MTR)                                   0.053      0.770 r
  U5447/Y (NOR2X4MTR)                                    0.049      0.819 f
  U2927/Y (NAND3X3MTR)                                   0.058      0.877 r
  U8791/Y (NOR2X1MTR)                                    0.049      0.926 f
  U11763/Y (AOI21X1MTR)                                  0.062      0.988 r
  U13469/Y (NAND3BX2MTR)                                 0.076      1.064 f
  U13037/Y (AOI211X2MTR)                                 0.107      1.171 r
  U17339/Y (OAI211X2MTR)                                 0.096      1.267 f
  U4262/Y (NOR2X3MTR)                                    0.090      1.357 r
  U11515/Y (NOR2X1MTR)                                   0.049      1.406 f
  PIM_result_reg_421_/D (DFFRHQX4MTR)                    0.000      1.406 f
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_421_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_37_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U6701/Y (INVX4MTR)                                     0.044      0.554 r
  U8374/Y (NAND2X2MTR)                                   0.055      0.609 f
  U8955/Y (NAND3X4MTR)                                   0.057      0.666 r
  U444/Y (INVX2MTR)                                      0.051      0.717 f
  U3035/Y (NAND2X2MTR)                                   0.053      0.770 r
  U5447/Y (NOR2X4MTR)                                    0.049      0.819 f
  U2927/Y (NAND3X3MTR)                                   0.058      0.877 r
  U8791/Y (NOR2X1MTR)                                    0.049      0.926 f
  U11763/Y (AOI21X1MTR)                                  0.062      0.988 r
  U13469/Y (NAND3BX2MTR)                                 0.076      1.064 f
  U13037/Y (AOI211X2MTR)                                 0.107      1.171 r
  U17339/Y (OAI211X2MTR)                                 0.096      1.267 f
  U4262/Y (NOR2X3MTR)                                    0.090      1.357 r
  U11516/Y (NOR2X1MTR)                                   0.049      1.406 f
  PIM_result_reg_37_/D (DFFRHQX4MTR)                     0.000      1.406 f
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_37_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_293_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.106      0.320 r
  U8516/Y (INVX12MTR)                                    0.048      0.368 f
  U12133/Y (BUFX20MTR)                                   0.076      0.444 f
  U2241/Y (INVX6MTR)                                     0.033      0.477 r
  U711/Y (INVX8MTR)                                      0.032      0.509 f
  U6701/Y (INVX4MTR)                                     0.044      0.554 r
  U8374/Y (NAND2X2MTR)                                   0.055      0.609 f
  U8955/Y (NAND3X4MTR)                                   0.057      0.666 r
  U444/Y (INVX2MTR)                                      0.051      0.717 f
  U3035/Y (NAND2X2MTR)                                   0.053      0.770 r
  U5447/Y (NOR2X4MTR)                                    0.049      0.819 f
  U2927/Y (NAND3X3MTR)                                   0.058      0.877 r
  U8791/Y (NOR2X1MTR)                                    0.049      0.926 f
  U11763/Y (AOI21X1MTR)                                  0.062      0.988 r
  U13469/Y (NAND3BX2MTR)                                 0.076      1.064 f
  U13037/Y (AOI211X2MTR)                                 0.107      1.171 r
  U17339/Y (OAI211X2MTR)                                 0.096      1.267 f
  U4262/Y (NOR2X3MTR)                                    0.090      1.357 r
  U9384/Y (NOR2X1MTR)                                    0.049      1.406 f
  PIM_result_reg_293_/D (DFFRHQX4MTR)                    0.000      1.406 f
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_293_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U4700/Y (INVX14MTR)                                    0.039      0.307 f
  U1349/Y (INVX14MTR)                                    0.044      0.351 r
  U1260/Y (INVX12MTR)                                    0.027      0.378 f
  U1308/Y (CLKNAND2X2MTR)                                0.028      0.406 r
  U3762/Y (CLKNAND2X2MTR)                                0.051      0.457 f
  U1653/Y (AOI21X4MTR)                                   0.084      0.540 r
  U1870/Y (NAND2X5MTR)                                   0.070      0.610 f
  U6967/Y (NAND2X4MTR)                                   0.063      0.673 r
  U4991/Y (CLKNAND2X4MTR)                                0.043      0.716 f
  U10949/Y (AOI21X2MTR)                                  0.088      0.804 r
  U9301/Y (NOR2X4MTR)                                    0.049      0.853 f
  U1338/Y (OAI21X6MTR)                                   0.096      0.949 r
  U1966/Y (INVX8MTR)                                     0.044      0.993 f
  U352/Y (NOR2X4MTR)                                     0.062      1.056 r
  U279/Y (NOR2X6MTR)                                     0.036      1.092 f
  U10861/Y (XOR2X8MTR)                                   0.070      1.162 f
  U16268/Y (AOI21X8MTR)                                  0.090      1.252 r
  U11302/Y (BUFX3MTR)                                    0.091      1.343 r
  U17214/Y (OAI22X2MTR)                                  0.046      1.389 f
  U0_BANK_TOP/vACC_3_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_509_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2251/Y (INVX8MTR)                                     0.036      0.498 r
  U662/Y (BUFX4MTR)                                      0.082      0.580 r
  U12381/Y (CLKNAND2X2MTR)                               0.057      0.637 f
  U9007/Y (NAND4X4MTR)                                   0.065      0.701 r
  U10764/Y (OR2X2MTR)                                    0.095      0.797 r
  U3058/Y (NOR2X2MTR)                                    0.036      0.833 f
  U2969/Y (NAND3X4MTR)                                   0.041      0.874 r
  U2950/Y (INVX2MTR)                                     0.043      0.916 f
  U2900/Y (NAND3X4MTR)                                   0.047      0.964 r
  U5899/Y (NAND2X2MTR)                                   0.075      1.039 f
  U17723/Y (NOR3X4MTR)                                   0.133      1.171 r
  U4277/Y (INVX2MTR)                                     0.050      1.221 f
  U17727/Y (AOI22X2MTR)                                  0.107      1.328 r
  U11501/Y (NOR2X1MTR)                                   0.058      1.387 f
  PIM_result_reg_509_/D (DFFRHQX2MTR)                    0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_509_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_381_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2251/Y (INVX8MTR)                                     0.036      0.498 r
  U662/Y (BUFX4MTR)                                      0.082      0.580 r
  U12381/Y (CLKNAND2X2MTR)                               0.057      0.637 f
  U9007/Y (NAND4X4MTR)                                   0.065      0.701 r
  U10764/Y (OR2X2MTR)                                    0.095      0.797 r
  U3058/Y (NOR2X2MTR)                                    0.036      0.833 f
  U2969/Y (NAND3X4MTR)                                   0.041      0.874 r
  U2950/Y (INVX2MTR)                                     0.043      0.916 f
  U2900/Y (NAND3X4MTR)                                   0.047      0.964 r
  U5899/Y (NAND2X2MTR)                                   0.075      1.039 f
  U17723/Y (NOR3X4MTR)                                   0.133      1.171 r
  U4277/Y (INVX2MTR)                                     0.050      1.221 f
  U17727/Y (AOI22X2MTR)                                  0.107      1.328 r
  U11529/Y (NOR2X1MTR)                                   0.058      1.387 f
  PIM_result_reg_381_/D (DFFRHQX2MTR)                    0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_381_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_253_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2251/Y (INVX8MTR)                                     0.036      0.498 r
  U662/Y (BUFX4MTR)                                      0.082      0.580 r
  U12381/Y (CLKNAND2X2MTR)                               0.057      0.637 f
  U9007/Y (NAND4X4MTR)                                   0.065      0.701 r
  U10764/Y (OR2X2MTR)                                    0.095      0.797 r
  U3058/Y (NOR2X2MTR)                                    0.036      0.833 f
  U2969/Y (NAND3X4MTR)                                   0.041      0.874 r
  U2950/Y (INVX2MTR)                                     0.043      0.916 f
  U2900/Y (NAND3X4MTR)                                   0.047      0.964 r
  U5899/Y (NAND2X2MTR)                                   0.075      1.039 f
  U17723/Y (NOR3X4MTR)                                   0.133      1.171 r
  U4277/Y (INVX2MTR)                                     0.050      1.221 f
  U17727/Y (AOI22X2MTR)                                  0.107      1.328 r
  U11519/Y (NOR2X1MTR)                                   0.058      1.387 f
  PIM_result_reg_253_/D (DFFRHQX2MTR)                    0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_253_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_125_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2251/Y (INVX8MTR)                                     0.036      0.498 r
  U662/Y (BUFX4MTR)                                      0.082      0.580 r
  U12381/Y (CLKNAND2X2MTR)                               0.057      0.637 f
  U9007/Y (NAND4X4MTR)                                   0.065      0.701 r
  U10764/Y (OR2X2MTR)                                    0.095      0.797 r
  U3058/Y (NOR2X2MTR)                                    0.036      0.833 f
  U2969/Y (NAND3X4MTR)                                   0.041      0.874 r
  U2950/Y (INVX2MTR)                                     0.043      0.916 f
  U2900/Y (NAND3X4MTR)                                   0.047      0.964 r
  U5899/Y (NAND2X2MTR)                                   0.075      1.039 f
  U17723/Y (NOR3X4MTR)                                   0.133      1.171 r
  U4277/Y (INVX2MTR)                                     0.050      1.221 f
  U17727/Y (AOI22X2MTR)                                  0.107      1.328 r
  U11477/Y (NOR2X1MTR)                                   0.058      1.387 f
  PIM_result_reg_125_/D (DFFRHQX2MTR)                    0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_125_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U2434/Y (INVX10MTR)                                    0.034      0.301 f
  U5397/Y (INVX18MTR)                                    0.042      0.343 r
  U1193/Y (INVX14MTR)                                    0.031      0.374 f
  U9142/Y (AOI21X3MTR)                                   0.062      0.436 r
  U1208/Y (NAND3X2MTR)                                   0.077      0.514 f
  U2003/Y (NAND2BX4MTR)                                  0.057      0.570 r
  U2002/Y (INVX3MTR)                                     0.038      0.609 f
  U2128/Y (CLKNAND2X4MTR)                                0.057      0.665 r
  U7722/Y (NAND2X3MTR)                                   0.055      0.720 f
  U7688/Y (INVX2MTR)                                     0.048      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.061      0.828 f
  U1500/Y (INVX2MTR)                                     0.053      0.881 r
  U395/Y (NAND2X2MTR)                                    0.051      0.932 f
  U5386/Y (NOR2X1MTR)                                    0.060      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.054      1.046 f
  U353/Y (NAND2X2MTR)                                    0.062      1.108 r
  U7085/Y (NAND3X8MTR)                                   0.083      1.191 f
  U9616/Y (NAND2X1MTR)                                   0.055      1.246 r
  U11473/Y (OAI2BB1X2MTR)                                0.065      1.311 f
  U5326/Y (OAI22X1MTR)                                   0.064      1.374 r
  U0_BANK_TOP/vACC_2_reg_3__17_/D (DFFRHQX2MTR)          0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2138/Y (NAND2X12MTR)                                  0.045      0.184 r
  U8986/Y (NOR2X12MTR)                                   0.032      0.216 f
  U4710/Y (INVX16MTR)                                    0.052      0.268 r
  U2434/Y (INVX10MTR)                                    0.034      0.301 f
  U5397/Y (INVX18MTR)                                    0.042      0.343 r
  U1193/Y (INVX14MTR)                                    0.031      0.374 f
  U9142/Y (AOI21X3MTR)                                   0.062      0.436 r
  U1208/Y (NAND3X2MTR)                                   0.077      0.514 f
  U2003/Y (NAND2BX4MTR)                                  0.057      0.570 r
  U2002/Y (INVX3MTR)                                     0.038      0.609 f
  U2128/Y (CLKNAND2X4MTR)                                0.057      0.665 r
  U7722/Y (NAND2X3MTR)                                   0.055      0.720 f
  U7688/Y (INVX2MTR)                                     0.048      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.061      0.828 f
  U1500/Y (INVX2MTR)                                     0.053      0.881 r
  U395/Y (NAND2X2MTR)                                    0.051      0.932 f
  U5386/Y (NOR2X1MTR)                                    0.060      0.992 r
  U1503/Y (AOI21X2MTR)                                   0.054      1.046 f
  U353/Y (NAND2X2MTR)                                    0.062      1.108 r
  U7085/Y (NAND3X8MTR)                                   0.083      1.191 f
  U9616/Y (NAND2X1MTR)                                   0.055      1.246 r
  U11473/Y (OAI2BB1X2MTR)                                0.065      1.311 f
  U5328/Y (OAI22X1MTR)                                   0.064      1.374 r
  U0_BANK_TOP/vACC_1_reg_3__17_/D (DFFRHQX2MTR)          0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U1349/Y (INVX14MTR)                                    0.038      0.411 f
  U1260/Y (INVX12MTR)                                    0.030      0.441 r
  U4505/Y (CLKNAND2X4MTR)                                0.029      0.470 f
  U854/Y (OAI2BB1X2MTR)                                  0.038      0.508 r
  U1153/Y (INVX3MTR)                                     0.029      0.537 f
  U9716/Y (NAND3X4MTR)                                   0.034      0.571 r
  U13724/Y (NAND2X6MTR)                                  0.046      0.617 f
  U13717/Y (CLKNAND2X8MTR)                               0.043      0.660 r
  U9154/Y (NOR2X4MTR)                                    0.031      0.691 f
  U9419/Y (NOR2X2MTR)                                    0.069      0.760 r
  U7130/Y (CLKNAND2X4MTR)                                0.057      0.817 f
  U6316/Y (NAND2X4MTR)                                   0.051      0.868 r
  U589/Y (NAND2X6MTR)                                    0.050      0.918 f
  U9150/Y (NAND2X8MTR)                                   0.054      0.972 r
  U5375/Y (NAND2X3MTR)                                   0.047      1.019 f
  U9435/Y (AOI22X2MTR)                                   0.092      1.111 r
  U3026/Y (OAI21X2MTR)                                   0.069      1.180 f
  U16377/Y (AOI2B1X4MTR)                                 0.088      1.268 r
  U1541/Y (BUFX4MTR)                                     0.093      1.361 r
  U17171/Y (OAI22X2MTR)                                  0.043      1.405 f
  U0_BANK_TOP/vACC_3_reg_0__11_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U1349/Y (INVX14MTR)                                    0.038      0.411 f
  U1260/Y (INVX12MTR)                                    0.030      0.441 r
  U4505/Y (CLKNAND2X4MTR)                                0.029      0.470 f
  U854/Y (OAI2BB1X2MTR)                                  0.038      0.508 r
  U1153/Y (INVX3MTR)                                     0.029      0.537 f
  U9716/Y (NAND3X4MTR)                                   0.034      0.571 r
  U13724/Y (NAND2X6MTR)                                  0.046      0.617 f
  U13717/Y (CLKNAND2X8MTR)                               0.043      0.660 r
  U9154/Y (NOR2X4MTR)                                    0.031      0.691 f
  U9419/Y (NOR2X2MTR)                                    0.069      0.760 r
  U7130/Y (CLKNAND2X4MTR)                                0.057      0.817 f
  U6316/Y (NAND2X4MTR)                                   0.051      0.868 r
  U589/Y (NAND2X6MTR)                                    0.050      0.918 f
  U9150/Y (NAND2X8MTR)                                   0.054      0.972 r
  U5375/Y (NAND2X3MTR)                                   0.047      1.019 f
  U9435/Y (AOI22X2MTR)                                   0.092      1.111 r
  U3026/Y (OAI21X2MTR)                                   0.069      1.180 f
  U16377/Y (AOI2B1X4MTR)                                 0.088      1.268 r
  U1541/Y (BUFX4MTR)                                     0.093      1.361 r
  U10214/Y (OAI22X2MTR)                                  0.043      1.405 f
  U0_BANK_TOP/vACC_2_reg_0__11_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2220/Y (NAND3X12MTR)                                  0.068      0.208 r
  U7548/Y (INVX1MTR)                                     0.071      0.279 f
  U1182/Y (OAI2BB1X1MTR)                                 0.116      0.395 f
  U12090/Y (NAND3BX4MTR)                                 0.113      0.508 f
  U5579/Y (CLKNAND2X4MTR)                                0.044      0.551 r
  U16243/Y (OAI2BB1X4MTR)                                0.052      0.604 f
  U6977/Y (NAND2BX4MTR)                                  0.106      0.710 f
  U639/Y (OAI21X4MTR)                                    0.104      0.813 r
  U8445/Y (CLKNAND2X4MTR)                                0.052      0.866 f
  U4157/Y (NAND2X2MTR)                                   0.057      0.923 r
  U9613/Y (INVX1MTR)                                     0.043      0.965 f
  U10315/Y (OAI2BB1X4MTR)                                0.084      1.050 f
  U303/Y (NAND2X4MTR)                                    0.034      1.084 r
  U1650/Y (XNOR2X2MTR)                                   0.076      1.159 r
  U3093/Y (CLKNAND2X4MTR)                                0.063      1.222 f
  U10313/Y (NAND3X2MTR)                                  0.050      1.272 r
  U93/Y (INVX2MTR)                                       0.046      1.318 f
  U7211/Y (OAI22X2MTR)                                   0.056      1.374 r
  U0_BANK_TOP/vACC_1_reg_7__14_/D (DFFRHQX2MTR)          0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U9303/Y (INVX18MTR)                                    0.029      0.403 f
  U991/Y (OAI2B2X4MTR)                                   0.048      0.451 r
  U12024/Y (NAND3BX4MTR)                                 0.096      0.547 r
  U9809/Y (AND2X8MTR)                                    0.092      0.639 r
  U5510/Y (INVX2MTR)                                     0.027      0.666 f
  U5430/Y (CLKNAND2X2MTR)                                0.063      0.729 r
  U5426/Y (NAND2X4MTR)                                   0.065      0.794 f
  U3040/Y (INVX2MTR)                                     0.056      0.850 r
  U5448/Y (CLKNAND2X2MTR)                                0.068      0.918 f
  U11834/Y (OAI211X4MTR)                                 0.099      1.016 r
  U1898/Y (AOI31X4MTR)                                   0.040      1.057 f
  U1575/Y (XNOR2X2MTR)                                   0.086      1.142 f
  U10341/Y (NAND2X4MTR)                                  0.044      1.186 r
  U1300/Y (NAND3X4MTR)                                   0.076      1.262 f
  U8629/Y (INVX2MTR)                                     0.063      1.325 r
  U15347/Y (OAI22X1MTR)                                  0.067      1.392 f
  U0_BANK_TOP/vACC_3_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U10083/Y (INVX10MTR)                                   0.068      0.344 r
  U2024/Y (AND2X4MTR)                                    0.102      0.446 r
  U8491/Y (AOI21X4MTR)                                   0.028      0.475 f
  U1167/Y (CLKOR2X2MTR)                                  0.114      0.589 f
  U4109/Y (NAND2X4MTR)                                   0.055      0.643 r
  U8507/Y (INVX4MTR)                                     0.034      0.678 f
  U2211/Y (NOR2X4MTR)                                    0.056      0.734 r
  U1922/Y (NOR2X4MTR)                                    0.038      0.771 f
  U13082/Y (NOR2X1MTR)                                   0.072      0.843 r
  U8118/Y (AOI2B1X1MTR)                                  0.127      0.970 r
  U17278/Y (XNOR2X1MTR)                                  0.084      1.053 r
  U13232/Y (OAI222X2MTR)                                 0.143      1.196 f
  U12138/Y (AOI22X4MTR)                                  0.144      1.340 r
  U12930/Y (OAI22X2MTR)                                  0.061      1.402 f
  U0_BANK_TOP/vACC_1_reg_7__3_/D (DFFRHQX4MTR)           0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U1349/Y (INVX14MTR)                                    0.038      0.411 f
  U1260/Y (INVX12MTR)                                    0.030      0.441 r
  U4505/Y (CLKNAND2X4MTR)                                0.029      0.470 f
  U854/Y (OAI2BB1X2MTR)                                  0.038      0.508 r
  U1153/Y (INVX3MTR)                                     0.029      0.537 f
  U9716/Y (NAND3X4MTR)                                   0.034      0.571 r
  U13724/Y (NAND2X6MTR)                                  0.046      0.617 f
  U13717/Y (CLKNAND2X8MTR)                               0.043      0.660 r
  U9154/Y (NOR2X4MTR)                                    0.031      0.691 f
  U9419/Y (NOR2X2MTR)                                    0.069      0.760 r
  U7130/Y (CLKNAND2X4MTR)                                0.057      0.817 f
  U6316/Y (NAND2X4MTR)                                   0.051      0.868 r
  U589/Y (NAND2X6MTR)                                    0.050      0.918 f
  U9150/Y (NAND2X8MTR)                                   0.054      0.972 r
  U5375/Y (NAND2X3MTR)                                   0.047      1.019 f
  U9435/Y (AOI22X2MTR)                                   0.092      1.111 r
  U3026/Y (OAI21X2MTR)                                   0.069      1.180 f
  U16377/Y (AOI2B1X4MTR)                                 0.088      1.268 r
  U1541/Y (BUFX4MTR)                                     0.093      1.361 r
  U10206/Y (OAI22X2MTR)                                  0.043      1.405 f
  U0_BANK_TOP/vACC_0_reg_0__11_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/Q (DFFRHQX1MTR)
                                                         0.148      0.148 f
  U16477/Y (NAND2X2MTR)                                  0.074      0.223 r
  U10715/Y (OAI22X1MTR)                                  0.097      0.319 f
  U12696/Y (NAND3BX2MTR)                                 0.125      0.444 f
  U13164/Y (NAND3BX4MTR)                                 0.120      0.564 f
  U8398/Y (INVX2MTR)                                     0.065      0.629 r
  U8958/Y (NAND2X6MTR)                                   0.050      0.679 f
  U9780/Y (INVX4MTR)                                     0.046      0.725 r
  U9770/Y (OAI21X4MTR)                                   0.055      0.779 f
  U9301/Y (NOR2X4MTR)                                    0.084      0.864 r
  U1338/Y (OAI21X6MTR)                                   0.077      0.941 f
  U13000/Y (AOI2B1X2MTR)                                 0.084      1.026 r
  U11675/Y (OAI2BB1X2MTR)                                0.071      1.097 f
  U9218/Y (NAND3X6MTR)                                   0.063      1.160 r
  U9962/Y (NAND2X6MTR)                                   0.052      1.212 f
  U1284/Y (XNOR2X8MTR)                                   0.082      1.294 f
  U8479/Y (OAI2BB2X2MTR)                                 0.083      1.377 r
  U0_BANK_TOP/vACC_2_reg_4__19_/D (DFFRHQX2MTR)          0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U9303/Y (INVX18MTR)                                    0.029      0.403 f
  U991/Y (OAI2B2X4MTR)                                   0.048      0.451 r
  U12024/Y (NAND3BX4MTR)                                 0.096      0.547 r
  U9809/Y (AND2X8MTR)                                    0.092      0.639 r
  U5510/Y (INVX2MTR)                                     0.027      0.666 f
  U5430/Y (CLKNAND2X2MTR)                                0.063      0.729 r
  U5426/Y (NAND2X4MTR)                                   0.065      0.794 f
  U3040/Y (INVX2MTR)                                     0.056      0.850 r
  U5448/Y (CLKNAND2X2MTR)                                0.068      0.918 f
  U11834/Y (OAI211X4MTR)                                 0.099      1.016 r
  U1898/Y (AOI31X4MTR)                                   0.040      1.057 f
  U1575/Y (XNOR2X2MTR)                                   0.086      1.142 f
  U10341/Y (NAND2X4MTR)                                  0.044      1.186 r
  U1300/Y (NAND3X4MTR)                                   0.076      1.262 f
  U8629/Y (INVX2MTR)                                     0.063      1.325 r
  U2652/Y (OAI22X1MTR)                                   0.067      1.392 f
  U0_BANK_TOP/vACC_0_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U1316/Y (CLKNAND2X2MTR)                                0.056      0.469 f
  U12705/Y (AOI21X4MTR)                                  0.079      0.548 r
  U1234/Y (NOR2X2MTR)                                    0.047      0.595 f
  U1561/Y (NAND3X4MTR)                                   0.050      0.646 r
  U4305/Y (NAND2X4MTR)                                   0.049      0.695 f
  U16607/Y (OAI2BB1X4MTR)                                0.092      0.787 f
  U2805/Y (CLKNAND2X4MTR)                                0.039      0.826 r
  U2554/Y (NAND2X4MTR)                                   0.041      0.866 f
  U6443/Y (NAND2X6MTR)                                   0.043      0.910 r
  U9540/Y (NAND2X2MTR)                                   0.044      0.953 f
  U450/Y (OAI2BB2X2MTR)                                  0.079      1.033 r
  U8049/Y (XNOR2X2MTR)                                   0.085      1.117 r
  U8644/Y (NOR2X2MTR)                                    0.054      1.172 f
  U5341/Y (NOR2X4MTR)                                    0.080      1.252 r
  U6713/Y (BUFX3MTR)                                     0.092      1.344 r
  U17451/Y (OAI22X2MTR)                                  0.044      1.388 f
  U0_BANK_TOP/vACC_3_reg_6__9_/D (DFFRHQX2MTR)           0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U8921/Y (BUFX16MTR)                                    0.102      0.377 f
  U1752/Y (INVX8MTR)                                     0.038      0.416 r
  U10254/Y (OAI2BB1X2MTR)                                0.091      0.507 r
  U9369/Y (NAND2BX2MTR)                                  0.054      0.561 f
  U4272/Y (OAI211X4MTR)                                  0.058      0.618 r
  U3242/Y (NAND3X3MTR)                                   0.116      0.734 f
  U2325/Y (INVX2MTR)                                     0.107      0.841 r
  U5930/Y (NAND4X4MTR)                                   0.105      0.946 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.022 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.093 f
  U1782/Y (NAND2X6MTR)                                   0.053      1.146 r
  U13335/Y (NOR2X12MTR)                                  0.035      1.182 f
  U4815/Y (OAI21X3MTR)                                   0.075      1.257 r
  U4807/Y (INVX3MTR)                                     0.049      1.306 f
  U16136/Y (NOR2X1MTR)                                   0.054      1.360 r
  U0_BANK_TOP/detect_pos_edge_reg_7_/D (DFFRHQX1MTR)     0.000      1.360 r
  data arrival time                                                 1.360

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_7_/CK (DFFRHQX1MTR)    0.000      1.515 r
  library setup time                                    -0.143      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.360
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U9303/Y (INVX18MTR)                                    0.029      0.403 f
  U7318/Y (INVX12MTR)                                    0.028      0.431 r
  U1244/Y (CLKNAND2X2MTR)                                0.046      0.477 f
  U9205/Y (NAND3BX4MTR)                                  0.056      0.533 r
  U8447/Y (INVX2MTR)                                     0.040      0.573 f
  U9907/Y (AOI21X4MTR)                                   0.086      0.660 r
  U13225/Y (INVX2MTR)                                    0.040      0.700 f
  U10807/Y (CLKNAND2X2MTR)                               0.060      0.760 r
  U9769/Y (NAND2X4MTR)                                   0.047      0.807 f
  U3797/Y (NOR2X2MTR)                                    0.087      0.894 r
  U6488/Y (CLKNAND2X2MTR)                                0.083      0.977 f
  U2407/Y (OAI21X6MTR)                                   0.110      1.087 r
  U6246/Y (NAND3X12MTR)                                  0.088      1.175 f
  U4437/Y (CLKNAND2X8MTR)                                0.056      1.231 r
  U9699/Y (NAND2X4MTR)                                   0.069      1.300 f
  U3676/Y (OAI22X1MTR)                                   0.075      1.375 r
  U0_BANK_TOP/vACC_0_reg_1__15_/D (DFFRHQX2MTR)          0.000      1.375 r
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U10083/Y (INVX10MTR)                                   0.068      0.344 r
  U2024/Y (AND2X4MTR)                                    0.102      0.446 r
  U8491/Y (AOI21X4MTR)                                   0.028      0.475 f
  U1167/Y (CLKOR2X2MTR)                                  0.114      0.589 f
  U4109/Y (NAND2X4MTR)                                   0.055      0.643 r
  U8507/Y (INVX4MTR)                                     0.034      0.678 f
  U2211/Y (NOR2X4MTR)                                    0.056      0.734 r
  U1922/Y (NOR2X4MTR)                                    0.038      0.771 f
  U13082/Y (NOR2X1MTR)                                   0.072      0.843 r
  U8118/Y (AOI2B1X1MTR)                                  0.127      0.970 r
  U17278/Y (XNOR2X1MTR)                                  0.084      1.053 r
  U13232/Y (OAI222X2MTR)                                 0.143      1.196 f
  U12138/Y (AOI22X4MTR)                                  0.144      1.340 r
  U17282/Y (OAI22X2MTR)                                  0.061      1.402 f
  U0_BANK_TOP/vACC_0_reg_7__3_/D (DFFRHQX4MTR)           0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U2220/Y (NAND3X12MTR)                                  0.068      0.208 r
  U7548/Y (INVX1MTR)                                     0.071      0.279 f
  U1182/Y (OAI2BB1X1MTR)                                 0.116      0.395 f
  U12090/Y (NAND3BX4MTR)                                 0.113      0.508 f
  U5579/Y (CLKNAND2X4MTR)                                0.044      0.551 r
  U16243/Y (OAI2BB1X4MTR)                                0.052      0.604 f
  U6977/Y (NAND2BX4MTR)                                  0.106      0.710 f
  U639/Y (OAI21X4MTR)                                    0.104      0.813 r
  U8445/Y (CLKNAND2X4MTR)                                0.052      0.866 f
  U4157/Y (NAND2X2MTR)                                   0.057      0.923 r
  U9613/Y (INVX1MTR)                                     0.043      0.965 f
  U10315/Y (OAI2BB1X4MTR)                                0.084      1.050 f
  U303/Y (NAND2X4MTR)                                    0.034      1.084 r
  U1650/Y (XNOR2X2MTR)                                   0.076      1.159 r
  U3093/Y (CLKNAND2X4MTR)                                0.063      1.222 f
  U10313/Y (NAND3X2MTR)                                  0.050      1.272 r
  U93/Y (INVX2MTR)                                       0.046      1.318 f
  U17366/Y (OAI22X2MTR)                                  0.056      1.374 r
  U0_BANK_TOP/vACC_3_reg_7__14_/D (DFFRHQX2MTR)          0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U1993/Y (NAND3X12MTR)                                  0.065      0.254 r
  U7004/Y (BUFX16MTR)                                    0.089      0.343 r
  U1716/Y (INVX10MTR)                                    0.032      0.374 f
  U3499/Y (CLKNAND2X2MTR)                                0.030      0.405 r
  U8483/Y (INVX2MTR)                                     0.032      0.437 f
  U10774/Y (NOR3X4MTR)                                   0.113      0.550 r
  U2552/Y (OAI21X6MTR)                                   0.079      0.629 f
  U6121/Y (NOR2X4MTR)                                    0.071      0.699 r
  U4361/Y (NOR2X3MTR)                                    0.041      0.740 f
  U4349/Y (NOR2BX4MTR)                                   0.068      0.808 r
  U2235/Y (NAND2X6MTR)                                   0.059      0.867 f
  U3362/Y (NAND2X8MTR)                                   0.046      0.913 r
  U8732/Y (NAND2X6MTR)                                   0.046      0.959 f
  U9723/Y (AOI21X4MTR)                                   0.074      1.032 r
  U6349/Y (XOR2X2MTR)                                    0.087      1.119 r
  U6457/Y (OAI2B1X4MTR)                                  0.073      1.192 f
  U4975/Y (NOR2X4MTR)                                    0.058      1.250 r
  U5389/Y (MXI2X4MTR)                                    0.067      1.317 f
  U12984/Y (NAND2X2MTR)                                  0.048      1.365 r
  U9410/Y (OAI2BB1X2MTR)                                 0.044      1.408 f
  U0_BANK_TOP/vACC_1_reg_7__4_/D (DFFRHQX4MTR)           0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U1357/Y (BUFX14MTR)                                    0.099      0.375 f
  U1660/Y (INVX8MTR)                                     0.030      0.404 r
  U19488/Y (CLKNAND2X2MTR)                               0.034      0.438 f
  U1035/Y (OAI2B1X1MTR)                                  0.033      0.471 r
  U11378/Y (NAND2BX2MTR)                                 0.080      0.551 r
  U16335/Y (OAI2BB1X4MTR)                                0.113      0.665 r
  U6556/Y (NOR2X4MTR)                                    0.043      0.708 f
  U2437/Y (OR2X4MTR)                                     0.095      0.803 f
  U9241/Y (NOR2BX4MTR)                                   0.068      0.871 r
  U2197/Y (NAND2X6MTR)                                   0.072      0.944 f
  U1565/Y (NAND2X12MTR)                                  0.050      0.994 r
  U2019/Y (AOI21X4MTR)                                   0.052      1.046 f
  U9210/Y (XNOR2X2MTR)                                   0.080      1.126 f
  U2463/Y (NAND2X4MTR)                                   0.044      1.170 r
  U2585/Y (NAND3X4MTR)                                   0.088      1.258 f
  U19214/Y (OAI2B2X2MTR)                                 0.129      1.386 f
  U0_BANK_TOP/vACC_3_reg_2__13_/D (DFFRHQX2MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_68_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U974/Y (CLKNAND2X2MTR)                                 0.048      0.500 r
  U973/Y (NAND4X8MTR)                                    0.111      0.611 f
  U594/Y (INVX4MTR)                                      0.061      0.672 r
  U13598/Y (NAND2X4MTR)                                  0.060      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.084      0.816 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.872 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.950 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.016 f
  U4866/Y (INVX2MTR)                                     0.058      1.073 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.140 f
  U11639/Y (OAI211X2MTR)                                 0.097      1.237 r
  U8645/Y (NOR3X2MTR)                                    0.063      1.300 f
  U15692/Y (NOR2X1MTR)                                   0.059      1.359 r
  PIM_result_reg_68_/D (DFFRHQX1MTR)                     0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_68_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_196_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U974/Y (CLKNAND2X2MTR)                                 0.048      0.500 r
  U973/Y (NAND4X8MTR)                                    0.111      0.611 f
  U594/Y (INVX4MTR)                                      0.061      0.672 r
  U13598/Y (NAND2X4MTR)                                  0.060      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.084      0.816 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.872 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.950 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.016 f
  U4866/Y (INVX2MTR)                                     0.058      1.073 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.140 f
  U11639/Y (OAI211X2MTR)                                 0.097      1.237 r
  U8645/Y (NOR3X2MTR)                                    0.063      1.300 f
  U15658/Y (NOR2X1MTR)                                   0.059      1.359 r
  PIM_result_reg_196_/D (DFFRHQX1MTR)                    0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_196_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_324_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U974/Y (CLKNAND2X2MTR)                                 0.048      0.500 r
  U973/Y (NAND4X8MTR)                                    0.111      0.611 f
  U594/Y (INVX4MTR)                                      0.061      0.672 r
  U13598/Y (NAND2X4MTR)                                  0.060      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.084      0.816 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.872 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.950 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.016 f
  U4866/Y (INVX2MTR)                                     0.058      1.073 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.140 f
  U11639/Y (OAI211X2MTR)                                 0.097      1.237 r
  U8645/Y (NOR3X2MTR)                                    0.063      1.300 f
  U15623/Y (NOR2X1MTR)                                   0.059      1.359 r
  PIM_result_reg_324_/D (DFFRHQX1MTR)                    0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_324_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_452_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U974/Y (CLKNAND2X2MTR)                                 0.048      0.500 r
  U973/Y (NAND4X8MTR)                                    0.111      0.611 f
  U594/Y (INVX4MTR)                                      0.061      0.672 r
  U13598/Y (NAND2X4MTR)                                  0.060      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.084      0.816 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.872 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.950 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.016 f
  U4866/Y (INVX2MTR)                                     0.058      1.073 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.140 f
  U11639/Y (OAI211X2MTR)                                 0.097      1.237 r
  U8645/Y (NOR3X2MTR)                                    0.063      1.300 f
  U15588/Y (NOR2X1MTR)                                   0.059      1.359 r
  PIM_result_reg_452_/D (DFFRHQX1MTR)                    0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_452_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U1357/Y (BUFX14MTR)                                    0.099      0.375 f
  U1660/Y (INVX8MTR)                                     0.030      0.404 r
  U19488/Y (CLKNAND2X2MTR)                               0.034      0.438 f
  U1035/Y (OAI2B1X1MTR)                                  0.033      0.471 r
  U11378/Y (NAND2BX2MTR)                                 0.080      0.551 r
  U16335/Y (OAI2BB1X4MTR)                                0.113      0.665 r
  U6556/Y (NOR2X4MTR)                                    0.043      0.708 f
  U2437/Y (OR2X4MTR)                                     0.095      0.803 f
  U9241/Y (NOR2BX4MTR)                                   0.068      0.871 r
  U2197/Y (NAND2X6MTR)                                   0.072      0.944 f
  U1565/Y (NAND2X12MTR)                                  0.050      0.994 r
  U2579/Y (AOI21X4MTR)                                   0.052      1.046 f
  U2383/Y (XNOR2X2MTR)                                   0.077      1.123 f
  U12471/Y (NAND2X3MTR)                                  0.045      1.168 r
  U182/Y (NAND3X4MTR)                                    0.084      1.252 f
  U1601/Y (OAI21X6MTR)                                   0.093      1.345 r
  U13240/Y (OAI22X2MTR)                                  0.057      1.401 f
  U0_BANK_TOP/vACC_3_reg_2__3_/D (DFFRHQX4MTR)           0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U10083/Y (INVX10MTR)                                   0.068      0.344 r
  U2024/Y (AND2X4MTR)                                    0.102      0.446 r
  U8491/Y (AOI21X4MTR)                                   0.028      0.475 f
  U1167/Y (CLKOR2X2MTR)                                  0.114      0.589 f
  U4109/Y (NAND2X4MTR)                                   0.055      0.643 r
  U8507/Y (INVX4MTR)                                     0.034      0.678 f
  U2211/Y (NOR2X4MTR)                                    0.056      0.734 r
  U1922/Y (NOR2X4MTR)                                    0.038      0.771 f
  U13082/Y (NOR2X1MTR)                                   0.072      0.843 r
  U8118/Y (AOI2B1X1MTR)                                  0.127      0.970 r
  U17278/Y (XNOR2X1MTR)                                  0.084      1.053 r
  U13232/Y (OAI222X2MTR)                                 0.143      1.196 f
  U12138/Y (AOI22X4MTR)                                  0.144      1.340 r
  U17281/Y (OAI22X2MTR)                                  0.061      1.402 f
  U0_BANK_TOP/vACC_3_reg_7__3_/D (DFFRHQX4MTR)           0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U1357/Y (BUFX14MTR)                                    0.099      0.375 f
  U1660/Y (INVX8MTR)                                     0.030      0.404 r
  U19488/Y (CLKNAND2X2MTR)                               0.034      0.438 f
  U1035/Y (OAI2B1X1MTR)                                  0.033      0.471 r
  U11378/Y (NAND2BX2MTR)                                 0.080      0.551 r
  U16335/Y (OAI2BB1X4MTR)                                0.113      0.665 r
  U6556/Y (NOR2X4MTR)                                    0.043      0.708 f
  U2437/Y (OR2X4MTR)                                     0.095      0.803 f
  U9241/Y (NOR2BX4MTR)                                   0.068      0.871 r
  U2197/Y (NAND2X6MTR)                                   0.072      0.944 f
  U1565/Y (NAND2X12MTR)                                  0.050      0.994 r
  U2019/Y (AOI21X4MTR)                                   0.052      1.046 f
  U9210/Y (XNOR2X2MTR)                                   0.080      1.126 f
  U2463/Y (NAND2X4MTR)                                   0.044      1.170 r
  U2585/Y (NAND3X4MTR)                                   0.088      1.258 f
  U19216/Y (OAI2B2X2MTR)                                 0.129      1.386 f
  U0_BANK_TOP/vACC_0_reg_2__13_/D (DFFRHQX2MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U10168/Y (INVX8MTR)                                    0.040      0.166 f
  U10151/Y (NAND2X2MTR)                                  0.062      0.228 r
  U6322/Y (INVX2MTR)                                     0.066      0.294 f
  U14444/Y (AOI22X1MTR)                                  0.095      0.389 r
  U8814/Y (NAND3X2MTR)                                   0.074      0.463 f
  U8769/Y (OR3X4MTR)                                     0.116      0.579 f
  U3346/Y (INVX2MTR)                                     0.059      0.638 r
  U495/Y (NOR2X4MTR)                                     0.047      0.685 f
  U3162/Y (INVX2MTR)                                     0.062      0.747 r
  U5572/Y (OAI21X2MTR)                                   0.082      0.829 f
  U12255/Y (AOI21X8MTR)                                  0.096      0.925 r
  U4980/Y (NAND2X4MTR)                                   0.064      0.990 f
  U5210/Y (CLKNAND2X2MTR)                                0.047      1.037 r
  U268/Y (NAND3X2MTR)                                    0.070      1.106 f
  U10058/Y (OAI21X4MTR)                                  0.097      1.203 r
  U1992/Y (OAI21X6MTR)                                   0.071      1.274 f
  U13256/Y (OAI2B2X2MTR)                                 0.112      1.387 f
  U0_BANK_TOP/vACC_3_reg_5__15_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U10168/Y (INVX8MTR)                                    0.040      0.166 f
  U10151/Y (NAND2X2MTR)                                  0.062      0.228 r
  U6322/Y (INVX2MTR)                                     0.066      0.294 f
  U14444/Y (AOI22X1MTR)                                  0.095      0.389 r
  U8814/Y (NAND3X2MTR)                                   0.074      0.463 f
  U8769/Y (OR3X4MTR)                                     0.116      0.579 f
  U3346/Y (INVX2MTR)                                     0.059      0.638 r
  U495/Y (NOR2X4MTR)                                     0.047      0.685 f
  U3162/Y (INVX2MTR)                                     0.062      0.747 r
  U5572/Y (OAI21X2MTR)                                   0.082      0.829 f
  U12255/Y (AOI21X8MTR)                                  0.096      0.925 r
  U4980/Y (NAND2X4MTR)                                   0.064      0.990 f
  U5210/Y (CLKNAND2X2MTR)                                0.047      1.037 r
  U268/Y (NAND3X2MTR)                                    0.070      1.106 f
  U10058/Y (OAI21X4MTR)                                  0.097      1.203 r
  U1992/Y (OAI21X6MTR)                                   0.071      1.274 f
  U13257/Y (OAI2B2X2MTR)                                 0.112      1.387 f
  U0_BANK_TOP/vACC_0_reg_5__15_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U1357/Y (BUFX14MTR)                                    0.099      0.375 f
  U1660/Y (INVX8MTR)                                     0.030      0.404 r
  U19488/Y (CLKNAND2X2MTR)                               0.034      0.438 f
  U1035/Y (OAI2B1X1MTR)                                  0.033      0.471 r
  U11378/Y (NAND2BX2MTR)                                 0.080      0.551 r
  U16335/Y (OAI2BB1X4MTR)                                0.113      0.665 r
  U6556/Y (NOR2X4MTR)                                    0.043      0.708 f
  U2437/Y (OR2X4MTR)                                     0.095      0.803 f
  U9241/Y (NOR2BX4MTR)                                   0.068      0.871 r
  U2197/Y (NAND2X6MTR)                                   0.072      0.944 f
  U1565/Y (NAND2X12MTR)                                  0.050      0.994 r
  U2579/Y (AOI21X4MTR)                                   0.052      1.046 f
  U2383/Y (XNOR2X2MTR)                                   0.077      1.123 f
  U12471/Y (NAND2X3MTR)                                  0.045      1.168 r
  U182/Y (NAND3X4MTR)                                    0.084      1.252 f
  U1601/Y (OAI21X6MTR)                                   0.093      1.345 r
  U10195/Y (OAI22X2MTR)                                  0.057      1.401 f
  U0_BANK_TOP/vACC_1_reg_2__3_/D (DFFRHQX4MTR)           0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1507/Y (NAND2X12MTR)                                  0.042      0.193 f
  U16655/Y (CLKNAND2X16MTR)                              0.044      0.237 r
  U15989/Y (CLKNAND2X16MTR)                              0.052      0.289 f
  U1795/Y (INVX14MTR)                                    0.065      0.354 r
  U1005/Y (NAND2X12MTR)                                  0.058      0.412 f
  U922/Y (NOR2X4MTR)                                     0.103      0.515 r
  U1905/Y (XNOR2X8MTR)                                   0.097      0.612 r
  U1903/Y (XNOR2X8MTR)                                   0.104      0.715 r
  U1119/Y (OAI21X6MTR)                                   0.069      0.784 f
  U9898/Y (OAI2BB1X4MTR)                                 0.058      0.842 r
  U7681/Y (XNOR2X8MTR)                                   0.074      0.916 r
  U2007/Y (XOR2X8MTR)                                    0.096      1.012 r
  U320/Y (NAND2X4MTR)                                    0.064      1.077 f
  U12200/Y (BUFX2MTR)                                    0.100      1.177 f
  U10494/Y (CLKNAND2X2MTR)                               0.040      1.217 r
  U4304/Y (XNOR2X1MTR)                                   0.063      1.280 r
  U2766/Y (NOR2BX1MTR)                                   0.100      1.380 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX2MTR)
                                                         0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U10168/Y (INVX8MTR)                                    0.040      0.166 f
  U10151/Y (NAND2X2MTR)                                  0.062      0.228 r
  U6322/Y (INVX2MTR)                                     0.066      0.294 f
  U14444/Y (AOI22X1MTR)                                  0.095      0.389 r
  U8814/Y (NAND3X2MTR)                                   0.074      0.463 f
  U8769/Y (OR3X4MTR)                                     0.116      0.579 f
  U3346/Y (INVX2MTR)                                     0.059      0.638 r
  U495/Y (NOR2X4MTR)                                     0.047      0.685 f
  U3162/Y (INVX2MTR)                                     0.062      0.747 r
  U5572/Y (OAI21X2MTR)                                   0.082      0.829 f
  U12255/Y (AOI21X8MTR)                                  0.096      0.925 r
  U4980/Y (NAND2X4MTR)                                   0.064      0.990 f
  U5210/Y (CLKNAND2X2MTR)                                0.047      1.037 r
  U268/Y (NAND3X2MTR)                                    0.070      1.106 f
  U10058/Y (OAI21X4MTR)                                  0.097      1.203 r
  U1992/Y (OAI21X6MTR)                                   0.071      1.274 f
  U13255/Y (OAI2B2X2MTR)                                 0.112      1.387 f
  U0_BANK_TOP/vACC_1_reg_5__15_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_116_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U662/Y (BUFX4MTR)                                      0.083      0.538 f
  U12381/Y (CLKNAND2X2MTR)                               0.044      0.582 r
  U9007/Y (NAND4X4MTR)                                   0.100      0.682 f
  U10764/Y (OR2X2MTR)                                    0.128      0.810 f
  U3058/Y (NOR2X2MTR)                                    0.069      0.879 r
  U2969/Y (NAND3X4MTR)                                   0.072      0.951 f
  U2950/Y (INVX2MTR)                                     0.061      1.012 r
  U14844/Y (AOI31X1MTR)                                  0.100      1.112 f
  U11717/Y (OAI211X2MTR)                                 0.112      1.224 r
  U11638/Y (AOI211X2MTR)                                 0.064      1.288 f
  U15564/Y (NOR2X1MTR)                                   0.069      1.357 r
  PIM_result_reg_116_/D (DFFRHQX1MTR)                    0.000      1.357 r
  data arrival time                                                 1.357

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_116_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.146      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.357
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_244_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U662/Y (BUFX4MTR)                                      0.083      0.538 f
  U12381/Y (CLKNAND2X2MTR)                               0.044      0.582 r
  U9007/Y (NAND4X4MTR)                                   0.100      0.682 f
  U10764/Y (OR2X2MTR)                                    0.128      0.810 f
  U3058/Y (NOR2X2MTR)                                    0.069      0.879 r
  U2969/Y (NAND3X4MTR)                                   0.072      0.951 f
  U2950/Y (INVX2MTR)                                     0.061      1.012 r
  U14844/Y (AOI31X1MTR)                                  0.100      1.112 f
  U11717/Y (OAI211X2MTR)                                 0.112      1.224 r
  U11638/Y (AOI211X2MTR)                                 0.064      1.288 f
  U15560/Y (NOR2X1MTR)                                   0.069      1.357 r
  PIM_result_reg_244_/D (DFFRHQX1MTR)                    0.000      1.357 r
  data arrival time                                                 1.357

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_244_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.146      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.357
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_372_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U662/Y (BUFX4MTR)                                      0.083      0.538 f
  U12381/Y (CLKNAND2X2MTR)                               0.044      0.582 r
  U9007/Y (NAND4X4MTR)                                   0.100      0.682 f
  U10764/Y (OR2X2MTR)                                    0.128      0.810 f
  U3058/Y (NOR2X2MTR)                                    0.069      0.879 r
  U2969/Y (NAND3X4MTR)                                   0.072      0.951 f
  U2950/Y (INVX2MTR)                                     0.061      1.012 r
  U14844/Y (AOI31X1MTR)                                  0.100      1.112 f
  U11717/Y (OAI211X2MTR)                                 0.112      1.224 r
  U11638/Y (AOI211X2MTR)                                 0.064      1.288 f
  U15555/Y (NOR2X1MTR)                                   0.069      1.357 r
  PIM_result_reg_372_/D (DFFRHQX1MTR)                    0.000      1.357 r
  data arrival time                                                 1.357

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_372_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.146      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.357
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_500_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U662/Y (BUFX4MTR)                                      0.083      0.538 f
  U12381/Y (CLKNAND2X2MTR)                               0.044      0.582 r
  U9007/Y (NAND4X4MTR)                                   0.100      0.682 f
  U10764/Y (OR2X2MTR)                                    0.128      0.810 f
  U3058/Y (NOR2X2MTR)                                    0.069      0.879 r
  U2969/Y (NAND3X4MTR)                                   0.072      0.951 f
  U2950/Y (INVX2MTR)                                     0.061      1.012 r
  U14844/Y (AOI31X1MTR)                                  0.100      1.112 f
  U11717/Y (OAI211X2MTR)                                 0.112      1.224 r
  U11638/Y (AOI211X2MTR)                                 0.064      1.288 f
  U15550/Y (NOR2X1MTR)                                   0.069      1.357 r
  PIM_result_reg_500_/D (DFFRHQX1MTR)                    0.000      1.357 r
  data arrival time                                                 1.357

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_500_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.146      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.357
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U10083/Y (INVX10MTR)                                   0.068      0.344 r
  U2024/Y (AND2X4MTR)                                    0.102      0.446 r
  U8491/Y (AOI21X4MTR)                                   0.028      0.475 f
  U1167/Y (CLKOR2X2MTR)                                  0.114      0.589 f
  U4109/Y (NAND2X4MTR)                                   0.055      0.643 r
  U8507/Y (INVX4MTR)                                     0.034      0.678 f
  U2211/Y (NOR2X4MTR)                                    0.056      0.734 r
  U1922/Y (NOR2X4MTR)                                    0.038      0.771 f
  U13082/Y (NOR2X1MTR)                                   0.072      0.843 r
  U8118/Y (AOI2B1X1MTR)                                  0.127      0.970 r
  U17278/Y (XNOR2X1MTR)                                  0.084      1.053 r
  U13232/Y (OAI222X2MTR)                                 0.143      1.196 f
  U12138/Y (AOI22X4MTR)                                  0.144      1.340 r
  U17287/Y (OAI22X2MTR)                                  0.061      1.402 f
  U0_BANK_TOP/vACC_2_reg_7__3_/D (DFFRHQX4MTR)           0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U1357/Y (BUFX14MTR)                                    0.099      0.375 f
  U1660/Y (INVX8MTR)                                     0.030      0.404 r
  U19488/Y (CLKNAND2X2MTR)                               0.034      0.438 f
  U1035/Y (OAI2B1X1MTR)                                  0.033      0.471 r
  U11378/Y (NAND2BX2MTR)                                 0.080      0.551 r
  U16335/Y (OAI2BB1X4MTR)                                0.113      0.665 r
  U6556/Y (NOR2X4MTR)                                    0.043      0.708 f
  U2437/Y (OR2X4MTR)                                     0.095      0.803 f
  U9241/Y (NOR2BX4MTR)                                   0.068      0.871 r
  U2197/Y (NAND2X6MTR)                                   0.072      0.944 f
  U1565/Y (NAND2X12MTR)                                  0.050      0.994 r
  U2019/Y (AOI21X4MTR)                                   0.052      1.046 f
  U9210/Y (XNOR2X2MTR)                                   0.080      1.126 f
  U2463/Y (NAND2X4MTR)                                   0.044      1.170 r
  U2585/Y (NAND3X4MTR)                                   0.088      1.258 f
  U19213/Y (OAI2B2X2MTR)                                 0.129      1.386 f
  U0_BANK_TOP/vACC_1_reg_2__13_/D (DFFRHQX2MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U1597/Y (INVX16MTR)                                    0.043      0.370 r
  U1231/Y (INVX10MTR)                                    0.034      0.403 f
  U4120/Y (NOR2BX4MTR)                                   0.050      0.454 r
  U10267/Y (NAND3BX4MTR)                                 0.077      0.531 r
  U7389/Y (NAND2X2MTR)                                   0.070      0.601 f
  U7362/Y (CLKNAND2X2MTR)                                0.068      0.669 r
  U2074/Y (NOR2BX2MTR)                                   0.118      0.786 r
  U2983/Y (NAND2X2MTR)                                   0.079      0.865 f
  U9897/Y (NOR2X1MTR)                                    0.070      0.935 r
  U9088/Y (AOI31X2MTR)                                   0.082      1.017 f
  U9441/Y (NAND3X2MTR)                                   0.060      1.077 r
  U9440/Y (XNOR2X2MTR)                                   0.083      1.160 r
  U16275/Y (OAI2B11X4MTR)                                0.099      1.259 f
  U4806/Y (INVX2MTR)                                     0.064      1.323 r
  U13198/Y (OAI22X1MTR)                                  0.067      1.391 f
  U0_BANK_TOP/vACC_0_reg_6__14_/D (DFFRHQX4MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.039      0.163 f
  U12967/Y (CLKNAND2X2MTR)                               0.072      0.236 r
  U13548/Y (OAI22X2MTR)                                  0.082      0.318 f
  U9321/Y (NAND2BX2MTR)                                  0.099      0.417 f
  U12980/Y (NOR2BX2MTR)                                  0.075      0.491 r
  U16373/Y (NAND4X4MTR)                                  0.106      0.597 f
  U12973/Y (INVX2MTR)                                    0.069      0.666 r
  U12969/Y (NOR2BX8MTR)                                  0.095      0.761 r
  U573/Y (NOR2X4MTR)                                     0.044      0.804 f
  U8445/Y (CLKNAND2X4MTR)                                0.037      0.842 r
  U388/Y (AND2X4MTR)                                     0.096      0.937 r
  U403/Y (NAND2X6MTR)                                    0.056      0.993 f
  U8694/Y (AOI21X2MTR)                                   0.082      1.075 r
  U8060/Y (XNOR2X1MTR)                                   0.081      1.157 r
  U6832/Y (NOR2X1MTR)                                    0.079      1.235 f
  U9377/Y (NOR2X4MTR)                                    0.086      1.321 r
  U2688/Y (OAI22X1MTR)                                   0.073      1.394 f
  U0_BANK_TOP/vACC_2_reg_7__11_/D (DFFRHQX4MTR)          0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U9888/Y (CLKNAND2X4MTR)                                0.033      0.470 f
  U1220/Y (OAI2B1X2MTR)                                  0.032      0.502 r
  U12523/Y (OAI21X2MTR)                                  0.073      0.575 f
  U10659/Y (NAND2X3MTR)                                  0.058      0.633 r
  U2137/Y (NOR2X3MTR)                                    0.045      0.679 f
  U4577/Y (NOR2X4MTR)                                    0.081      0.760 r
  U4582/Y (AND2X4MTR)                                    0.117      0.877 r
  U3362/Y (NAND2X8MTR)                                   0.053      0.930 f
  U8732/Y (NAND2X6MTR)                                   0.042      0.972 r
  U9723/Y (AOI21X4MTR)                                   0.049      1.021 f
  U6349/Y (XOR2X2MTR)                                    0.077      1.098 f
  U6457/Y (OAI2B1X4MTR)                                  0.087      1.185 r
  U4975/Y (NOR2X4MTR)                                    0.037      1.223 f
  U5389/Y (MXI2X4MTR)                                    0.067      1.290 r
  U6376/Y (CLKNAND2X2MTR)                                0.056      1.346 f
  U16479/Y (OAI2BB1X2MTR)                                0.042      1.387 r
  U0_BANK_TOP/vACC_0_reg_7__4_/D (DFFRHQX4MTR)           0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U9888/Y (CLKNAND2X4MTR)                                0.033      0.470 f
  U1220/Y (OAI2B1X2MTR)                                  0.032      0.502 r
  U12523/Y (OAI21X2MTR)                                  0.073      0.575 f
  U10659/Y (NAND2X3MTR)                                  0.058      0.633 r
  U2137/Y (NOR2X3MTR)                                    0.045      0.679 f
  U4577/Y (NOR2X4MTR)                                    0.081      0.760 r
  U4582/Y (AND2X4MTR)                                    0.117      0.877 r
  U3362/Y (NAND2X8MTR)                                   0.053      0.930 f
  U8732/Y (NAND2X6MTR)                                   0.042      0.972 r
  U9723/Y (AOI21X4MTR)                                   0.049      1.021 f
  U6349/Y (XOR2X2MTR)                                    0.077      1.098 f
  U6457/Y (OAI2B1X4MTR)                                  0.087      1.185 r
  U4975/Y (NOR2X4MTR)                                    0.037      1.223 f
  U5389/Y (MXI2X4MTR)                                    0.067      1.290 r
  U6362/Y (CLKNAND2X2MTR)                                0.056      1.346 f
  U16462/Y (OAI2BB1X2MTR)                                0.042      1.387 r
  U0_BANK_TOP/vACC_3_reg_7__4_/D (DFFRHQX4MTR)           0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U1375/Y (INVX16MTR)                                    0.057      0.313 f
  U1814/Y (INVX16MTR)                                    0.053      0.366 r
  U4560/Y (NAND2X2MTR)                                   0.070      0.436 f
  U8971/Y (NOR2X4MTR)                                    0.069      0.505 r
  U1072/Y (OAI21X3MTR)                                   0.079      0.584 f
  U953/Y (AOI21X4MTR)                                    0.100      0.685 r
  U10750/Y (OAI21X2MTR)                                  0.066      0.750 f
  U10710/Y (INVX2MTR)                                    0.041      0.791 r
  U10675/Y (XNOR2X2MTR)                                  0.072      0.864 r
  U9684/Y (NAND2X4MTR)                                   0.064      0.928 f
  U8138/Y (XNOR2X2MTR)                                   0.087      1.015 f
  U7640/Y (INVX2MTR)                                     0.044      1.059 r
  U15910/Y (MXI2X2MTR)                                   0.059      1.118 f
  U11744/Y (NAND2BX2MTR)                                 0.109      1.226 f
  U13199/Y (NAND3BX4MTR)                                 0.096      1.322 f
  U2694/Y (NOR2X1MTR)                                    0.066      1.389 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U1891/Y (NOR2BX4MTR)                                   0.073      0.195 f
  U4210/Y (INVX3MTR)                                     0.050      0.245 r
  U5292/Y (NOR2X1MTR)                                    0.041      0.286 f
  U8495/Y (AOI2BB1X1MTR)                                 0.061      0.346 r
  U7896/Y (OAI22X1MTR)                                   0.067      0.413 f
  U7157/Y (NOR2X1MTR)                                    0.067      0.480 r
  U955/Y (CLKNAND2X2MTR)                                 0.059      0.539 f
  U954/Y (INVX3MTR)                                      0.056      0.595 r
  U2720/Y (NAND2X4MTR)                                   0.048      0.643 f
  U16149/Y (NOR2X4MTR)                                   0.076      0.719 r
  U6936/Y (OAI21X4MTR)                                   0.066      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.042      0.826 r
  U2934/Y (NAND2X4MTR)                                   0.051      0.877 f
  U1471/Y (NAND2X8MTR)                                   0.042      0.919 r
  U5932/Y (NAND2X6MTR)                                   0.048      0.967 f
  U1912/Y (AOI21X4MTR)                                   0.076      1.043 r
  U2375/Y (XNOR2X2MTR)                                   0.079      1.122 r
  U260/Y (NOR2X2MTR)                                     0.054      1.176 f
  U9340/Y (NOR2X4MTR)                                    0.078      1.255 r
  U4313/Y (BUFX4MTR)                                     0.087      1.342 r
  U17388/Y (OAI22X2MTR)                                  0.043      1.385 f
  U0_BANK_TOP/vACC_1_reg_6__11_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U15370/Y (BUFX3MTR)                                    0.087      0.202 f
  U15292/Y (NOR2BX4MTR)                                  0.095      0.298 r
  U12548/Y (AOI22X1MTR)                                  0.099      0.397 f
  U7502/Y (AND2X2MTR)                                    0.114      0.511 f
  U896/Y (NAND3BX4MTR)                                   0.046      0.557 r
  U7427/Y (INVX2MTR)                                     0.054      0.611 f
  U8315/Y (NOR2X4MTR)                                    0.101      0.711 r
  U12281/Y (AOI21X4MTR)                                  0.078      0.789 f
  U1700/Y (OAI21X4MTR)                                   0.103      0.892 r
  U12278/Y (NAND2BX1MTR)                                 0.098      0.990 f
  U4943/Y (NAND3X4MTR)                                   0.066      1.056 r
  U9592/Y (AOI21X6MTR)                                   0.032      1.088 f
  U9747/Y (XNOR2X2MTR)                                   0.073      1.161 f
  U5346/Y (NAND2X4MTR)                                   0.047      1.208 r
  U12377/Y (CLKNAND2X2MTR)                               0.052      1.260 f
  U10239/Y (NOR2X4MTR)                                   0.072      1.332 r
  U17465/Y (OAI22X2MTR)                                  0.056      1.387 f
  U0_BANK_TOP/vACC_3_reg_4__15_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U1329/Y (INVX4MTR)                                     0.052      0.413 r
  U7947/Y (CLKNAND2X2MTR)                                0.058      0.471 f
  U2131/Y (OAI211X4MTR)                                  0.050      0.521 r
  U13620/Y (OAI21X3MTR)                                  0.072      0.593 f
  U3965/Y (NAND2X6MTR)                                   0.062      0.656 r
  U16360/Y (NAND2X3MTR)                                  0.060      0.716 f
  U5413/Y (OAI21X3MTR)                                   0.078      0.794 r
  U4965/Y (INVX2MTR)                                     0.045      0.839 f
  U2934/Y (NAND2X4MTR)                                   0.042      0.881 r
  U1471/Y (NAND2X8MTR)                                   0.046      0.927 f
  U5932/Y (NAND2X6MTR)                                   0.045      0.971 r
  U304/Y (INVX4MTR)                                      0.035      1.006 f
  U9480/Y (OAI21X3MTR)                                   0.070      1.076 r
  U7603/Y (OAI2B11X4MTR)                                 0.074      1.150 f
  U2183/Y (NAND3X4MTR)                                   0.049      1.199 r
  U2180/Y (NOR2X4MTR)                                    0.038      1.237 f
  U9339/Y (MXI2X6MTR)                                    0.062      1.298 r
  U2615/Y (NAND2X4MTR)                                   0.045      1.344 f
  U69/Y (OAI21X2MTR)                                     0.036      1.380 r
  U0_BANK_TOP/vACC_2_reg_6__4_/D (DFFRHQX4MTR)           0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12076/Y (INVX8MTR)                                    0.031      0.452 f
  U9924/Y (CLKNAND2X2MTR)                                0.029      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.103      0.676 r
  U8873/Y (NAND2X2MTR)                                   0.063      0.739 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.890 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.985 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.056 f
  U5369/Y (INVX3MTR)                                     0.059      1.115 r
  U11613/Y (CLKNAND2X2MTR)                               0.044      1.159 f
  U7197/Y (OAI21X1MTR)                                   0.035      1.194 r
  U11491/Y (NAND3BX2MTR)                                 0.083      1.278 r
  U2692/Y (NOR2BX2MTR)                                   0.049      1.327 f
  U11394/Y (NOR2X1MTR)                                   0.054      1.380 r
  PIM_result_reg_21_/D (DFFRHQX2MTR)                     0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_21_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_277_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12076/Y (INVX8MTR)                                    0.031      0.452 f
  U9924/Y (CLKNAND2X2MTR)                                0.029      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.103      0.676 r
  U8873/Y (NAND2X2MTR)                                   0.063      0.739 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.890 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.985 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.056 f
  U5369/Y (INVX3MTR)                                     0.059      1.115 r
  U11613/Y (CLKNAND2X2MTR)                               0.044      1.159 f
  U7197/Y (OAI21X1MTR)                                   0.035      1.194 r
  U11491/Y (NAND3BX2MTR)                                 0.083      1.278 r
  U2692/Y (NOR2BX2MTR)                                   0.049      1.327 f
  U11400/Y (NOR2X1MTR)                                   0.054      1.380 r
  PIM_result_reg_277_/D (DFFRHQX2MTR)                    0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_277_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_405_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12076/Y (INVX8MTR)                                    0.031      0.452 f
  U9924/Y (CLKNAND2X2MTR)                                0.029      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.103      0.676 r
  U8873/Y (NAND2X2MTR)                                   0.063      0.739 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.890 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.985 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.056 f
  U5369/Y (INVX3MTR)                                     0.059      1.115 r
  U11613/Y (CLKNAND2X2MTR)                               0.044      1.159 f
  U7197/Y (OAI21X1MTR)                                   0.035      1.194 r
  U11491/Y (NAND3BX2MTR)                                 0.083      1.278 r
  U2692/Y (NOR2BX2MTR)                                   0.049      1.327 f
  U11403/Y (NOR2X1MTR)                                   0.054      1.380 r
  PIM_result_reg_405_/D (DFFRHQX2MTR)                    0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_405_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_22_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12076/Y (INVX8MTR)                                    0.031      0.452 f
  U9924/Y (CLKNAND2X2MTR)                                0.029      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.103      0.676 r
  U8873/Y (NAND2X2MTR)                                   0.063      0.739 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.890 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.985 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.056 f
  U5369/Y (INVX3MTR)                                     0.059      1.115 r
  U13721/Y (AOI21X1MTR)                                  0.041      1.156 f
  U4829/Y (OAI21X1MTR)                                   0.092      1.248 r
  U10308/Y (NOR2X2MTR)                                   0.055      1.303 f
  U11364/Y (NOR2X1MTR)                                   0.055      1.358 r
  PIM_result_reg_22_/D (DFFRHQX1MTR)                     0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_22_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_278_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12076/Y (INVX8MTR)                                    0.031      0.452 f
  U9924/Y (CLKNAND2X2MTR)                                0.029      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.103      0.676 r
  U8873/Y (NAND2X2MTR)                                   0.063      0.739 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.890 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.985 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.056 f
  U5369/Y (INVX3MTR)                                     0.059      1.115 r
  U13721/Y (AOI21X1MTR)                                  0.041      1.156 f
  U4829/Y (OAI21X1MTR)                                   0.092      1.248 r
  U10308/Y (NOR2X2MTR)                                   0.055      1.303 f
  U11389/Y (NOR2X1MTR)                                   0.055      1.358 r
  PIM_result_reg_278_/D (DFFRHQX1MTR)                    0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_278_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_150_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12076/Y (INVX8MTR)                                    0.031      0.452 f
  U9924/Y (CLKNAND2X2MTR)                                0.029      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.103      0.676 r
  U8873/Y (NAND2X2MTR)                                   0.063      0.739 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.890 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.985 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.056 f
  U5369/Y (INVX3MTR)                                     0.059      1.115 r
  U13721/Y (AOI21X1MTR)                                  0.041      1.156 f
  U4829/Y (OAI21X1MTR)                                   0.092      1.248 r
  U10308/Y (NOR2X2MTR)                                   0.055      1.303 f
  U11408/Y (NOR2X1MTR)                                   0.055      1.358 r
  PIM_result_reg_150_/D (DFFRHQX1MTR)                    0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_150_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_406_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12076/Y (INVX8MTR)                                    0.031      0.452 f
  U9924/Y (CLKNAND2X2MTR)                                0.029      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.103      0.676 r
  U8873/Y (NAND2X2MTR)                                   0.063      0.739 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.890 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.985 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.056 f
  U5369/Y (INVX3MTR)                                     0.059      1.115 r
  U13721/Y (AOI21X1MTR)                                  0.041      1.156 f
  U4829/Y (OAI21X1MTR)                                   0.092      1.248 r
  U10308/Y (NOR2X2MTR)                                   0.055      1.303 f
  U11401/Y (NOR2X1MTR)                                   0.055      1.358 r
  PIM_result_reg_406_/D (DFFRHQX1MTR)                    0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_406_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_149_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12076/Y (INVX8MTR)                                    0.031      0.452 f
  U9924/Y (CLKNAND2X2MTR)                                0.029      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.103      0.676 r
  U8873/Y (NAND2X2MTR)                                   0.063      0.739 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.890 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.985 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.056 f
  U5369/Y (INVX3MTR)                                     0.059      1.115 r
  U11613/Y (CLKNAND2X2MTR)                               0.044      1.159 f
  U7197/Y (OAI21X1MTR)                                   0.035      1.194 r
  U11491/Y (NAND3BX2MTR)                                 0.083      1.278 r
  U2692/Y (NOR2BX2MTR)                                   0.049      1.327 f
  U11398/Y (NOR2X1MTR)                                   0.054      1.380 r
  PIM_result_reg_149_/D (DFFRHQX2MTR)                    0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_149_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.115      0.115 f
  U15370/Y (BUFX3MTR)                                    0.087      0.202 f
  U15292/Y (NOR2BX4MTR)                                  0.095      0.298 r
  U12548/Y (AOI22X1MTR)                                  0.099      0.397 f
  U7502/Y (AND2X2MTR)                                    0.114      0.511 f
  U896/Y (NAND3BX4MTR)                                   0.046      0.557 r
  U7427/Y (INVX2MTR)                                     0.054      0.611 f
  U8315/Y (NOR2X4MTR)                                    0.101      0.711 r
  U12281/Y (AOI21X4MTR)                                  0.078      0.789 f
  U1700/Y (OAI21X4MTR)                                   0.103      0.892 r
  U12278/Y (NAND2BX1MTR)                                 0.098      0.990 f
  U4943/Y (NAND3X4MTR)                                   0.066      1.056 r
  U9592/Y (AOI21X6MTR)                                   0.032      1.088 f
  U9747/Y (XNOR2X2MTR)                                   0.073      1.161 f
  U5346/Y (NAND2X4MTR)                                   0.047      1.208 r
  U12377/Y (CLKNAND2X2MTR)                               0.052      1.260 f
  U10239/Y (NOR2X4MTR)                                   0.072      1.332 r
  U17467/Y (OAI22X2MTR)                                  0.056      1.387 f
  U0_BANK_TOP/vACC_0_reg_4__15_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1369/Y (INVX16MTR)                                    0.035      0.151 r
  U1366/Y (NAND2X12MTR)                                  0.050      0.201 f
  U11441/Y (CLKNAND2X16MTR)                              0.055      0.256 r
  U2033/Y (BUFX8MTR)                                     0.101      0.357 r
  U4608/Y (NAND2X12MTR)                                  0.065      0.422 f
  U1855/Y (NOR2X8MTR)                                    0.078      0.500 r
  U738/Y (XNOR2X4MTR)                                    0.111      0.611 r
  U16493/Y (XNOR2X8MTR)                                  0.101      0.712 r
  U1105/Y (OAI21X4MTR)                                   0.056      0.769 f
  U1633/Y (OAI2BB1X4MTR)                                 0.060      0.829 r
  U1632/Y (XNOR2X8MTR)                                   0.080      0.909 r
  U7816/Y (XNOR2X8MTR)                                   0.102      1.011 r
  U258/Y (NOR2X6MTR)                                     0.049      1.060 f
  U1883/Y (OAI21X8MTR)                                   0.087      1.147 r
  U7421/Y (INVX2MTR)                                     0.045      1.191 f
  U1659/Y (OAI21X2MTR)                                   0.077      1.269 r
  U6939/Y (XOR2X1MTR)                                    0.083      1.352 r
  U10989/Y (NOR2X1MTR)                                   0.052      1.404 f
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX4MTR)
                                                         0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U8921/Y (BUFX16MTR)                                    0.102      0.377 f
  U7020/Y (INVX8MTR)                                     0.040      0.417 r
  U2555/Y (CLKNAND2X2MTR)                                0.042      0.459 f
  U4992/Y (NAND3X2MTR)                                   0.048      0.506 r
  U13160/Y (NOR2X4MTR)                                   0.041      0.547 f
  U4695/Y (NOR2X4MTR)                                    0.063      0.611 r
  U3247/Y (NAND2BX2MTR)                                  0.087      0.698 r
  U3183/Y (INVX2MTR)                                     0.035      0.732 f
  U3091/Y (NOR2X1MTR)                                    0.077      0.809 r
  U3018/Y (NAND2X2MTR)                                   0.083      0.892 f
  U3005/Y (NOR2X4MTR)                                    0.077      0.969 r
  U7112/Y (NAND2X6MTR)                                   0.057      1.026 f
  U1354/Y (NAND2X8MTR)                                   0.045      1.071 r
  U1462/Y (NAND2X12MTR)                                  0.047      1.118 f
  U4666/Y (INVX6MTR)                                     0.062      1.181 r
  U143/Y (INVX4MTR)                                      0.047      1.227 f
  U12905/Y (NAND3BX2MTR)                                 0.046      1.273 r
  U12677/Y (OAI211X1MTR)                                 0.098      1.371 f
  U0_BANK_TOP/vACC_1_reg_6__3_/D (DFFRHQX2MTR)           0.000      1.371 f
  data arrival time                                                 1.371

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__3_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.371
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1369/Y (INVX16MTR)                                    0.030      0.155 f
  U1366/Y (NAND2X12MTR)                                  0.041      0.197 r
  U11441/Y (CLKNAND2X16MTR)                              0.063      0.259 f
  U1375/Y (INVX16MTR)                                    0.078      0.337 r
  U1470/Y (INVX24MTR)                                    0.045      0.383 f
  U6710/Y (NAND2X2MTR)                                   0.051      0.434 r
  U1098/Y (NOR2X4MTR)                                    0.035      0.469 f
  U1121/Y (OAI21X4MTR)                                   0.087      0.556 r
  U1376/Y (INVX2MTR)                                     0.050      0.606 f
  U16457/Y (OAI21X2MTR)                                  0.079      0.685 r
  U1093/Y (XNOR2X1MTR)                                   0.087      0.772 r
  U3228/Y (NAND2BX2MTR)                                  0.076      0.848 f
  U2385/Y (NAND2X2MTR)                                   0.063      0.910 r
  U5914/Y (OAI2BB1X4MTR)                                 0.121      1.031 r
  U11786/Y (AOI21X8MTR)                                  0.058      1.089 f
  U4868/Y (XOR2X2MTR)                                    0.075      1.164 f
  U12870/Y (AOI21X2MTR)                                  0.084      1.249 r
  U11621/Y (NAND3BX4MTR)                                 0.077      1.326 f
  U94/Y (NOR2X4MTR)                                      0.064      1.389 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX8MTR)
                                                         0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U1785/Y (OAI21X8MTR)                                   0.103      0.967 r
  U10300/Y (OAI2BB1X4MTR)                                0.105      1.072 r
  U11173/Y (XNOR2X2MTR)                                  0.048      1.120 f
  U10799/Y (NAND2X4MTR)                                  0.043      1.163 r
  U5976/Y (NAND2X2MTR)                                   0.055      1.217 f
  U12813/Y (NOR2BX4MTR)                                  0.079      1.296 r
  U2667/Y (OAI22X1MTR)                                   0.073      1.369 f
  U0_BANK_TOP/vACC_1_reg_5__12_/D (DFFRHQX1MTR)          0.000      1.369 f
  data arrival time                                                 1.369

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__12_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.369
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U5144/Y (INVX8MTR)                                     0.046      0.319 r
  U1287/Y (INVX4MTR)                                     0.042      0.361 f
  U857/Y (CLKNAND2X2MTR)                                 0.036      0.397 r
  U4519/Y (NAND4X2MTR)                                   0.089      0.486 f
  U10372/Y (OAI2BB1X4MTR)                                0.121      0.607 f
  U4527/Y (NAND2X4MTR)                                   0.054      0.661 r
  U9300/Y (INVX4MTR)                                     0.028      0.689 f
  U5446/Y (OAI21X4MTR)                                   0.087      0.776 r
  U5476/Y (CLKNAND2X4MTR)                                0.064      0.840 f
  U2267/Y (NAND2X8MTR)                                   0.049      0.888 r
  U11611/Y (INVX3MTR)                                    0.031      0.919 f
  U5365/Y (NOR2BX1MTR)                                   0.058      0.977 r
  U8616/Y (OAI2BB1X4MTR)                                 0.111      1.089 r
  U10054/Y (NAND3X12MTR)                                 0.075      1.164 f
  U5869/Y (CLKNAND2X8MTR)                                0.054      1.218 r
  U9326/Y (INVX2MTR)                                     0.039      1.257 f
  U2631/Y (NOR2X4MTR)                                    0.062      1.320 r
  U6974/Y (OAI22X1MTR)                                   0.073      1.392 f
  U0_BANK_TOP/vACC_0_reg_0__8_/D (DFFRHQX4MTR)           0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U891/Y (INVX4MTR)                                      0.041      0.188 f
  U2577/Y (INVX6MTR)                                     0.041      0.229 r
  U803/Y (NOR2BX8MTR)                                    0.030      0.260 f
  U1288/Y (NAND2X1MTR)                                   0.032      0.291 r
  U791/Y (NAND4X2MTR)                                    0.098      0.390 f
  U16648/Y (OAI2BB1X2MTR)                                0.111      0.501 f
  U3836/Y (INVX2MTR)                                     0.056      0.557 r
  U7526/Y (NAND2BX8MTR)                                  0.068      0.624 f
  U9154/Y (NOR2X4MTR)                                    0.075      0.700 r
  U9419/Y (NOR2X2MTR)                                    0.043      0.743 f
  U7130/Y (CLKNAND2X4MTR)                                0.039      0.782 r
  U6316/Y (NAND2X4MTR)                                   0.051      0.833 f
  U589/Y (NAND2X6MTR)                                    0.047      0.880 r
  U10906/Y (CLKNAND2X4MTR)                               0.050      0.930 f
  U10451/Y (AOI21X2MTR)                                  0.088      1.018 r
  U2459/Y (XNOR2X2MTR)                                   0.092      1.110 r
  U8746/Y (OAI22X4MTR)                                   0.085      1.194 f
  U4996/Y (NOR2X1MTR)                                    0.120      1.314 r
  U17155/Y (OAI22X2MTR)                                  0.069      1.383 f
  U0_BANK_TOP/vACC_2_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.383 f
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U891/Y (INVX4MTR)                                      0.041      0.188 f
  U2577/Y (INVX6MTR)                                     0.041      0.229 r
  U803/Y (NOR2BX8MTR)                                    0.030      0.260 f
  U1288/Y (NAND2X1MTR)                                   0.032      0.291 r
  U791/Y (NAND4X2MTR)                                    0.098      0.390 f
  U16648/Y (OAI2BB1X2MTR)                                0.111      0.501 f
  U3836/Y (INVX2MTR)                                     0.056      0.557 r
  U7526/Y (NAND2BX8MTR)                                  0.068      0.624 f
  U9154/Y (NOR2X4MTR)                                    0.075      0.700 r
  U9419/Y (NOR2X2MTR)                                    0.043      0.743 f
  U7130/Y (CLKNAND2X4MTR)                                0.039      0.782 r
  U6316/Y (NAND2X4MTR)                                   0.051      0.833 f
  U589/Y (NAND2X6MTR)                                    0.047      0.880 r
  U10906/Y (CLKNAND2X4MTR)                               0.050      0.930 f
  U10451/Y (AOI21X2MTR)                                  0.088      1.018 r
  U2459/Y (XNOR2X2MTR)                                   0.092      1.110 r
  U8746/Y (OAI22X4MTR)                                   0.085      1.194 f
  U4996/Y (NOR2X1MTR)                                    0.120      1.314 r
  U17159/Y (OAI22X2MTR)                                  0.069      1.383 f
  U0_BANK_TOP/vACC_1_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.383 f
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U891/Y (INVX4MTR)                                      0.041      0.188 f
  U2577/Y (INVX6MTR)                                     0.041      0.229 r
  U803/Y (NOR2BX8MTR)                                    0.030      0.260 f
  U1288/Y (NAND2X1MTR)                                   0.032      0.291 r
  U791/Y (NAND4X2MTR)                                    0.098      0.390 f
  U16648/Y (OAI2BB1X2MTR)                                0.111      0.501 f
  U3836/Y (INVX2MTR)                                     0.056      0.557 r
  U7526/Y (NAND2BX8MTR)                                  0.068      0.624 f
  U9154/Y (NOR2X4MTR)                                    0.075      0.700 r
  U9419/Y (NOR2X2MTR)                                    0.043      0.743 f
  U7130/Y (CLKNAND2X4MTR)                                0.039      0.782 r
  U6316/Y (NAND2X4MTR)                                   0.051      0.833 f
  U589/Y (NAND2X6MTR)                                    0.047      0.880 r
  U10906/Y (CLKNAND2X4MTR)                               0.050      0.930 f
  U10451/Y (AOI21X2MTR)                                  0.088      1.018 r
  U2459/Y (XNOR2X2MTR)                                   0.092      1.110 r
  U8746/Y (OAI22X4MTR)                                   0.085      1.194 f
  U4996/Y (NOR2X1MTR)                                    0.120      1.314 r
  U15889/Y (OAI22X2MTR)                                  0.069      1.383 f
  U0_BANK_TOP/vACC_0_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.383 f
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1326/Y (INVX12MTR)                                    0.035      0.437 r
  U1126/Y (OAI2BB1X4MTR)                                 0.087      0.524 r
  U11235/Y (OAI21X4MTR)                                  0.056      0.580 f
  U8850/Y (NAND2X6MTR)                                   0.050      0.630 r
  U7061/Y (NAND2X4MTR)                                   0.051      0.681 f
  U5597/Y (NAND3X2MTR)                                   0.048      0.729 r
  U6563/Y (OAI21X3MTR)                                   0.053      0.782 f
  U11970/Y (OAI2BB1X4MTR)                                0.087      0.869 f
  U3227/Y (INVX4MTR)                                     0.043      0.913 r
  U9187/Y (NAND2X8MTR)                                   0.052      0.965 f
  U7099/Y (NAND2X3MTR)                                   0.040      1.006 r
  U9850/Y (NAND2X4MTR)                                   0.035      1.040 f
  U8027/Y (XNOR2X2MTR)                                   0.071      1.111 f
  U8635/Y (OAI22X4MTR)                                   0.076      1.187 r
  U10281/Y (AOI2B1X2MTR)                                 0.067      1.254 f
  U3681/Y (OAI22X2MTR)                                   0.066      1.320 r
  U0_BANK_TOP/vACC_1_reg_3__10_/D (DFFRQX1MTR)           0.000      1.320 r
  data arrival time                                                 1.320

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__10_/CK (DFFRQX1MTR)          0.000      1.515 r
  library setup time                                    -0.181      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.320
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U1357/Y (BUFX14MTR)                                    0.099      0.375 f
  U1660/Y (INVX8MTR)                                     0.030      0.404 r
  U19488/Y (CLKNAND2X2MTR)                               0.034      0.438 f
  U1035/Y (OAI2B1X1MTR)                                  0.033      0.471 r
  U11378/Y (NAND2BX2MTR)                                 0.080      0.551 r
  U16335/Y (OAI2BB1X4MTR)                                0.113      0.665 r
  U6556/Y (NOR2X4MTR)                                    0.043      0.708 f
  U2437/Y (OR2X4MTR)                                     0.095      0.803 f
  U9241/Y (NOR2BX4MTR)                                   0.068      0.871 r
  U2197/Y (NAND2X6MTR)                                   0.072      0.944 f
  U1565/Y (NAND2X12MTR)                                  0.050      0.994 r
  U2019/Y (AOI21X4MTR)                                   0.052      1.046 f
  U9210/Y (XNOR2X2MTR)                                   0.080      1.126 f
  U2463/Y (NAND2X4MTR)                                   0.044      1.170 r
  U2585/Y (NAND3X4MTR)                                   0.088      1.258 f
  U19211/Y (OAI2B2X2MTR)                                 0.129      1.386 f
  U0_BANK_TOP/vACC_2_reg_2__13_/D (DFFRHQX2MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U10168/Y (INVX8MTR)                                    0.040      0.166 f
  U10151/Y (NAND2X2MTR)                                  0.062      0.228 r
  U6322/Y (INVX2MTR)                                     0.066      0.294 f
  U14444/Y (AOI22X1MTR)                                  0.095      0.389 r
  U8814/Y (NAND3X2MTR)                                   0.074      0.463 f
  U8769/Y (OR3X4MTR)                                     0.116      0.579 f
  U3346/Y (INVX2MTR)                                     0.059      0.638 r
  U495/Y (NOR2X4MTR)                                     0.047      0.685 f
  U3162/Y (INVX2MTR)                                     0.062      0.747 r
  U5572/Y (OAI21X2MTR)                                   0.082      0.829 f
  U12255/Y (AOI21X8MTR)                                  0.096      0.925 r
  U4980/Y (NAND2X4MTR)                                   0.064      0.990 f
  U5210/Y (CLKNAND2X2MTR)                                0.047      1.037 r
  U268/Y (NAND3X2MTR)                                    0.070      1.106 f
  U10058/Y (OAI21X4MTR)                                  0.097      1.203 r
  U1992/Y (OAI21X6MTR)                                   0.071      1.274 f
  U13258/Y (OAI2B2X2MTR)                                 0.112      1.387 f
  U0_BANK_TOP/vACC_2_reg_5__15_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_499_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U6678/Y (NAND2X1MTR)                                   0.038      0.490 r
  U15915/Y (NAND4X4MTR)                                  0.119      0.609 f
  U3175/Y (INVX2MTR)                                     0.090      0.699 r
  U3123/Y (NAND2X2MTR)                                   0.066      0.765 f
  U15914/Y (NOR2X4MTR)                                   0.073      0.838 r
  U5445/Y (NAND3X4MTR)                                   0.094      0.932 f
  U5415/Y (NOR2X2MTR)                                    0.098      1.030 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.095 f
  U2824/Y (INVX2MTR)                                     0.057      1.152 r
  U9531/Y (CLKNAND2X2MTR)                                0.043      1.196 f
  U11698/Y (AND4X2MTR)                                   0.127      1.323 f
  U15238/Y (NOR2X1MTR)                                   0.057      1.379 r
  PIM_result_reg_499_/D (DFFRHQX2MTR)                    0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_499_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_371_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U6678/Y (NAND2X1MTR)                                   0.038      0.490 r
  U15915/Y (NAND4X4MTR)                                  0.119      0.609 f
  U3175/Y (INVX2MTR)                                     0.090      0.699 r
  U3123/Y (NAND2X2MTR)                                   0.066      0.765 f
  U15914/Y (NOR2X4MTR)                                   0.073      0.838 r
  U5445/Y (NAND3X4MTR)                                   0.094      0.932 f
  U5415/Y (NOR2X2MTR)                                    0.098      1.030 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.095 f
  U2824/Y (INVX2MTR)                                     0.057      1.152 r
  U9531/Y (CLKNAND2X2MTR)                                0.043      1.196 f
  U11698/Y (AND4X2MTR)                                   0.127      1.323 f
  U15239/Y (NOR2X1MTR)                                   0.057      1.379 r
  PIM_result_reg_371_/D (DFFRHQX2MTR)                    0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_371_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_243_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U6678/Y (NAND2X1MTR)                                   0.038      0.490 r
  U15915/Y (NAND4X4MTR)                                  0.119      0.609 f
  U3175/Y (INVX2MTR)                                     0.090      0.699 r
  U3123/Y (NAND2X2MTR)                                   0.066      0.765 f
  U15914/Y (NOR2X4MTR)                                   0.073      0.838 r
  U5445/Y (NAND3X4MTR)                                   0.094      0.932 f
  U5415/Y (NOR2X2MTR)                                    0.098      1.030 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.095 f
  U2824/Y (INVX2MTR)                                     0.057      1.152 r
  U9531/Y (CLKNAND2X2MTR)                                0.043      1.196 f
  U11698/Y (AND4X2MTR)                                   0.127      1.323 f
  U15240/Y (NOR2X1MTR)                                   0.057      1.379 r
  PIM_result_reg_243_/D (DFFRHQX2MTR)                    0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_243_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_115_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U6678/Y (NAND2X1MTR)                                   0.038      0.490 r
  U15915/Y (NAND4X4MTR)                                  0.119      0.609 f
  U3175/Y (INVX2MTR)                                     0.090      0.699 r
  U3123/Y (NAND2X2MTR)                                   0.066      0.765 f
  U15914/Y (NOR2X4MTR)                                   0.073      0.838 r
  U5445/Y (NAND3X4MTR)                                   0.094      0.932 f
  U5415/Y (NOR2X2MTR)                                    0.098      1.030 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.095 f
  U2824/Y (INVX2MTR)                                     0.057      1.152 r
  U9531/Y (CLKNAND2X2MTR)                                0.043      1.196 f
  U11698/Y (AND4X2MTR)                                   0.127      1.323 f
  U15241/Y (NOR2X1MTR)                                   0.057      1.379 r
  PIM_result_reg_115_/D (DFFRHQX2MTR)                    0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_115_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U10083/Y (INVX10MTR)                                   0.068      0.344 r
  U2024/Y (AND2X4MTR)                                    0.102      0.446 r
  U8491/Y (AOI21X4MTR)                                   0.028      0.475 f
  U4638/Y (NAND3X2MTR)                                   0.055      0.530 r
  U762/Y (CLKNAND2X4MTR)                                 0.043      0.573 f
  U7789/Y (INVX4MTR)                                     0.045      0.618 r
  U9784/Y (NAND2X2MTR)                                   0.053      0.671 f
  U1807/Y (OAI21X2MTR)                                   0.099      0.770 r
  U1806/Y (AND2X4MTR)                                    0.124      0.895 r
  U1944/Y (NOR2BX8MTR)                                   0.037      0.931 f
  U12917/Y (OAI21X6MTR)                                  0.066      0.997 r
  U305/Y (INVX4MTR)                                      0.037      1.034 f
  U412/Y (NAND2X6MTR)                                    0.054      1.088 r
  U2319/Y (NAND2X8MTR)                                   0.061      1.150 f
  U1767/Y (INVX3MTR)                                     0.076      1.226 r
  U13050/Y (OAI2BB1X4MTR)                                0.112      1.337 r
  U13017/Y (OAI22X2MTR)                                  0.047      1.384 f
  U0_BANK_TOP/vACC_2_reg_7__0_/D (DFFRHQX2MTR)           0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U9303/Y (INVX18MTR)                                    0.029      0.403 f
  U7318/Y (INVX12MTR)                                    0.028      0.431 r
  U1244/Y (CLKNAND2X2MTR)                                0.046      0.477 f
  U9205/Y (NAND3BX4MTR)                                  0.056      0.533 r
  U8447/Y (INVX2MTR)                                     0.040      0.573 f
  U9907/Y (AOI21X4MTR)                                   0.086      0.660 r
  U13225/Y (INVX2MTR)                                    0.040      0.700 f
  U10807/Y (CLKNAND2X2MTR)                               0.060      0.760 r
  U9769/Y (NAND2X4MTR)                                   0.047      0.807 f
  U3797/Y (NOR2X2MTR)                                    0.087      0.894 r
  U6488/Y (CLKNAND2X2MTR)                                0.083      0.977 f
  U2407/Y (OAI21X6MTR)                                   0.110      1.087 r
  U6246/Y (NAND3X12MTR)                                  0.088      1.175 f
  U4437/Y (CLKNAND2X8MTR)                                0.056      1.231 r
  U5336/Y (NAND2X4MTR)                                   0.067      1.298 f
  U11427/Y (OAI22X2MTR)                                  0.073      1.372 r
  U0_BANK_TOP/vACC_3_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.372 r
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_197_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U974/Y (CLKNAND2X2MTR)                                 0.048      0.500 r
  U973/Y (NAND4X8MTR)                                    0.111      0.611 f
  U594/Y (INVX4MTR)                                      0.061      0.672 r
  U13598/Y (NAND2X4MTR)                                  0.060      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.084      0.816 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.872 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.950 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.016 f
  U4866/Y (INVX2MTR)                                     0.058      1.073 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.140 f
  U15110/Y (NOR2X1MTR)                                   0.059      1.199 r
  U9393/Y (NAND3BX2MTR)                                  0.078      1.277 r
  U2662/Y (NOR2X2MTR)                                    0.047      1.323 f
  U6954/Y (NOR2X1MTR)                                    0.056      1.379 r
  PIM_result_reg_197_/D (DFFRHQX2MTR)                    0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_197_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_453_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U974/Y (CLKNAND2X2MTR)                                 0.048      0.500 r
  U973/Y (NAND4X8MTR)                                    0.111      0.611 f
  U594/Y (INVX4MTR)                                      0.061      0.672 r
  U13598/Y (NAND2X4MTR)                                  0.060      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.084      0.816 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.872 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.950 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.016 f
  U4866/Y (INVX2MTR)                                     0.058      1.073 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.140 f
  U15110/Y (NOR2X1MTR)                                   0.059      1.199 r
  U9393/Y (NAND3BX2MTR)                                  0.078      1.277 r
  U2662/Y (NOR2X2MTR)                                    0.047      1.323 f
  U2672/Y (NOR2X1MTR)                                    0.056      1.379 r
  PIM_result_reg_453_/D (DFFRHQX2MTR)                    0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_453_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_69_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U974/Y (CLKNAND2X2MTR)                                 0.048      0.500 r
  U973/Y (NAND4X8MTR)                                    0.111      0.611 f
  U594/Y (INVX4MTR)                                      0.061      0.672 r
  U13598/Y (NAND2X4MTR)                                  0.060      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.084      0.816 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.872 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.950 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.016 f
  U4866/Y (INVX2MTR)                                     0.058      1.073 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.140 f
  U15110/Y (NOR2X1MTR)                                   0.059      1.199 r
  U9393/Y (NAND3BX2MTR)                                  0.078      1.277 r
  U2662/Y (NOR2X2MTR)                                    0.047      1.323 f
  U2670/Y (NOR2X1MTR)                                    0.056      1.379 r
  PIM_result_reg_69_/D (DFFRHQX2MTR)                     0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_69_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_325_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1928/Y (INVX14MTR)                                    0.030      0.452 f
  U974/Y (CLKNAND2X2MTR)                                 0.048      0.500 r
  U973/Y (NAND4X8MTR)                                    0.111      0.611 f
  U594/Y (INVX4MTR)                                      0.061      0.672 r
  U13598/Y (NAND2X4MTR)                                  0.060      0.733 f
  U3016/Y (NOR2X4MTR)                                    0.084      0.816 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.872 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.950 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.016 f
  U4866/Y (INVX2MTR)                                     0.058      1.073 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.140 f
  U15110/Y (NOR2X1MTR)                                   0.059      1.199 r
  U9393/Y (NAND3BX2MTR)                                  0.078      1.277 r
  U2662/Y (NOR2X2MTR)                                    0.047      1.323 f
  U8519/Y (NOR2X1MTR)                                    0.056      1.379 r
  PIM_result_reg_325_/D (DFFRHQX2MTR)                    0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_325_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_59_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U12133/Y (BUFX20MTR)                                   0.067      0.412 r
  U2241/Y (INVX6MTR)                                     0.028      0.440 f
  U711/Y (INVX8MTR)                                      0.037      0.477 r
  U11050/Y (INVX4MTR)                                    0.042      0.519 f
  U5212/Y (NAND2X1MTR)                                   0.037      0.556 r
  U5214/Y (NAND4X2MTR)                                   0.139      0.695 f
  U16541/Y (NOR2X2MTR)                                   0.112      0.807 r
  U420/Y (NAND2X2MTR)                                    0.101      0.908 f
  U446/Y (NOR2X6MTR)                                     0.099      1.007 r
  U13326/Y (NAND2X3MTR)                                  0.059      1.066 f
  U13371/Y (NAND3X4MTR)                                  0.056      1.122 r
  U6831/Y (INVX4MTR)                                     0.041      1.163 f
  U8348/Y (MXI2X1MTR)                                    0.074      1.237 r
  U17549/Y (AOI21X2MTR)                                  0.056      1.293 f
  U11502/Y (NOR2X1MTR)                                   0.063      1.356 r
  PIM_result_reg_59_/D (DFFRHQX1MTR)                     0.000      1.356 r
  data arrival time                                                 1.356

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_59_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.356
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_187_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U12133/Y (BUFX20MTR)                                   0.067      0.412 r
  U2241/Y (INVX6MTR)                                     0.028      0.440 f
  U711/Y (INVX8MTR)                                      0.037      0.477 r
  U11050/Y (INVX4MTR)                                    0.042      0.519 f
  U5212/Y (NAND2X1MTR)                                   0.037      0.556 r
  U5214/Y (NAND4X2MTR)                                   0.139      0.695 f
  U16541/Y (NOR2X2MTR)                                   0.112      0.807 r
  U420/Y (NAND2X2MTR)                                    0.101      0.908 f
  U446/Y (NOR2X6MTR)                                     0.099      1.007 r
  U13326/Y (NAND2X3MTR)                                  0.059      1.066 f
  U13371/Y (NAND3X4MTR)                                  0.056      1.122 r
  U6831/Y (INVX4MTR)                                     0.041      1.163 f
  U8348/Y (MXI2X1MTR)                                    0.074      1.237 r
  U17549/Y (AOI21X2MTR)                                  0.056      1.293 f
  U11526/Y (NOR2X1MTR)                                   0.063      1.356 r
  PIM_result_reg_187_/D (DFFRHQX1MTR)                    0.000      1.356 r
  data arrival time                                                 1.356

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_187_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.356
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_315_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U12133/Y (BUFX20MTR)                                   0.067      0.412 r
  U2241/Y (INVX6MTR)                                     0.028      0.440 f
  U711/Y (INVX8MTR)                                      0.037      0.477 r
  U11050/Y (INVX4MTR)                                    0.042      0.519 f
  U5212/Y (NAND2X1MTR)                                   0.037      0.556 r
  U5214/Y (NAND4X2MTR)                                   0.139      0.695 f
  U16541/Y (NOR2X2MTR)                                   0.112      0.807 r
  U420/Y (NAND2X2MTR)                                    0.101      0.908 f
  U446/Y (NOR2X6MTR)                                     0.099      1.007 r
  U13326/Y (NAND2X3MTR)                                  0.059      1.066 f
  U13371/Y (NAND3X4MTR)                                  0.056      1.122 r
  U6831/Y (INVX4MTR)                                     0.041      1.163 f
  U8348/Y (MXI2X1MTR)                                    0.074      1.237 r
  U17549/Y (AOI21X2MTR)                                  0.056      1.293 f
  U11523/Y (NOR2X1MTR)                                   0.063      1.356 r
  PIM_result_reg_315_/D (DFFRHQX1MTR)                    0.000      1.356 r
  data arrival time                                                 1.356

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_315_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.356
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_443_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13109/Y (OAI22X8MTR)                                  0.057      0.298 f
  U8516/Y (INVX12MTR)                                    0.047      0.345 r
  U12133/Y (BUFX20MTR)                                   0.067      0.412 r
  U2241/Y (INVX6MTR)                                     0.028      0.440 f
  U711/Y (INVX8MTR)                                      0.037      0.477 r
  U11050/Y (INVX4MTR)                                    0.042      0.519 f
  U5212/Y (NAND2X1MTR)                                   0.037      0.556 r
  U5214/Y (NAND4X2MTR)                                   0.139      0.695 f
  U16541/Y (NOR2X2MTR)                                   0.112      0.807 r
  U420/Y (NAND2X2MTR)                                    0.101      0.908 f
  U446/Y (NOR2X6MTR)                                     0.099      1.007 r
  U13326/Y (NAND2X3MTR)                                  0.059      1.066 f
  U13371/Y (NAND3X4MTR)                                  0.056      1.122 r
  U6831/Y (INVX4MTR)                                     0.041      1.163 f
  U8348/Y (MXI2X1MTR)                                    0.074      1.237 r
  U17549/Y (AOI21X2MTR)                                  0.056      1.293 f
  U11524/Y (NOR2X1MTR)                                   0.063      1.356 r
  PIM_result_reg_443_/D (DFFRHQX1MTR)                    0.000      1.356 r
  data arrival time                                                 1.356

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_443_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.356
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_145_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12076/Y (INVX8MTR)                                    0.031      0.452 f
  U9924/Y (CLKNAND2X2MTR)                                0.029      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.103      0.676 r
  U8873/Y (NAND2X2MTR)                                   0.063      0.739 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.890 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.985 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.056 f
  U5369/Y (INVX3MTR)                                     0.059      1.115 r
  U8295/Y (NAND2X1MTR)                                   0.062      1.177 f
  U8024/Y (NAND4BBX2MTR)                                 0.059      1.236 r
  U9346/Y (NOR2X2MTR)                                    0.050      1.286 f
  U11450/Y (NOR2X1MTR)                                   0.049      1.336 r
  PIM_result_reg_145_/D (DFFRQX2MTR)                     0.000      1.336 r
  data arrival time                                                 1.336

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_145_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.336
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_273_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12076/Y (INVX8MTR)                                    0.031      0.452 f
  U9924/Y (CLKNAND2X2MTR)                                0.029      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.103      0.676 r
  U8873/Y (NAND2X2MTR)                                   0.063      0.739 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.890 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.985 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.056 f
  U5369/Y (INVX3MTR)                                     0.059      1.115 r
  U8295/Y (NAND2X1MTR)                                   0.062      1.177 f
  U8024/Y (NAND4BBX2MTR)                                 0.059      1.236 r
  U9346/Y (NOR2X2MTR)                                    0.050      1.286 f
  U15635/Y (NOR2X1MTR)                                   0.049      1.336 r
  PIM_result_reg_273_/D (DFFRQX2MTR)                     0.000      1.336 r
  data arrival time                                                 1.336

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_273_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.336
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_401_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12076/Y (INVX8MTR)                                    0.031      0.452 f
  U9924/Y (CLKNAND2X2MTR)                                0.029      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.103      0.676 r
  U8873/Y (NAND2X2MTR)                                   0.063      0.739 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.890 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.985 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.056 f
  U5369/Y (INVX3MTR)                                     0.059      1.115 r
  U8295/Y (NAND2X1MTR)                                   0.062      1.177 f
  U8024/Y (NAND4BBX2MTR)                                 0.059      1.236 r
  U9346/Y (NOR2X2MTR)                                    0.050      1.286 f
  U11448/Y (NOR2X1MTR)                                   0.049      1.336 r
  PIM_result_reg_401_/D (DFFRQX2MTR)                     0.000      1.336 r
  data arrival time                                                 1.336

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_401_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.336
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12074/Y (BUFX16MTR)                                   0.073      0.422 r
  U12076/Y (INVX8MTR)                                    0.031      0.452 f
  U9924/Y (CLKNAND2X2MTR)                                0.029      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.103      0.676 r
  U8873/Y (NAND2X2MTR)                                   0.063      0.739 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.817 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.890 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.985 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.056 f
  U5369/Y (INVX3MTR)                                     0.059      1.115 r
  U8295/Y (NAND2X1MTR)                                   0.062      1.177 f
  U8024/Y (NAND4BBX2MTR)                                 0.059      1.236 r
  U9346/Y (NOR2X2MTR)                                    0.050      1.286 f
  U10265/Y (NOR2X1MTR)                                   0.049      1.336 r
  PIM_result_reg_17_/D (DFFRQX2MTR)                      0.000      1.336 r
  data arrival time                                                 1.336

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_17_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.336
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U9448/Y (OAI21X8MTR)                                   0.099      0.962 r
  U10172/Y (AOI21X8MTR)                                  0.064      1.027 f
  U5890/Y (INVX4MTR)                                     0.039      1.065 r
  U9508/Y (NAND2X6MTR)                                   0.044      1.110 f
  U200/Y (INVX4MTR)                                      0.039      1.149 r
  U3082/Y (NAND2X2MTR)                                   0.051      1.200 f
  U6375/Y (XNOR2X2MTR)                                   0.096      1.296 f
  U17029/Y (OAI22X2MTR)                                  0.071      1.368 r
  U0_BANK_TOP/vACC_0_reg_5__18_/D (DFFRHQX2MTR)          0.000      1.368 r
  data arrival time                                                 1.368

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.368
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U5144/Y (INVX8MTR)                                     0.046      0.319 r
  U1287/Y (INVX4MTR)                                     0.042      0.361 f
  U857/Y (CLKNAND2X2MTR)                                 0.036      0.397 r
  U4519/Y (NAND4X2MTR)                                   0.089      0.486 f
  U10372/Y (OAI2BB1X4MTR)                                0.121      0.607 f
  U4527/Y (NAND2X4MTR)                                   0.054      0.661 r
  U9300/Y (INVX4MTR)                                     0.028      0.689 f
  U5446/Y (OAI21X4MTR)                                   0.087      0.776 r
  U5476/Y (CLKNAND2X4MTR)                                0.064      0.840 f
  U2267/Y (NAND2X8MTR)                                   0.049      0.888 r
  U11611/Y (INVX3MTR)                                    0.031      0.919 f
  U5365/Y (NOR2BX1MTR)                                   0.058      0.977 r
  U8616/Y (OAI2BB1X4MTR)                                 0.111      1.089 r
  U10054/Y (NAND3X12MTR)                                 0.075      1.164 f
  U5869/Y (CLKNAND2X8MTR)                                0.054      1.218 r
  U9326/Y (INVX2MTR)                                     0.039      1.257 f
  U2631/Y (NOR2X4MTR)                                    0.062      1.320 r
  U6952/Y (OAI22X1MTR)                                   0.073      1.392 f
  U0_BANK_TOP/vACC_3_reg_0__8_/D (DFFRHQX4MTR)           0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_502_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1112/Y (INVX6MTR)                                     0.036      0.457 f
  U16969/Y (NAND2X2MTR)                                  0.046      0.503 r
  U10966/Y (NAND4X6MTR)                                  0.116      0.619 f
  U8706/Y (INVX4MTR)                                     0.058      0.676 r
  U10711/Y (CLKNAND2X4MTR)                               0.056      0.733 f
  U3062/Y (NOR2X6MTR)                                    0.080      0.813 r
  U4367/Y (NAND3X2MTR)                                   0.098      0.911 f
  U270/Y (INVX2MTR)                                      0.101      1.011 r
  U14516/Y (AOI22X1MTR)                                  0.078      1.089 f
  U2821/Y (OAI2B1X2MTR)                                  0.052      1.140 r
  U13372/Y (AOI211X1MTR)                                 0.056      1.196 f
  U17434/Y (CLKNAND2X2MTR)                               0.060      1.257 r
  U17435/Y (AOI211X4MTR)                                 0.038      1.295 f
  U8647/Y (NOR2X1MTR)                                    0.061      1.357 r
  PIM_result_reg_502_/D (DFFRHQX1MTR)                    0.000      1.357 r
  data arrival time                                                 1.357

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_502_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.357
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_374_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1112/Y (INVX6MTR)                                     0.036      0.457 f
  U16969/Y (NAND2X2MTR)                                  0.046      0.503 r
  U10966/Y (NAND4X6MTR)                                  0.116      0.619 f
  U8706/Y (INVX4MTR)                                     0.058      0.676 r
  U10711/Y (CLKNAND2X4MTR)                               0.056      0.733 f
  U3062/Y (NOR2X6MTR)                                    0.080      0.813 r
  U4367/Y (NAND3X2MTR)                                   0.098      0.911 f
  U270/Y (INVX2MTR)                                      0.101      1.011 r
  U14516/Y (AOI22X1MTR)                                  0.078      1.089 f
  U2821/Y (OAI2B1X2MTR)                                  0.052      1.140 r
  U13372/Y (AOI211X1MTR)                                 0.056      1.196 f
  U17434/Y (CLKNAND2X2MTR)                               0.060      1.257 r
  U17435/Y (AOI211X4MTR)                                 0.038      1.295 f
  U8646/Y (NOR2X1MTR)                                    0.061      1.357 r
  PIM_result_reg_374_/D (DFFRHQX1MTR)                    0.000      1.357 r
  data arrival time                                                 1.357

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_374_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.357
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_246_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1112/Y (INVX6MTR)                                     0.036      0.457 f
  U16969/Y (NAND2X2MTR)                                  0.046      0.503 r
  U10966/Y (NAND4X6MTR)                                  0.116      0.619 f
  U8706/Y (INVX4MTR)                                     0.058      0.676 r
  U10711/Y (CLKNAND2X4MTR)                               0.056      0.733 f
  U3062/Y (NOR2X6MTR)                                    0.080      0.813 r
  U4367/Y (NAND3X2MTR)                                   0.098      0.911 f
  U270/Y (INVX2MTR)                                      0.101      1.011 r
  U14516/Y (AOI22X1MTR)                                  0.078      1.089 f
  U2821/Y (OAI2B1X2MTR)                                  0.052      1.140 r
  U13372/Y (AOI211X1MTR)                                 0.056      1.196 f
  U17434/Y (CLKNAND2X2MTR)                               0.060      1.257 r
  U17435/Y (AOI211X4MTR)                                 0.038      1.295 f
  U8648/Y (NOR2X1MTR)                                    0.061      1.357 r
  PIM_result_reg_246_/D (DFFRHQX1MTR)                    0.000      1.357 r
  data arrival time                                                 1.357

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_246_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.357
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_118_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U3392/Y (BUFX16MTR)                                    0.073      0.421 r
  U1112/Y (INVX6MTR)                                     0.036      0.457 f
  U16969/Y (NAND2X2MTR)                                  0.046      0.503 r
  U10966/Y (NAND4X6MTR)                                  0.116      0.619 f
  U8706/Y (INVX4MTR)                                     0.058      0.676 r
  U10711/Y (CLKNAND2X4MTR)                               0.056      0.733 f
  U3062/Y (NOR2X6MTR)                                    0.080      0.813 r
  U4367/Y (NAND3X2MTR)                                   0.098      0.911 f
  U270/Y (INVX2MTR)                                      0.101      1.011 r
  U14516/Y (AOI22X1MTR)                                  0.078      1.089 f
  U2821/Y (OAI2B1X2MTR)                                  0.052      1.140 r
  U13372/Y (AOI211X1MTR)                                 0.056      1.196 f
  U17434/Y (CLKNAND2X2MTR)                               0.060      1.257 r
  U17435/Y (AOI211X4MTR)                                 0.038      1.295 f
  U8649/Y (NOR2X1MTR)                                    0.061      1.357 r
  PIM_result_reg_118_/D (DFFRHQX1MTR)                    0.000      1.357 r
  data arrival time                                                 1.357

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_118_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.357
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U9782/Y (NAND2X4MTR)                                   0.040      0.603 f
  U3902/Y (INVX2MTR)                                     0.055      0.658 r
  U3094/Y (NOR2X2MTR)                                    0.049      0.706 f
  U3049/Y (NOR2X2MTR)                                    0.093      0.799 r
  U3524/Y (NAND2X2MTR)                                   0.077      0.875 f
  U6437/Y (AOI2B1X2MTR)                                  0.093      0.969 r
  U414/Y (NOR2X4MTR)                                     0.047      1.016 f
  U2732/Y (NAND2X8MTR)                                   0.053      1.070 r
  U243/Y (NAND2X8MTR)                                    0.045      1.115 f
  U6246/Y (NAND3X12MTR)                                  0.056      1.171 r
  U4437/Y (CLKNAND2X8MTR)                                0.056      1.227 f
  U7582/Y (INVX2MTR)                                     0.058      1.284 r
  U2660/Y (NOR2X4MTR)                                    0.036      1.320 f
  U9315/Y (OAI22X2MTR)                                   0.052      1.373 r
  U0_BANK_TOP/vACC_0_reg_1__8_/D (DFFRHQX4MTR)           0.000      1.373 r
  data arrival time                                                 1.373

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.373
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U9782/Y (NAND2X4MTR)                                   0.040      0.603 f
  U3902/Y (INVX2MTR)                                     0.055      0.658 r
  U3094/Y (NOR2X2MTR)                                    0.049      0.706 f
  U3049/Y (NOR2X2MTR)                                    0.093      0.799 r
  U3524/Y (NAND2X2MTR)                                   0.077      0.875 f
  U6437/Y (AOI2B1X2MTR)                                  0.093      0.969 r
  U414/Y (NOR2X4MTR)                                     0.047      1.016 f
  U2732/Y (NAND2X8MTR)                                   0.053      1.070 r
  U243/Y (NAND2X8MTR)                                    0.045      1.115 f
  U6246/Y (NAND3X12MTR)                                  0.056      1.171 r
  U4437/Y (CLKNAND2X8MTR)                                0.056      1.227 f
  U7582/Y (INVX2MTR)                                     0.058      1.284 r
  U2660/Y (NOR2X4MTR)                                    0.036      1.320 f
  U13033/Y (OAI22X2MTR)                                  0.052      1.373 r
  U0_BANK_TOP/vACC_1_reg_1__8_/D (DFFRHQX4MTR)           0.000      1.373 r
  data arrival time                                                 1.373

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.373
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.121      0.121 r
  U1337/Y (BUFX8MTR)                                     0.073      0.194 r
  U1267/Y (NOR2BX2MTR)                                   0.061      0.254 f
  U14431/Y (NAND2X1MTR)                                  0.045      0.300 r
  U14430/Y (OAI21X1MTR)                                  0.067      0.366 f
  U7497/Y (NOR2X2MTR)                                    0.073      0.439 r
  U718/Y (NAND4X2MTR)                                    0.123      0.562 f
  U12608/Y (INVX2MTR)                                    0.077      0.639 r
  U4460/Y (NOR2X4MTR)                                    0.049      0.689 f
  U736/Y (NAND2BX4MTR)                                   0.095      0.784 f
  U13404/Y (OAI21X8MTR)                                  0.103      0.887 r
  U9057/Y (NAND2X8MTR)                                   0.054      0.940 f
  U1853/Y (NAND2X8MTR)                                   0.052      0.992 r
  U8095/Y (NAND2X2MTR)                                   0.043      1.035 f
  U238/Y (CLKNAND2X2MTR)                                 0.039      1.074 r
  U11536/Y (XNOR2X2MTR)                                  0.074      1.148 r
  U1319/Y (OAI22X4MTR)                                   0.080      1.228 f
  U2829/Y (AOI21X3MTR)                                   0.105      1.334 r
  U17230/Y (OAI22X2MTR)                                  0.062      1.395 f
  U0_BANK_TOP/vACC_3_reg_7__9_/D (DFFRHQX4MTR)           0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U16151/Y (OAI2BB1X2MTR)                                0.102      0.476 r
  U10165/Y (INVX2MTR)                                    0.031      0.507 f
  U1948/Y (NAND2X2MTR)                                   0.043      0.550 r
  U4373/Y (NAND2X6MTR)                                   0.053      0.603 f
  U704/Y (AND2X4MTR)                                     0.101      0.704 f
  U13856/Y (NOR2X6MTR)                                   0.090      0.794 r
  U3131/Y (CLKNAND2X4MTR)                                0.067      0.862 f
  U455/Y (INVX4MTR)                                      0.043      0.905 r
  U2823/Y (NOR2BX1MTR)                                   0.085      0.990 r
  U10700/Y (CLKNAND2X2MTR)                               0.057      1.048 f
  U13855/Y (NAND3X4MTR)                                  0.048      1.096 r
  U9218/Y (NAND3X6MTR)                                   0.085      1.181 f
  U9962/Y (NAND2X6MTR)                                   0.057      1.238 r
  U13271/Y (OAI2B1X4MTR)                                 0.051      1.290 f
  U15298/Y (OAI22X1MTR)                                  0.058      1.348 r
  U0_BANK_TOP/vACC_3_reg_4__18_/D (DFFRHQX1MTR)          0.000      1.348 r
  data arrival time                                                 1.348

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__18_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.153      1.362
  data required time                                                1.362
  --------------------------------------------------------------------------
  data required time                                                1.362
  data arrival time                                                -1.348
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U1891/Y (NOR2BX4MTR)                                   0.073      0.195 f
  U4210/Y (INVX3MTR)                                     0.050      0.245 r
  U5292/Y (NOR2X1MTR)                                    0.041      0.286 f
  U8495/Y (AOI2BB1X1MTR)                                 0.061      0.346 r
  U7896/Y (OAI22X1MTR)                                   0.067      0.413 f
  U7157/Y (NOR2X1MTR)                                    0.067      0.480 r
  U955/Y (CLKNAND2X2MTR)                                 0.059      0.539 f
  U954/Y (INVX3MTR)                                      0.056      0.595 r
  U2720/Y (NAND2X4MTR)                                   0.048      0.643 f
  U16149/Y (NOR2X4MTR)                                   0.076      0.719 r
  U6936/Y (OAI21X4MTR)                                   0.066      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.042      0.826 r
  U2934/Y (NAND2X4MTR)                                   0.051      0.877 f
  U1471/Y (NAND2X8MTR)                                   0.042      0.919 r
  U2856/Y (NAND2X8MTR)                                   0.046      0.966 f
  U7112/Y (NAND2X6MTR)                                   0.042      1.008 r
  U1354/Y (NAND2X8MTR)                                   0.049      1.057 f
  U1462/Y (NAND2X12MTR)                                  0.046      1.103 r
  U144/Y (BUFX8MTR)                                      0.086      1.189 r
  U9744/Y (NAND2X2MTR)                                   0.093      1.282 f
  U4280/Y (OAI22X2MTR)                                   0.089      1.371 r
  U0_BANK_TOP/vACC_1_reg_6__10_/D (DFFRHQX2MTR)          0.000      1.371 r
  data arrival time                                                 1.371

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.371
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U1891/Y (NOR2BX4MTR)                                   0.073      0.195 f
  U4210/Y (INVX3MTR)                                     0.050      0.245 r
  U5292/Y (NOR2X1MTR)                                    0.041      0.286 f
  U8495/Y (AOI2BB1X1MTR)                                 0.061      0.346 r
  U7896/Y (OAI22X1MTR)                                   0.067      0.413 f
  U7157/Y (NOR2X1MTR)                                    0.067      0.480 r
  U955/Y (CLKNAND2X2MTR)                                 0.059      0.539 f
  U954/Y (INVX3MTR)                                      0.056      0.595 r
  U2720/Y (NAND2X4MTR)                                   0.048      0.643 f
  U16149/Y (NOR2X4MTR)                                   0.076      0.719 r
  U6936/Y (OAI21X4MTR)                                   0.066      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.042      0.826 r
  U2934/Y (NAND2X4MTR)                                   0.051      0.877 f
  U1471/Y (NAND2X8MTR)                                   0.042      0.919 r
  U2856/Y (NAND2X8MTR)                                   0.046      0.966 f
  U7112/Y (NAND2X6MTR)                                   0.042      1.008 r
  U1354/Y (NAND2X8MTR)                                   0.049      1.057 f
  U1462/Y (NAND2X12MTR)                                  0.046      1.103 r
  U144/Y (BUFX8MTR)                                      0.086      1.189 r
  U9744/Y (NAND2X2MTR)                                   0.093      1.282 f
  U17480/Y (OAI22X2MTR)                                  0.089      1.371 r
  U0_BANK_TOP/vACC_1_reg_6__12_/D (DFFRHQX2MTR)          0.000      1.371 r
  data arrival time                                                 1.371

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.371
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U5165/Y (INVX12MTR)                                    0.042      0.274 f
  U6988/Y (INVX8MTR)                                     0.043      0.317 r
  U1240/Y (NOR2X2MTR)                                    0.040      0.357 f
  U8350/Y (AOI21X2MTR)                                   0.064      0.421 r
  U1701/Y (NAND3X2MTR)                                   0.073      0.494 f
  U3275/Y (NAND2X2MTR)                                   0.058      0.552 r
  U3206/Y (INVX3MTR)                                     0.036      0.588 f
  U6012/Y (NOR2X2MTR)                                    0.089      0.678 r
  U8902/Y (NOR2X2MTR)                                    0.070      0.748 f
  U2073/Y (AOI21X4MTR)                                   0.109      0.856 r
  U422/Y (NOR2X2MTR)                                     0.050      0.906 f
  U3267/Y (NOR2X4MTR)                                    0.072      0.979 r
  U1579/Y (CLKNAND2X8MTR)                                0.066      1.045 f
  U199/Y (NAND2X6MTR)                                    0.070      1.115 r
  U6942/Y (CLKNAND2X2MTR)                                0.117      1.232 f
  U2679/Y (OAI22X1MTR)                                   0.088      1.320 r
  U0_BANK_TOP/vACC_2_reg_4__9_/D (DFFRQX4MTR)            0.000      1.320 r
  data arrival time                                                 1.320

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__9_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.181      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.320
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.162      0.162 r
  U2220/Y (NAND3X12MTR)                                  0.098      0.260 f
  U5714/Y (BUFX10MTR)                                    0.100      0.360 f
  U7108/Y (INVX4MTR)                                     0.035      0.395 r
  U1278/Y (CLKAND2X2MTR)                                 0.091      0.486 r
  U1797/Y (NOR2X2MTR)                                    0.036      0.522 f
  U5508/Y (CLKNAND2X4MTR)                                0.041      0.563 r
  U9782/Y (NAND2X4MTR)                                   0.040      0.603 f
  U3902/Y (INVX2MTR)                                     0.055      0.658 r
  U3094/Y (NOR2X2MTR)                                    0.049      0.706 f
  U3049/Y (NOR2X2MTR)                                    0.093      0.799 r
  U3524/Y (NAND2X2MTR)                                   0.077      0.875 f
  U6437/Y (AOI2B1X2MTR)                                  0.093      0.969 r
  U414/Y (NOR2X4MTR)                                     0.047      1.016 f
  U2732/Y (NAND2X8MTR)                                   0.053      1.070 r
  U243/Y (NAND2X8MTR)                                    0.045      1.115 f
  U6246/Y (NAND3X12MTR)                                  0.056      1.171 r
  U4437/Y (CLKNAND2X8MTR)                                0.056      1.227 f
  U7582/Y (INVX2MTR)                                     0.058      1.284 r
  U2660/Y (NOR2X4MTR)                                    0.036      1.320 f
  U13184/Y (OAI22X2MTR)                                  0.052      1.373 r
  U0_BANK_TOP/vACC_3_reg_1__8_/D (DFFRHQX4MTR)           0.000      1.373 r
  data arrival time                                                 1.373

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.373
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1193/Y (INVX14MTR)                                    0.033      0.435 r
  U9142/Y (AOI21X3MTR)                                   0.042      0.477 f
  U1208/Y (NAND3X2MTR)                                   0.050      0.527 r
  U2003/Y (NAND2BX4MTR)                                  0.052      0.578 f
  U2002/Y (INVX3MTR)                                     0.045      0.623 r
  U2128/Y (CLKNAND2X4MTR)                                0.070      0.693 f
  U7722/Y (NAND2X3MTR)                                   0.056      0.750 r
  U7688/Y (INVX2MTR)                                     0.041      0.790 f
  U6448/Y (NAND2X2MTR)                                   0.050      0.840 r
  U1500/Y (INVX2MTR)                                     0.042      0.882 f
  U395/Y (NAND2X2MTR)                                    0.042      0.924 r
  U5386/Y (NOR2X1MTR)                                    0.040      0.964 f
  U1503/Y (AOI21X2MTR)                                   0.071      1.035 r
  U353/Y (NAND2X2MTR)                                    0.079      1.114 f
  U7085/Y (NAND3X8MTR)                                   0.067      1.181 r
  U4950/Y (NAND2X3MTR)                                   0.048      1.229 f
  U4811/Y (CLKNAND2X4MTR)                                0.039      1.268 r
  U7183/Y (INVX4MTR)                                     0.038      1.305 f
  U5248/Y (NOR4X2MTR)                                    0.065      1.370 r
  U0_BANK_TOP/detect_pos_edge_reg_3_/D (DFFRHQX2MTR)     0.000      1.370 r
  data arrival time                                                 1.370

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_3_/CK (DFFRHQX2MTR)    0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.370
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_117_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2251/Y (INVX8MTR)                                     0.036      0.498 r
  U662/Y (BUFX4MTR)                                      0.082      0.580 r
  U12381/Y (CLKNAND2X2MTR)                               0.057      0.637 f
  U9007/Y (NAND4X4MTR)                                   0.065      0.701 r
  U10764/Y (OR2X2MTR)                                    0.095      0.797 r
  U3058/Y (NOR2X2MTR)                                    0.036      0.833 f
  U2969/Y (NAND3X4MTR)                                   0.041      0.874 r
  U2950/Y (INVX2MTR)                                     0.043      0.916 f
  U2900/Y (NAND3X4MTR)                                   0.047      0.964 r
  U9557/Y (INVX1MTR)                                     0.051      1.014 f
  U6700/Y (AOI22X1MTR)                                   0.065      1.079 r
  U16177/Y (NAND3BX2MTR)                                 0.085      1.164 f
  U4274/Y (AOI211X2MTR)                                  0.165      1.328 r
  U17683/Y (NOR2X1MTR)                                   0.066      1.395 f
  PIM_result_reg_117_/D (DFFRHQX4MTR)                    0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_117_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_245_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2251/Y (INVX8MTR)                                     0.036      0.498 r
  U662/Y (BUFX4MTR)                                      0.082      0.580 r
  U12381/Y (CLKNAND2X2MTR)                               0.057      0.637 f
  U9007/Y (NAND4X4MTR)                                   0.065      0.701 r
  U10764/Y (OR2X2MTR)                                    0.095      0.797 r
  U3058/Y (NOR2X2MTR)                                    0.036      0.833 f
  U2969/Y (NAND3X4MTR)                                   0.041      0.874 r
  U2950/Y (INVX2MTR)                                     0.043      0.916 f
  U2900/Y (NAND3X4MTR)                                   0.047      0.964 r
  U9557/Y (INVX1MTR)                                     0.051      1.014 f
  U6700/Y (AOI22X1MTR)                                   0.065      1.079 r
  U16177/Y (NAND3BX2MTR)                                 0.085      1.164 f
  U4274/Y (AOI211X2MTR)                                  0.165      1.328 r
  U17684/Y (NOR2X1MTR)                                   0.066      1.395 f
  PIM_result_reg_245_/D (DFFRHQX4MTR)                    0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_245_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_373_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2251/Y (INVX8MTR)                                     0.036      0.498 r
  U662/Y (BUFX4MTR)                                      0.082      0.580 r
  U12381/Y (CLKNAND2X2MTR)                               0.057      0.637 f
  U9007/Y (NAND4X4MTR)                                   0.065      0.701 r
  U10764/Y (OR2X2MTR)                                    0.095      0.797 r
  U3058/Y (NOR2X2MTR)                                    0.036      0.833 f
  U2969/Y (NAND3X4MTR)                                   0.041      0.874 r
  U2950/Y (INVX2MTR)                                     0.043      0.916 f
  U2900/Y (NAND3X4MTR)                                   0.047      0.964 r
  U9557/Y (INVX1MTR)                                     0.051      1.014 f
  U6700/Y (AOI22X1MTR)                                   0.065      1.079 r
  U16177/Y (NAND3BX2MTR)                                 0.085      1.164 f
  U4274/Y (AOI211X2MTR)                                  0.165      1.328 r
  U15273/Y (NOR2X1MTR)                                   0.066      1.395 f
  PIM_result_reg_373_/D (DFFRHQX4MTR)                    0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_373_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_501_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2251/Y (INVX8MTR)                                     0.036      0.498 r
  U662/Y (BUFX4MTR)                                      0.082      0.580 r
  U12381/Y (CLKNAND2X2MTR)                               0.057      0.637 f
  U9007/Y (NAND4X4MTR)                                   0.065      0.701 r
  U10764/Y (OR2X2MTR)                                    0.095      0.797 r
  U3058/Y (NOR2X2MTR)                                    0.036      0.833 f
  U2969/Y (NAND3X4MTR)                                   0.041      0.874 r
  U2950/Y (INVX2MTR)                                     0.043      0.916 f
  U2900/Y (NAND3X4MTR)                                   0.047      0.964 r
  U9557/Y (INVX1MTR)                                     0.051      1.014 f
  U6700/Y (AOI22X1MTR)                                   0.065      1.079 r
  U16177/Y (NAND3BX2MTR)                                 0.085      1.164 f
  U4274/Y (AOI211X2MTR)                                  0.165      1.328 r
  U15272/Y (NOR2X1MTR)                                   0.066      1.395 f
  PIM_result_reg_501_/D (DFFRHQX4MTR)                    0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_501_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_386_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U3349/Y (INVX8MTR)                                     0.028      0.452 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.480 r
  U10793/Y (NAND2X2MTR)                                  0.052      0.532 f
  U9681/Y (AOI2BB1X4MTR)                                 0.082      0.614 r
  U1535/Y (NAND2X4MTR)                                   0.053      0.668 f
  U442/Y (NOR2X4MTR)                                     0.069      0.736 r
  U11232/Y (NAND3X4MTR)                                  0.083      0.820 f
  U355/Y (NOR2X4MTR)                                     0.097      0.917 r
  U5400/Y (NAND2X2MTR)                                   0.064      0.981 f
  U5385/Y (INVX2MTR)                                     0.048      1.029 r
  U2806/Y (CLKNAND2X4MTR)                                0.051      1.080 f
  U2767/Y (INVX4MTR)                                     0.047      1.127 r
  U11642/Y (AOI22X1MTR)                                  0.082      1.209 f
  U1401/Y (NAND3BX1MTR)                                  0.066      1.276 r
  U2697/Y (NOR2BX2MTR)                                   0.049      1.325 f
  U15219/Y (NOR2X1MTR)                                   0.054      1.379 r
  PIM_result_reg_386_/D (DFFRHQX2MTR)                    0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_386_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_130_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U3349/Y (INVX8MTR)                                     0.028      0.452 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.480 r
  U10793/Y (NAND2X2MTR)                                  0.052      0.532 f
  U9681/Y (AOI2BB1X4MTR)                                 0.082      0.614 r
  U1535/Y (NAND2X4MTR)                                   0.053      0.668 f
  U442/Y (NOR2X4MTR)                                     0.069      0.736 r
  U11232/Y (NAND3X4MTR)                                  0.083      0.820 f
  U355/Y (NOR2X4MTR)                                     0.097      0.917 r
  U5400/Y (NAND2X2MTR)                                   0.064      0.981 f
  U5385/Y (INVX2MTR)                                     0.048      1.029 r
  U2806/Y (CLKNAND2X4MTR)                                0.051      1.080 f
  U2767/Y (INVX4MTR)                                     0.047      1.127 r
  U11642/Y (AOI22X1MTR)                                  0.082      1.209 f
  U1401/Y (NAND3BX1MTR)                                  0.066      1.276 r
  U2697/Y (NOR2BX2MTR)                                   0.049      1.325 f
  U15221/Y (NOR2X1MTR)                                   0.054      1.379 r
  PIM_result_reg_130_/D (DFFRHQX2MTR)                    0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_130_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_258_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U3349/Y (INVX8MTR)                                     0.028      0.452 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.480 r
  U10793/Y (NAND2X2MTR)                                  0.052      0.532 f
  U9681/Y (AOI2BB1X4MTR)                                 0.082      0.614 r
  U1535/Y (NAND2X4MTR)                                   0.053      0.668 f
  U442/Y (NOR2X4MTR)                                     0.069      0.736 r
  U11232/Y (NAND3X4MTR)                                  0.083      0.820 f
  U355/Y (NOR2X4MTR)                                     0.097      0.917 r
  U5400/Y (NAND2X2MTR)                                   0.064      0.981 f
  U5385/Y (INVX2MTR)                                     0.048      1.029 r
  U2806/Y (CLKNAND2X4MTR)                                0.051      1.080 f
  U2767/Y (INVX4MTR)                                     0.047      1.127 r
  U11642/Y (AOI22X1MTR)                                  0.082      1.209 f
  U1401/Y (NAND3BX1MTR)                                  0.066      1.276 r
  U2697/Y (NOR2BX2MTR)                                   0.049      1.325 f
  U15220/Y (NOR2X1MTR)                                   0.054      1.379 r
  PIM_result_reg_258_/D (DFFRHQX2MTR)                    0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_258_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U5739/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.030      0.251 r
  U11136/Y (NAND2X4MTR)                                  0.047      0.298 f
  U11077/Y (INVX8MTR)                                    0.050      0.348 r
  U769/Y (BUFX12MTR)                                     0.075      0.423 r
  U3349/Y (INVX8MTR)                                     0.028      0.452 f
  U17059/Y (NAND2X2MTR)                                  0.029      0.480 r
  U10793/Y (NAND2X2MTR)                                  0.052      0.532 f
  U9681/Y (AOI2BB1X4MTR)                                 0.082      0.614 r
  U1535/Y (NAND2X4MTR)                                   0.053      0.668 f
  U442/Y (NOR2X4MTR)                                     0.069      0.736 r
  U11232/Y (NAND3X4MTR)                                  0.083      0.820 f
  U355/Y (NOR2X4MTR)                                     0.097      0.917 r
  U5400/Y (NAND2X2MTR)                                   0.064      0.981 f
  U5385/Y (INVX2MTR)                                     0.048      1.029 r
  U2806/Y (CLKNAND2X4MTR)                                0.051      1.080 f
  U2767/Y (INVX4MTR)                                     0.047      1.127 r
  U11642/Y (AOI22X1MTR)                                  0.082      1.209 f
  U1401/Y (NAND3BX1MTR)                                  0.066      1.276 r
  U2697/Y (NOR2BX2MTR)                                   0.049      1.325 f
  U15222/Y (NOR2X1MTR)                                   0.054      1.379 r
  PIM_result_reg_2_/D (DFFRHQX2MTR)                      0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_2_/CK (DFFRHQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_342_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12618/Y (INVX4MTR)                                    0.027      0.376 f
  U2218/Y (INVX4MTR)                                     0.045      0.421 r
  U3884/Y (INVX4MTR)                                     0.040      0.461 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.494 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.592 f
  U3166/Y (INVX2MTR)                                     0.080      0.672 r
  U12111/Y (NAND2X4MTR)                                  0.062      0.733 f
  U12062/Y (INVX4MTR)                                    0.049      0.782 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.869 f
  U11199/Y (NOR2X4MTR)                                   0.085      0.954 r
  U16171/Y (CLKNAND2X4MTR)                               0.055      1.009 f
  U17396/Y (INVX4MTR)                                    0.046      1.055 r
  U15139/Y (NAND2X1MTR)                                  0.056      1.111 f
  U15138/Y (AOI21X1MTR)                                  0.082      1.194 r
  U11634/Y (AO21X2MTR)                                   0.084      1.278 r
  U10339/Y (NOR2X2MTR)                                   0.044      1.322 f
  U11577/Y (NOR2X1MTR)                                   0.057      1.379 r
  PIM_result_reg_342_/D (DFFRHQX2MTR)                    0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_342_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_86_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12618/Y (INVX4MTR)                                    0.027      0.376 f
  U2218/Y (INVX4MTR)                                     0.045      0.421 r
  U3884/Y (INVX4MTR)                                     0.040      0.461 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.494 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.592 f
  U3166/Y (INVX2MTR)                                     0.080      0.672 r
  U12111/Y (NAND2X4MTR)                                  0.062      0.733 f
  U12062/Y (INVX4MTR)                                    0.049      0.782 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.869 f
  U11199/Y (NOR2X4MTR)                                   0.085      0.954 r
  U16171/Y (CLKNAND2X4MTR)                               0.055      1.009 f
  U17396/Y (INVX4MTR)                                    0.046      1.055 r
  U15139/Y (NAND2X1MTR)                                  0.056      1.111 f
  U15138/Y (AOI21X1MTR)                                  0.082      1.194 r
  U11634/Y (AO21X2MTR)                                   0.084      1.278 r
  U10339/Y (NOR2X2MTR)                                   0.044      1.322 f
  U11568/Y (NOR2X1MTR)                                   0.057      1.379 r
  PIM_result_reg_86_/D (DFFRHQX2MTR)                     0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_86_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_214_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12618/Y (INVX4MTR)                                    0.027      0.376 f
  U2218/Y (INVX4MTR)                                     0.045      0.421 r
  U3884/Y (INVX4MTR)                                     0.040      0.461 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.494 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.592 f
  U3166/Y (INVX2MTR)                                     0.080      0.672 r
  U12111/Y (NAND2X4MTR)                                  0.062      0.733 f
  U12062/Y (INVX4MTR)                                    0.049      0.782 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.869 f
  U11199/Y (NOR2X4MTR)                                   0.085      0.954 r
  U16171/Y (CLKNAND2X4MTR)                               0.055      1.009 f
  U17396/Y (INVX4MTR)                                    0.046      1.055 r
  U15139/Y (NAND2X1MTR)                                  0.056      1.111 f
  U15138/Y (AOI21X1MTR)                                  0.082      1.194 r
  U11634/Y (AO21X2MTR)                                   0.084      1.278 r
  U10339/Y (NOR2X2MTR)                                   0.044      1.322 f
  U11566/Y (NOR2X1MTR)                                   0.057      1.379 r
  PIM_result_reg_214_/D (DFFRHQX2MTR)                    0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_214_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_470_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U10264/Y (CLKNAND2X8MTR)                               0.043      0.241 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.299 f
  U13297/Y (INVX12MTR)                                   0.050      0.349 r
  U12618/Y (INVX4MTR)                                    0.027      0.376 f
  U2218/Y (INVX4MTR)                                     0.045      0.421 r
  U3884/Y (INVX4MTR)                                     0.040      0.461 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.494 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.592 f
  U3166/Y (INVX2MTR)                                     0.080      0.672 r
  U12111/Y (NAND2X4MTR)                                  0.062      0.733 f
  U12062/Y (INVX4MTR)                                    0.049      0.782 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.869 f
  U11199/Y (NOR2X4MTR)                                   0.085      0.954 r
  U16171/Y (CLKNAND2X4MTR)                               0.055      1.009 f
  U17396/Y (INVX4MTR)                                    0.046      1.055 r
  U15139/Y (NAND2X1MTR)                                  0.056      1.111 f
  U15138/Y (AOI21X1MTR)                                  0.082      1.194 r
  U11634/Y (AO21X2MTR)                                   0.084      1.278 r
  U10339/Y (NOR2X2MTR)                                   0.044      1.322 f
  U11567/Y (NOR2X1MTR)                                   0.057      1.379 r
  PIM_result_reg_470_/D (DFFRHQX2MTR)                    0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_470_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U1363/Y (INVX8MTR)                                     0.045      0.277 f
  U5145/Y (INVX8MTR)                                     0.044      0.320 r
  U5174/Y (INVX6MTR)                                     0.035      0.356 f
  U12709/Y (NAND2X2MTR)                                  0.032      0.388 r
  U13427/Y (CLKNAND2X2MTR)                               0.044      0.432 f
  U8733/Y (NAND3BX4MTR)                                  0.107      0.539 f
  U2441/Y (CLKNAND2X2MTR)                                0.054      0.593 r
  U3199/Y (CLKNAND2X4MTR)                                0.047      0.640 f
  U3873/Y (NAND2BX8MTR)                                  0.103      0.743 f
  U3056/Y (INVX4MTR)                                     0.055      0.798 r
  U6267/Y (NAND2X1MTR)                                   0.056      0.855 f
  U8568/Y (AO21X2MTR)                                    0.130      0.984 f
  U10236/Y (NOR2X3MTR)                                   0.071      1.055 r
  U9890/Y (OAI2BB1X4MTR)                                 0.068      1.123 f
  U10054/Y (NAND3X12MTR)                                 0.051      1.174 r
  U5869/Y (CLKNAND2X8MTR)                                0.055      1.229 f
  U9326/Y (INVX2MTR)                                     0.054      1.282 r
  U2631/Y (NOR2X4MTR)                                    0.034      1.316 f
  U12990/Y (OAI22X2MTR)                                  0.054      1.370 r
  U0_BANK_TOP/vACC_2_reg_0__8_/D (DFFRHQX2MTR)           0.000      1.370 r
  data arrival time                                                 1.370

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__8_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.370
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.132      0.132 f
  U11088/Y (INVX12MTR)                                   0.044      0.176 r
  U1993/Y (NAND3X12MTR)                                  0.099      0.276 f
  U1357/Y (BUFX14MTR)                                    0.099      0.375 f
  U1660/Y (INVX8MTR)                                     0.030      0.404 r
  U19488/Y (CLKNAND2X2MTR)                               0.034      0.438 f
  U1035/Y (OAI2B1X1MTR)                                  0.033      0.471 r
  U11378/Y (NAND2BX2MTR)                                 0.080      0.551 r
  U16335/Y (OAI2BB1X4MTR)                                0.113      0.665 r
  U6556/Y (NOR2X4MTR)                                    0.043      0.708 f
  U2437/Y (OR2X4MTR)                                     0.095      0.803 f
  U9241/Y (NOR2BX4MTR)                                   0.068      0.871 r
  U2197/Y (NAND2X6MTR)                                   0.072      0.944 f
  U1565/Y (NAND2X12MTR)                                  0.050      0.994 r
  U5392/Y (XNOR2X2MTR)                                   0.070      1.063 r
  U2936/Y (NAND2X2MTR)                                   0.057      1.121 f
  U8655/Y (OAI21X2MTR)                                   0.051      1.171 r
  U2939/Y (NOR2X4MTR)                                    0.049      1.221 f
  U2837/Y (MXI2X6MTR)                                    0.069      1.289 r
  U5549/Y (CLKNAND2X2MTR)                                0.055      1.345 f
  U5519/Y (OAI2BB1X1MTR)                                 0.040      1.385 r
  U0_BANK_TOP/vACC_1_reg_2__0_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U9303/Y (INVX18MTR)                                    0.029      0.403 f
  U7318/Y (INVX12MTR)                                    0.028      0.431 r
  U1244/Y (CLKNAND2X2MTR)                                0.046      0.477 f
  U9205/Y (NAND3BX4MTR)                                  0.056      0.533 r
  U8447/Y (INVX2MTR)                                     0.040      0.573 f
  U9907/Y (AOI21X4MTR)                                   0.086      0.660 r
  U13225/Y (INVX2MTR)                                    0.040      0.700 f
  U10807/Y (CLKNAND2X2MTR)                               0.060      0.760 r
  U9769/Y (NAND2X4MTR)                                   0.047      0.807 f
  U3797/Y (NOR2X2MTR)                                    0.087      0.894 r
  U6488/Y (CLKNAND2X2MTR)                                0.083      0.977 f
  U2407/Y (OAI21X6MTR)                                   0.110      1.087 r
  U6246/Y (NAND3X12MTR)                                  0.088      1.175 f
  U4437/Y (CLKNAND2X8MTR)                                0.056      1.231 r
  U5336/Y (NAND2X4MTR)                                   0.067      1.298 f
  U2653/Y (OAI22X1MTR)                                   0.074      1.372 r
  U0_BANK_TOP/vACC_3_reg_1__15_/D (DFFRHQX2MTR)          0.000      1.372 r
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 f
  U1891/Y (NOR2BX4MTR)                                   0.073      0.195 f
  U4210/Y (INVX3MTR)                                     0.050      0.245 r
  U5292/Y (NOR2X1MTR)                                    0.041      0.286 f
  U8495/Y (AOI2BB1X1MTR)                                 0.061      0.346 r
  U7896/Y (OAI22X1MTR)                                   0.067      0.413 f
  U7157/Y (NOR2X1MTR)                                    0.067      0.480 r
  U955/Y (CLKNAND2X2MTR)                                 0.059      0.539 f
  U954/Y (INVX3MTR)                                      0.056      0.595 r
  U2720/Y (NAND2X4MTR)                                   0.048      0.643 f
  U16149/Y (NOR2X4MTR)                                   0.076      0.719 r
  U6936/Y (OAI21X4MTR)                                   0.066      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.042      0.826 r
  U2934/Y (NAND2X4MTR)                                   0.051      0.877 f
  U1471/Y (NAND2X8MTR)                                   0.042      0.919 r
  U2856/Y (NAND2X8MTR)                                   0.046      0.966 f
  U7112/Y (NAND2X6MTR)                                   0.042      1.008 r
  U1354/Y (NAND2X8MTR)                                   0.049      1.057 f
  U1462/Y (NAND2X12MTR)                                  0.046      1.103 r
  U144/Y (BUFX8MTR)                                      0.086      1.189 r
  U1353/Y (NAND2X2MTR)                                   0.093      1.282 f
  U17419/Y (OAI22X2MTR)                                  0.087      1.370 r
  U0_BANK_TOP/vACC_0_reg_6__12_/D (DFFRHQX2MTR)          0.000      1.370 r
  data arrival time                                                 1.370

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.370
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U16151/Y (OAI2BB1X2MTR)                                0.102      0.476 r
  U10165/Y (INVX2MTR)                                    0.031      0.507 f
  U1948/Y (NAND2X2MTR)                                   0.043      0.550 r
  U4373/Y (NAND2X6MTR)                                   0.053      0.603 f
  U704/Y (AND2X4MTR)                                     0.101      0.704 f
  U13856/Y (NOR2X6MTR)                                   0.090      0.794 r
  U3131/Y (CLKNAND2X4MTR)                                0.067      0.862 f
  U455/Y (INVX4MTR)                                      0.043      0.905 r
  U2823/Y (NOR2BX1MTR)                                   0.085      0.990 r
  U10700/Y (CLKNAND2X2MTR)                               0.057      1.048 f
  U13855/Y (NAND3X4MTR)                                  0.048      1.096 r
  U9218/Y (NAND3X6MTR)                                   0.085      1.181 f
  U10082/Y (NAND2X6MTR)                                  0.054      1.235 r
  U9955/Y (XNOR2X8MTR)                                   0.073      1.308 r
  U10571/Y (OAI22X1MTR)                                  0.084      1.392 f
  U0_BANK_TOP/vACC_2_reg_4__17_/D (DFFRHQX4MTR)          0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__17_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_113_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2252/Y (INVX4MTR)                                     0.053      0.515 r
  U10872/Y (NAND2X2MTR)                                  0.055      0.570 f
  U16968/Y (NAND4X4MTR)                                  0.054      0.624 r
  U8287/Y (INVX2MTR)                                     0.046      0.670 f
  U10711/Y (CLKNAND2X4MTR)                               0.050      0.720 r
  U3062/Y (NOR2X6MTR)                                    0.039      0.759 f
  U4367/Y (NAND3X2MTR)                                   0.056      0.815 r
  U270/Y (INVX2MTR)                                      0.070      0.884 f
  U10536/Y (AOI211X1MTR)                                 0.123      1.007 r
  U8365/Y (OAI211X1MTR)                                  0.115      1.122 f
  U6389/Y (AOI211X1MTR)                                  0.182      1.303 r
  U6826/Y (NOR2X1MTR)                                    0.062      1.366 f
  PIM_result_reg_113_/D (DFFRQX2MTR)                     0.000      1.366 f
  data arrival time                                                 1.366

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_113_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.366
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_369_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2252/Y (INVX4MTR)                                     0.053      0.515 r
  U10872/Y (NAND2X2MTR)                                  0.055      0.570 f
  U16968/Y (NAND4X4MTR)                                  0.054      0.624 r
  U8287/Y (INVX2MTR)                                     0.046      0.670 f
  U10711/Y (CLKNAND2X4MTR)                               0.050      0.720 r
  U3062/Y (NOR2X6MTR)                                    0.039      0.759 f
  U4367/Y (NAND3X2MTR)                                   0.056      0.815 r
  U270/Y (INVX2MTR)                                      0.070      0.884 f
  U10536/Y (AOI211X1MTR)                                 0.123      1.007 r
  U8365/Y (OAI211X1MTR)                                  0.115      1.122 f
  U6389/Y (AOI211X1MTR)                                  0.182      1.303 r
  U15556/Y (NOR2X1MTR)                                   0.062      1.366 f
  PIM_result_reg_369_/D (DFFRQX2MTR)                     0.000      1.366 f
  data arrival time                                                 1.366

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_369_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.366
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_497_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U5739/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U11136/Y (NAND2X4MTR)                                  0.048      0.349 r
  U11077/Y (INVX8MTR)                                    0.040      0.388 f
  U2253/Y (BUFX10MTR)                                    0.074      0.462 f
  U2252/Y (INVX4MTR)                                     0.053      0.515 r
  U10872/Y (NAND2X2MTR)                                  0.055      0.570 f
  U16968/Y (NAND4X4MTR)                                  0.054      0.624 r
  U8287/Y (INVX2MTR)                                     0.046      0.670 f
  U10711/Y (CLKNAND2X4MTR)                               0.050      0.720 r
  U3062/Y (NOR2X6MTR)                                    0.039      0.759 f
  U4367/Y (NAND3X2MTR)                                   0.056      0.815 r
  U270/Y (INVX2MTR)                                      0.070      0.884 f
  U10536/Y (AOI211X1MTR)                                 0.123      1.007 r
  U8365/Y (OAI211X1MTR)                                  0.115      1.122 f
  U6389/Y (AOI211X1MTR)                                  0.182      1.303 r
  U15551/Y (NOR2X1MTR)                                   0.062      1.366 f
  PIM_result_reg_497_/D (DFFRQX2MTR)                     0.000      1.366 f
  data arrival time                                                 1.366

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_497_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.366
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U9448/Y (OAI21X8MTR)                                   0.099      0.962 r
  U10172/Y (AOI21X8MTR)                                  0.064      1.027 f
  U5890/Y (INVX4MTR)                                     0.039      1.065 r
  U9508/Y (NAND2X6MTR)                                   0.044      1.110 f
  U200/Y (INVX4MTR)                                      0.039      1.149 r
  U3082/Y (NAND2X2MTR)                                   0.051      1.200 f
  U6375/Y (XNOR2X2MTR)                                   0.105      1.306 r
  U17027/Y (OAI22X2MTR)                                  0.074      1.379 f
  U0_BANK_TOP/vACC_3_reg_5__18_/D (DFFRHQX2MTR)          0.000      1.379 f
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U9448/Y (OAI21X8MTR)                                   0.099      0.962 r
  U10172/Y (AOI21X8MTR)                                  0.064      1.027 f
  U5890/Y (INVX4MTR)                                     0.039      1.065 r
  U9508/Y (NAND2X6MTR)                                   0.044      1.110 f
  U200/Y (INVX4MTR)                                      0.039      1.149 r
  U3082/Y (NAND2X2MTR)                                   0.051      1.200 f
  U6375/Y (XNOR2X2MTR)                                   0.105      1.306 r
  U17056/Y (OAI22X2MTR)                                  0.074      1.379 f
  U0_BANK_TOP/vACC_1_reg_5__18_/D (DFFRHQX2MTR)          0.000      1.379 f
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1259/Y (NOR2X2MTR)                                    0.053      0.455 r
  U10001/Y (INVX2MTR)                                    0.040      0.495 f
  U13385/Y (AOI2BB1X4MTR)                                0.110      0.605 f
  U12689/Y (NAND3X8MTR)                                  0.060      0.665 r
  U1994/Y (NOR2X8MTR)                                    0.038      0.704 f
  U466/Y (NOR2X4MTR)                                     0.082      0.786 r
  U10113/Y (NAND2X6MTR)                                  0.078      0.863 f
  U9448/Y (OAI21X8MTR)                                   0.099      0.962 r
  U10172/Y (AOI21X8MTR)                                  0.064      1.027 f
  U5890/Y (INVX4MTR)                                     0.039      1.065 r
  U9508/Y (NAND2X6MTR)                                   0.044      1.110 f
  U200/Y (INVX4MTR)                                      0.039      1.149 r
  U3082/Y (NAND2X2MTR)                                   0.051      1.200 f
  U6375/Y (XNOR2X2MTR)                                   0.105      1.306 r
  U17031/Y (OAI22X2MTR)                                  0.074      1.379 f
  U0_BANK_TOP/vACC_2_reg_5__18_/D (DFFRHQX2MTR)          0.000      1.379 f
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/Q (DFFRHQX2MTR)
                                                         0.122      0.122 f
  U3667/Y (NOR2BX4MTR)                                   0.072      0.194 f
  U3624/Y (BUFX4MTR)                                     0.081      0.276 f
  U2178/Y (AOI22X2MTR)                                   0.075      0.351 r
  U2200/Y (NAND2X2MTR)                                   0.056      0.407 f
  U9305/Y (NOR2X2MTR)                                    0.056      0.464 r
  U3338/Y (NAND2X2MTR)                                   0.082      0.546 f
  U5140/Y (INVX4MTR)                                     0.057      0.603 r
  U8444/Y (NAND2X2MTR)                                   0.055      0.658 f
  U12212/Y (NOR2X4MTR)                                   0.078      0.736 r
  U5607/Y (NOR2X8MTR)                                    0.045      0.781 f
  U1741/Y (AOI21X8MTR)                                   0.100      0.881 r
  U9448/Y (OAI21X8MTR)                                   0.068      0.949 f
  U10172/Y (AOI21X8MTR)                                  0.091      1.040 r
  U16600/Y (OR2X8MTR)                                    0.104      1.144 r
  U4847/Y (INVX8MTR)                                     0.035      1.180 f
  U3738/Y (OR2X2MTR)                                     0.125      1.304 f
  U18859/Y (OAI2B2X2MTR)                                 0.066      1.371 r
  U0_BANK_TOP/vACC_3_reg_5__11_/D (DFFRHQX2MTR)          0.000      1.371 r
  data arrival time                                                 1.371

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.371
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U11088/Y (INVX12MTR)                                   0.041      0.189 f
  U2010/Y (NAND3X12MTR)                                  0.043      0.232 r
  U1363/Y (INVX8MTR)                                     0.045      0.277 f
  U5145/Y (INVX8MTR)                                     0.044      0.320 r
  U5174/Y (INVX6MTR)                                     0.035      0.356 f
  U12709/Y (NAND2X2MTR)                                  0.032      0.388 r
  U13427/Y (CLKNAND2X2MTR)                               0.044      0.432 f
  U8733/Y (NAND3BX4MTR)                                  0.107      0.539 f
  U2441/Y (CLKNAND2X2MTR)                                0.054      0.593 r
  U3199/Y (CLKNAND2X4MTR)                                0.047      0.640 f
  U3873/Y (NAND2BX8MTR)                                  0.103      0.743 f
  U3056/Y (INVX4MTR)                                     0.055      0.798 r
  U6267/Y (NAND2X1MTR)                                   0.056      0.855 f
  U8568/Y (AO21X2MTR)                                    0.130      0.984 f
  U10236/Y (NOR2X3MTR)                                   0.071      1.055 r
  U9890/Y (OAI2BB1X4MTR)                                 0.068      1.123 f
  U10054/Y (NAND3X12MTR)                                 0.051      1.174 r
  U5869/Y (CLKNAND2X8MTR)                                0.055      1.229 f
  U9326/Y (INVX2MTR)                                     0.054      1.282 r
  U2631/Y (NOR2X4MTR)                                    0.034      1.316 f
  U13003/Y (OAI22X2MTR)                                  0.054      1.370 r
  U0_BANK_TOP/vACC_1_reg_0__8_/D (DFFRHQX2MTR)           0.000      1.370 r
  data arrival time                                                 1.370

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__8_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.370
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U10033/Y (INVX5MTR)                                    0.042      0.159 r
  U1367/Y (INVX4MTR)                                     0.041      0.199 f
  U13723/Y (NOR2BX4MTR)                                  0.090      0.289 r
  U5907/Y (AOI22X1MTR)                                   0.111      0.400 f
  U2557/Y (AND4X4MTR)                                    0.136      0.536 f
  U5187/Y (NAND2X4MTR)                                   0.042      0.578 r
  U4639/Y (INVX3MTR)                                     0.033      0.611 f
  U6151/Y (INVX2MTR)                                     0.043      0.654 r
  U5597/Y (NAND3X2MTR)                                   0.077      0.731 f
  U6563/Y (OAI21X3MTR)                                   0.052      0.783 r
  U11970/Y (OAI2BB1X4MTR)                                0.106      0.889 r
  U3227/Y (INVX4MTR)                                     0.035      0.924 f
  U9187/Y (NAND2X8MTR)                                   0.042      0.966 r
  U5435/Y (INVX1MTR)                                     0.052      1.018 f
  U207/Y (XNOR2X1MTR)                                    0.073      1.091 f
  U10346/Y (AOI2BB1X2MTR)                                0.118      1.209 f
  U13166/Y (NAND2BX2MTR)                                 0.049      1.258 r
  U3685/Y (OAI2BB1X4MTR)                                 0.054      1.312 f
  U15884/Y (OAI22X2MTR)                                  0.058      1.370 r
  U0_BANK_TOP/vACC_2_reg_3__0_/D (DFFRHQX2MTR)           0.000      1.370 r
  data arrival time                                                 1.370

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.370
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_227_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U2151/Y (INVX8MTR)                                     0.033      0.231 r
  U11225/Y (NAND2X4MTR)                                  0.046      0.276 f
  U16146/Y (NAND2X8MTR)                                  0.049      0.325 r
  U6248/Y (BUFX16MTR)                                    0.072      0.397 r
  U4091/Y (INVX4MTR)                                     0.042      0.439 f
  U16931/Y (CLKNAND2X2MTR)                               0.046      0.484 r
  U12276/Y (NAND4X4MTR)                                  0.132      0.617 f
  U8285/Y (NOR2X2MTR)                                    0.126      0.743 r
  U7297/Y (NAND3X4MTR)                                   0.082      0.825 f
  U9072/Y (NOR2X8MTR)                                    0.068      0.893 r
  U8265/Y (NAND2X1MTR)                                   0.087      0.980 f
  U4351/Y (INVX1MTR)                                     0.052      1.032 r
  U17055/Y (NAND2X2MTR)                                  0.063      1.095 f
  U13796/Y (OAI22X1MTR)                                  0.079      1.174 r
  U102/Y (NOR4X1MTR)                                     0.090      1.264 f
  U15646/Y (NOR2X1MTR)                                   0.062      1.327 r
  PIM_result_reg_227_/D (DFFRQX1MTR)                     0.000      1.327 r
  data arrival time                                                 1.327

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_227_/CK (DFFRQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.173      1.342
  data required time                                                1.342
  --------------------------------------------------------------------------
  data required time                                                1.342
  data arrival time                                                -1.327
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_483_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U10274/Y (INVX12MTR)                                   0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.049      0.198 f
  U2151/Y (INVX8MTR)                                     0.033      0.231 r
  U11225/Y (NAND2X4MTR)                                  0.046      0.276 f
  U16146/Y (NAND2X8MTR)                                  0.049      0.325 r
  U6248/Y (BUFX16MTR)                                    0.072      0.397 r
  U4091/Y (INVX4MTR)                                     0.042      0.439 f
  U16931/Y (CLKNAND2X2MTR)                               0.046      0.484 r
  U12276/Y (NAND4X4MTR)                                  0.132      0.617 f
  U8285/Y (NOR2X2MTR)                                    0.126      0.743 r
  U7297/Y (NAND3X4MTR)                                   0.082      0.825 f
  U9072/Y (NOR2X8MTR)                                    0.068      0.893 r
  U8265/Y (NAND2X1MTR)                                   0.087      0.980 f
  U4351/Y (INVX1MTR)                                     0.052      1.032 r
  U17055/Y (NAND2X2MTR)                                  0.063      1.095 f
  U13796/Y (OAI22X1MTR)                                  0.079      1.174 r
  U102/Y (NOR4X1MTR)                                     0.090      1.264 f
  U15576/Y (NOR2X1MTR)                                   0.062      1.327 r
  PIM_result_reg_483_/D (DFFRQX1MTR)                     0.000      1.327 r
  data arrival time                                                 1.327

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_483_/CK (DFFRQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.173      1.342
  data required time                                                1.342
  --------------------------------------------------------------------------
  data required time                                                1.342
  data arrival time                                                -1.327
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1193/Y (INVX14MTR)                                    0.033      0.435 r
  U9142/Y (AOI21X3MTR)                                   0.042      0.477 f
  U1208/Y (NAND3X2MTR)                                   0.050      0.527 r
  U2003/Y (NAND2BX4MTR)                                  0.052      0.578 f
  U2002/Y (INVX3MTR)                                     0.045      0.623 r
  U2128/Y (CLKNAND2X4MTR)                                0.070      0.693 f
  U7722/Y (NAND2X3MTR)                                   0.056      0.750 r
  U7688/Y (INVX2MTR)                                     0.041      0.790 f
  U6448/Y (NAND2X2MTR)                                   0.050      0.840 r
  U1500/Y (INVX2MTR)                                     0.042      0.882 f
  U395/Y (NAND2X2MTR)                                    0.042      0.924 r
  U5386/Y (NOR2X1MTR)                                    0.040      0.964 f
  U1503/Y (AOI21X2MTR)                                   0.071      1.035 r
  U353/Y (NAND2X2MTR)                                    0.079      1.114 f
  U7085/Y (NAND3X8MTR)                                   0.067      1.181 r
  U9615/Y (CLKNAND2X4MTR)                                0.056      1.237 f
  U12946/Y (AOI22X4MTR)                                  0.084      1.321 r
  U17457/Y (OAI22X2MTR)                                  0.060      1.381 f
  U0_BANK_TOP/vACC_0_reg_3__20_/D (DFFRHQX2MTR)          0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U2434/Y (INVX10MTR)                                    0.040      0.367 r
  U5397/Y (INVX18MTR)                                    0.035      0.402 f
  U1193/Y (INVX14MTR)                                    0.033      0.435 r
  U9142/Y (AOI21X3MTR)                                   0.042      0.477 f
  U1208/Y (NAND3X2MTR)                                   0.050      0.527 r
  U2003/Y (NAND2BX4MTR)                                  0.052      0.578 f
  U2002/Y (INVX3MTR)                                     0.045      0.623 r
  U2128/Y (CLKNAND2X4MTR)                                0.070      0.693 f
  U7722/Y (NAND2X3MTR)                                   0.056      0.750 r
  U7688/Y (INVX2MTR)                                     0.041      0.790 f
  U6448/Y (NAND2X2MTR)                                   0.050      0.840 r
  U1500/Y (INVX2MTR)                                     0.042      0.882 f
  U395/Y (NAND2X2MTR)                                    0.042      0.924 r
  U5386/Y (NOR2X1MTR)                                    0.040      0.964 f
  U1503/Y (AOI21X2MTR)                                   0.071      1.035 r
  U353/Y (NAND2X2MTR)                                    0.079      1.114 f
  U7085/Y (NAND3X8MTR)                                   0.067      1.181 r
  U9615/Y (CLKNAND2X4MTR)                                0.056      1.237 f
  U12946/Y (AOI22X4MTR)                                  0.084      1.321 r
  U17456/Y (OAI22X2MTR)                                  0.060      1.381 f
  U0_BANK_TOP/vACC_3_reg_3__20_/D (DFFRHQX2MTR)          0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.158      0.158 r
  U2138/Y (NAND2X12MTR)                                  0.051      0.209 f
  U8986/Y (NOR2X12MTR)                                   0.068      0.278 r
  U4710/Y (INVX16MTR)                                    0.049      0.327 f
  U4700/Y (INVX14MTR)                                    0.047      0.374 r
  U16151/Y (OAI2BB1X2MTR)                                0.102      0.476 r
  U10165/Y (INVX2MTR)                                    0.031      0.507 f
  U1948/Y (NAND2X2MTR)                                   0.043      0.550 r
  U4373/Y (NAND2X6MTR)                                   0.053      0.603 f
  U704/Y (AND2X4MTR)                                     0.101      0.704 f
  U13856/Y (NOR2X6MTR)                                   0.090      0.794 r
  U3131/Y (CLKNAND2X4MTR)                                0.067      0.862 f
  U455/Y (INVX4MTR)                                      0.043      0.905 r
  U2823/Y (NOR2BX1MTR)                                   0.085      0.990 r
  U10700/Y (CLKNAND2X2MTR)                               0.057      1.048 f
  U13855/Y (NAND3X4MTR)                                  0.048      1.096 r
  U9218/Y (NAND3X6MTR)                                   0.085      1.181 f
  U10082/Y (NAND2X6MTR)                                  0.054      1.235 r
  U9955/Y (XNOR2X8MTR)                                   0.073      1.308 r
  U10570/Y (OAI22X1MTR)                                  0.084      1.392 f
  U0_BANK_TOP/vACC_1_reg_4__17_/D (DFFRHQX4MTR)          0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__17_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.016


1
