
28-4-22.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a6e8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004dc  0800a8b8  0800a8b8  0001a8b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad94  0800ad94  00020200  2**0
                  CONTENTS
  4 .ARM          00000008  0800ad94  0800ad94  0001ad94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ad9c  0800ad9c  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad9c  0800ad9c  0001ad9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ada0  0800ada0  0001ada0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  0800ada4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b0  20000200  0800afa4  00020200  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200004b0  0800afa4  000204b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011d3b  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000237c  00000000  00000000  00031f6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e40  00000000  00000000  000342e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d68  00000000  00000000  00035128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000244d4  00000000  00000000  00035e90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011156  00000000  00000000  0005a364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df499  00000000  00000000  0006b4ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014a953  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000051dc  00000000  00000000  0014a9a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000200 	.word	0x20000200
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a8a0 	.word	0x0800a8a0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000204 	.word	0x20000204
 800020c:	0800a8a0 	.word	0x0800a8a0

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_frsub>:
 8000cc8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ccc:	e002      	b.n	8000cd4 <__addsf3>
 8000cce:	bf00      	nop

08000cd0 <__aeabi_fsub>:
 8000cd0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000cd4 <__addsf3>:
 8000cd4:	0042      	lsls	r2, r0, #1
 8000cd6:	bf1f      	itttt	ne
 8000cd8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cdc:	ea92 0f03 	teqne	r2, r3
 8000ce0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ce4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ce8:	d06a      	beq.n	8000dc0 <__addsf3+0xec>
 8000cea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cf2:	bfc1      	itttt	gt
 8000cf4:	18d2      	addgt	r2, r2, r3
 8000cf6:	4041      	eorgt	r1, r0
 8000cf8:	4048      	eorgt	r0, r1
 8000cfa:	4041      	eorgt	r1, r0
 8000cfc:	bfb8      	it	lt
 8000cfe:	425b      	neglt	r3, r3
 8000d00:	2b19      	cmp	r3, #25
 8000d02:	bf88      	it	hi
 8000d04:	4770      	bxhi	lr
 8000d06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000d0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000d12:	bf18      	it	ne
 8000d14:	4240      	negne	r0, r0
 8000d16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000d1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000d1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000d22:	bf18      	it	ne
 8000d24:	4249      	negne	r1, r1
 8000d26:	ea92 0f03 	teq	r2, r3
 8000d2a:	d03f      	beq.n	8000dac <__addsf3+0xd8>
 8000d2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d30:	fa41 fc03 	asr.w	ip, r1, r3
 8000d34:	eb10 000c 	adds.w	r0, r0, ip
 8000d38:	f1c3 0320 	rsb	r3, r3, #32
 8000d3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d44:	d502      	bpl.n	8000d4c <__addsf3+0x78>
 8000d46:	4249      	negs	r1, r1
 8000d48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d50:	d313      	bcc.n	8000d7a <__addsf3+0xa6>
 8000d52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d56:	d306      	bcc.n	8000d66 <__addsf3+0x92>
 8000d58:	0840      	lsrs	r0, r0, #1
 8000d5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d5e:	f102 0201 	add.w	r2, r2, #1
 8000d62:	2afe      	cmp	r2, #254	; 0xfe
 8000d64:	d251      	bcs.n	8000e0a <__addsf3+0x136>
 8000d66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d6e:	bf08      	it	eq
 8000d70:	f020 0001 	biceq.w	r0, r0, #1
 8000d74:	ea40 0003 	orr.w	r0, r0, r3
 8000d78:	4770      	bx	lr
 8000d7a:	0049      	lsls	r1, r1, #1
 8000d7c:	eb40 0000 	adc.w	r0, r0, r0
 8000d80:	3a01      	subs	r2, #1
 8000d82:	bf28      	it	cs
 8000d84:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d88:	d2ed      	bcs.n	8000d66 <__addsf3+0x92>
 8000d8a:	fab0 fc80 	clz	ip, r0
 8000d8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d92:	ebb2 020c 	subs.w	r2, r2, ip
 8000d96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d9a:	bfaa      	itet	ge
 8000d9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000da0:	4252      	neglt	r2, r2
 8000da2:	4318      	orrge	r0, r3
 8000da4:	bfbc      	itt	lt
 8000da6:	40d0      	lsrlt	r0, r2
 8000da8:	4318      	orrlt	r0, r3
 8000daa:	4770      	bx	lr
 8000dac:	f092 0f00 	teq	r2, #0
 8000db0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000db4:	bf06      	itte	eq
 8000db6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000dba:	3201      	addeq	r2, #1
 8000dbc:	3b01      	subne	r3, #1
 8000dbe:	e7b5      	b.n	8000d2c <__addsf3+0x58>
 8000dc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000dc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dc8:	bf18      	it	ne
 8000dca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dce:	d021      	beq.n	8000e14 <__addsf3+0x140>
 8000dd0:	ea92 0f03 	teq	r2, r3
 8000dd4:	d004      	beq.n	8000de0 <__addsf3+0x10c>
 8000dd6:	f092 0f00 	teq	r2, #0
 8000dda:	bf08      	it	eq
 8000ddc:	4608      	moveq	r0, r1
 8000dde:	4770      	bx	lr
 8000de0:	ea90 0f01 	teq	r0, r1
 8000de4:	bf1c      	itt	ne
 8000de6:	2000      	movne	r0, #0
 8000de8:	4770      	bxne	lr
 8000dea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000dee:	d104      	bne.n	8000dfa <__addsf3+0x126>
 8000df0:	0040      	lsls	r0, r0, #1
 8000df2:	bf28      	it	cs
 8000df4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	4770      	bx	lr
 8000dfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000dfe:	bf3c      	itt	cc
 8000e00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000e04:	4770      	bxcc	lr
 8000e06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000e0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000e0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e12:	4770      	bx	lr
 8000e14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e18:	bf16      	itet	ne
 8000e1a:	4608      	movne	r0, r1
 8000e1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e20:	4601      	movne	r1, r0
 8000e22:	0242      	lsls	r2, r0, #9
 8000e24:	bf06      	itte	eq
 8000e26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e2a:	ea90 0f01 	teqeq	r0, r1
 8000e2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000e32:	4770      	bx	lr

08000e34 <__aeabi_ui2f>:
 8000e34:	f04f 0300 	mov.w	r3, #0
 8000e38:	e004      	b.n	8000e44 <__aeabi_i2f+0x8>
 8000e3a:	bf00      	nop

08000e3c <__aeabi_i2f>:
 8000e3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e40:	bf48      	it	mi
 8000e42:	4240      	negmi	r0, r0
 8000e44:	ea5f 0c00 	movs.w	ip, r0
 8000e48:	bf08      	it	eq
 8000e4a:	4770      	bxeq	lr
 8000e4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e50:	4601      	mov	r1, r0
 8000e52:	f04f 0000 	mov.w	r0, #0
 8000e56:	e01c      	b.n	8000e92 <__aeabi_l2f+0x2a>

08000e58 <__aeabi_ul2f>:
 8000e58:	ea50 0201 	orrs.w	r2, r0, r1
 8000e5c:	bf08      	it	eq
 8000e5e:	4770      	bxeq	lr
 8000e60:	f04f 0300 	mov.w	r3, #0
 8000e64:	e00a      	b.n	8000e7c <__aeabi_l2f+0x14>
 8000e66:	bf00      	nop

08000e68 <__aeabi_l2f>:
 8000e68:	ea50 0201 	orrs.w	r2, r0, r1
 8000e6c:	bf08      	it	eq
 8000e6e:	4770      	bxeq	lr
 8000e70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e74:	d502      	bpl.n	8000e7c <__aeabi_l2f+0x14>
 8000e76:	4240      	negs	r0, r0
 8000e78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e7c:	ea5f 0c01 	movs.w	ip, r1
 8000e80:	bf02      	ittt	eq
 8000e82:	4684      	moveq	ip, r0
 8000e84:	4601      	moveq	r1, r0
 8000e86:	2000      	moveq	r0, #0
 8000e88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e8c:	bf08      	it	eq
 8000e8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e96:	fabc f28c 	clz	r2, ip
 8000e9a:	3a08      	subs	r2, #8
 8000e9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ea0:	db10      	blt.n	8000ec4 <__aeabi_l2f+0x5c>
 8000ea2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ea6:	4463      	add	r3, ip
 8000ea8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000eac:	f1c2 0220 	rsb	r2, r2, #32
 8000eb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000eb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000eb8:	eb43 0002 	adc.w	r0, r3, r2
 8000ebc:	bf08      	it	eq
 8000ebe:	f020 0001 	biceq.w	r0, r0, #1
 8000ec2:	4770      	bx	lr
 8000ec4:	f102 0220 	add.w	r2, r2, #32
 8000ec8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ecc:	f1c2 0220 	rsb	r2, r2, #32
 8000ed0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ed4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ed8:	eb43 0002 	adc.w	r0, r3, r2
 8000edc:	bf08      	it	eq
 8000ede:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ee2:	4770      	bx	lr

08000ee4 <__aeabi_uldivmod>:
 8000ee4:	b953      	cbnz	r3, 8000efc <__aeabi_uldivmod+0x18>
 8000ee6:	b94a      	cbnz	r2, 8000efc <__aeabi_uldivmod+0x18>
 8000ee8:	2900      	cmp	r1, #0
 8000eea:	bf08      	it	eq
 8000eec:	2800      	cmpeq	r0, #0
 8000eee:	bf1c      	itt	ne
 8000ef0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ef4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ef8:	f000 b9c4 	b.w	8001284 <__aeabi_idiv0>
 8000efc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f00:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f04:	f000 f85c 	bl	8000fc0 <__udivmoddi4>
 8000f08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f10:	b004      	add	sp, #16
 8000f12:	4770      	bx	lr

08000f14 <__aeabi_d2lz>:
 8000f14:	b538      	push	{r3, r4, r5, lr}
 8000f16:	2200      	movs	r2, #0
 8000f18:	2300      	movs	r3, #0
 8000f1a:	4604      	mov	r4, r0
 8000f1c:	460d      	mov	r5, r1
 8000f1e:	f7ff fdfd 	bl	8000b1c <__aeabi_dcmplt>
 8000f22:	b928      	cbnz	r0, 8000f30 <__aeabi_d2lz+0x1c>
 8000f24:	4620      	mov	r0, r4
 8000f26:	4629      	mov	r1, r5
 8000f28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f2c:	f000 b82a 	b.w	8000f84 <__aeabi_d2ulz>
 8000f30:	4620      	mov	r0, r4
 8000f32:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000f36:	f000 f825 	bl	8000f84 <__aeabi_d2ulz>
 8000f3a:	4240      	negs	r0, r0
 8000f3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f40:	bd38      	pop	{r3, r4, r5, pc}
 8000f42:	bf00      	nop

08000f44 <__aeabi_f2ulz>:
 8000f44:	b5d0      	push	{r4, r6, r7, lr}
 8000f46:	f7ff fb1f 	bl	8000588 <__aeabi_f2d>
 8000f4a:	4b0c      	ldr	r3, [pc, #48]	; (8000f7c <__aeabi_f2ulz+0x38>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	4606      	mov	r6, r0
 8000f50:	460f      	mov	r7, r1
 8000f52:	f7ff fb71 	bl	8000638 <__aeabi_dmul>
 8000f56:	f7ff fe47 	bl	8000be8 <__aeabi_d2uiz>
 8000f5a:	4604      	mov	r4, r0
 8000f5c:	f7ff faf2 	bl	8000544 <__aeabi_ui2d>
 8000f60:	4b07      	ldr	r3, [pc, #28]	; (8000f80 <__aeabi_f2ulz+0x3c>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	f7ff fb68 	bl	8000638 <__aeabi_dmul>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	460b      	mov	r3, r1
 8000f6c:	4630      	mov	r0, r6
 8000f6e:	4639      	mov	r1, r7
 8000f70:	f7ff f9aa 	bl	80002c8 <__aeabi_dsub>
 8000f74:	f7ff fe38 	bl	8000be8 <__aeabi_d2uiz>
 8000f78:	4621      	mov	r1, r4
 8000f7a:	bdd0      	pop	{r4, r6, r7, pc}
 8000f7c:	3df00000 	.word	0x3df00000
 8000f80:	41f00000 	.word	0x41f00000

08000f84 <__aeabi_d2ulz>:
 8000f84:	b5d0      	push	{r4, r6, r7, lr}
 8000f86:	4b0c      	ldr	r3, [pc, #48]	; (8000fb8 <__aeabi_d2ulz+0x34>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	4606      	mov	r6, r0
 8000f8c:	460f      	mov	r7, r1
 8000f8e:	f7ff fb53 	bl	8000638 <__aeabi_dmul>
 8000f92:	f7ff fe29 	bl	8000be8 <__aeabi_d2uiz>
 8000f96:	4604      	mov	r4, r0
 8000f98:	f7ff fad4 	bl	8000544 <__aeabi_ui2d>
 8000f9c:	4b07      	ldr	r3, [pc, #28]	; (8000fbc <__aeabi_d2ulz+0x38>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	f7ff fb4a 	bl	8000638 <__aeabi_dmul>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	460b      	mov	r3, r1
 8000fa8:	4630      	mov	r0, r6
 8000faa:	4639      	mov	r1, r7
 8000fac:	f7ff f98c 	bl	80002c8 <__aeabi_dsub>
 8000fb0:	f7ff fe1a 	bl	8000be8 <__aeabi_d2uiz>
 8000fb4:	4621      	mov	r1, r4
 8000fb6:	bdd0      	pop	{r4, r6, r7, pc}
 8000fb8:	3df00000 	.word	0x3df00000
 8000fbc:	41f00000 	.word	0x41f00000

08000fc0 <__udivmoddi4>:
 8000fc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000fc4:	9d08      	ldr	r5, [sp, #32]
 8000fc6:	4604      	mov	r4, r0
 8000fc8:	468c      	mov	ip, r1
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	f040 8083 	bne.w	80010d6 <__udivmoddi4+0x116>
 8000fd0:	428a      	cmp	r2, r1
 8000fd2:	4617      	mov	r7, r2
 8000fd4:	d947      	bls.n	8001066 <__udivmoddi4+0xa6>
 8000fd6:	fab2 f282 	clz	r2, r2
 8000fda:	b142      	cbz	r2, 8000fee <__udivmoddi4+0x2e>
 8000fdc:	f1c2 0020 	rsb	r0, r2, #32
 8000fe0:	fa24 f000 	lsr.w	r0, r4, r0
 8000fe4:	4091      	lsls	r1, r2
 8000fe6:	4097      	lsls	r7, r2
 8000fe8:	ea40 0c01 	orr.w	ip, r0, r1
 8000fec:	4094      	lsls	r4, r2
 8000fee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000ff2:	0c23      	lsrs	r3, r4, #16
 8000ff4:	fbbc f6f8 	udiv	r6, ip, r8
 8000ff8:	fa1f fe87 	uxth.w	lr, r7
 8000ffc:	fb08 c116 	mls	r1, r8, r6, ip
 8001000:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001004:	fb06 f10e 	mul.w	r1, r6, lr
 8001008:	4299      	cmp	r1, r3
 800100a:	d909      	bls.n	8001020 <__udivmoddi4+0x60>
 800100c:	18fb      	adds	r3, r7, r3
 800100e:	f106 30ff 	add.w	r0, r6, #4294967295
 8001012:	f080 8119 	bcs.w	8001248 <__udivmoddi4+0x288>
 8001016:	4299      	cmp	r1, r3
 8001018:	f240 8116 	bls.w	8001248 <__udivmoddi4+0x288>
 800101c:	3e02      	subs	r6, #2
 800101e:	443b      	add	r3, r7
 8001020:	1a5b      	subs	r3, r3, r1
 8001022:	b2a4      	uxth	r4, r4
 8001024:	fbb3 f0f8 	udiv	r0, r3, r8
 8001028:	fb08 3310 	mls	r3, r8, r0, r3
 800102c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001030:	fb00 fe0e 	mul.w	lr, r0, lr
 8001034:	45a6      	cmp	lr, r4
 8001036:	d909      	bls.n	800104c <__udivmoddi4+0x8c>
 8001038:	193c      	adds	r4, r7, r4
 800103a:	f100 33ff 	add.w	r3, r0, #4294967295
 800103e:	f080 8105 	bcs.w	800124c <__udivmoddi4+0x28c>
 8001042:	45a6      	cmp	lr, r4
 8001044:	f240 8102 	bls.w	800124c <__udivmoddi4+0x28c>
 8001048:	3802      	subs	r0, #2
 800104a:	443c      	add	r4, r7
 800104c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8001050:	eba4 040e 	sub.w	r4, r4, lr
 8001054:	2600      	movs	r6, #0
 8001056:	b11d      	cbz	r5, 8001060 <__udivmoddi4+0xa0>
 8001058:	40d4      	lsrs	r4, r2
 800105a:	2300      	movs	r3, #0
 800105c:	e9c5 4300 	strd	r4, r3, [r5]
 8001060:	4631      	mov	r1, r6
 8001062:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001066:	b902      	cbnz	r2, 800106a <__udivmoddi4+0xaa>
 8001068:	deff      	udf	#255	; 0xff
 800106a:	fab2 f282 	clz	r2, r2
 800106e:	2a00      	cmp	r2, #0
 8001070:	d150      	bne.n	8001114 <__udivmoddi4+0x154>
 8001072:	1bcb      	subs	r3, r1, r7
 8001074:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001078:	fa1f f887 	uxth.w	r8, r7
 800107c:	2601      	movs	r6, #1
 800107e:	fbb3 fcfe 	udiv	ip, r3, lr
 8001082:	0c21      	lsrs	r1, r4, #16
 8001084:	fb0e 331c 	mls	r3, lr, ip, r3
 8001088:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800108c:	fb08 f30c 	mul.w	r3, r8, ip
 8001090:	428b      	cmp	r3, r1
 8001092:	d907      	bls.n	80010a4 <__udivmoddi4+0xe4>
 8001094:	1879      	adds	r1, r7, r1
 8001096:	f10c 30ff 	add.w	r0, ip, #4294967295
 800109a:	d202      	bcs.n	80010a2 <__udivmoddi4+0xe2>
 800109c:	428b      	cmp	r3, r1
 800109e:	f200 80e9 	bhi.w	8001274 <__udivmoddi4+0x2b4>
 80010a2:	4684      	mov	ip, r0
 80010a4:	1ac9      	subs	r1, r1, r3
 80010a6:	b2a3      	uxth	r3, r4
 80010a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80010ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80010b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80010b4:	fb08 f800 	mul.w	r8, r8, r0
 80010b8:	45a0      	cmp	r8, r4
 80010ba:	d907      	bls.n	80010cc <__udivmoddi4+0x10c>
 80010bc:	193c      	adds	r4, r7, r4
 80010be:	f100 33ff 	add.w	r3, r0, #4294967295
 80010c2:	d202      	bcs.n	80010ca <__udivmoddi4+0x10a>
 80010c4:	45a0      	cmp	r8, r4
 80010c6:	f200 80d9 	bhi.w	800127c <__udivmoddi4+0x2bc>
 80010ca:	4618      	mov	r0, r3
 80010cc:	eba4 0408 	sub.w	r4, r4, r8
 80010d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80010d4:	e7bf      	b.n	8001056 <__udivmoddi4+0x96>
 80010d6:	428b      	cmp	r3, r1
 80010d8:	d909      	bls.n	80010ee <__udivmoddi4+0x12e>
 80010da:	2d00      	cmp	r5, #0
 80010dc:	f000 80b1 	beq.w	8001242 <__udivmoddi4+0x282>
 80010e0:	2600      	movs	r6, #0
 80010e2:	e9c5 0100 	strd	r0, r1, [r5]
 80010e6:	4630      	mov	r0, r6
 80010e8:	4631      	mov	r1, r6
 80010ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010ee:	fab3 f683 	clz	r6, r3
 80010f2:	2e00      	cmp	r6, #0
 80010f4:	d14a      	bne.n	800118c <__udivmoddi4+0x1cc>
 80010f6:	428b      	cmp	r3, r1
 80010f8:	d302      	bcc.n	8001100 <__udivmoddi4+0x140>
 80010fa:	4282      	cmp	r2, r0
 80010fc:	f200 80b8 	bhi.w	8001270 <__udivmoddi4+0x2b0>
 8001100:	1a84      	subs	r4, r0, r2
 8001102:	eb61 0103 	sbc.w	r1, r1, r3
 8001106:	2001      	movs	r0, #1
 8001108:	468c      	mov	ip, r1
 800110a:	2d00      	cmp	r5, #0
 800110c:	d0a8      	beq.n	8001060 <__udivmoddi4+0xa0>
 800110e:	e9c5 4c00 	strd	r4, ip, [r5]
 8001112:	e7a5      	b.n	8001060 <__udivmoddi4+0xa0>
 8001114:	f1c2 0320 	rsb	r3, r2, #32
 8001118:	fa20 f603 	lsr.w	r6, r0, r3
 800111c:	4097      	lsls	r7, r2
 800111e:	fa01 f002 	lsl.w	r0, r1, r2
 8001122:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001126:	40d9      	lsrs	r1, r3
 8001128:	4330      	orrs	r0, r6
 800112a:	0c03      	lsrs	r3, r0, #16
 800112c:	fbb1 f6fe 	udiv	r6, r1, lr
 8001130:	fa1f f887 	uxth.w	r8, r7
 8001134:	fb0e 1116 	mls	r1, lr, r6, r1
 8001138:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800113c:	fb06 f108 	mul.w	r1, r6, r8
 8001140:	4299      	cmp	r1, r3
 8001142:	fa04 f402 	lsl.w	r4, r4, r2
 8001146:	d909      	bls.n	800115c <__udivmoddi4+0x19c>
 8001148:	18fb      	adds	r3, r7, r3
 800114a:	f106 3cff 	add.w	ip, r6, #4294967295
 800114e:	f080 808d 	bcs.w	800126c <__udivmoddi4+0x2ac>
 8001152:	4299      	cmp	r1, r3
 8001154:	f240 808a 	bls.w	800126c <__udivmoddi4+0x2ac>
 8001158:	3e02      	subs	r6, #2
 800115a:	443b      	add	r3, r7
 800115c:	1a5b      	subs	r3, r3, r1
 800115e:	b281      	uxth	r1, r0
 8001160:	fbb3 f0fe 	udiv	r0, r3, lr
 8001164:	fb0e 3310 	mls	r3, lr, r0, r3
 8001168:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800116c:	fb00 f308 	mul.w	r3, r0, r8
 8001170:	428b      	cmp	r3, r1
 8001172:	d907      	bls.n	8001184 <__udivmoddi4+0x1c4>
 8001174:	1879      	adds	r1, r7, r1
 8001176:	f100 3cff 	add.w	ip, r0, #4294967295
 800117a:	d273      	bcs.n	8001264 <__udivmoddi4+0x2a4>
 800117c:	428b      	cmp	r3, r1
 800117e:	d971      	bls.n	8001264 <__udivmoddi4+0x2a4>
 8001180:	3802      	subs	r0, #2
 8001182:	4439      	add	r1, r7
 8001184:	1acb      	subs	r3, r1, r3
 8001186:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800118a:	e778      	b.n	800107e <__udivmoddi4+0xbe>
 800118c:	f1c6 0c20 	rsb	ip, r6, #32
 8001190:	fa03 f406 	lsl.w	r4, r3, r6
 8001194:	fa22 f30c 	lsr.w	r3, r2, ip
 8001198:	431c      	orrs	r4, r3
 800119a:	fa20 f70c 	lsr.w	r7, r0, ip
 800119e:	fa01 f306 	lsl.w	r3, r1, r6
 80011a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80011a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80011aa:	431f      	orrs	r7, r3
 80011ac:	0c3b      	lsrs	r3, r7, #16
 80011ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80011b2:	fa1f f884 	uxth.w	r8, r4
 80011b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80011ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80011be:	fb09 fa08 	mul.w	sl, r9, r8
 80011c2:	458a      	cmp	sl, r1
 80011c4:	fa02 f206 	lsl.w	r2, r2, r6
 80011c8:	fa00 f306 	lsl.w	r3, r0, r6
 80011cc:	d908      	bls.n	80011e0 <__udivmoddi4+0x220>
 80011ce:	1861      	adds	r1, r4, r1
 80011d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80011d4:	d248      	bcs.n	8001268 <__udivmoddi4+0x2a8>
 80011d6:	458a      	cmp	sl, r1
 80011d8:	d946      	bls.n	8001268 <__udivmoddi4+0x2a8>
 80011da:	f1a9 0902 	sub.w	r9, r9, #2
 80011de:	4421      	add	r1, r4
 80011e0:	eba1 010a 	sub.w	r1, r1, sl
 80011e4:	b2bf      	uxth	r7, r7
 80011e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80011ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80011ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80011f2:	fb00 f808 	mul.w	r8, r0, r8
 80011f6:	45b8      	cmp	r8, r7
 80011f8:	d907      	bls.n	800120a <__udivmoddi4+0x24a>
 80011fa:	19e7      	adds	r7, r4, r7
 80011fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8001200:	d22e      	bcs.n	8001260 <__udivmoddi4+0x2a0>
 8001202:	45b8      	cmp	r8, r7
 8001204:	d92c      	bls.n	8001260 <__udivmoddi4+0x2a0>
 8001206:	3802      	subs	r0, #2
 8001208:	4427      	add	r7, r4
 800120a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800120e:	eba7 0708 	sub.w	r7, r7, r8
 8001212:	fba0 8902 	umull	r8, r9, r0, r2
 8001216:	454f      	cmp	r7, r9
 8001218:	46c6      	mov	lr, r8
 800121a:	4649      	mov	r1, r9
 800121c:	d31a      	bcc.n	8001254 <__udivmoddi4+0x294>
 800121e:	d017      	beq.n	8001250 <__udivmoddi4+0x290>
 8001220:	b15d      	cbz	r5, 800123a <__udivmoddi4+0x27a>
 8001222:	ebb3 020e 	subs.w	r2, r3, lr
 8001226:	eb67 0701 	sbc.w	r7, r7, r1
 800122a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800122e:	40f2      	lsrs	r2, r6
 8001230:	ea4c 0202 	orr.w	r2, ip, r2
 8001234:	40f7      	lsrs	r7, r6
 8001236:	e9c5 2700 	strd	r2, r7, [r5]
 800123a:	2600      	movs	r6, #0
 800123c:	4631      	mov	r1, r6
 800123e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001242:	462e      	mov	r6, r5
 8001244:	4628      	mov	r0, r5
 8001246:	e70b      	b.n	8001060 <__udivmoddi4+0xa0>
 8001248:	4606      	mov	r6, r0
 800124a:	e6e9      	b.n	8001020 <__udivmoddi4+0x60>
 800124c:	4618      	mov	r0, r3
 800124e:	e6fd      	b.n	800104c <__udivmoddi4+0x8c>
 8001250:	4543      	cmp	r3, r8
 8001252:	d2e5      	bcs.n	8001220 <__udivmoddi4+0x260>
 8001254:	ebb8 0e02 	subs.w	lr, r8, r2
 8001258:	eb69 0104 	sbc.w	r1, r9, r4
 800125c:	3801      	subs	r0, #1
 800125e:	e7df      	b.n	8001220 <__udivmoddi4+0x260>
 8001260:	4608      	mov	r0, r1
 8001262:	e7d2      	b.n	800120a <__udivmoddi4+0x24a>
 8001264:	4660      	mov	r0, ip
 8001266:	e78d      	b.n	8001184 <__udivmoddi4+0x1c4>
 8001268:	4681      	mov	r9, r0
 800126a:	e7b9      	b.n	80011e0 <__udivmoddi4+0x220>
 800126c:	4666      	mov	r6, ip
 800126e:	e775      	b.n	800115c <__udivmoddi4+0x19c>
 8001270:	4630      	mov	r0, r6
 8001272:	e74a      	b.n	800110a <__udivmoddi4+0x14a>
 8001274:	f1ac 0c02 	sub.w	ip, ip, #2
 8001278:	4439      	add	r1, r7
 800127a:	e713      	b.n	80010a4 <__udivmoddi4+0xe4>
 800127c:	3802      	subs	r0, #2
 800127e:	443c      	add	r4, r7
 8001280:	e724      	b.n	80010cc <__udivmoddi4+0x10c>
 8001282:	bf00      	nop

08001284 <__aeabi_idiv0>:
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop

08001288 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800128c:	f002 f87e 	bl	800338c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001290:	f000 f908 	bl	80014a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001294:	f000 fabe 	bl	8001814 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001298:	f000 f976 	bl	8001588 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 800129c:	f000 fa90 	bl	80017c0 <MX_USART2_UART_Init>
  MX_TIM10_Init();
 80012a0:	f000 fa6a 	bl	8001778 <MX_TIM10_Init>
  MX_TIM3_Init();
 80012a4:	f000 fa1a 	bl	80016dc <MX_TIM3_Init>
  MX_TIM1_Init();
 80012a8:	f000 f9c0 	bl	800162c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3);  //start step timer
 80012ac:	4866      	ldr	r0, [pc, #408]	; (8001448 <main+0x1c0>)
 80012ae:	f003 fd95 	bl	8004ddc <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim10);  //start interrupt timer
 80012b2:	4866      	ldr	r0, [pc, #408]	; (800144c <main+0x1c4>)
 80012b4:	f003 fdfa 	bl	8004eac <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_1|TIM_CHANNEL_2);  //start encoder timer
 80012b8:	2104      	movs	r1, #4
 80012ba:	4865      	ldr	r0, [pc, #404]	; (8001450 <main+0x1c8>)
 80012bc:	f003 ff0c 	bl	80050d8 <HAL_TIM_Encoder_Start>

    a = __HAL_TIM_GET_COUNTER(&htim3);
 80012c0:	4b61      	ldr	r3, [pc, #388]	; (8001448 <main+0x1c0>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012c6:	ee07 3a90 	vmov	s15, r3
 80012ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012ce:	4b61      	ldr	r3, [pc, #388]	; (8001454 <main+0x1cc>)
 80012d0:	edc3 7a00 	vstr	s15, [r3]

    //initialize filter values (assign the raw value to the first filtered value as a first "guess"):
        	  ADC_Select_CH0();
 80012d4:	f001 fd98 	bl	8002e08 <ADC_Select_CH0>
              HAL_ADC_Start(&hadc1);
 80012d8:	485f      	ldr	r0, [pc, #380]	; (8001458 <main+0x1d0>)
 80012da:	f002 f90d 	bl	80034f8 <HAL_ADC_Start>
              HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80012de:	f04f 31ff 	mov.w	r1, #4294967295
 80012e2:	485d      	ldr	r0, [pc, #372]	; (8001458 <main+0x1d0>)
 80012e4:	f002 fa0d 	bl	8003702 <HAL_ADC_PollForConversion>
              raw = HAL_ADC_GetValue(&hadc1);
 80012e8:	485b      	ldr	r0, [pc, #364]	; (8001458 <main+0x1d0>)
 80012ea:	f002 fa95 	bl	8003818 <HAL_ADC_GetValue>
 80012ee:	4603      	mov	r3, r0
 80012f0:	b29a      	uxth	r2, r3
 80012f2:	4b5a      	ldr	r3, [pc, #360]	; (800145c <main+0x1d4>)
 80012f4:	801a      	strh	r2, [r3, #0]
              HAL_ADC_Stop(&hadc1);
 80012f6:	4858      	ldr	r0, [pc, #352]	; (8001458 <main+0x1d0>)
 80012f8:	f002 f9d0 	bl	800369c <HAL_ADC_Stop>
              in1 = (float)raw;
 80012fc:	4b57      	ldr	r3, [pc, #348]	; (800145c <main+0x1d4>)
 80012fe:	881b      	ldrh	r3, [r3, #0]
 8001300:	ee07 3a90 	vmov	s15, r3
 8001304:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001308:	4b55      	ldr	r3, [pc, #340]	; (8001460 <main+0x1d8>)
 800130a:	edc3 7a00 	vstr	s15, [r3]
              p0 = 0; //(in1-1573.0)/1010.6;
 800130e:	4b55      	ldr	r3, [pc, #340]	; (8001464 <main+0x1dc>)
 8001310:	f04f 0200 	mov.w	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
              y = p0;
 8001316:	4b53      	ldr	r3, [pc, #332]	; (8001464 <main+0x1dc>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a53      	ldr	r2, [pc, #332]	; (8001468 <main+0x1e0>)
 800131c:	6013      	str	r3, [r2, #0]

              ADC_Select_CH1();
 800131e:	f001 fd93 	bl	8002e48 <ADC_Select_CH1>
              HAL_ADC_Start(&hadc1);
 8001322:	484d      	ldr	r0, [pc, #308]	; (8001458 <main+0x1d0>)
 8001324:	f002 f8e8 	bl	80034f8 <HAL_ADC_Start>
              HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001328:	f04f 31ff 	mov.w	r1, #4294967295
 800132c:	484a      	ldr	r0, [pc, #296]	; (8001458 <main+0x1d0>)
 800132e:	f002 f9e8 	bl	8003702 <HAL_ADC_PollForConversion>
              raw = HAL_ADC_GetValue(&hadc1);
 8001332:	4849      	ldr	r0, [pc, #292]	; (8001458 <main+0x1d0>)
 8001334:	f002 fa70 	bl	8003818 <HAL_ADC_GetValue>
 8001338:	4603      	mov	r3, r0
 800133a:	b29a      	uxth	r2, r3
 800133c:	4b47      	ldr	r3, [pc, #284]	; (800145c <main+0x1d4>)
 800133e:	801a      	strh	r2, [r3, #0]
              HAL_ADC_Stop(&hadc1);
 8001340:	4845      	ldr	r0, [pc, #276]	; (8001458 <main+0x1d0>)
 8001342:	f002 f9ab 	bl	800369c <HAL_ADC_Stop>
              in2 = (float)raw;
 8001346:	4b45      	ldr	r3, [pc, #276]	; (800145c <main+0x1d4>)
 8001348:	881b      	ldrh	r3, [r3, #0]
 800134a:	ee07 3a90 	vmov	s15, r3
 800134e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001352:	4b46      	ldr	r3, [pc, #280]	; (800146c <main+0x1e4>)
 8001354:	edc3 7a00 	vstr	s15, [r3]
              unf = in2; fm2 = in2; fm1 = in2; unfm1= in2; unfm2= in2;
 8001358:	4b44      	ldr	r3, [pc, #272]	; (800146c <main+0x1e4>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a44      	ldr	r2, [pc, #272]	; (8001470 <main+0x1e8>)
 800135e:	6013      	str	r3, [r2, #0]
 8001360:	4b42      	ldr	r3, [pc, #264]	; (800146c <main+0x1e4>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a43      	ldr	r2, [pc, #268]	; (8001474 <main+0x1ec>)
 8001366:	6013      	str	r3, [r2, #0]
 8001368:	4b40      	ldr	r3, [pc, #256]	; (800146c <main+0x1e4>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a42      	ldr	r2, [pc, #264]	; (8001478 <main+0x1f0>)
 800136e:	6013      	str	r3, [r2, #0]
 8001370:	4b3e      	ldr	r3, [pc, #248]	; (800146c <main+0x1e4>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a41      	ldr	r2, [pc, #260]	; (800147c <main+0x1f4>)
 8001376:	6013      	str	r3, [r2, #0]
 8001378:	4b3c      	ldr	r3, [pc, #240]	; (800146c <main+0x1e4>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a40      	ldr	r2, [pc, #256]	; (8001480 <main+0x1f8>)
 800137e:	6013      	str	r3, [r2, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  runSpeed(dt);
 8001380:	4b40      	ldr	r3, [pc, #256]	; (8001484 <main+0x1fc>)
 8001382:	edd3 7a00 	vldr	s15, [r3]
 8001386:	eeb0 0a67 	vmov.f32	s0, s15
 800138a:	f001 fc83 	bl	8002c94 <runSpeed>

	  //send out selected variables via usart
	  if(send){
 800138e:	4b3e      	ldr	r3, [pc, #248]	; (8001488 <main+0x200>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d0f4      	beq.n	8001380 <main+0xf8>
		  if(flag%r==0){
 8001396:	4b3d      	ldr	r3, [pc, #244]	; (800148c <main+0x204>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 0303 	and.w	r3, r3, #3
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d124      	bne.n	80013ec <main+0x164>
			  //sprintf(out22, "%3f\t",((float)in1/4096.0*3.3-2.5)*4.0*5.65/5.0);
			  //sprintf(out22, "%3f\t",(float)in1/4096.0*3.3);
			  //sprintf(out22, "%4f\t",cr);
			  sprintf(out22, "%3f\t",((float)in2-2224.0)*-0.008);
 80013a2:	4b32      	ldr	r3, [pc, #200]	; (800146c <main+0x1e4>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff f8ee 	bl	8000588 <__aeabi_f2d>
 80013ac:	a322      	add	r3, pc, #136	; (adr r3, 8001438 <main+0x1b0>)
 80013ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013b2:	f7fe ff89 	bl	80002c8 <__aeabi_dsub>
 80013b6:	4602      	mov	r2, r0
 80013b8:	460b      	mov	r3, r1
 80013ba:	4610      	mov	r0, r2
 80013bc:	4619      	mov	r1, r3
 80013be:	a320      	add	r3, pc, #128	; (adr r3, 8001440 <main+0x1b8>)
 80013c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013c4:	f7ff f938 	bl	8000638 <__aeabi_dmul>
 80013c8:	4602      	mov	r2, r0
 80013ca:	460b      	mov	r3, r1
 80013cc:	4930      	ldr	r1, [pc, #192]	; (8001490 <main+0x208>)
 80013ce:	4831      	ldr	r0, [pc, #196]	; (8001494 <main+0x20c>)
 80013d0:	f005 fcc0 	bl	8006d54 <siprintf>
			  HAL_UART_Transmit(&huart2, out22, strlen((char*)out22), HAL_MAX_DELAY);
 80013d4:	482f      	ldr	r0, [pc, #188]	; (8001494 <main+0x20c>)
 80013d6:	f7fe ff1b 	bl	8000210 <strlen>
 80013da:	4603      	mov	r3, r0
 80013dc:	b29a      	uxth	r2, r3
 80013de:	f04f 33ff 	mov.w	r3, #4294967295
 80013e2:	492c      	ldr	r1, [pc, #176]	; (8001494 <main+0x20c>)
 80013e4:	482c      	ldr	r0, [pc, #176]	; (8001498 <main+0x210>)
 80013e6:	f004 fb3a 	bl	8005a5e <HAL_UART_Transmit>
 80013ea:	e020      	b.n	800142e <main+0x1a6>
		  }
		  else if(flag%r==r/2){
 80013ec:	4b27      	ldr	r3, [pc, #156]	; (800148c <main+0x204>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	425a      	negs	r2, r3
 80013f2:	f003 0303 	and.w	r3, r3, #3
 80013f6:	f002 0203 	and.w	r2, r2, #3
 80013fa:	bf58      	it	pl
 80013fc:	4253      	negpl	r3, r2
 80013fe:	2b02      	cmp	r3, #2
 8001400:	d115      	bne.n	800142e <main+0x1a6>
			  //sprintf(out22, "%3f\r\n",(float)in1/4096.0*3.3);
			  //sprintf(out22, "%3f\r\n",((float)in2-2224.0)*-0.008);
			  //sprintf(out22, "%3f\r\n",penc*10.0);
			  //sprintf(out22, "%4f\r\n",yo-y);
			  sprintf(out22, "%3f\r\n",vy);
 8001402:	4b26      	ldr	r3, [pc, #152]	; (800149c <main+0x214>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4618      	mov	r0, r3
 8001408:	f7ff f8be 	bl	8000588 <__aeabi_f2d>
 800140c:	4602      	mov	r2, r0
 800140e:	460b      	mov	r3, r1
 8001410:	4923      	ldr	r1, [pc, #140]	; (80014a0 <main+0x218>)
 8001412:	4820      	ldr	r0, [pc, #128]	; (8001494 <main+0x20c>)
 8001414:	f005 fc9e 	bl	8006d54 <siprintf>
			  //sprintf(out22, "%4f\r\n",cr);
			  HAL_UART_Transmit(&huart2, out22, strlen((char*)out22), HAL_MAX_DELAY);
 8001418:	481e      	ldr	r0, [pc, #120]	; (8001494 <main+0x20c>)
 800141a:	f7fe fef9 	bl	8000210 <strlen>
 800141e:	4603      	mov	r3, r0
 8001420:	b29a      	uxth	r2, r3
 8001422:	f04f 33ff 	mov.w	r3, #4294967295
 8001426:	491b      	ldr	r1, [pc, #108]	; (8001494 <main+0x20c>)
 8001428:	481b      	ldr	r0, [pc, #108]	; (8001498 <main+0x210>)
 800142a:	f004 fb18 	bl	8005a5e <HAL_UART_Transmit>
		  }
		  send=0;
 800142e:	4b16      	ldr	r3, [pc, #88]	; (8001488 <main+0x200>)
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
	  runSpeed(dt);
 8001434:	e7a4      	b.n	8001380 <main+0xf8>
 8001436:	bf00      	nop
 8001438:	00000000 	.word	0x00000000
 800143c:	40a16000 	.word	0x40a16000
 8001440:	d2f1a9fc 	.word	0xd2f1a9fc
 8001444:	bf80624d 	.word	0xbf80624d
 8001448:	200002c0 	.word	0x200002c0
 800144c:	20000250 	.word	0x20000250
 8001450:	200003b0 	.word	0x200003b0
 8001454:	20000488 	.word	0x20000488
 8001458:	20000324 	.word	0x20000324
 800145c:	20000400 	.word	0x20000400
 8001460:	200002a0 	.word	0x200002a0
 8001464:	20000238 	.word	0x20000238
 8001468:	200003fc 	.word	0x200003fc
 800146c:	20000374 	.word	0x20000374
 8001470:	20000308 	.word	0x20000308
 8001474:	2000043c 	.word	0x2000043c
 8001478:	200002b0 	.word	0x200002b0
 800147c:	20000434 	.word	0x20000434
 8001480:	20000498 	.word	0x20000498
 8001484:	20000000 	.word	0x20000000
 8001488:	200002b8 	.word	0x200002b8
 800148c:	200002a4 	.word	0x200002a4
 8001490:	0800a8b8 	.word	0x0800a8b8
 8001494:	20000420 	.word	0x20000420
 8001498:	20000444 	.word	0x20000444
 800149c:	2000039c 	.word	0x2000039c
 80014a0:	0800a8c0 	.word	0x0800a8c0

080014a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b094      	sub	sp, #80	; 0x50
 80014a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014aa:	f107 031c 	add.w	r3, r7, #28
 80014ae:	2234      	movs	r2, #52	; 0x34
 80014b0:	2100      	movs	r1, #0
 80014b2:	4618      	mov	r0, r3
 80014b4:	f004 fdc6 	bl	8006044 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014b8:	f107 0308 	add.w	r3, r7, #8
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
 80014c2:	609a      	str	r2, [r3, #8]
 80014c4:	60da      	str	r2, [r3, #12]
 80014c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014c8:	2300      	movs	r3, #0
 80014ca:	607b      	str	r3, [r7, #4]
 80014cc:	4b2c      	ldr	r3, [pc, #176]	; (8001580 <SystemClock_Config+0xdc>)
 80014ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d0:	4a2b      	ldr	r2, [pc, #172]	; (8001580 <SystemClock_Config+0xdc>)
 80014d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014d6:	6413      	str	r3, [r2, #64]	; 0x40
 80014d8:	4b29      	ldr	r3, [pc, #164]	; (8001580 <SystemClock_Config+0xdc>)
 80014da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014e0:	607b      	str	r3, [r7, #4]
 80014e2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014e4:	2300      	movs	r3, #0
 80014e6:	603b      	str	r3, [r7, #0]
 80014e8:	4b26      	ldr	r3, [pc, #152]	; (8001584 <SystemClock_Config+0xe0>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a25      	ldr	r2, [pc, #148]	; (8001584 <SystemClock_Config+0xe0>)
 80014ee:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80014f2:	6013      	str	r3, [r2, #0]
 80014f4:	4b23      	ldr	r3, [pc, #140]	; (8001584 <SystemClock_Config+0xe0>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014fc:	603b      	str	r3, [r7, #0]
 80014fe:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001500:	2302      	movs	r3, #2
 8001502:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001504:	2301      	movs	r3, #1
 8001506:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001508:	2310      	movs	r3, #16
 800150a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800150c:	2302      	movs	r3, #2
 800150e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001510:	2300      	movs	r3, #0
 8001512:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001514:	2308      	movs	r3, #8
 8001516:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001518:	23b4      	movs	r3, #180	; 0xb4
 800151a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800151c:	2302      	movs	r3, #2
 800151e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001520:	2302      	movs	r3, #2
 8001522:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001524:	2302      	movs	r3, #2
 8001526:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001528:	f107 031c 	add.w	r3, r7, #28
 800152c:	4618      	mov	r0, r3
 800152e:	f003 f967 	bl	8004800 <HAL_RCC_OscConfig>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001538:	f001 fca6 	bl	8002e88 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800153c:	f002 fe9a 	bl	8004274 <HAL_PWREx_EnableOverDrive>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001546:	f001 fc9f 	bl	8002e88 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800154a:	230f      	movs	r3, #15
 800154c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLRCLK;
 800154e:	2303      	movs	r3, #3
 8001550:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001552:	2300      	movs	r3, #0
 8001554:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001556:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800155a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800155c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001560:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001562:	f107 0308 	add.w	r3, r7, #8
 8001566:	2105      	movs	r1, #5
 8001568:	4618      	mov	r0, r3
 800156a:	f002 fed3 	bl	8004314 <HAL_RCC_ClockConfig>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001574:	f001 fc88 	bl	8002e88 <Error_Handler>
  }
}
 8001578:	bf00      	nop
 800157a:	3750      	adds	r7, #80	; 0x50
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	40023800 	.word	0x40023800
 8001584:	40007000 	.word	0x40007000

08001588 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b084      	sub	sp, #16
 800158c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800158e:	463b      	mov	r3, r7
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	605a      	str	r2, [r3, #4]
 8001596:	609a      	str	r2, [r3, #8]
 8001598:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800159a:	4b21      	ldr	r3, [pc, #132]	; (8001620 <MX_ADC1_Init+0x98>)
 800159c:	4a21      	ldr	r2, [pc, #132]	; (8001624 <MX_ADC1_Init+0x9c>)
 800159e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80015a0:	4b1f      	ldr	r3, [pc, #124]	; (8001620 <MX_ADC1_Init+0x98>)
 80015a2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80015a6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015a8:	4b1d      	ldr	r3, [pc, #116]	; (8001620 <MX_ADC1_Init+0x98>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80015ae:	4b1c      	ldr	r3, [pc, #112]	; (8001620 <MX_ADC1_Init+0x98>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015b4:	4b1a      	ldr	r3, [pc, #104]	; (8001620 <MX_ADC1_Init+0x98>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015ba:	4b19      	ldr	r3, [pc, #100]	; (8001620 <MX_ADC1_Init+0x98>)
 80015bc:	2200      	movs	r2, #0
 80015be:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015c2:	4b17      	ldr	r3, [pc, #92]	; (8001620 <MX_ADC1_Init+0x98>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015c8:	4b15      	ldr	r3, [pc, #84]	; (8001620 <MX_ADC1_Init+0x98>)
 80015ca:	4a17      	ldr	r2, [pc, #92]	; (8001628 <MX_ADC1_Init+0xa0>)
 80015cc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015ce:	4b14      	ldr	r3, [pc, #80]	; (8001620 <MX_ADC1_Init+0x98>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80015d4:	4b12      	ldr	r3, [pc, #72]	; (8001620 <MX_ADC1_Init+0x98>)
 80015d6:	2201      	movs	r2, #1
 80015d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80015da:	4b11      	ldr	r3, [pc, #68]	; (8001620 <MX_ADC1_Init+0x98>)
 80015dc:	2200      	movs	r2, #0
 80015de:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015e2:	4b0f      	ldr	r3, [pc, #60]	; (8001620 <MX_ADC1_Init+0x98>)
 80015e4:	2201      	movs	r2, #1
 80015e6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015e8:	480d      	ldr	r0, [pc, #52]	; (8001620 <MX_ADC1_Init+0x98>)
 80015ea:	f001 ff41 	bl	8003470 <HAL_ADC_Init>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80015f4:	f001 fc48 	bl	8002e88 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80015f8:	2300      	movs	r3, #0
 80015fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80015fc:	2301      	movs	r3, #1
 80015fe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001600:	2300      	movs	r3, #0
 8001602:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001604:	463b      	mov	r3, r7
 8001606:	4619      	mov	r1, r3
 8001608:	4805      	ldr	r0, [pc, #20]	; (8001620 <MX_ADC1_Init+0x98>)
 800160a:	f002 f913 	bl	8003834 <HAL_ADC_ConfigChannel>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001614:	f001 fc38 	bl	8002e88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001618:	bf00      	nop
 800161a:	3710      	adds	r7, #16
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	20000324 	.word	0x20000324
 8001624:	40012000 	.word	0x40012000
 8001628:	0f000001 	.word	0x0f000001

0800162c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b08c      	sub	sp, #48	; 0x30
 8001630:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001632:	f107 030c 	add.w	r3, r7, #12
 8001636:	2224      	movs	r2, #36	; 0x24
 8001638:	2100      	movs	r1, #0
 800163a:	4618      	mov	r0, r3
 800163c:	f004 fd02 	bl	8006044 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001640:	1d3b      	adds	r3, r7, #4
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001648:	4b22      	ldr	r3, [pc, #136]	; (80016d4 <MX_TIM1_Init+0xa8>)
 800164a:	4a23      	ldr	r2, [pc, #140]	; (80016d8 <MX_TIM1_Init+0xac>)
 800164c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800164e:	4b21      	ldr	r3, [pc, #132]	; (80016d4 <MX_TIM1_Init+0xa8>)
 8001650:	2200      	movs	r2, #0
 8001652:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001654:	4b1f      	ldr	r3, [pc, #124]	; (80016d4 <MX_TIM1_Init+0xa8>)
 8001656:	2200      	movs	r2, #0
 8001658:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800165a:	4b1e      	ldr	r3, [pc, #120]	; (80016d4 <MX_TIM1_Init+0xa8>)
 800165c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001660:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001662:	4b1c      	ldr	r3, [pc, #112]	; (80016d4 <MX_TIM1_Init+0xa8>)
 8001664:	2200      	movs	r2, #0
 8001666:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001668:	4b1a      	ldr	r3, [pc, #104]	; (80016d4 <MX_TIM1_Init+0xa8>)
 800166a:	2200      	movs	r2, #0
 800166c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800166e:	4b19      	ldr	r3, [pc, #100]	; (80016d4 <MX_TIM1_Init+0xa8>)
 8001670:	2200      	movs	r2, #0
 8001672:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001674:	2303      	movs	r3, #3
 8001676:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001678:	2300      	movs	r3, #0
 800167a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800167c:	2301      	movs	r3, #1
 800167e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001680:	2300      	movs	r3, #0
 8001682:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001684:	230a      	movs	r3, #10
 8001686:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001688:	2300      	movs	r3, #0
 800168a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800168c:	2301      	movs	r3, #1
 800168e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001690:	2300      	movs	r3, #0
 8001692:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001694:	230a      	movs	r3, #10
 8001696:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001698:	f107 030c 	add.w	r3, r7, #12
 800169c:	4619      	mov	r1, r3
 800169e:	480d      	ldr	r0, [pc, #52]	; (80016d4 <MX_TIM1_Init+0xa8>)
 80016a0:	f003 fc74 	bl	8004f8c <HAL_TIM_Encoder_Init>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80016aa:	f001 fbed 	bl	8002e88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ae:	2300      	movs	r3, #0
 80016b0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016b2:	2300      	movs	r3, #0
 80016b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016b6:	1d3b      	adds	r3, r7, #4
 80016b8:	4619      	mov	r1, r3
 80016ba:	4806      	ldr	r0, [pc, #24]	; (80016d4 <MX_TIM1_Init+0xa8>)
 80016bc:	f004 f8f2 	bl	80058a4 <HAL_TIMEx_MasterConfigSynchronization>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80016c6:	f001 fbdf 	bl	8002e88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80016ca:	bf00      	nop
 80016cc:	3730      	adds	r7, #48	; 0x30
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	200003b0 	.word	0x200003b0
 80016d8:	40010000 	.word	0x40010000

080016dc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b086      	sub	sp, #24
 80016e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016e2:	f107 0308 	add.w	r3, r7, #8
 80016e6:	2200      	movs	r2, #0
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	605a      	str	r2, [r3, #4]
 80016ec:	609a      	str	r2, [r3, #8]
 80016ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f0:	463b      	mov	r3, r7
 80016f2:	2200      	movs	r2, #0
 80016f4:	601a      	str	r2, [r3, #0]
 80016f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80016f8:	4b1d      	ldr	r3, [pc, #116]	; (8001770 <MX_TIM3_Init+0x94>)
 80016fa:	4a1e      	ldr	r2, [pc, #120]	; (8001774 <MX_TIM3_Init+0x98>)
 80016fc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = presc-1;
 80016fe:	4b1c      	ldr	r3, [pc, #112]	; (8001770 <MX_TIM3_Init+0x94>)
 8001700:	2200      	movs	r2, #0
 8001702:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001704:	4b1a      	ldr	r3, [pc, #104]	; (8001770 <MX_TIM3_Init+0x94>)
 8001706:	2200      	movs	r2, #0
 8001708:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800170a:	4b19      	ldr	r3, [pc, #100]	; (8001770 <MX_TIM3_Init+0x94>)
 800170c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001710:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001712:	4b17      	ldr	r3, [pc, #92]	; (8001770 <MX_TIM3_Init+0x94>)
 8001714:	2200      	movs	r2, #0
 8001716:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001718:	4b15      	ldr	r3, [pc, #84]	; (8001770 <MX_TIM3_Init+0x94>)
 800171a:	2200      	movs	r2, #0
 800171c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800171e:	4814      	ldr	r0, [pc, #80]	; (8001770 <MX_TIM3_Init+0x94>)
 8001720:	f003 fb0c 	bl	8004d3c <HAL_TIM_Base_Init>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800172a:	f001 fbad 	bl	8002e88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800172e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001732:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001734:	f107 0308 	add.w	r3, r7, #8
 8001738:	4619      	mov	r1, r3
 800173a:	480d      	ldr	r0, [pc, #52]	; (8001770 <MX_TIM3_Init+0x94>)
 800173c:	f003 fe62 	bl	8005404 <HAL_TIM_ConfigClockSource>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001746:	f001 fb9f 	bl	8002e88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800174a:	2300      	movs	r3, #0
 800174c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800174e:	2300      	movs	r3, #0
 8001750:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001752:	463b      	mov	r3, r7
 8001754:	4619      	mov	r1, r3
 8001756:	4806      	ldr	r0, [pc, #24]	; (8001770 <MX_TIM3_Init+0x94>)
 8001758:	f004 f8a4 	bl	80058a4 <HAL_TIMEx_MasterConfigSynchronization>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001762:	f001 fb91 	bl	8002e88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001766:	bf00      	nop
 8001768:	3718      	adds	r7, #24
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	200002c0 	.word	0x200002c0
 8001774:	40000400 	.word	0x40000400

08001778 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800177c:	4b0e      	ldr	r3, [pc, #56]	; (80017b8 <MX_TIM10_Init+0x40>)
 800177e:	4a0f      	ldr	r2, [pc, #60]	; (80017bc <MX_TIM10_Init+0x44>)
 8001780:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler =  9000-1;
 8001782:	4b0d      	ldr	r3, [pc, #52]	; (80017b8 <MX_TIM10_Init+0x40>)
 8001784:	f242 3227 	movw	r2, #8999	; 0x2327
 8001788:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800178a:	4b0b      	ldr	r3, [pc, #44]	; (80017b8 <MX_TIM10_Init+0x40>)
 800178c:	2200      	movs	r2, #0
 800178e:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 20000.0/fc-1;
 8001790:	4b09      	ldr	r3, [pc, #36]	; (80017b8 <MX_TIM10_Init+0x40>)
 8001792:	2213      	movs	r2, #19
 8001794:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001796:	4b08      	ldr	r3, [pc, #32]	; (80017b8 <MX_TIM10_Init+0x40>)
 8001798:	2200      	movs	r2, #0
 800179a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800179c:	4b06      	ldr	r3, [pc, #24]	; (80017b8 <MX_TIM10_Init+0x40>)
 800179e:	2200      	movs	r2, #0
 80017a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80017a2:	4805      	ldr	r0, [pc, #20]	; (80017b8 <MX_TIM10_Init+0x40>)
 80017a4:	f003 faca 	bl	8004d3c <HAL_TIM_Base_Init>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 80017ae:	f001 fb6b 	bl	8002e88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80017b2:	bf00      	nop
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	20000250 	.word	0x20000250
 80017bc:	40014400 	.word	0x40014400

080017c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017c4:	4b10      	ldr	r3, [pc, #64]	; (8001808 <MX_USART2_UART_Init+0x48>)
 80017c6:	4a11      	ldr	r2, [pc, #68]	; (800180c <MX_USART2_UART_Init+0x4c>)
 80017c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 80017ca:	4b0f      	ldr	r3, [pc, #60]	; (8001808 <MX_USART2_UART_Init+0x48>)
 80017cc:	4a10      	ldr	r2, [pc, #64]	; (8001810 <MX_USART2_UART_Init+0x50>)
 80017ce:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017d0:	4b0d      	ldr	r3, [pc, #52]	; (8001808 <MX_USART2_UART_Init+0x48>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017d6:	4b0c      	ldr	r3, [pc, #48]	; (8001808 <MX_USART2_UART_Init+0x48>)
 80017d8:	2200      	movs	r2, #0
 80017da:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017dc:	4b0a      	ldr	r3, [pc, #40]	; (8001808 <MX_USART2_UART_Init+0x48>)
 80017de:	2200      	movs	r2, #0
 80017e0:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017e2:	4b09      	ldr	r3, [pc, #36]	; (8001808 <MX_USART2_UART_Init+0x48>)
 80017e4:	220c      	movs	r2, #12
 80017e6:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017e8:	4b07      	ldr	r3, [pc, #28]	; (8001808 <MX_USART2_UART_Init+0x48>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017ee:	4b06      	ldr	r3, [pc, #24]	; (8001808 <MX_USART2_UART_Init+0x48>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017f4:	4804      	ldr	r0, [pc, #16]	; (8001808 <MX_USART2_UART_Init+0x48>)
 80017f6:	f004 f8e5 	bl	80059c4 <HAL_UART_Init>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d001      	beq.n	8001804 <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 8001800:	f001 fb42 	bl	8002e88 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001804:	bf00      	nop
 8001806:	bd80      	pop	{r7, pc}
 8001808:	20000444 	.word	0x20000444
 800180c:	40004400 	.word	0x40004400
 8001810:	000f4240 	.word	0x000f4240

08001814 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b088      	sub	sp, #32
 8001818:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800181a:	f107 030c 	add.w	r3, r7, #12
 800181e:	2200      	movs	r2, #0
 8001820:	601a      	str	r2, [r3, #0]
 8001822:	605a      	str	r2, [r3, #4]
 8001824:	609a      	str	r2, [r3, #8]
 8001826:	60da      	str	r2, [r3, #12]
 8001828:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800182a:	2300      	movs	r3, #0
 800182c:	60bb      	str	r3, [r7, #8]
 800182e:	4b26      	ldr	r3, [pc, #152]	; (80018c8 <MX_GPIO_Init+0xb4>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001832:	4a25      	ldr	r2, [pc, #148]	; (80018c8 <MX_GPIO_Init+0xb4>)
 8001834:	f043 0304 	orr.w	r3, r3, #4
 8001838:	6313      	str	r3, [r2, #48]	; 0x30
 800183a:	4b23      	ldr	r3, [pc, #140]	; (80018c8 <MX_GPIO_Init+0xb4>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183e:	f003 0304 	and.w	r3, r3, #4
 8001842:	60bb      	str	r3, [r7, #8]
 8001844:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001846:	2300      	movs	r3, #0
 8001848:	607b      	str	r3, [r7, #4]
 800184a:	4b1f      	ldr	r3, [pc, #124]	; (80018c8 <MX_GPIO_Init+0xb4>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184e:	4a1e      	ldr	r2, [pc, #120]	; (80018c8 <MX_GPIO_Init+0xb4>)
 8001850:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001854:	6313      	str	r3, [r2, #48]	; 0x30
 8001856:	4b1c      	ldr	r3, [pc, #112]	; (80018c8 <MX_GPIO_Init+0xb4>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800185e:	607b      	str	r3, [r7, #4]
 8001860:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001862:	2300      	movs	r3, #0
 8001864:	603b      	str	r3, [r7, #0]
 8001866:	4b18      	ldr	r3, [pc, #96]	; (80018c8 <MX_GPIO_Init+0xb4>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186a:	4a17      	ldr	r2, [pc, #92]	; (80018c8 <MX_GPIO_Init+0xb4>)
 800186c:	f043 0301 	orr.w	r3, r3, #1
 8001870:	6313      	str	r3, [r2, #48]	; 0x30
 8001872:	4b15      	ldr	r3, [pc, #84]	; (80018c8 <MX_GPIO_Init+0xb4>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001876:	f003 0301 	and.w	r3, r3, #1
 800187a:	603b      	str	r3, [r7, #0]
 800187c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 800187e:	2200      	movs	r2, #0
 8001880:	21e0      	movs	r1, #224	; 0xe0
 8001882:	4812      	ldr	r0, [pc, #72]	; (80018cc <MX_GPIO_Init+0xb8>)
 8001884:	f002 fcc2 	bl	800420c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001888:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800188c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800188e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001892:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001894:	2300      	movs	r3, #0
 8001896:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001898:	f107 030c 	add.w	r3, r7, #12
 800189c:	4619      	mov	r1, r3
 800189e:	480c      	ldr	r0, [pc, #48]	; (80018d0 <MX_GPIO_Init+0xbc>)
 80018a0:	f002 fb08 	bl	8003eb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80018a4:	23e0      	movs	r3, #224	; 0xe0
 80018a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018a8:	2301      	movs	r3, #1
 80018aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ac:	2300      	movs	r3, #0
 80018ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b0:	2300      	movs	r3, #0
 80018b2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018b4:	f107 030c 	add.w	r3, r7, #12
 80018b8:	4619      	mov	r1, r3
 80018ba:	4804      	ldr	r0, [pc, #16]	; (80018cc <MX_GPIO_Init+0xb8>)
 80018bc:	f002 fafa 	bl	8003eb4 <HAL_GPIO_Init>

}
 80018c0:	bf00      	nop
 80018c2:	3720      	adds	r7, #32
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	40023800 	.word	0x40023800
 80018cc:	40020000 	.word	0x40020000
 80018d0:	40020800 	.word	0x40020800
 80018d4:	00000000 	.word	0x00000000

080018d8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)   //function called by the interrupt (sample-update routine)
{ qq++;
 80018d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80018dc:	b090      	sub	sp, #64	; 0x40
 80018de:	af00      	add	r7, sp, #0
 80018e0:	63f8      	str	r0, [r7, #60]	; 0x3c
 80018e2:	4b63      	ldr	r3, [pc, #396]	; (8001a70 <HAL_TIM_PeriodElapsedCallback+0x198>)
 80018e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e8:	1c54      	adds	r4, r2, #1
 80018ea:	f143 0500 	adc.w	r5, r3, #0
 80018ee:	4b60      	ldr	r3, [pc, #384]	; (8001a70 <HAL_TIM_PeriodElapsedCallback+0x198>)
 80018f0:	e9c3 4500 	strd	r4, r5, [r3]

	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
switch (option)
 80018f4:	4b5f      	ldr	r3, [pc, #380]	; (8001a74 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2b02      	cmp	r3, #2
 80018fa:	f000 861d 	beq.w	8002538 <HAL_TIM_PeriodElapsedCallback+0xc60>
 80018fe:	2b02      	cmp	r3, #2
 8001900:	f301 819c 	bgt.w	8002c3c <HAL_TIM_PeriodElapsedCallback+0x1364>
 8001904:	2b00      	cmp	r3, #0
 8001906:	d004      	beq.n	8001912 <HAL_TIM_PeriodElapsedCallback+0x3a>
 8001908:	2b01      	cmp	r3, #1
 800190a:	f000 83cd 	beq.w	80020a8 <HAL_TIM_PeriodElapsedCallback+0x7d0>
		    }
	break;
} //close switch


}
 800190e:	f001 b995 	b.w	8002c3c <HAL_TIM_PeriodElapsedCallback+0x1364>
		    button = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8001912:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001916:	4858      	ldr	r0, [pc, #352]	; (8001a78 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001918:	f002 fc60 	bl	80041dc <HAL_GPIO_ReadPin>
 800191c:	4603      	mov	r3, r0
 800191e:	461a      	mov	r2, r3
 8001920:	4b56      	ldr	r3, [pc, #344]	; (8001a7c <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8001922:	701a      	strb	r2, [r3, #0]
		    if ((button!=prevButton)&&(button==1)){aaa=!aaa;}
 8001924:	4b55      	ldr	r3, [pc, #340]	; (8001a7c <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8001926:	781a      	ldrb	r2, [r3, #0]
 8001928:	4b55      	ldr	r3, [pc, #340]	; (8001a80 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	429a      	cmp	r2, r3
 800192e:	d00d      	beq.n	800194c <HAL_TIM_PeriodElapsedCallback+0x74>
 8001930:	4b52      	ldr	r3, [pc, #328]	; (8001a7c <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	2b01      	cmp	r3, #1
 8001936:	d109      	bne.n	800194c <HAL_TIM_PeriodElapsedCallback+0x74>
 8001938:	4b52      	ldr	r3, [pc, #328]	; (8001a84 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2b00      	cmp	r3, #0
 800193e:	bf0c      	ite	eq
 8001940:	2301      	moveq	r3, #1
 8001942:	2300      	movne	r3, #0
 8001944:	b2db      	uxtb	r3, r3
 8001946:	461a      	mov	r2, r3
 8001948:	4b4e      	ldr	r3, [pc, #312]	; (8001a84 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 800194a:	601a      	str	r2, [r3, #0]
		    prevButton = button;
 800194c:	4b4b      	ldr	r3, [pc, #300]	; (8001a7c <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 800194e:	781a      	ldrb	r2, [r3, #0]
 8001950:	4b4b      	ldr	r3, [pc, #300]	; (8001a80 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8001952:	701a      	strb	r2, [r3, #0]
		    if(!aaa){
 8001954:	4b4b      	ldr	r3, [pc, #300]	; (8001a84 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	2b00      	cmp	r3, #0
 800195a:	f041 816a 	bne.w	8002c32 <HAL_TIM_PeriodElapsedCallback+0x135a>
		    ADC_Select_CH0();
 800195e:	f001 fa53 	bl	8002e08 <ADC_Select_CH0>
	        HAL_ADC_Start(&hadc1);
 8001962:	4849      	ldr	r0, [pc, #292]	; (8001a88 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8001964:	f001 fdc8 	bl	80034f8 <HAL_ADC_Start>
	        HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001968:	f04f 31ff 	mov.w	r1, #4294967295
 800196c:	4846      	ldr	r0, [pc, #280]	; (8001a88 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 800196e:	f001 fec8 	bl	8003702 <HAL_ADC_PollForConversion>
	        raw = HAL_ADC_GetValue(&hadc1);
 8001972:	4845      	ldr	r0, [pc, #276]	; (8001a88 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8001974:	f001 ff50 	bl	8003818 <HAL_ADC_GetValue>
 8001978:	4603      	mov	r3, r0
 800197a:	b29a      	uxth	r2, r3
 800197c:	4b43      	ldr	r3, [pc, #268]	; (8001a8c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 800197e:	801a      	strh	r2, [r3, #0]
	        HAL_ADC_Stop(&hadc1);
 8001980:	4841      	ldr	r0, [pc, #260]	; (8001a88 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8001982:	f001 fe8b 	bl	800369c <HAL_ADC_Stop>
	        in1aux = (float)raw;
 8001986:	4b41      	ldr	r3, [pc, #260]	; (8001a8c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001988:	881b      	ldrh	r3, [r3, #0]
 800198a:	ee07 3a90 	vmov	s15, r3
 800198e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001992:	4b3f      	ldr	r3, [pc, #252]	; (8001a90 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001994:	edc3 7a00 	vstr	s15, [r3]
	        ADC_Select_CH1();
 8001998:	f001 fa56 	bl	8002e48 <ADC_Select_CH1>
	        HAL_ADC_Start(&hadc1);
 800199c:	483a      	ldr	r0, [pc, #232]	; (8001a88 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 800199e:	f001 fdab 	bl	80034f8 <HAL_ADC_Start>
	        HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80019a2:	f04f 31ff 	mov.w	r1, #4294967295
 80019a6:	4838      	ldr	r0, [pc, #224]	; (8001a88 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80019a8:	f001 feab 	bl	8003702 <HAL_ADC_PollForConversion>
	        raw = HAL_ADC_GetValue(&hadc1);
 80019ac:	4836      	ldr	r0, [pc, #216]	; (8001a88 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80019ae:	f001 ff33 	bl	8003818 <HAL_ADC_GetValue>
 80019b2:	4603      	mov	r3, r0
 80019b4:	b29a      	uxth	r2, r3
 80019b6:	4b35      	ldr	r3, [pc, #212]	; (8001a8c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 80019b8:	801a      	strh	r2, [r3, #0]
	        HAL_ADC_Stop(&hadc1);
 80019ba:	4833      	ldr	r0, [pc, #204]	; (8001a88 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80019bc:	f001 fe6e 	bl	800369c <HAL_ADC_Stop>
            unf = (float)raw;
 80019c0:	4b32      	ldr	r3, [pc, #200]	; (8001a8c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 80019c2:	881b      	ldrh	r3, [r3, #0]
 80019c4:	ee07 3a90 	vmov	s15, r3
 80019c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019cc:	4b31      	ldr	r3, [pc, #196]	; (8001a94 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 80019ce:	edc3 7a00 	vstr	s15, [r3]
           rawenc = TIM1->CNT;
 80019d2:	4b31      	ldr	r3, [pc, #196]	; (8001a98 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 80019d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d6:	b29a      	uxth	r2, r3
 80019d8:	4b30      	ldr	r3, [pc, #192]	; (8001a9c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80019da:	801a      	strh	r2, [r3, #0]
           if (rawenc>40000) {penc = p0+((rawenc-65536)/4000.0/tau*2*pi);}
 80019dc:	4b2f      	ldr	r3, [pc, #188]	; (8001a9c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80019de:	881b      	ldrh	r3, [r3, #0]
 80019e0:	f649 4240 	movw	r2, #40000	; 0x9c40
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d963      	bls.n	8001ab0 <HAL_TIM_PeriodElapsedCallback+0x1d8>
 80019e8:	4b2d      	ldr	r3, [pc, #180]	; (8001aa0 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7fe fdcb 	bl	8000588 <__aeabi_f2d>
 80019f2:	4604      	mov	r4, r0
 80019f4:	460d      	mov	r5, r1
 80019f6:	4b29      	ldr	r3, [pc, #164]	; (8001a9c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80019f8:	881b      	ldrh	r3, [r3, #0]
 80019fa:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7fe fdb0 	bl	8000564 <__aeabi_i2d>
 8001a04:	f04f 0200 	mov.w	r2, #0
 8001a08:	4b26      	ldr	r3, [pc, #152]	; (8001aa4 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8001a0a:	f7fe ff3f 	bl	800088c <__aeabi_ddiv>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	460b      	mov	r3, r1
 8001a12:	4610      	mov	r0, r2
 8001a14:	4619      	mov	r1, r3
 8001a16:	f04f 0200 	mov.w	r2, #0
 8001a1a:	4b23      	ldr	r3, [pc, #140]	; (8001aa8 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001a1c:	f7fe ff36 	bl	800088c <__aeabi_ddiv>
 8001a20:	4602      	mov	r2, r0
 8001a22:	460b      	mov	r3, r1
 8001a24:	4610      	mov	r0, r2
 8001a26:	4619      	mov	r1, r3
 8001a28:	4602      	mov	r2, r0
 8001a2a:	460b      	mov	r3, r1
 8001a2c:	f7fe fc4e 	bl	80002cc <__adddf3>
 8001a30:	4602      	mov	r2, r0
 8001a32:	460b      	mov	r3, r1
 8001a34:	4610      	mov	r0, r2
 8001a36:	4619      	mov	r1, r3
 8001a38:	a30b      	add	r3, pc, #44	; (adr r3, 8001a68 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a3e:	f7fe fdfb 	bl	8000638 <__aeabi_dmul>
 8001a42:	4602      	mov	r2, r0
 8001a44:	460b      	mov	r3, r1
 8001a46:	4620      	mov	r0, r4
 8001a48:	4629      	mov	r1, r5
 8001a4a:	f7fe fc3f 	bl	80002cc <__adddf3>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	460b      	mov	r3, r1
 8001a52:	4610      	mov	r0, r2
 8001a54:	4619      	mov	r1, r3
 8001a56:	f7ff f8e7 	bl	8000c28 <__aeabi_d2f>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	4a13      	ldr	r2, [pc, #76]	; (8001aac <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8001a5e:	6013      	str	r3, [r2, #0]
 8001a60:	e060      	b.n	8001b24 <HAL_TIM_PeriodElapsedCallback+0x24c>
 8001a62:	bf00      	nop
 8001a64:	f3af 8000 	nop.w
 8001a68:	f01b866e 	.word	0xf01b866e
 8001a6c:	400921f9 	.word	0x400921f9
 8001a70:	20000490 	.word	0x20000490
 8001a74:	20000228 	.word	0x20000228
 8001a78:	40020800 	.word	0x40020800
 8001a7c:	200002bc 	.word	0x200002bc
 8001a80:	20000388 	.word	0x20000388
 8001a84:	200002b4 	.word	0x200002b4
 8001a88:	20000324 	.word	0x20000324
 8001a8c:	20000400 	.word	0x20000400
 8001a90:	20000378 	.word	0x20000378
 8001a94:	20000308 	.word	0x20000308
 8001a98:	40010000 	.word	0x40010000
 8001a9c:	200002a8 	.word	0x200002a8
 8001aa0:	20000238 	.word	0x20000238
 8001aa4:	40af4000 	.word	0x40af4000
 8001aa8:	402e0000 	.word	0x402e0000
 8001aac:	200002ac 	.word	0x200002ac
           else {penc = p0+(rawenc/4000.0/tau*2*pi);}
 8001ab0:	4bc9      	ldr	r3, [pc, #804]	; (8001dd8 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7fe fd67 	bl	8000588 <__aeabi_f2d>
 8001aba:	4604      	mov	r4, r0
 8001abc:	460d      	mov	r5, r1
 8001abe:	4bc7      	ldr	r3, [pc, #796]	; (8001ddc <HAL_TIM_PeriodElapsedCallback+0x504>)
 8001ac0:	881b      	ldrh	r3, [r3, #0]
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7fe fd4e 	bl	8000564 <__aeabi_i2d>
 8001ac8:	f04f 0200 	mov.w	r2, #0
 8001acc:	4bc4      	ldr	r3, [pc, #784]	; (8001de0 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001ace:	f7fe fedd 	bl	800088c <__aeabi_ddiv>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	4610      	mov	r0, r2
 8001ad8:	4619      	mov	r1, r3
 8001ada:	f04f 0200 	mov.w	r2, #0
 8001ade:	4bc1      	ldr	r3, [pc, #772]	; (8001de4 <HAL_TIM_PeriodElapsedCallback+0x50c>)
 8001ae0:	f7fe fed4 	bl	800088c <__aeabi_ddiv>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	4610      	mov	r0, r2
 8001aea:	4619      	mov	r1, r3
 8001aec:	4602      	mov	r2, r0
 8001aee:	460b      	mov	r3, r1
 8001af0:	f7fe fbec 	bl	80002cc <__adddf3>
 8001af4:	4602      	mov	r2, r0
 8001af6:	460b      	mov	r3, r1
 8001af8:	4610      	mov	r0, r2
 8001afa:	4619      	mov	r1, r3
 8001afc:	a3a2      	add	r3, pc, #648	; (adr r3, 8001d88 <HAL_TIM_PeriodElapsedCallback+0x4b0>)
 8001afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b02:	f7fe fd99 	bl	8000638 <__aeabi_dmul>
 8001b06:	4602      	mov	r2, r0
 8001b08:	460b      	mov	r3, r1
 8001b0a:	4620      	mov	r0, r4
 8001b0c:	4629      	mov	r1, r5
 8001b0e:	f7fe fbdd 	bl	80002cc <__adddf3>
 8001b12:	4602      	mov	r2, r0
 8001b14:	460b      	mov	r3, r1
 8001b16:	4610      	mov	r0, r2
 8001b18:	4619      	mov	r1, r3
 8001b1a:	f7ff f885 	bl	8000c28 <__aeabi_d2f>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	4ab1      	ldr	r2, [pc, #708]	; (8001de8 <HAL_TIM_PeriodElapsedCallback+0x510>)
 8001b22:	6013      	str	r3, [r2, #0]
	        in1 = in1aux*alphay + in1*(1-alphay);
 8001b24:	4bb1      	ldr	r3, [pc, #708]	; (8001dec <HAL_TIM_PeriodElapsedCallback+0x514>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7fe fd2d 	bl	8000588 <__aeabi_f2d>
 8001b2e:	a398      	add	r3, pc, #608	; (adr r3, 8001d90 <HAL_TIM_PeriodElapsedCallback+0x4b8>)
 8001b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b34:	f7fe fd80 	bl	8000638 <__aeabi_dmul>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4614      	mov	r4, r2
 8001b3e:	461d      	mov	r5, r3
 8001b40:	4bab      	ldr	r3, [pc, #684]	; (8001df0 <HAL_TIM_PeriodElapsedCallback+0x518>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7fe fd1f 	bl	8000588 <__aeabi_f2d>
 8001b4a:	a393      	add	r3, pc, #588	; (adr r3, 8001d98 <HAL_TIM_PeriodElapsedCallback+0x4c0>)
 8001b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b50:	f7fe fd72 	bl	8000638 <__aeabi_dmul>
 8001b54:	4602      	mov	r2, r0
 8001b56:	460b      	mov	r3, r1
 8001b58:	4620      	mov	r0, r4
 8001b5a:	4629      	mov	r1, r5
 8001b5c:	f7fe fbb6 	bl	80002cc <__adddf3>
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
 8001b64:	4610      	mov	r0, r2
 8001b66:	4619      	mov	r1, r3
 8001b68:	f7ff f85e 	bl	8000c28 <__aeabi_d2f>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	4aa0      	ldr	r2, [pc, #640]	; (8001df0 <HAL_TIM_PeriodElapsedCallback+0x518>)
 8001b70:	6013      	str	r3, [r2, #0]
	        in2 = unf*alpha2 + in2*(1-alpha2);
 8001b72:	4ba0      	ldr	r3, [pc, #640]	; (8001df4 <HAL_TIM_PeriodElapsedCallback+0x51c>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7fe fd06 	bl	8000588 <__aeabi_f2d>
 8001b7c:	a388      	add	r3, pc, #544	; (adr r3, 8001da0 <HAL_TIM_PeriodElapsedCallback+0x4c8>)
 8001b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b82:	f7fe fd59 	bl	8000638 <__aeabi_dmul>
 8001b86:	4602      	mov	r2, r0
 8001b88:	460b      	mov	r3, r1
 8001b8a:	4614      	mov	r4, r2
 8001b8c:	461d      	mov	r5, r3
 8001b8e:	4b9a      	ldr	r3, [pc, #616]	; (8001df8 <HAL_TIM_PeriodElapsedCallback+0x520>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7fe fcf8 	bl	8000588 <__aeabi_f2d>
 8001b98:	a383      	add	r3, pc, #524	; (adr r3, 8001da8 <HAL_TIM_PeriodElapsedCallback+0x4d0>)
 8001b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b9e:	f7fe fd4b 	bl	8000638 <__aeabi_dmul>
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	460b      	mov	r3, r1
 8001ba6:	4620      	mov	r0, r4
 8001ba8:	4629      	mov	r1, r5
 8001baa:	f7fe fb8f 	bl	80002cc <__adddf3>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	4610      	mov	r0, r2
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	f7ff f837 	bl	8000c28 <__aeabi_d2f>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	4a8e      	ldr	r2, [pc, #568]	; (8001df8 <HAL_TIM_PeriodElapsedCallback+0x520>)
 8001bbe:	6013      	str	r3, [r2, #0]
	        y = (in1-1573.0)/1010.6;        //y angle [rad]
 8001bc0:	4b8b      	ldr	r3, [pc, #556]	; (8001df0 <HAL_TIM_PeriodElapsedCallback+0x518>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7fe fcdf 	bl	8000588 <__aeabi_f2d>
 8001bca:	a379      	add	r3, pc, #484	; (adr r3, 8001db0 <HAL_TIM_PeriodElapsedCallback+0x4d8>)
 8001bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bd0:	f7fe fb7a 	bl	80002c8 <__aeabi_dsub>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	460b      	mov	r3, r1
 8001bd8:	4610      	mov	r0, r2
 8001bda:	4619      	mov	r1, r3
 8001bdc:	a376      	add	r3, pc, #472	; (adr r3, 8001db8 <HAL_TIM_PeriodElapsedCallback+0x4e0>)
 8001bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001be2:	f7fe fe53 	bl	800088c <__aeabi_ddiv>
 8001be6:	4602      	mov	r2, r0
 8001be8:	460b      	mov	r3, r1
 8001bea:	4610      	mov	r0, r2
 8001bec:	4619      	mov	r1, r3
 8001bee:	f7ff f81b 	bl	8000c28 <__aeabi_d2f>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	4a81      	ldr	r2, [pc, #516]	; (8001dfc <HAL_TIM_PeriodElapsedCallback+0x524>)
 8001bf6:	6013      	str	r3, [r2, #0]
	        vyaux = (y-prevy)*fc;              //y velocity [rad/s]
 8001bf8:	4b80      	ldr	r3, [pc, #512]	; (8001dfc <HAL_TIM_PeriodElapsedCallback+0x524>)
 8001bfa:	ed93 7a00 	vldr	s14, [r3]
 8001bfe:	4b80      	ldr	r3, [pc, #512]	; (8001e00 <HAL_TIM_PeriodElapsedCallback+0x528>)
 8001c00:	edd3 7a00 	vldr	s15, [r3]
 8001c04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c08:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8001e04 <HAL_TIM_PeriodElapsedCallback+0x52c>
 8001c0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c10:	4b7d      	ldr	r3, [pc, #500]	; (8001e08 <HAL_TIM_PeriodElapsedCallback+0x530>)
 8001c12:	edc3 7a00 	vstr	s15, [r3]
	        vy = vyaux*alphavy + vy*(1-alphavy);
 8001c16:	4b7c      	ldr	r3, [pc, #496]	; (8001e08 <HAL_TIM_PeriodElapsedCallback+0x530>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7fe fcb4 	bl	8000588 <__aeabi_f2d>
 8001c20:	a35b      	add	r3, pc, #364	; (adr r3, 8001d90 <HAL_TIM_PeriodElapsedCallback+0x4b8>)
 8001c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c26:	f7fe fd07 	bl	8000638 <__aeabi_dmul>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	4614      	mov	r4, r2
 8001c30:	461d      	mov	r5, r3
 8001c32:	4b76      	ldr	r3, [pc, #472]	; (8001e0c <HAL_TIM_PeriodElapsedCallback+0x534>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7fe fca6 	bl	8000588 <__aeabi_f2d>
 8001c3c:	a356      	add	r3, pc, #344	; (adr r3, 8001d98 <HAL_TIM_PeriodElapsedCallback+0x4c0>)
 8001c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c42:	f7fe fcf9 	bl	8000638 <__aeabi_dmul>
 8001c46:	4602      	mov	r2, r0
 8001c48:	460b      	mov	r3, r1
 8001c4a:	4620      	mov	r0, r4
 8001c4c:	4629      	mov	r1, r5
 8001c4e:	f7fe fb3d 	bl	80002cc <__adddf3>
 8001c52:	4602      	mov	r2, r0
 8001c54:	460b      	mov	r3, r1
 8001c56:	4610      	mov	r0, r2
 8001c58:	4619      	mov	r1, r3
 8001c5a:	f7fe ffe5 	bl	8000c28 <__aeabi_d2f>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	4a6a      	ldr	r2, [pc, #424]	; (8001e0c <HAL_TIM_PeriodElapsedCallback+0x534>)
 8001c62:	6013      	str	r3, [r2, #0]
	        prevy = y;
 8001c64:	4b65      	ldr	r3, [pc, #404]	; (8001dfc <HAL_TIM_PeriodElapsedCallback+0x524>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a65      	ldr	r2, [pc, #404]	; (8001e00 <HAL_TIM_PeriodElapsedCallback+0x528>)
 8001c6a:	6013      	str	r3, [r2, #0]
	        c = -((float)in2-2224.0)*0.008;                        //torque read from POT[Nm]
 8001c6c:	4b62      	ldr	r3, [pc, #392]	; (8001df8 <HAL_TIM_PeriodElapsedCallback+0x520>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7fe fc89 	bl	8000588 <__aeabi_f2d>
 8001c76:	a352      	add	r3, pc, #328	; (adr r3, 8001dc0 <HAL_TIM_PeriodElapsedCallback+0x4e8>)
 8001c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c7c:	f7fe fb24 	bl	80002c8 <__aeabi_dsub>
 8001c80:	4602      	mov	r2, r0
 8001c82:	460b      	mov	r3, r1
 8001c84:	633a      	str	r2, [r7, #48]	; 0x30
 8001c86:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001c8a:	637b      	str	r3, [r7, #52]	; 0x34
 8001c8c:	a34e      	add	r3, pc, #312	; (adr r3, 8001dc8 <HAL_TIM_PeriodElapsedCallback+0x4f0>)
 8001c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c92:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001c96:	f7fe fccf 	bl	8000638 <__aeabi_dmul>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	4610      	mov	r0, r2
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	f7fe ffc1 	bl	8000c28 <__aeabi_d2f>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	4a59      	ldr	r2, [pc, #356]	; (8001e10 <HAL_TIM_PeriodElapsedCallback+0x538>)
 8001caa:	6013      	str	r3, [r2, #0]
	       if((c>=cmax)||(c<=-1.0*cmax)) {HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);} //limit torque
 8001cac:	4b58      	ldr	r3, [pc, #352]	; (8001e10 <HAL_TIM_PeriodElapsedCallback+0x538>)
 8001cae:	ed93 7a00 	vldr	s14, [r3]
 8001cb2:	4b58      	ldr	r3, [pc, #352]	; (8001e14 <HAL_TIM_PeriodElapsedCallback+0x53c>)
 8001cb4:	edd3 7a00 	vldr	s15, [r3]
 8001cb8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cc0:	da1a      	bge.n	8001cf8 <HAL_TIM_PeriodElapsedCallback+0x420>
 8001cc2:	4b53      	ldr	r3, [pc, #332]	; (8001e10 <HAL_TIM_PeriodElapsedCallback+0x538>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7fe fc5e 	bl	8000588 <__aeabi_f2d>
 8001ccc:	4604      	mov	r4, r0
 8001cce:	460d      	mov	r5, r1
 8001cd0:	4b50      	ldr	r3, [pc, #320]	; (8001e14 <HAL_TIM_PeriodElapsedCallback+0x53c>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f7fe fc57 	bl	8000588 <__aeabi_f2d>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	460b      	mov	r3, r1
 8001cde:	62ba      	str	r2, [r7, #40]	; 0x28
 8001ce0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ce6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001cea:	4620      	mov	r0, r4
 8001cec:	4629      	mov	r1, r5
 8001cee:	f7fe ff1f 	bl	8000b30 <__aeabi_dcmple>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d004      	beq.n	8001d02 <HAL_TIM_PeriodElapsedCallback+0x42a>
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	2180      	movs	r1, #128	; 0x80
 8001cfc:	4846      	ldr	r0, [pc, #280]	; (8001e18 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8001cfe:	f002 fa85 	bl	800420c <HAL_GPIO_WritePin>
            cr = kv*(yo-y) + cv*(vyo-vy);
 8001d02:	4b46      	ldr	r3, [pc, #280]	; (8001e1c <HAL_TIM_PeriodElapsedCallback+0x544>)
 8001d04:	ed93 7a00 	vldr	s14, [r3]
 8001d08:	4b3c      	ldr	r3, [pc, #240]	; (8001dfc <HAL_TIM_PeriodElapsedCallback+0x524>)
 8001d0a:	edd3 7a00 	vldr	s15, [r3]
 8001d0e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d12:	4b43      	ldr	r3, [pc, #268]	; (8001e20 <HAL_TIM_PeriodElapsedCallback+0x548>)
 8001d14:	edd3 7a00 	vldr	s15, [r3]
 8001d18:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d1c:	4b41      	ldr	r3, [pc, #260]	; (8001e24 <HAL_TIM_PeriodElapsedCallback+0x54c>)
 8001d1e:	edd3 6a00 	vldr	s13, [r3]
 8001d22:	4b3a      	ldr	r3, [pc, #232]	; (8001e0c <HAL_TIM_PeriodElapsedCallback+0x534>)
 8001d24:	edd3 7a00 	vldr	s15, [r3]
 8001d28:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001d2c:	4b3e      	ldr	r3, [pc, #248]	; (8001e28 <HAL_TIM_PeriodElapsedCallback+0x550>)
 8001d2e:	edd3 7a00 	vldr	s15, [r3]
 8001d32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d3a:	4b3c      	ldr	r3, [pc, #240]	; (8001e2c <HAL_TIM_PeriodElapsedCallback+0x554>)
 8001d3c:	edc3 7a00 	vstr	s15, [r3]
            err = cr-c;
 8001d40:	4b3a      	ldr	r3, [pc, #232]	; (8001e2c <HAL_TIM_PeriodElapsedCallback+0x554>)
 8001d42:	ed93 7a00 	vldr	s14, [r3]
 8001d46:	4b32      	ldr	r3, [pc, #200]	; (8001e10 <HAL_TIM_PeriodElapsedCallback+0x538>)
 8001d48:	edd3 7a00 	vldr	s15, [r3]
 8001d4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d50:	4b37      	ldr	r3, [pc, #220]	; (8001e30 <HAL_TIM_PeriodElapsedCallback+0x558>)
 8001d52:	edc3 7a00 	vstr	s15, [r3]
            derraux = (err-preverr)*fc; //torque error derivative
 8001d56:	4b36      	ldr	r3, [pc, #216]	; (8001e30 <HAL_TIM_PeriodElapsedCallback+0x558>)
 8001d58:	ed93 7a00 	vldr	s14, [r3]
 8001d5c:	4b35      	ldr	r3, [pc, #212]	; (8001e34 <HAL_TIM_PeriodElapsedCallback+0x55c>)
 8001d5e:	edd3 7a00 	vldr	s15, [r3]
 8001d62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d66:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8001e04 <HAL_TIM_PeriodElapsedCallback+0x52c>
 8001d6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d6e:	4b32      	ldr	r3, [pc, #200]	; (8001e38 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8001d70:	edc3 7a00 	vstr	s15, [r3]
            derr = derraux*alphaderr + (1-alphaderr)*derr;
 8001d74:	4b30      	ldr	r3, [pc, #192]	; (8001e38 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7fe fc05 	bl	8000588 <__aeabi_f2d>
 8001d7e:	a314      	add	r3, pc, #80	; (adr r3, 8001dd0 <HAL_TIM_PeriodElapsedCallback+0x4f8>)
 8001d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d84:	e05a      	b.n	8001e3c <HAL_TIM_PeriodElapsedCallback+0x564>
 8001d86:	bf00      	nop
 8001d88:	f01b866e 	.word	0xf01b866e
 8001d8c:	400921f9 	.word	0x400921f9
 8001d90:	47ae147b 	.word	0x47ae147b
 8001d94:	3f847ae1 	.word	0x3f847ae1
 8001d98:	7ae147ae 	.word	0x7ae147ae
 8001d9c:	3fefae14 	.word	0x3fefae14
 8001da0:	9999999a 	.word	0x9999999a
 8001da4:	3fa99999 	.word	0x3fa99999
 8001da8:	66666666 	.word	0x66666666
 8001dac:	3fee6666 	.word	0x3fee6666
 8001db0:	00000000 	.word	0x00000000
 8001db4:	40989400 	.word	0x40989400
 8001db8:	cccccccd 	.word	0xcccccccd
 8001dbc:	408f94cc 	.word	0x408f94cc
 8001dc0:	00000000 	.word	0x00000000
 8001dc4:	40a16000 	.word	0x40a16000
 8001dc8:	d2f1a9fc 	.word	0xd2f1a9fc
 8001dcc:	3f80624d 	.word	0x3f80624d
 8001dd0:	9999999a 	.word	0x9999999a
 8001dd4:	3fc99999 	.word	0x3fc99999
 8001dd8:	20000238 	.word	0x20000238
 8001ddc:	200002a8 	.word	0x200002a8
 8001de0:	40af4000 	.word	0x40af4000
 8001de4:	402e0000 	.word	0x402e0000
 8001de8:	200002ac 	.word	0x200002ac
 8001dec:	20000378 	.word	0x20000378
 8001df0:	200002a0 	.word	0x200002a0
 8001df4:	20000308 	.word	0x20000308
 8001df8:	20000374 	.word	0x20000374
 8001dfc:	200003fc 	.word	0x200003fc
 8001e00:	20000384 	.word	0x20000384
 8001e04:	447a0000 	.word	0x447a0000
 8001e08:	2000036c 	.word	0x2000036c
 8001e0c:	2000039c 	.word	0x2000039c
 8001e10:	2000037c 	.word	0x2000037c
 8001e14:	2000001c 	.word	0x2000001c
 8001e18:	40020000 	.word	0x40020000
 8001e1c:	2000000c 	.word	0x2000000c
 8001e20:	20000018 	.word	0x20000018
 8001e24:	20000220 	.word	0x20000220
 8001e28:	20000224 	.word	0x20000224
 8001e2c:	2000030c 	.word	0x2000030c
 8001e30:	200003ac 	.word	0x200003ac
 8001e34:	20000310 	.word	0x20000310
 8001e38:	20000298 	.word	0x20000298
 8001e3c:	f7fe fbfc 	bl	8000638 <__aeabi_dmul>
 8001e40:	4602      	mov	r2, r0
 8001e42:	460b      	mov	r3, r1
 8001e44:	4614      	mov	r4, r2
 8001e46:	461d      	mov	r5, r3
 8001e48:	4b89      	ldr	r3, [pc, #548]	; (8002070 <HAL_TIM_PeriodElapsedCallback+0x798>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7fe fb9b 	bl	8000588 <__aeabi_f2d>
 8001e52:	a37f      	add	r3, pc, #508	; (adr r3, 8002050 <HAL_TIM_PeriodElapsedCallback+0x778>)
 8001e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e58:	f7fe fbee 	bl	8000638 <__aeabi_dmul>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	460b      	mov	r3, r1
 8001e60:	4620      	mov	r0, r4
 8001e62:	4629      	mov	r1, r5
 8001e64:	f7fe fa32 	bl	80002cc <__adddf3>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	4610      	mov	r0, r2
 8001e6e:	4619      	mov	r1, r3
 8001e70:	f7fe feda 	bl	8000c28 <__aeabi_d2f>
 8001e74:	4603      	mov	r3, r0
 8001e76:	4a7e      	ldr	r2, [pc, #504]	; (8002070 <HAL_TIM_PeriodElapsedCallback+0x798>)
 8001e78:	6013      	str	r3, [r2, #0]
            preverr = err;
 8001e7a:	4b7e      	ldr	r3, [pc, #504]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0x79c>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a7e      	ldr	r2, [pc, #504]	; (8002078 <HAL_TIM_PeriodElapsedCallback+0x7a0>)
 8001e80:	6013      	str	r3, [r2, #0]
            if((err<0.2)&&(err>-0.0)) {v=0.0;}  //error dead band
 8001e82:	4b7c      	ldr	r3, [pc, #496]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0x79c>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4618      	mov	r0, r3
 8001e88:	f7fe fb7e 	bl	8000588 <__aeabi_f2d>
 8001e8c:	a372      	add	r3, pc, #456	; (adr r3, 8002058 <HAL_TIM_PeriodElapsedCallback+0x780>)
 8001e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e92:	f7fe fe43 	bl	8000b1c <__aeabi_dcmplt>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d00c      	beq.n	8001eb6 <HAL_TIM_PeriodElapsedCallback+0x5de>
 8001e9c:	4b75      	ldr	r3, [pc, #468]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0x79c>)
 8001e9e:	edd3 7a00 	vldr	s15, [r3]
 8001ea2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eaa:	dd04      	ble.n	8001eb6 <HAL_TIM_PeriodElapsedCallback+0x5de>
 8001eac:	4b73      	ldr	r3, [pc, #460]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x7a4>)
 8001eae:	f04f 0200 	mov.w	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]
 8001eb4:	e014      	b.n	8001ee0 <HAL_TIM_PeriodElapsedCallback+0x608>
            else {v = kp*err + kd*derr;}     //speed in rad/s at motor side (x DOF)
 8001eb6:	4b72      	ldr	r3, [pc, #456]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0x7a8>)
 8001eb8:	ed93 7a00 	vldr	s14, [r3]
 8001ebc:	4b6d      	ldr	r3, [pc, #436]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0x79c>)
 8001ebe:	edd3 7a00 	vldr	s15, [r3]
 8001ec2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ec6:	4b6f      	ldr	r3, [pc, #444]	; (8002084 <HAL_TIM_PeriodElapsedCallback+0x7ac>)
 8001ec8:	edd3 6a00 	vldr	s13, [r3]
 8001ecc:	4b68      	ldr	r3, [pc, #416]	; (8002070 <HAL_TIM_PeriodElapsedCallback+0x798>)
 8001ece:	edd3 7a00 	vldr	s15, [r3]
 8001ed2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ed6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001eda:	4b68      	ldr	r3, [pc, #416]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x7a4>)
 8001edc:	edc3 7a00 	vstr	s15, [r3]
            if(v>=vmax) {v = vmax;}                         //to deal with saturation
 8001ee0:	4b66      	ldr	r3, [pc, #408]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x7a4>)
 8001ee2:	ed93 7a00 	vldr	s14, [r3]
 8001ee6:	4b68      	ldr	r3, [pc, #416]	; (8002088 <HAL_TIM_PeriodElapsedCallback+0x7b0>)
 8001ee8:	edd3 7a00 	vldr	s15, [r3]
 8001eec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ef4:	db04      	blt.n	8001f00 <HAL_TIM_PeriodElapsedCallback+0x628>
 8001ef6:	4b64      	ldr	r3, [pc, #400]	; (8002088 <HAL_TIM_PeriodElapsedCallback+0x7b0>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a60      	ldr	r2, [pc, #384]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x7a4>)
 8001efc:	6013      	str	r3, [r2, #0]
 8001efe:	e058      	b.n	8001fb2 <HAL_TIM_PeriodElapsedCallback+0x6da>
            else if(v<=-1.0*vmax) {v=-1.0*vmax;}            //to deal with saturation
 8001f00:	4b5e      	ldr	r3, [pc, #376]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x7a4>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7fe fb3f 	bl	8000588 <__aeabi_f2d>
 8001f0a:	4604      	mov	r4, r0
 8001f0c:	460d      	mov	r5, r1
 8001f0e:	4b5e      	ldr	r3, [pc, #376]	; (8002088 <HAL_TIM_PeriodElapsedCallback+0x7b0>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7fe fb38 	bl	8000588 <__aeabi_f2d>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	623a      	str	r2, [r7, #32]
 8001f1e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001f22:	627b      	str	r3, [r7, #36]	; 0x24
 8001f24:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f28:	4620      	mov	r0, r4
 8001f2a:	4629      	mov	r1, r5
 8001f2c:	f7fe fe00 	bl	8000b30 <__aeabi_dcmple>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d013      	beq.n	8001f5e <HAL_TIM_PeriodElapsedCallback+0x686>
 8001f36:	4b54      	ldr	r3, [pc, #336]	; (8002088 <HAL_TIM_PeriodElapsedCallback+0x7b0>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7fe fb24 	bl	8000588 <__aeabi_f2d>
 8001f40:	4602      	mov	r2, r0
 8001f42:	460b      	mov	r3, r1
 8001f44:	4610      	mov	r0, r2
 8001f46:	4619      	mov	r1, r3
 8001f48:	f7fe fe6e 	bl	8000c28 <__aeabi_d2f>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	ee07 3a90 	vmov	s15, r3
 8001f52:	eef1 7a67 	vneg.f32	s15, s15
 8001f56:	4b49      	ldr	r3, [pc, #292]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x7a4>)
 8001f58:	edc3 7a00 	vstr	s15, [r3]
 8001f5c:	e029      	b.n	8001fb2 <HAL_TIM_PeriodElapsedCallback+0x6da>
            else if((v>=-1.0*vmin)&&(v<=vmin)) {v = 0.0;}   //to avoid vibrations (speed dead-band)
 8001f5e:	4b47      	ldr	r3, [pc, #284]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x7a4>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7fe fb10 	bl	8000588 <__aeabi_f2d>
 8001f68:	4604      	mov	r4, r0
 8001f6a:	460d      	mov	r5, r1
 8001f6c:	4b47      	ldr	r3, [pc, #284]	; (800208c <HAL_TIM_PeriodElapsedCallback+0x7b4>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7fe fb09 	bl	8000588 <__aeabi_f2d>
 8001f76:	4602      	mov	r2, r0
 8001f78:	460b      	mov	r3, r1
 8001f7a:	61ba      	str	r2, [r7, #24]
 8001f7c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001f80:	61fb      	str	r3, [r7, #28]
 8001f82:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f86:	4620      	mov	r0, r4
 8001f88:	4629      	mov	r1, r5
 8001f8a:	f7fe fddb 	bl	8000b44 <__aeabi_dcmpge>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d00e      	beq.n	8001fb2 <HAL_TIM_PeriodElapsedCallback+0x6da>
 8001f94:	4b39      	ldr	r3, [pc, #228]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x7a4>)
 8001f96:	ed93 7a00 	vldr	s14, [r3]
 8001f9a:	4b3c      	ldr	r3, [pc, #240]	; (800208c <HAL_TIM_PeriodElapsedCallback+0x7b4>)
 8001f9c:	edd3 7a00 	vldr	s15, [r3]
 8001fa0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fa8:	d803      	bhi.n	8001fb2 <HAL_TIM_PeriodElapsedCallback+0x6da>
 8001faa:	4b34      	ldr	r3, [pc, #208]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x7a4>)
 8001fac:	f04f 0200 	mov.w	r2, #0
 8001fb0:	601a      	str	r2, [r3, #0]
			dt = 90000000.0/(v/2.0/pi*stepsperrev);
 8001fb2:	4b32      	ldr	r3, [pc, #200]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x7a4>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f7fe fae6 	bl	8000588 <__aeabi_f2d>
 8001fbc:	f04f 0200 	mov.w	r2, #0
 8001fc0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001fc4:	f7fe fc62 	bl	800088c <__aeabi_ddiv>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	460b      	mov	r3, r1
 8001fcc:	4610      	mov	r0, r2
 8001fce:	4619      	mov	r1, r3
 8001fd0:	a323      	add	r3, pc, #140	; (adr r3, 8002060 <HAL_TIM_PeriodElapsedCallback+0x788>)
 8001fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fd6:	f7fe fc59 	bl	800088c <__aeabi_ddiv>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	460b      	mov	r3, r1
 8001fde:	4614      	mov	r4, r2
 8001fe0:	461d      	mov	r5, r3
 8001fe2:	4b2b      	ldr	r3, [pc, #172]	; (8002090 <HAL_TIM_PeriodElapsedCallback+0x7b8>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7fe face 	bl	8000588 <__aeabi_f2d>
 8001fec:	4602      	mov	r2, r0
 8001fee:	460b      	mov	r3, r1
 8001ff0:	4620      	mov	r0, r4
 8001ff2:	4629      	mov	r1, r5
 8001ff4:	f7fe fb20 	bl	8000638 <__aeabi_dmul>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	a11a      	add	r1, pc, #104	; (adr r1, 8002068 <HAL_TIM_PeriodElapsedCallback+0x790>)
 8001ffe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002002:	f7fe fc43 	bl	800088c <__aeabi_ddiv>
 8002006:	4602      	mov	r2, r0
 8002008:	460b      	mov	r3, r1
 800200a:	4610      	mov	r0, r2
 800200c:	4619      	mov	r1, r3
 800200e:	f7fe fe0b 	bl	8000c28 <__aeabi_d2f>
 8002012:	4603      	mov	r3, r0
 8002014:	4a1f      	ldr	r2, [pc, #124]	; (8002094 <HAL_TIM_PeriodElapsedCallback+0x7bc>)
 8002016:	6013      	str	r3, [r2, #0]
			kk++;
 8002018:	4b1f      	ldr	r3, [pc, #124]	; (8002098 <HAL_TIM_PeriodElapsedCallback+0x7c0>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	3301      	adds	r3, #1
 800201e:	4a1e      	ldr	r2, [pc, #120]	; (8002098 <HAL_TIM_PeriodElapsedCallback+0x7c0>)
 8002020:	6013      	str	r3, [r2, #0]
			flag++; //flag on the data sending
 8002022:	4b1e      	ldr	r3, [pc, #120]	; (800209c <HAL_TIM_PeriodElapsedCallback+0x7c4>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	3301      	adds	r3, #1
 8002028:	4a1c      	ldr	r2, [pc, #112]	; (800209c <HAL_TIM_PeriodElapsedCallback+0x7c4>)
 800202a:	6013      	str	r3, [r2, #0]
			send = 1;
 800202c:	4b1c      	ldr	r3, [pc, #112]	; (80020a0 <HAL_TIM_PeriodElapsedCallback+0x7c8>)
 800202e:	2201      	movs	r2, #1
 8002030:	601a      	str	r2, [r3, #0]
			if(kk>fc*tsamp){send = 0; v = 0;}
 8002032:	4b19      	ldr	r3, [pc, #100]	; (8002098 <HAL_TIM_PeriodElapsedCallback+0x7c0>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a1b      	ldr	r2, [pc, #108]	; (80020a4 <HAL_TIM_PeriodElapsedCallback+0x7cc>)
 8002038:	4293      	cmp	r3, r2
 800203a:	f340 85fa 	ble.w	8002c32 <HAL_TIM_PeriodElapsedCallback+0x135a>
 800203e:	4b18      	ldr	r3, [pc, #96]	; (80020a0 <HAL_TIM_PeriodElapsedCallback+0x7c8>)
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	4b0d      	ldr	r3, [pc, #52]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x7a4>)
 8002046:	f04f 0200 	mov.w	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
	break;
 800204c:	f000 bdf1 	b.w	8002c32 <HAL_TIM_PeriodElapsedCallback+0x135a>
 8002050:	9999999a 	.word	0x9999999a
 8002054:	3fe99999 	.word	0x3fe99999
 8002058:	9999999a 	.word	0x9999999a
 800205c:	3fc99999 	.word	0x3fc99999
 8002060:	f01b866e 	.word	0xf01b866e
 8002064:	400921f9 	.word	0x400921f9
 8002068:	00000000 	.word	0x00000000
 800206c:	4195752a 	.word	0x4195752a
 8002070:	20000394 	.word	0x20000394
 8002074:	200003ac 	.word	0x200003ac
 8002078:	20000310 	.word	0x20000310
 800207c:	20000380 	.word	0x20000380
 8002080:	20000010 	.word	0x20000010
 8002084:	20000014 	.word	0x20000014
 8002088:	20000004 	.word	0x20000004
 800208c:	2000021c 	.word	0x2000021c
 8002090:	20000008 	.word	0x20000008
 8002094:	20000000 	.word	0x20000000
 8002098:	20000440 	.word	0x20000440
 800209c:	200002a4 	.word	0x200002a4
 80020a0:	200002b8 	.word	0x200002b8
 80020a4:	0001d4c0 	.word	0x0001d4c0
		    button = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 80020a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020ac:	48ae      	ldr	r0, [pc, #696]	; (8002368 <HAL_TIM_PeriodElapsedCallback+0xa90>)
 80020ae:	f002 f895 	bl	80041dc <HAL_GPIO_ReadPin>
 80020b2:	4603      	mov	r3, r0
 80020b4:	461a      	mov	r2, r3
 80020b6:	4bad      	ldr	r3, [pc, #692]	; (800236c <HAL_TIM_PeriodElapsedCallback+0xa94>)
 80020b8:	701a      	strb	r2, [r3, #0]
		    if ((button!=prevButton)&&(button==1)){aaa=!aaa;}
 80020ba:	4bac      	ldr	r3, [pc, #688]	; (800236c <HAL_TIM_PeriodElapsedCallback+0xa94>)
 80020bc:	781a      	ldrb	r2, [r3, #0]
 80020be:	4bac      	ldr	r3, [pc, #688]	; (8002370 <HAL_TIM_PeriodElapsedCallback+0xa98>)
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d00d      	beq.n	80020e2 <HAL_TIM_PeriodElapsedCallback+0x80a>
 80020c6:	4ba9      	ldr	r3, [pc, #676]	; (800236c <HAL_TIM_PeriodElapsedCallback+0xa94>)
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d109      	bne.n	80020e2 <HAL_TIM_PeriodElapsedCallback+0x80a>
 80020ce:	4ba9      	ldr	r3, [pc, #676]	; (8002374 <HAL_TIM_PeriodElapsedCallback+0xa9c>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	bf0c      	ite	eq
 80020d6:	2301      	moveq	r3, #1
 80020d8:	2300      	movne	r3, #0
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	461a      	mov	r2, r3
 80020de:	4ba5      	ldr	r3, [pc, #660]	; (8002374 <HAL_TIM_PeriodElapsedCallback+0xa9c>)
 80020e0:	601a      	str	r2, [r3, #0]
		    prevButton = button;
 80020e2:	4ba2      	ldr	r3, [pc, #648]	; (800236c <HAL_TIM_PeriodElapsedCallback+0xa94>)
 80020e4:	781a      	ldrb	r2, [r3, #0]
 80020e6:	4ba2      	ldr	r3, [pc, #648]	; (8002370 <HAL_TIM_PeriodElapsedCallback+0xa98>)
 80020e8:	701a      	strb	r2, [r3, #0]
		    if(!aaa){
 80020ea:	4ba2      	ldr	r3, [pc, #648]	; (8002374 <HAL_TIM_PeriodElapsedCallback+0xa9c>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	f040 85a1 	bne.w	8002c36 <HAL_TIM_PeriodElapsedCallback+0x135e>
		    ADC_Select_CH0();
 80020f4:	f000 fe88 	bl	8002e08 <ADC_Select_CH0>
	        HAL_ADC_Start(&hadc1);
 80020f8:	489f      	ldr	r0, [pc, #636]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0xaa0>)
 80020fa:	f001 f9fd 	bl	80034f8 <HAL_ADC_Start>
	        HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80020fe:	f04f 31ff 	mov.w	r1, #4294967295
 8002102:	489d      	ldr	r0, [pc, #628]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0xaa0>)
 8002104:	f001 fafd 	bl	8003702 <HAL_ADC_PollForConversion>
	        raw = HAL_ADC_GetValue(&hadc1);
 8002108:	489b      	ldr	r0, [pc, #620]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0xaa0>)
 800210a:	f001 fb85 	bl	8003818 <HAL_ADC_GetValue>
 800210e:	4603      	mov	r3, r0
 8002110:	b29a      	uxth	r2, r3
 8002112:	4b9a      	ldr	r3, [pc, #616]	; (800237c <HAL_TIM_PeriodElapsedCallback+0xaa4>)
 8002114:	801a      	strh	r2, [r3, #0]
	        HAL_ADC_Stop(&hadc1);
 8002116:	4898      	ldr	r0, [pc, #608]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0xaa0>)
 8002118:	f001 fac0 	bl	800369c <HAL_ADC_Stop>
	        in1aux = (float)raw;
 800211c:	4b97      	ldr	r3, [pc, #604]	; (800237c <HAL_TIM_PeriodElapsedCallback+0xaa4>)
 800211e:	881b      	ldrh	r3, [r3, #0]
 8002120:	ee07 3a90 	vmov	s15, r3
 8002124:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002128:	4b95      	ldr	r3, [pc, #596]	; (8002380 <HAL_TIM_PeriodElapsedCallback+0xaa8>)
 800212a:	edc3 7a00 	vstr	s15, [r3]
	        ADC_Select_CH1();
 800212e:	f000 fe8b 	bl	8002e48 <ADC_Select_CH1>
	        HAL_ADC_Start(&hadc1);
 8002132:	4891      	ldr	r0, [pc, #580]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0xaa0>)
 8002134:	f001 f9e0 	bl	80034f8 <HAL_ADC_Start>
	        HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8002138:	f04f 31ff 	mov.w	r1, #4294967295
 800213c:	488e      	ldr	r0, [pc, #568]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0xaa0>)
 800213e:	f001 fae0 	bl	8003702 <HAL_ADC_PollForConversion>
	        raw = HAL_ADC_GetValue(&hadc1);
 8002142:	488d      	ldr	r0, [pc, #564]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0xaa0>)
 8002144:	f001 fb68 	bl	8003818 <HAL_ADC_GetValue>
 8002148:	4603      	mov	r3, r0
 800214a:	b29a      	uxth	r2, r3
 800214c:	4b8b      	ldr	r3, [pc, #556]	; (800237c <HAL_TIM_PeriodElapsedCallback+0xaa4>)
 800214e:	801a      	strh	r2, [r3, #0]
	        HAL_ADC_Stop(&hadc1);
 8002150:	4889      	ldr	r0, [pc, #548]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0xaa0>)
 8002152:	f001 faa3 	bl	800369c <HAL_ADC_Stop>
            unf = (float)raw;
 8002156:	4b89      	ldr	r3, [pc, #548]	; (800237c <HAL_TIM_PeriodElapsedCallback+0xaa4>)
 8002158:	881b      	ldrh	r3, [r3, #0]
 800215a:	ee07 3a90 	vmov	s15, r3
 800215e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002162:	4b88      	ldr	r3, [pc, #544]	; (8002384 <HAL_TIM_PeriodElapsedCallback+0xaac>)
 8002164:	edc3 7a00 	vstr	s15, [r3]
	        in1 = in1aux*alphay + in1*(1-alphay);
 8002168:	4b85      	ldr	r3, [pc, #532]	; (8002380 <HAL_TIM_PeriodElapsedCallback+0xaa8>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4618      	mov	r0, r3
 800216e:	f7fe fa0b 	bl	8000588 <__aeabi_f2d>
 8002172:	a373      	add	r3, pc, #460	; (adr r3, 8002340 <HAL_TIM_PeriodElapsedCallback+0xa68>)
 8002174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002178:	f7fe fa5e 	bl	8000638 <__aeabi_dmul>
 800217c:	4602      	mov	r2, r0
 800217e:	460b      	mov	r3, r1
 8002180:	4614      	mov	r4, r2
 8002182:	461d      	mov	r5, r3
 8002184:	4b80      	ldr	r3, [pc, #512]	; (8002388 <HAL_TIM_PeriodElapsedCallback+0xab0>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4618      	mov	r0, r3
 800218a:	f7fe f9fd 	bl	8000588 <__aeabi_f2d>
 800218e:	a36e      	add	r3, pc, #440	; (adr r3, 8002348 <HAL_TIM_PeriodElapsedCallback+0xa70>)
 8002190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002194:	f7fe fa50 	bl	8000638 <__aeabi_dmul>
 8002198:	4602      	mov	r2, r0
 800219a:	460b      	mov	r3, r1
 800219c:	4620      	mov	r0, r4
 800219e:	4629      	mov	r1, r5
 80021a0:	f7fe f894 	bl	80002cc <__adddf3>
 80021a4:	4602      	mov	r2, r0
 80021a6:	460b      	mov	r3, r1
 80021a8:	4610      	mov	r0, r2
 80021aa:	4619      	mov	r1, r3
 80021ac:	f7fe fd3c 	bl	8000c28 <__aeabi_d2f>
 80021b0:	4603      	mov	r3, r0
 80021b2:	4a75      	ldr	r2, [pc, #468]	; (8002388 <HAL_TIM_PeriodElapsedCallback+0xab0>)
 80021b4:	6013      	str	r3, [r2, #0]
	        in2 = unf*alphay + in2*(1-alphay);
 80021b6:	4b73      	ldr	r3, [pc, #460]	; (8002384 <HAL_TIM_PeriodElapsedCallback+0xaac>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7fe f9e4 	bl	8000588 <__aeabi_f2d>
 80021c0:	a35f      	add	r3, pc, #380	; (adr r3, 8002340 <HAL_TIM_PeriodElapsedCallback+0xa68>)
 80021c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021c6:	f7fe fa37 	bl	8000638 <__aeabi_dmul>
 80021ca:	4602      	mov	r2, r0
 80021cc:	460b      	mov	r3, r1
 80021ce:	4614      	mov	r4, r2
 80021d0:	461d      	mov	r5, r3
 80021d2:	4b6e      	ldr	r3, [pc, #440]	; (800238c <HAL_TIM_PeriodElapsedCallback+0xab4>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7fe f9d6 	bl	8000588 <__aeabi_f2d>
 80021dc:	a35a      	add	r3, pc, #360	; (adr r3, 8002348 <HAL_TIM_PeriodElapsedCallback+0xa70>)
 80021de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021e2:	f7fe fa29 	bl	8000638 <__aeabi_dmul>
 80021e6:	4602      	mov	r2, r0
 80021e8:	460b      	mov	r3, r1
 80021ea:	4620      	mov	r0, r4
 80021ec:	4629      	mov	r1, r5
 80021ee:	f7fe f86d 	bl	80002cc <__adddf3>
 80021f2:	4602      	mov	r2, r0
 80021f4:	460b      	mov	r3, r1
 80021f6:	4610      	mov	r0, r2
 80021f8:	4619      	mov	r1, r3
 80021fa:	f7fe fd15 	bl	8000c28 <__aeabi_d2f>
 80021fe:	4603      	mov	r3, r0
 8002200:	4a62      	ldr	r2, [pc, #392]	; (800238c <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8002202:	6013      	str	r3, [r2, #0]
	        y = (in1-1573.0)/1010.6;        //y angle [rad]
 8002204:	4b60      	ldr	r3, [pc, #384]	; (8002388 <HAL_TIM_PeriodElapsedCallback+0xab0>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4618      	mov	r0, r3
 800220a:	f7fe f9bd 	bl	8000588 <__aeabi_f2d>
 800220e:	a350      	add	r3, pc, #320	; (adr r3, 8002350 <HAL_TIM_PeriodElapsedCallback+0xa78>)
 8002210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002214:	f7fe f858 	bl	80002c8 <__aeabi_dsub>
 8002218:	4602      	mov	r2, r0
 800221a:	460b      	mov	r3, r1
 800221c:	4610      	mov	r0, r2
 800221e:	4619      	mov	r1, r3
 8002220:	a34d      	add	r3, pc, #308	; (adr r3, 8002358 <HAL_TIM_PeriodElapsedCallback+0xa80>)
 8002222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002226:	f7fe fb31 	bl	800088c <__aeabi_ddiv>
 800222a:	4602      	mov	r2, r0
 800222c:	460b      	mov	r3, r1
 800222e:	4610      	mov	r0, r2
 8002230:	4619      	mov	r1, r3
 8002232:	f7fe fcf9 	bl	8000c28 <__aeabi_d2f>
 8002236:	4603      	mov	r3, r0
 8002238:	4a55      	ldr	r2, [pc, #340]	; (8002390 <HAL_TIM_PeriodElapsedCallback+0xab8>)
 800223a:	6013      	str	r3, [r2, #0]
	        if((c>=cmax)||(c<=-1.0*cmax)) {HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);} //limit torque
 800223c:	4b55      	ldr	r3, [pc, #340]	; (8002394 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 800223e:	ed93 7a00 	vldr	s14, [r3]
 8002242:	4b55      	ldr	r3, [pc, #340]	; (8002398 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 8002244:	edd3 7a00 	vldr	s15, [r3]
 8002248:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800224c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002250:	da19      	bge.n	8002286 <HAL_TIM_PeriodElapsedCallback+0x9ae>
 8002252:	4b50      	ldr	r3, [pc, #320]	; (8002394 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4618      	mov	r0, r3
 8002258:	f7fe f996 	bl	8000588 <__aeabi_f2d>
 800225c:	4604      	mov	r4, r0
 800225e:	460d      	mov	r5, r1
 8002260:	4b4d      	ldr	r3, [pc, #308]	; (8002398 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4618      	mov	r0, r3
 8002266:	f7fe f98f 	bl	8000588 <__aeabi_f2d>
 800226a:	4602      	mov	r2, r0
 800226c:	460b      	mov	r3, r1
 800226e:	4690      	mov	r8, r2
 8002270:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8002274:	4642      	mov	r2, r8
 8002276:	464b      	mov	r3, r9
 8002278:	4620      	mov	r0, r4
 800227a:	4629      	mov	r1, r5
 800227c:	f7fe fc58 	bl	8000b30 <__aeabi_dcmple>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d004      	beq.n	8002290 <HAL_TIM_PeriodElapsedCallback+0x9b8>
 8002286:	2201      	movs	r2, #1
 8002288:	2180      	movs	r1, #128	; 0x80
 800228a:	4844      	ldr	r0, [pc, #272]	; (800239c <HAL_TIM_PeriodElapsedCallback+0xac4>)
 800228c:	f001 ffbe 	bl	800420c <HAL_GPIO_WritePin>
	        z = y;                       //z angle [rad]
 8002290:	4b3f      	ldr	r3, [pc, #252]	; (8002390 <HAL_TIM_PeriodElapsedCallback+0xab8>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a42      	ldr	r2, [pc, #264]	; (80023a0 <HAL_TIM_PeriodElapsedCallback+0xac8>)
 8002296:	6013      	str	r3, [r2, #0]
	        rawenc = TIM1->CNT;
 8002298:	4b42      	ldr	r3, [pc, #264]	; (80023a4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 800229a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800229c:	b29a      	uxth	r2, r3
 800229e:	4b42      	ldr	r3, [pc, #264]	; (80023a8 <HAL_TIM_PeriodElapsedCallback+0xad0>)
 80022a0:	801a      	strh	r2, [r3, #0]
	        rawfl = (float)rawenc;
 80022a2:	4b41      	ldr	r3, [pc, #260]	; (80023a8 <HAL_TIM_PeriodElapsedCallback+0xad0>)
 80022a4:	881b      	ldrh	r3, [r3, #0]
 80022a6:	ee07 3a90 	vmov	s15, r3
 80022aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022ae:	4b3f      	ldr	r3, [pc, #252]	; (80023ac <HAL_TIM_PeriodElapsedCallback+0xad4>)
 80022b0:	edc3 7a00 	vstr	s15, [r3]
	        if (rawenc>40000) {penc = p0+((rawenc-65536)/4000.0/tau*2*pi);}
 80022b4:	4b3c      	ldr	r3, [pc, #240]	; (80023a8 <HAL_TIM_PeriodElapsedCallback+0xad0>)
 80022b6:	881b      	ldrh	r3, [r3, #0]
 80022b8:	f649 4240 	movw	r2, #40000	; 0x9c40
 80022bc:	4293      	cmp	r3, r2
 80022be:	d97f      	bls.n	80023c0 <HAL_TIM_PeriodElapsedCallback+0xae8>
 80022c0:	4b3b      	ldr	r3, [pc, #236]	; (80023b0 <HAL_TIM_PeriodElapsedCallback+0xad8>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4618      	mov	r0, r3
 80022c6:	f7fe f95f 	bl	8000588 <__aeabi_f2d>
 80022ca:	4604      	mov	r4, r0
 80022cc:	460d      	mov	r5, r1
 80022ce:	4b36      	ldr	r3, [pc, #216]	; (80023a8 <HAL_TIM_PeriodElapsedCallback+0xad0>)
 80022d0:	881b      	ldrh	r3, [r3, #0]
 80022d2:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 80022d6:	4618      	mov	r0, r3
 80022d8:	f7fe f944 	bl	8000564 <__aeabi_i2d>
 80022dc:	f04f 0200 	mov.w	r2, #0
 80022e0:	4b34      	ldr	r3, [pc, #208]	; (80023b4 <HAL_TIM_PeriodElapsedCallback+0xadc>)
 80022e2:	f7fe fad3 	bl	800088c <__aeabi_ddiv>
 80022e6:	4602      	mov	r2, r0
 80022e8:	460b      	mov	r3, r1
 80022ea:	4610      	mov	r0, r2
 80022ec:	4619      	mov	r1, r3
 80022ee:	f04f 0200 	mov.w	r2, #0
 80022f2:	4b31      	ldr	r3, [pc, #196]	; (80023b8 <HAL_TIM_PeriodElapsedCallback+0xae0>)
 80022f4:	f7fe faca 	bl	800088c <__aeabi_ddiv>
 80022f8:	4602      	mov	r2, r0
 80022fa:	460b      	mov	r3, r1
 80022fc:	4610      	mov	r0, r2
 80022fe:	4619      	mov	r1, r3
 8002300:	4602      	mov	r2, r0
 8002302:	460b      	mov	r3, r1
 8002304:	f7fd ffe2 	bl	80002cc <__adddf3>
 8002308:	4602      	mov	r2, r0
 800230a:	460b      	mov	r3, r1
 800230c:	4610      	mov	r0, r2
 800230e:	4619      	mov	r1, r3
 8002310:	a313      	add	r3, pc, #76	; (adr r3, 8002360 <HAL_TIM_PeriodElapsedCallback+0xa88>)
 8002312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002316:	f7fe f98f 	bl	8000638 <__aeabi_dmul>
 800231a:	4602      	mov	r2, r0
 800231c:	460b      	mov	r3, r1
 800231e:	4620      	mov	r0, r4
 8002320:	4629      	mov	r1, r5
 8002322:	f7fd ffd3 	bl	80002cc <__adddf3>
 8002326:	4602      	mov	r2, r0
 8002328:	460b      	mov	r3, r1
 800232a:	4610      	mov	r0, r2
 800232c:	4619      	mov	r1, r3
 800232e:	f7fe fc7b 	bl	8000c28 <__aeabi_d2f>
 8002332:	4603      	mov	r3, r0
 8002334:	4a21      	ldr	r2, [pc, #132]	; (80023bc <HAL_TIM_PeriodElapsedCallback+0xae4>)
 8002336:	6013      	str	r3, [r2, #0]
 8002338:	e07c      	b.n	8002434 <HAL_TIM_PeriodElapsedCallback+0xb5c>
 800233a:	bf00      	nop
 800233c:	f3af 8000 	nop.w
 8002340:	47ae147b 	.word	0x47ae147b
 8002344:	3f847ae1 	.word	0x3f847ae1
 8002348:	7ae147ae 	.word	0x7ae147ae
 800234c:	3fefae14 	.word	0x3fefae14
 8002350:	00000000 	.word	0x00000000
 8002354:	40989400 	.word	0x40989400
 8002358:	cccccccd 	.word	0xcccccccd
 800235c:	408f94cc 	.word	0x408f94cc
 8002360:	f01b866e 	.word	0xf01b866e
 8002364:	400921f9 	.word	0x400921f9
 8002368:	40020800 	.word	0x40020800
 800236c:	200002bc 	.word	0x200002bc
 8002370:	20000388 	.word	0x20000388
 8002374:	200002b4 	.word	0x200002b4
 8002378:	20000324 	.word	0x20000324
 800237c:	20000400 	.word	0x20000400
 8002380:	20000378 	.word	0x20000378
 8002384:	20000308 	.word	0x20000308
 8002388:	200002a0 	.word	0x200002a0
 800238c:	20000374 	.word	0x20000374
 8002390:	200003fc 	.word	0x200003fc
 8002394:	2000037c 	.word	0x2000037c
 8002398:	2000001c 	.word	0x2000001c
 800239c:	40020000 	.word	0x40020000
 80023a0:	20000320 	.word	0x20000320
 80023a4:	40010000 	.word	0x40010000
 80023a8:	200002a8 	.word	0x200002a8
 80023ac:	2000024c 	.word	0x2000024c
 80023b0:	20000238 	.word	0x20000238
 80023b4:	40af4000 	.word	0x40af4000
 80023b8:	402e0000 	.word	0x402e0000
 80023bc:	200002ac 	.word	0x200002ac
	        else {penc = p0+(rawenc/4000.0/tau*2*pi);}
 80023c0:	4bb5      	ldr	r3, [pc, #724]	; (8002698 <HAL_TIM_PeriodElapsedCallback+0xdc0>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4618      	mov	r0, r3
 80023c6:	f7fe f8df 	bl	8000588 <__aeabi_f2d>
 80023ca:	4604      	mov	r4, r0
 80023cc:	460d      	mov	r5, r1
 80023ce:	4bb3      	ldr	r3, [pc, #716]	; (800269c <HAL_TIM_PeriodElapsedCallback+0xdc4>)
 80023d0:	881b      	ldrh	r3, [r3, #0]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7fe f8c6 	bl	8000564 <__aeabi_i2d>
 80023d8:	f04f 0200 	mov.w	r2, #0
 80023dc:	4bb0      	ldr	r3, [pc, #704]	; (80026a0 <HAL_TIM_PeriodElapsedCallback+0xdc8>)
 80023de:	f7fe fa55 	bl	800088c <__aeabi_ddiv>
 80023e2:	4602      	mov	r2, r0
 80023e4:	460b      	mov	r3, r1
 80023e6:	4610      	mov	r0, r2
 80023e8:	4619      	mov	r1, r3
 80023ea:	f04f 0200 	mov.w	r2, #0
 80023ee:	4bad      	ldr	r3, [pc, #692]	; (80026a4 <HAL_TIM_PeriodElapsedCallback+0xdcc>)
 80023f0:	f7fe fa4c 	bl	800088c <__aeabi_ddiv>
 80023f4:	4602      	mov	r2, r0
 80023f6:	460b      	mov	r3, r1
 80023f8:	4610      	mov	r0, r2
 80023fa:	4619      	mov	r1, r3
 80023fc:	4602      	mov	r2, r0
 80023fe:	460b      	mov	r3, r1
 8002400:	f7fd ff64 	bl	80002cc <__adddf3>
 8002404:	4602      	mov	r2, r0
 8002406:	460b      	mov	r3, r1
 8002408:	4610      	mov	r0, r2
 800240a:	4619      	mov	r1, r3
 800240c:	a39e      	add	r3, pc, #632	; (adr r3, 8002688 <HAL_TIM_PeriodElapsedCallback+0xdb0>)
 800240e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002412:	f7fe f911 	bl	8000638 <__aeabi_dmul>
 8002416:	4602      	mov	r2, r0
 8002418:	460b      	mov	r3, r1
 800241a:	4620      	mov	r0, r4
 800241c:	4629      	mov	r1, r5
 800241e:	f7fd ff55 	bl	80002cc <__adddf3>
 8002422:	4602      	mov	r2, r0
 8002424:	460b      	mov	r3, r1
 8002426:	4610      	mov	r0, r2
 8002428:	4619      	mov	r1, r3
 800242a:	f7fe fbfd 	bl	8000c28 <__aeabi_d2f>
 800242e:	4603      	mov	r3, r0
 8002430:	4a9d      	ldr	r2, [pc, #628]	; (80026a8 <HAL_TIM_PeriodElapsedCallback+0xdd0>)
 8002432:	6013      	str	r3, [r2, #0]
	        vencaux = (penc-prevpenc)*fc;
 8002434:	4b9c      	ldr	r3, [pc, #624]	; (80026a8 <HAL_TIM_PeriodElapsedCallback+0xdd0>)
 8002436:	ed93 7a00 	vldr	s14, [r3]
 800243a:	4b9c      	ldr	r3, [pc, #624]	; (80026ac <HAL_TIM_PeriodElapsedCallback+0xdd4>)
 800243c:	edd3 7a00 	vldr	s15, [r3]
 8002440:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002444:	ed9f 7a9a 	vldr	s14, [pc, #616]	; 80026b0 <HAL_TIM_PeriodElapsedCallback+0xdd8>
 8002448:	ee67 7a87 	vmul.f32	s15, s15, s14
 800244c:	4b99      	ldr	r3, [pc, #612]	; (80026b4 <HAL_TIM_PeriodElapsedCallback+0xddc>)
 800244e:	edc3 7a00 	vstr	s15, [r3]
	        venc = vencaux*alphavenc + venc*(1-alphavenc);
 8002452:	4b98      	ldr	r3, [pc, #608]	; (80026b4 <HAL_TIM_PeriodElapsedCallback+0xddc>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4618      	mov	r0, r3
 8002458:	f7fe f896 	bl	8000588 <__aeabi_f2d>
 800245c:	4604      	mov	r4, r0
 800245e:	460d      	mov	r5, r1
 8002460:	4b95      	ldr	r3, [pc, #596]	; (80026b8 <HAL_TIM_PeriodElapsedCallback+0xde0>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4618      	mov	r0, r3
 8002466:	f7fe f88f 	bl	8000588 <__aeabi_f2d>
 800246a:	f04f 0200 	mov.w	r2, #0
 800246e:	f04f 0300 	mov.w	r3, #0
 8002472:	f7fe f8e1 	bl	8000638 <__aeabi_dmul>
 8002476:	4602      	mov	r2, r0
 8002478:	460b      	mov	r3, r1
 800247a:	4620      	mov	r0, r4
 800247c:	4629      	mov	r1, r5
 800247e:	f7fd ff25 	bl	80002cc <__adddf3>
 8002482:	4602      	mov	r2, r0
 8002484:	460b      	mov	r3, r1
 8002486:	4610      	mov	r0, r2
 8002488:	4619      	mov	r1, r3
 800248a:	f7fe fbcd 	bl	8000c28 <__aeabi_d2f>
 800248e:	4603      	mov	r3, r0
 8002490:	4a89      	ldr	r2, [pc, #548]	; (80026b8 <HAL_TIM_PeriodElapsedCallback+0xde0>)
 8002492:	6013      	str	r3, [r2, #0]
	        prevpenc = penc;
 8002494:	4b84      	ldr	r3, [pc, #528]	; (80026a8 <HAL_TIM_PeriodElapsedCallback+0xdd0>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a84      	ldr	r2, [pc, #528]	; (80026ac <HAL_TIM_PeriodElapsedCallback+0xdd4>)
 800249a:	6013      	str	r3, [r2, #0]
			dt = 90000000.0/(v/2.0/pi*stepsperrev);
 800249c:	4b87      	ldr	r3, [pc, #540]	; (80026bc <HAL_TIM_PeriodElapsedCallback+0xde4>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4618      	mov	r0, r3
 80024a2:	f7fe f871 	bl	8000588 <__aeabi_f2d>
 80024a6:	f04f 0200 	mov.w	r2, #0
 80024aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80024ae:	f7fe f9ed 	bl	800088c <__aeabi_ddiv>
 80024b2:	4602      	mov	r2, r0
 80024b4:	460b      	mov	r3, r1
 80024b6:	4610      	mov	r0, r2
 80024b8:	4619      	mov	r1, r3
 80024ba:	a373      	add	r3, pc, #460	; (adr r3, 8002688 <HAL_TIM_PeriodElapsedCallback+0xdb0>)
 80024bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024c0:	f7fe f9e4 	bl	800088c <__aeabi_ddiv>
 80024c4:	4602      	mov	r2, r0
 80024c6:	460b      	mov	r3, r1
 80024c8:	4614      	mov	r4, r2
 80024ca:	461d      	mov	r5, r3
 80024cc:	4b7c      	ldr	r3, [pc, #496]	; (80026c0 <HAL_TIM_PeriodElapsedCallback+0xde8>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7fe f859 	bl	8000588 <__aeabi_f2d>
 80024d6:	4602      	mov	r2, r0
 80024d8:	460b      	mov	r3, r1
 80024da:	4620      	mov	r0, r4
 80024dc:	4629      	mov	r1, r5
 80024de:	f7fe f8ab 	bl	8000638 <__aeabi_dmul>
 80024e2:	4602      	mov	r2, r0
 80024e4:	460b      	mov	r3, r1
 80024e6:	a16a      	add	r1, pc, #424	; (adr r1, 8002690 <HAL_TIM_PeriodElapsedCallback+0xdb8>)
 80024e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80024ec:	f7fe f9ce 	bl	800088c <__aeabi_ddiv>
 80024f0:	4602      	mov	r2, r0
 80024f2:	460b      	mov	r3, r1
 80024f4:	4610      	mov	r0, r2
 80024f6:	4619      	mov	r1, r3
 80024f8:	f7fe fb96 	bl	8000c28 <__aeabi_d2f>
 80024fc:	4603      	mov	r3, r0
 80024fe:	4a71      	ldr	r2, [pc, #452]	; (80026c4 <HAL_TIM_PeriodElapsedCallback+0xdec>)
 8002500:	6013      	str	r3, [r2, #0]
			kk++;
 8002502:	4b71      	ldr	r3, [pc, #452]	; (80026c8 <HAL_TIM_PeriodElapsedCallback+0xdf0>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	3301      	adds	r3, #1
 8002508:	4a6f      	ldr	r2, [pc, #444]	; (80026c8 <HAL_TIM_PeriodElapsedCallback+0xdf0>)
 800250a:	6013      	str	r3, [r2, #0]
			flag++; //flag on the data sending
 800250c:	4b6f      	ldr	r3, [pc, #444]	; (80026cc <HAL_TIM_PeriodElapsedCallback+0xdf4>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	3301      	adds	r3, #1
 8002512:	4a6e      	ldr	r2, [pc, #440]	; (80026cc <HAL_TIM_PeriodElapsedCallback+0xdf4>)
 8002514:	6013      	str	r3, [r2, #0]
			send = 1;
 8002516:	4b6e      	ldr	r3, [pc, #440]	; (80026d0 <HAL_TIM_PeriodElapsedCallback+0xdf8>)
 8002518:	2201      	movs	r2, #1
 800251a:	601a      	str	r2, [r3, #0]
					if(kk>fc*tsamp){send = 0; v = 0;}
 800251c:	4b6a      	ldr	r3, [pc, #424]	; (80026c8 <HAL_TIM_PeriodElapsedCallback+0xdf0>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a6c      	ldr	r2, [pc, #432]	; (80026d4 <HAL_TIM_PeriodElapsedCallback+0xdfc>)
 8002522:	4293      	cmp	r3, r2
 8002524:	f340 8387 	ble.w	8002c36 <HAL_TIM_PeriodElapsedCallback+0x135e>
 8002528:	4b69      	ldr	r3, [pc, #420]	; (80026d0 <HAL_TIM_PeriodElapsedCallback+0xdf8>)
 800252a:	2200      	movs	r2, #0
 800252c:	601a      	str	r2, [r3, #0]
 800252e:	4b63      	ldr	r3, [pc, #396]	; (80026bc <HAL_TIM_PeriodElapsedCallback+0xde4>)
 8002530:	f04f 0200 	mov.w	r2, #0
 8002534:	601a      	str	r2, [r3, #0]
	break;
 8002536:	e37e      	b.n	8002c36 <HAL_TIM_PeriodElapsedCallback+0x135e>
		    button = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8002538:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800253c:	4866      	ldr	r0, [pc, #408]	; (80026d8 <HAL_TIM_PeriodElapsedCallback+0xe00>)
 800253e:	f001 fe4d 	bl	80041dc <HAL_GPIO_ReadPin>
 8002542:	4603      	mov	r3, r0
 8002544:	461a      	mov	r2, r3
 8002546:	4b65      	ldr	r3, [pc, #404]	; (80026dc <HAL_TIM_PeriodElapsedCallback+0xe04>)
 8002548:	701a      	strb	r2, [r3, #0]
		    if ((button!=prevButton)&&(button==1)){aaa=!aaa;}
 800254a:	4b64      	ldr	r3, [pc, #400]	; (80026dc <HAL_TIM_PeriodElapsedCallback+0xe04>)
 800254c:	781a      	ldrb	r2, [r3, #0]
 800254e:	4b64      	ldr	r3, [pc, #400]	; (80026e0 <HAL_TIM_PeriodElapsedCallback+0xe08>)
 8002550:	781b      	ldrb	r3, [r3, #0]
 8002552:	429a      	cmp	r2, r3
 8002554:	d00d      	beq.n	8002572 <HAL_TIM_PeriodElapsedCallback+0xc9a>
 8002556:	4b61      	ldr	r3, [pc, #388]	; (80026dc <HAL_TIM_PeriodElapsedCallback+0xe04>)
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	2b01      	cmp	r3, #1
 800255c:	d109      	bne.n	8002572 <HAL_TIM_PeriodElapsedCallback+0xc9a>
 800255e:	4b61      	ldr	r3, [pc, #388]	; (80026e4 <HAL_TIM_PeriodElapsedCallback+0xe0c>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2b00      	cmp	r3, #0
 8002564:	bf0c      	ite	eq
 8002566:	2301      	moveq	r3, #1
 8002568:	2300      	movne	r3, #0
 800256a:	b2db      	uxtb	r3, r3
 800256c:	461a      	mov	r2, r3
 800256e:	4b5d      	ldr	r3, [pc, #372]	; (80026e4 <HAL_TIM_PeriodElapsedCallback+0xe0c>)
 8002570:	601a      	str	r2, [r3, #0]
		    prevButton = button;
 8002572:	4b5a      	ldr	r3, [pc, #360]	; (80026dc <HAL_TIM_PeriodElapsedCallback+0xe04>)
 8002574:	781a      	ldrb	r2, [r3, #0]
 8002576:	4b5a      	ldr	r3, [pc, #360]	; (80026e0 <HAL_TIM_PeriodElapsedCallback+0xe08>)
 8002578:	701a      	strb	r2, [r3, #0]
		    if(!aaa){
 800257a:	4b5a      	ldr	r3, [pc, #360]	; (80026e4 <HAL_TIM_PeriodElapsedCallback+0xe0c>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2b00      	cmp	r3, #0
 8002580:	f040 835b 	bne.w	8002c3a <HAL_TIM_PeriodElapsedCallback+0x1362>
		    ADC_Select_CH0();
 8002584:	f000 fc40 	bl	8002e08 <ADC_Select_CH0>
	        HAL_ADC_Start(&hadc1);
 8002588:	4857      	ldr	r0, [pc, #348]	; (80026e8 <HAL_TIM_PeriodElapsedCallback+0xe10>)
 800258a:	f000 ffb5 	bl	80034f8 <HAL_ADC_Start>
	        HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800258e:	f04f 31ff 	mov.w	r1, #4294967295
 8002592:	4855      	ldr	r0, [pc, #340]	; (80026e8 <HAL_TIM_PeriodElapsedCallback+0xe10>)
 8002594:	f001 f8b5 	bl	8003702 <HAL_ADC_PollForConversion>
	        raw = HAL_ADC_GetValue(&hadc1);
 8002598:	4853      	ldr	r0, [pc, #332]	; (80026e8 <HAL_TIM_PeriodElapsedCallback+0xe10>)
 800259a:	f001 f93d 	bl	8003818 <HAL_ADC_GetValue>
 800259e:	4603      	mov	r3, r0
 80025a0:	b29a      	uxth	r2, r3
 80025a2:	4b52      	ldr	r3, [pc, #328]	; (80026ec <HAL_TIM_PeriodElapsedCallback+0xe14>)
 80025a4:	801a      	strh	r2, [r3, #0]
	        HAL_ADC_Stop(&hadc1);
 80025a6:	4850      	ldr	r0, [pc, #320]	; (80026e8 <HAL_TIM_PeriodElapsedCallback+0xe10>)
 80025a8:	f001 f878 	bl	800369c <HAL_ADC_Stop>
	        in1aux = (float)raw;
 80025ac:	4b4f      	ldr	r3, [pc, #316]	; (80026ec <HAL_TIM_PeriodElapsedCallback+0xe14>)
 80025ae:	881b      	ldrh	r3, [r3, #0]
 80025b0:	ee07 3a90 	vmov	s15, r3
 80025b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025b8:	4b4d      	ldr	r3, [pc, #308]	; (80026f0 <HAL_TIM_PeriodElapsedCallback+0xe18>)
 80025ba:	edc3 7a00 	vstr	s15, [r3]
	        ADC_Select_CH1();
 80025be:	f000 fc43 	bl	8002e48 <ADC_Select_CH1>
	        HAL_ADC_Start(&hadc1);
 80025c2:	4849      	ldr	r0, [pc, #292]	; (80026e8 <HAL_TIM_PeriodElapsedCallback+0xe10>)
 80025c4:	f000 ff98 	bl	80034f8 <HAL_ADC_Start>
	        HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80025c8:	f04f 31ff 	mov.w	r1, #4294967295
 80025cc:	4846      	ldr	r0, [pc, #280]	; (80026e8 <HAL_TIM_PeriodElapsedCallback+0xe10>)
 80025ce:	f001 f898 	bl	8003702 <HAL_ADC_PollForConversion>
	        raw = HAL_ADC_GetValue(&hadc1);
 80025d2:	4845      	ldr	r0, [pc, #276]	; (80026e8 <HAL_TIM_PeriodElapsedCallback+0xe10>)
 80025d4:	f001 f920 	bl	8003818 <HAL_ADC_GetValue>
 80025d8:	4603      	mov	r3, r0
 80025da:	b29a      	uxth	r2, r3
 80025dc:	4b43      	ldr	r3, [pc, #268]	; (80026ec <HAL_TIM_PeriodElapsedCallback+0xe14>)
 80025de:	801a      	strh	r2, [r3, #0]
	        HAL_ADC_Stop(&hadc1);
 80025e0:	4841      	ldr	r0, [pc, #260]	; (80026e8 <HAL_TIM_PeriodElapsedCallback+0xe10>)
 80025e2:	f001 f85b 	bl	800369c <HAL_ADC_Stop>
            unf = (float)raw;
 80025e6:	4b41      	ldr	r3, [pc, #260]	; (80026ec <HAL_TIM_PeriodElapsedCallback+0xe14>)
 80025e8:	881b      	ldrh	r3, [r3, #0]
 80025ea:	ee07 3a90 	vmov	s15, r3
 80025ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025f2:	4b40      	ldr	r3, [pc, #256]	; (80026f4 <HAL_TIM_PeriodElapsedCallback+0xe1c>)
 80025f4:	edc3 7a00 	vstr	s15, [r3]
           rawenc = TIM1->CNT;
 80025f8:	4b3f      	ldr	r3, [pc, #252]	; (80026f8 <HAL_TIM_PeriodElapsedCallback+0xe20>)
 80025fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025fc:	b29a      	uxth	r2, r3
 80025fe:	4b27      	ldr	r3, [pc, #156]	; (800269c <HAL_TIM_PeriodElapsedCallback+0xdc4>)
 8002600:	801a      	strh	r2, [r3, #0]
           if (rawenc>40000) {penc = p0+((rawenc-65536)/4000.0/tau*2*pi);}
 8002602:	4b26      	ldr	r3, [pc, #152]	; (800269c <HAL_TIM_PeriodElapsedCallback+0xdc4>)
 8002604:	881b      	ldrh	r3, [r3, #0]
 8002606:	f649 4240 	movw	r2, #40000	; 0x9c40
 800260a:	4293      	cmp	r3, r2
 800260c:	d976      	bls.n	80026fc <HAL_TIM_PeriodElapsedCallback+0xe24>
 800260e:	4b22      	ldr	r3, [pc, #136]	; (8002698 <HAL_TIM_PeriodElapsedCallback+0xdc0>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4618      	mov	r0, r3
 8002614:	f7fd ffb8 	bl	8000588 <__aeabi_f2d>
 8002618:	4604      	mov	r4, r0
 800261a:	460d      	mov	r5, r1
 800261c:	4b1f      	ldr	r3, [pc, #124]	; (800269c <HAL_TIM_PeriodElapsedCallback+0xdc4>)
 800261e:	881b      	ldrh	r3, [r3, #0]
 8002620:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8002624:	4618      	mov	r0, r3
 8002626:	f7fd ff9d 	bl	8000564 <__aeabi_i2d>
 800262a:	f04f 0200 	mov.w	r2, #0
 800262e:	4b1c      	ldr	r3, [pc, #112]	; (80026a0 <HAL_TIM_PeriodElapsedCallback+0xdc8>)
 8002630:	f7fe f92c 	bl	800088c <__aeabi_ddiv>
 8002634:	4602      	mov	r2, r0
 8002636:	460b      	mov	r3, r1
 8002638:	4610      	mov	r0, r2
 800263a:	4619      	mov	r1, r3
 800263c:	f04f 0200 	mov.w	r2, #0
 8002640:	4b18      	ldr	r3, [pc, #96]	; (80026a4 <HAL_TIM_PeriodElapsedCallback+0xdcc>)
 8002642:	f7fe f923 	bl	800088c <__aeabi_ddiv>
 8002646:	4602      	mov	r2, r0
 8002648:	460b      	mov	r3, r1
 800264a:	4610      	mov	r0, r2
 800264c:	4619      	mov	r1, r3
 800264e:	4602      	mov	r2, r0
 8002650:	460b      	mov	r3, r1
 8002652:	f7fd fe3b 	bl	80002cc <__adddf3>
 8002656:	4602      	mov	r2, r0
 8002658:	460b      	mov	r3, r1
 800265a:	4610      	mov	r0, r2
 800265c:	4619      	mov	r1, r3
 800265e:	a30a      	add	r3, pc, #40	; (adr r3, 8002688 <HAL_TIM_PeriodElapsedCallback+0xdb0>)
 8002660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002664:	f7fd ffe8 	bl	8000638 <__aeabi_dmul>
 8002668:	4602      	mov	r2, r0
 800266a:	460b      	mov	r3, r1
 800266c:	4620      	mov	r0, r4
 800266e:	4629      	mov	r1, r5
 8002670:	f7fd fe2c 	bl	80002cc <__adddf3>
 8002674:	4602      	mov	r2, r0
 8002676:	460b      	mov	r3, r1
 8002678:	4610      	mov	r0, r2
 800267a:	4619      	mov	r1, r3
 800267c:	f7fe fad4 	bl	8000c28 <__aeabi_d2f>
 8002680:	4603      	mov	r3, r0
 8002682:	4a09      	ldr	r2, [pc, #36]	; (80026a8 <HAL_TIM_PeriodElapsedCallback+0xdd0>)
 8002684:	6013      	str	r3, [r2, #0]
 8002686:	e073      	b.n	8002770 <HAL_TIM_PeriodElapsedCallback+0xe98>
 8002688:	f01b866e 	.word	0xf01b866e
 800268c:	400921f9 	.word	0x400921f9
 8002690:	00000000 	.word	0x00000000
 8002694:	4195752a 	.word	0x4195752a
 8002698:	20000238 	.word	0x20000238
 800269c:	200002a8 	.word	0x200002a8
 80026a0:	40af4000 	.word	0x40af4000
 80026a4:	402e0000 	.word	0x402e0000
 80026a8:	200002ac 	.word	0x200002ac
 80026ac:	2000041c 	.word	0x2000041c
 80026b0:	447a0000 	.word	0x447a0000
 80026b4:	20000370 	.word	0x20000370
 80026b8:	20000398 	.word	0x20000398
 80026bc:	20000380 	.word	0x20000380
 80026c0:	20000008 	.word	0x20000008
 80026c4:	20000000 	.word	0x20000000
 80026c8:	20000440 	.word	0x20000440
 80026cc:	200002a4 	.word	0x200002a4
 80026d0:	200002b8 	.word	0x200002b8
 80026d4:	0001d4c0 	.word	0x0001d4c0
 80026d8:	40020800 	.word	0x40020800
 80026dc:	200002bc 	.word	0x200002bc
 80026e0:	20000388 	.word	0x20000388
 80026e4:	200002b4 	.word	0x200002b4
 80026e8:	20000324 	.word	0x20000324
 80026ec:	20000400 	.word	0x20000400
 80026f0:	20000378 	.word	0x20000378
 80026f4:	20000308 	.word	0x20000308
 80026f8:	40010000 	.word	0x40010000
           else {penc = p0+(rawenc/4000.0/tau*2*pi);}
 80026fc:	4bca      	ldr	r3, [pc, #808]	; (8002a28 <HAL_TIM_PeriodElapsedCallback+0x1150>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4618      	mov	r0, r3
 8002702:	f7fd ff41 	bl	8000588 <__aeabi_f2d>
 8002706:	4604      	mov	r4, r0
 8002708:	460d      	mov	r5, r1
 800270a:	4bc8      	ldr	r3, [pc, #800]	; (8002a2c <HAL_TIM_PeriodElapsedCallback+0x1154>)
 800270c:	881b      	ldrh	r3, [r3, #0]
 800270e:	4618      	mov	r0, r3
 8002710:	f7fd ff28 	bl	8000564 <__aeabi_i2d>
 8002714:	f04f 0200 	mov.w	r2, #0
 8002718:	4bc5      	ldr	r3, [pc, #788]	; (8002a30 <HAL_TIM_PeriodElapsedCallback+0x1158>)
 800271a:	f7fe f8b7 	bl	800088c <__aeabi_ddiv>
 800271e:	4602      	mov	r2, r0
 8002720:	460b      	mov	r3, r1
 8002722:	4610      	mov	r0, r2
 8002724:	4619      	mov	r1, r3
 8002726:	f04f 0200 	mov.w	r2, #0
 800272a:	4bc2      	ldr	r3, [pc, #776]	; (8002a34 <HAL_TIM_PeriodElapsedCallback+0x115c>)
 800272c:	f7fe f8ae 	bl	800088c <__aeabi_ddiv>
 8002730:	4602      	mov	r2, r0
 8002732:	460b      	mov	r3, r1
 8002734:	4610      	mov	r0, r2
 8002736:	4619      	mov	r1, r3
 8002738:	4602      	mov	r2, r0
 800273a:	460b      	mov	r3, r1
 800273c:	f7fd fdc6 	bl	80002cc <__adddf3>
 8002740:	4602      	mov	r2, r0
 8002742:	460b      	mov	r3, r1
 8002744:	4610      	mov	r0, r2
 8002746:	4619      	mov	r1, r3
 8002748:	a3a5      	add	r3, pc, #660	; (adr r3, 80029e0 <HAL_TIM_PeriodElapsedCallback+0x1108>)
 800274a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800274e:	f7fd ff73 	bl	8000638 <__aeabi_dmul>
 8002752:	4602      	mov	r2, r0
 8002754:	460b      	mov	r3, r1
 8002756:	4620      	mov	r0, r4
 8002758:	4629      	mov	r1, r5
 800275a:	f7fd fdb7 	bl	80002cc <__adddf3>
 800275e:	4602      	mov	r2, r0
 8002760:	460b      	mov	r3, r1
 8002762:	4610      	mov	r0, r2
 8002764:	4619      	mov	r1, r3
 8002766:	f7fe fa5f 	bl	8000c28 <__aeabi_d2f>
 800276a:	4603      	mov	r3, r0
 800276c:	4ab2      	ldr	r2, [pc, #712]	; (8002a38 <HAL_TIM_PeriodElapsedCallback+0x1160>)
 800276e:	6013      	str	r3, [r2, #0]
	        in1 = in1aux*alphax + in1*(1-alphax);
 8002770:	4bb2      	ldr	r3, [pc, #712]	; (8002a3c <HAL_TIM_PeriodElapsedCallback+0x1164>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4618      	mov	r0, r3
 8002776:	f7fd ff07 	bl	8000588 <__aeabi_f2d>
 800277a:	a39b      	add	r3, pc, #620	; (adr r3, 80029e8 <HAL_TIM_PeriodElapsedCallback+0x1110>)
 800277c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002780:	f7fd ff5a 	bl	8000638 <__aeabi_dmul>
 8002784:	4602      	mov	r2, r0
 8002786:	460b      	mov	r3, r1
 8002788:	4614      	mov	r4, r2
 800278a:	461d      	mov	r5, r3
 800278c:	4bac      	ldr	r3, [pc, #688]	; (8002a40 <HAL_TIM_PeriodElapsedCallback+0x1168>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4618      	mov	r0, r3
 8002792:	f7fd fef9 	bl	8000588 <__aeabi_f2d>
 8002796:	a396      	add	r3, pc, #600	; (adr r3, 80029f0 <HAL_TIM_PeriodElapsedCallback+0x1118>)
 8002798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800279c:	f7fd ff4c 	bl	8000638 <__aeabi_dmul>
 80027a0:	4602      	mov	r2, r0
 80027a2:	460b      	mov	r3, r1
 80027a4:	4620      	mov	r0, r4
 80027a6:	4629      	mov	r1, r5
 80027a8:	f7fd fd90 	bl	80002cc <__adddf3>
 80027ac:	4602      	mov	r2, r0
 80027ae:	460b      	mov	r3, r1
 80027b0:	4610      	mov	r0, r2
 80027b2:	4619      	mov	r1, r3
 80027b4:	f7fe fa38 	bl	8000c28 <__aeabi_d2f>
 80027b8:	4603      	mov	r3, r0
 80027ba:	4aa1      	ldr	r2, [pc, #644]	; (8002a40 <HAL_TIM_PeriodElapsedCallback+0x1168>)
 80027bc:	6013      	str	r3, [r2, #0]
	        in2 = unf*alpha2 + in2*(1-alpha2);
 80027be:	4ba1      	ldr	r3, [pc, #644]	; (8002a44 <HAL_TIM_PeriodElapsedCallback+0x116c>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7fd fee0 	bl	8000588 <__aeabi_f2d>
 80027c8:	a387      	add	r3, pc, #540	; (adr r3, 80029e8 <HAL_TIM_PeriodElapsedCallback+0x1110>)
 80027ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ce:	f7fd ff33 	bl	8000638 <__aeabi_dmul>
 80027d2:	4602      	mov	r2, r0
 80027d4:	460b      	mov	r3, r1
 80027d6:	4614      	mov	r4, r2
 80027d8:	461d      	mov	r5, r3
 80027da:	4b9b      	ldr	r3, [pc, #620]	; (8002a48 <HAL_TIM_PeriodElapsedCallback+0x1170>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4618      	mov	r0, r3
 80027e0:	f7fd fed2 	bl	8000588 <__aeabi_f2d>
 80027e4:	a382      	add	r3, pc, #520	; (adr r3, 80029f0 <HAL_TIM_PeriodElapsedCallback+0x1118>)
 80027e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ea:	f7fd ff25 	bl	8000638 <__aeabi_dmul>
 80027ee:	4602      	mov	r2, r0
 80027f0:	460b      	mov	r3, r1
 80027f2:	4620      	mov	r0, r4
 80027f4:	4629      	mov	r1, r5
 80027f6:	f7fd fd69 	bl	80002cc <__adddf3>
 80027fa:	4602      	mov	r2, r0
 80027fc:	460b      	mov	r3, r1
 80027fe:	4610      	mov	r0, r2
 8002800:	4619      	mov	r1, r3
 8002802:	f7fe fa11 	bl	8000c28 <__aeabi_d2f>
 8002806:	4603      	mov	r3, r0
 8002808:	4a8f      	ldr	r2, [pc, #572]	; (8002a48 <HAL_TIM_PeriodElapsedCallback+0x1170>)
 800280a:	6013      	str	r3, [r2, #0]
	        ctrt = (in1/4096.0*3.3-2.5)*4.0*5.65/5.0;  //torque read from TRT[Nm]
 800280c:	4b8c      	ldr	r3, [pc, #560]	; (8002a40 <HAL_TIM_PeriodElapsedCallback+0x1168>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4618      	mov	r0, r3
 8002812:	f7fd feb9 	bl	8000588 <__aeabi_f2d>
 8002816:	f04f 0200 	mov.w	r2, #0
 800281a:	4b8c      	ldr	r3, [pc, #560]	; (8002a4c <HAL_TIM_PeriodElapsedCallback+0x1174>)
 800281c:	f7fe f836 	bl	800088c <__aeabi_ddiv>
 8002820:	4602      	mov	r2, r0
 8002822:	460b      	mov	r3, r1
 8002824:	4610      	mov	r0, r2
 8002826:	4619      	mov	r1, r3
 8002828:	a373      	add	r3, pc, #460	; (adr r3, 80029f8 <HAL_TIM_PeriodElapsedCallback+0x1120>)
 800282a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800282e:	f7fd ff03 	bl	8000638 <__aeabi_dmul>
 8002832:	4602      	mov	r2, r0
 8002834:	460b      	mov	r3, r1
 8002836:	4610      	mov	r0, r2
 8002838:	4619      	mov	r1, r3
 800283a:	f04f 0200 	mov.w	r2, #0
 800283e:	4b84      	ldr	r3, [pc, #528]	; (8002a50 <HAL_TIM_PeriodElapsedCallback+0x1178>)
 8002840:	f7fd fd42 	bl	80002c8 <__aeabi_dsub>
 8002844:	4602      	mov	r2, r0
 8002846:	460b      	mov	r3, r1
 8002848:	4610      	mov	r0, r2
 800284a:	4619      	mov	r1, r3
 800284c:	f04f 0200 	mov.w	r2, #0
 8002850:	4b80      	ldr	r3, [pc, #512]	; (8002a54 <HAL_TIM_PeriodElapsedCallback+0x117c>)
 8002852:	f7fd fef1 	bl	8000638 <__aeabi_dmul>
 8002856:	4602      	mov	r2, r0
 8002858:	460b      	mov	r3, r1
 800285a:	4610      	mov	r0, r2
 800285c:	4619      	mov	r1, r3
 800285e:	a368      	add	r3, pc, #416	; (adr r3, 8002a00 <HAL_TIM_PeriodElapsedCallback+0x1128>)
 8002860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002864:	f7fd fee8 	bl	8000638 <__aeabi_dmul>
 8002868:	4602      	mov	r2, r0
 800286a:	460b      	mov	r3, r1
 800286c:	4610      	mov	r0, r2
 800286e:	4619      	mov	r1, r3
 8002870:	f04f 0200 	mov.w	r2, #0
 8002874:	4b78      	ldr	r3, [pc, #480]	; (8002a58 <HAL_TIM_PeriodElapsedCallback+0x1180>)
 8002876:	f7fe f809 	bl	800088c <__aeabi_ddiv>
 800287a:	4602      	mov	r2, r0
 800287c:	460b      	mov	r3, r1
 800287e:	4610      	mov	r0, r2
 8002880:	4619      	mov	r1, r3
 8002882:	f7fe f9d1 	bl	8000c28 <__aeabi_d2f>
 8002886:	4603      	mov	r3, r0
 8002888:	4a74      	ldr	r2, [pc, #464]	; (8002a5c <HAL_TIM_PeriodElapsedCallback+0x1184>)
 800288a:	6013      	str	r3, [r2, #0]
	        c = -((float)in2-2224.0)*0.008;                        //torque read from POT[Nm]
 800288c:	4b6e      	ldr	r3, [pc, #440]	; (8002a48 <HAL_TIM_PeriodElapsedCallback+0x1170>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4618      	mov	r0, r3
 8002892:	f7fd fe79 	bl	8000588 <__aeabi_f2d>
 8002896:	a35c      	add	r3, pc, #368	; (adr r3, 8002a08 <HAL_TIM_PeriodElapsedCallback+0x1130>)
 8002898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800289c:	f7fd fd14 	bl	80002c8 <__aeabi_dsub>
 80028a0:	4602      	mov	r2, r0
 80028a2:	460b      	mov	r3, r1
 80028a4:	613a      	str	r2, [r7, #16]
 80028a6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80028aa:	617b      	str	r3, [r7, #20]
 80028ac:	a358      	add	r3, pc, #352	; (adr r3, 8002a10 <HAL_TIM_PeriodElapsedCallback+0x1138>)
 80028ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028b2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80028b6:	f7fd febf 	bl	8000638 <__aeabi_dmul>
 80028ba:	4602      	mov	r2, r0
 80028bc:	460b      	mov	r3, r1
 80028be:	4610      	mov	r0, r2
 80028c0:	4619      	mov	r1, r3
 80028c2:	f7fe f9b1 	bl	8000c28 <__aeabi_d2f>
 80028c6:	4603      	mov	r3, r0
 80028c8:	4a65      	ldr	r2, [pc, #404]	; (8002a60 <HAL_TIM_PeriodElapsedCallback+0x1188>)
 80028ca:	6013      	str	r3, [r2, #0]
	       if((c>=cmax)||(c<=-1.0*cmax)) {HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);} //limit torque
 80028cc:	4b64      	ldr	r3, [pc, #400]	; (8002a60 <HAL_TIM_PeriodElapsedCallback+0x1188>)
 80028ce:	ed93 7a00 	vldr	s14, [r3]
 80028d2:	4b64      	ldr	r3, [pc, #400]	; (8002a64 <HAL_TIM_PeriodElapsedCallback+0x118c>)
 80028d4:	edd3 7a00 	vldr	s15, [r3]
 80028d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028e0:	da1a      	bge.n	8002918 <HAL_TIM_PeriodElapsedCallback+0x1040>
 80028e2:	4b5f      	ldr	r3, [pc, #380]	; (8002a60 <HAL_TIM_PeriodElapsedCallback+0x1188>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7fd fe4e 	bl	8000588 <__aeabi_f2d>
 80028ec:	4604      	mov	r4, r0
 80028ee:	460d      	mov	r5, r1
 80028f0:	4b5c      	ldr	r3, [pc, #368]	; (8002a64 <HAL_TIM_PeriodElapsedCallback+0x118c>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7fd fe47 	bl	8000588 <__aeabi_f2d>
 80028fa:	4602      	mov	r2, r0
 80028fc:	460b      	mov	r3, r1
 80028fe:	60ba      	str	r2, [r7, #8]
 8002900:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002904:	60fb      	str	r3, [r7, #12]
 8002906:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800290a:	4620      	mov	r0, r4
 800290c:	4629      	mov	r1, r5
 800290e:	f7fe f90f 	bl	8000b30 <__aeabi_dcmple>
 8002912:	4603      	mov	r3, r0
 8002914:	2b00      	cmp	r3, #0
 8002916:	d004      	beq.n	8002922 <HAL_TIM_PeriodElapsedCallback+0x104a>
 8002918:	2201      	movs	r2, #1
 800291a:	2180      	movs	r1, #128	; 0x80
 800291c:	4852      	ldr	r0, [pc, #328]	; (8002a68 <HAL_TIM_PeriodElapsedCallback+0x1190>)
 800291e:	f001 fc75 	bl	800420c <HAL_GPIO_WritePin>
            cr = 0.0;   //static reference
 8002922:	4b52      	ldr	r3, [pc, #328]	; (8002a6c <HAL_TIM_PeriodElapsedCallback+0x1194>)
 8002924:	f04f 0200 	mov.w	r2, #0
 8002928:	601a      	str	r2, [r3, #0]
            err = cr-c;
 800292a:	4b50      	ldr	r3, [pc, #320]	; (8002a6c <HAL_TIM_PeriodElapsedCallback+0x1194>)
 800292c:	ed93 7a00 	vldr	s14, [r3]
 8002930:	4b4b      	ldr	r3, [pc, #300]	; (8002a60 <HAL_TIM_PeriodElapsedCallback+0x1188>)
 8002932:	edd3 7a00 	vldr	s15, [r3]
 8002936:	ee77 7a67 	vsub.f32	s15, s14, s15
 800293a:	4b4d      	ldr	r3, [pc, #308]	; (8002a70 <HAL_TIM_PeriodElapsedCallback+0x1198>)
 800293c:	edc3 7a00 	vstr	s15, [r3]
            derraux = (err-preverr)*fc; //torque error derivative
 8002940:	4b4b      	ldr	r3, [pc, #300]	; (8002a70 <HAL_TIM_PeriodElapsedCallback+0x1198>)
 8002942:	ed93 7a00 	vldr	s14, [r3]
 8002946:	4b4b      	ldr	r3, [pc, #300]	; (8002a74 <HAL_TIM_PeriodElapsedCallback+0x119c>)
 8002948:	edd3 7a00 	vldr	s15, [r3]
 800294c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002950:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8002a78 <HAL_TIM_PeriodElapsedCallback+0x11a0>
 8002954:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002958:	4b48      	ldr	r3, [pc, #288]	; (8002a7c <HAL_TIM_PeriodElapsedCallback+0x11a4>)
 800295a:	edc3 7a00 	vstr	s15, [r3]
            derr = derraux*alphaderr + (1-alphaderr)*derr;
 800295e:	4b47      	ldr	r3, [pc, #284]	; (8002a7c <HAL_TIM_PeriodElapsedCallback+0x11a4>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4618      	mov	r0, r3
 8002964:	f7fd fe10 	bl	8000588 <__aeabi_f2d>
 8002968:	a32b      	add	r3, pc, #172	; (adr r3, 8002a18 <HAL_TIM_PeriodElapsedCallback+0x1140>)
 800296a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800296e:	f7fd fe63 	bl	8000638 <__aeabi_dmul>
 8002972:	4602      	mov	r2, r0
 8002974:	460b      	mov	r3, r1
 8002976:	4614      	mov	r4, r2
 8002978:	461d      	mov	r5, r3
 800297a:	4b41      	ldr	r3, [pc, #260]	; (8002a80 <HAL_TIM_PeriodElapsedCallback+0x11a8>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4618      	mov	r0, r3
 8002980:	f7fd fe02 	bl	8000588 <__aeabi_f2d>
 8002984:	a326      	add	r3, pc, #152	; (adr r3, 8002a20 <HAL_TIM_PeriodElapsedCallback+0x1148>)
 8002986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800298a:	f7fd fe55 	bl	8000638 <__aeabi_dmul>
 800298e:	4602      	mov	r2, r0
 8002990:	460b      	mov	r3, r1
 8002992:	4620      	mov	r0, r4
 8002994:	4629      	mov	r1, r5
 8002996:	f7fd fc99 	bl	80002cc <__adddf3>
 800299a:	4602      	mov	r2, r0
 800299c:	460b      	mov	r3, r1
 800299e:	4610      	mov	r0, r2
 80029a0:	4619      	mov	r1, r3
 80029a2:	f7fe f941 	bl	8000c28 <__aeabi_d2f>
 80029a6:	4603      	mov	r3, r0
 80029a8:	4a35      	ldr	r2, [pc, #212]	; (8002a80 <HAL_TIM_PeriodElapsedCallback+0x11a8>)
 80029aa:	6013      	str	r3, [r2, #0]
            preverr = err;
 80029ac:	4b30      	ldr	r3, [pc, #192]	; (8002a70 <HAL_TIM_PeriodElapsedCallback+0x1198>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a30      	ldr	r2, [pc, #192]	; (8002a74 <HAL_TIM_PeriodElapsedCallback+0x119c>)
 80029b2:	6013      	str	r3, [r2, #0]
            if((err<0.2)&&(err>-0.2)) {v=0.0;}  //error dead band
 80029b4:	4b2e      	ldr	r3, [pc, #184]	; (8002a70 <HAL_TIM_PeriodElapsedCallback+0x1198>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4618      	mov	r0, r3
 80029ba:	f7fd fde5 	bl	8000588 <__aeabi_f2d>
 80029be:	a316      	add	r3, pc, #88	; (adr r3, 8002a18 <HAL_TIM_PeriodElapsedCallback+0x1140>)
 80029c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c4:	f7fe f8aa 	bl	8000b1c <__aeabi_dcmplt>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d067      	beq.n	8002a9e <HAL_TIM_PeriodElapsedCallback+0x11c6>
 80029ce:	4b28      	ldr	r3, [pc, #160]	; (8002a70 <HAL_TIM_PeriodElapsedCallback+0x1198>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7fd fdd8 	bl	8000588 <__aeabi_f2d>
 80029d8:	e054      	b.n	8002a84 <HAL_TIM_PeriodElapsedCallback+0x11ac>
 80029da:	bf00      	nop
 80029dc:	f3af 8000 	nop.w
 80029e0:	f01b866e 	.word	0xf01b866e
 80029e4:	400921f9 	.word	0x400921f9
 80029e8:	9999999a 	.word	0x9999999a
 80029ec:	3fa99999 	.word	0x3fa99999
 80029f0:	66666666 	.word	0x66666666
 80029f4:	3fee6666 	.word	0x3fee6666
 80029f8:	66666666 	.word	0x66666666
 80029fc:	400a6666 	.word	0x400a6666
 8002a00:	9999999a 	.word	0x9999999a
 8002a04:	40169999 	.word	0x40169999
 8002a08:	00000000 	.word	0x00000000
 8002a0c:	40a16000 	.word	0x40a16000
 8002a10:	d2f1a9fc 	.word	0xd2f1a9fc
 8002a14:	3f80624d 	.word	0x3f80624d
 8002a18:	9999999a 	.word	0x9999999a
 8002a1c:	3fc99999 	.word	0x3fc99999
 8002a20:	9999999a 	.word	0x9999999a
 8002a24:	3fe99999 	.word	0x3fe99999
 8002a28:	20000238 	.word	0x20000238
 8002a2c:	200002a8 	.word	0x200002a8
 8002a30:	40af4000 	.word	0x40af4000
 8002a34:	402e0000 	.word	0x402e0000
 8002a38:	200002ac 	.word	0x200002ac
 8002a3c:	20000378 	.word	0x20000378
 8002a40:	200002a0 	.word	0x200002a0
 8002a44:	20000308 	.word	0x20000308
 8002a48:	20000374 	.word	0x20000374
 8002a4c:	40b00000 	.word	0x40b00000
 8002a50:	40040000 	.word	0x40040000
 8002a54:	40100000 	.word	0x40100000
 8002a58:	40140000 	.word	0x40140000
 8002a5c:	2000029c 	.word	0x2000029c
 8002a60:	2000037c 	.word	0x2000037c
 8002a64:	2000001c 	.word	0x2000001c
 8002a68:	40020000 	.word	0x40020000
 8002a6c:	2000030c 	.word	0x2000030c
 8002a70:	200003ac 	.word	0x200003ac
 8002a74:	20000310 	.word	0x20000310
 8002a78:	447a0000 	.word	0x447a0000
 8002a7c:	20000298 	.word	0x20000298
 8002a80:	20000394 	.word	0x20000394
 8002a84:	a381      	add	r3, pc, #516	; (adr r3, 8002c8c <HAL_TIM_PeriodElapsedCallback+0x13b4>)
 8002a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a8a:	f7fe f865 	bl	8000b58 <__aeabi_dcmpgt>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d004      	beq.n	8002a9e <HAL_TIM_PeriodElapsedCallback+0x11c6>
 8002a94:	4b70      	ldr	r3, [pc, #448]	; (8002c58 <HAL_TIM_PeriodElapsedCallback+0x1380>)
 8002a96:	f04f 0200 	mov.w	r2, #0
 8002a9a:	601a      	str	r2, [r3, #0]
 8002a9c:	e014      	b.n	8002ac8 <HAL_TIM_PeriodElapsedCallback+0x11f0>
            else {v = kp*err + kd*derr;}     //speed in rad/s at motor side (x DOF)
 8002a9e:	4b6f      	ldr	r3, [pc, #444]	; (8002c5c <HAL_TIM_PeriodElapsedCallback+0x1384>)
 8002aa0:	ed93 7a00 	vldr	s14, [r3]
 8002aa4:	4b6e      	ldr	r3, [pc, #440]	; (8002c60 <HAL_TIM_PeriodElapsedCallback+0x1388>)
 8002aa6:	edd3 7a00 	vldr	s15, [r3]
 8002aaa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002aae:	4b6d      	ldr	r3, [pc, #436]	; (8002c64 <HAL_TIM_PeriodElapsedCallback+0x138c>)
 8002ab0:	edd3 6a00 	vldr	s13, [r3]
 8002ab4:	4b6c      	ldr	r3, [pc, #432]	; (8002c68 <HAL_TIM_PeriodElapsedCallback+0x1390>)
 8002ab6:	edd3 7a00 	vldr	s15, [r3]
 8002aba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002abe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ac2:	4b65      	ldr	r3, [pc, #404]	; (8002c58 <HAL_TIM_PeriodElapsedCallback+0x1380>)
 8002ac4:	edc3 7a00 	vstr	s15, [r3]
            if(v>=vmax) {v = vmax;}                         //to deal with saturation
 8002ac8:	4b63      	ldr	r3, [pc, #396]	; (8002c58 <HAL_TIM_PeriodElapsedCallback+0x1380>)
 8002aca:	ed93 7a00 	vldr	s14, [r3]
 8002ace:	4b67      	ldr	r3, [pc, #412]	; (8002c6c <HAL_TIM_PeriodElapsedCallback+0x1394>)
 8002ad0:	edd3 7a00 	vldr	s15, [r3]
 8002ad4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002adc:	db04      	blt.n	8002ae8 <HAL_TIM_PeriodElapsedCallback+0x1210>
 8002ade:	4b63      	ldr	r3, [pc, #396]	; (8002c6c <HAL_TIM_PeriodElapsedCallback+0x1394>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a5d      	ldr	r2, [pc, #372]	; (8002c58 <HAL_TIM_PeriodElapsedCallback+0x1380>)
 8002ae4:	6013      	str	r3, [r2, #0]
 8002ae6:	e057      	b.n	8002b98 <HAL_TIM_PeriodElapsedCallback+0x12c0>
            else if(v<=-1.0*vmax) {v=-1.0*vmax;}            //to deal with saturation
 8002ae8:	4b5b      	ldr	r3, [pc, #364]	; (8002c58 <HAL_TIM_PeriodElapsedCallback+0x1380>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7fd fd4b 	bl	8000588 <__aeabi_f2d>
 8002af2:	4604      	mov	r4, r0
 8002af4:	460d      	mov	r5, r1
 8002af6:	4b5d      	ldr	r3, [pc, #372]	; (8002c6c <HAL_TIM_PeriodElapsedCallback+0x1394>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4618      	mov	r0, r3
 8002afc:	f7fd fd44 	bl	8000588 <__aeabi_f2d>
 8002b00:	4602      	mov	r2, r0
 8002b02:	460b      	mov	r3, r1
 8002b04:	603a      	str	r2, [r7, #0]
 8002b06:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002b0a:	607b      	str	r3, [r7, #4]
 8002b0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002b10:	4620      	mov	r0, r4
 8002b12:	4629      	mov	r1, r5
 8002b14:	f7fe f80c 	bl	8000b30 <__aeabi_dcmple>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d013      	beq.n	8002b46 <HAL_TIM_PeriodElapsedCallback+0x126e>
 8002b1e:	4b53      	ldr	r3, [pc, #332]	; (8002c6c <HAL_TIM_PeriodElapsedCallback+0x1394>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f7fd fd30 	bl	8000588 <__aeabi_f2d>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	4610      	mov	r0, r2
 8002b2e:	4619      	mov	r1, r3
 8002b30:	f7fe f87a 	bl	8000c28 <__aeabi_d2f>
 8002b34:	4603      	mov	r3, r0
 8002b36:	ee07 3a90 	vmov	s15, r3
 8002b3a:	eef1 7a67 	vneg.f32	s15, s15
 8002b3e:	4b46      	ldr	r3, [pc, #280]	; (8002c58 <HAL_TIM_PeriodElapsedCallback+0x1380>)
 8002b40:	edc3 7a00 	vstr	s15, [r3]
 8002b44:	e028      	b.n	8002b98 <HAL_TIM_PeriodElapsedCallback+0x12c0>
            else if((v>=-1.0*vmin)&&(v<=vmin)) {v = 0.0;}   //to avoid vibrations (speed dead-band)
 8002b46:	4b44      	ldr	r3, [pc, #272]	; (8002c58 <HAL_TIM_PeriodElapsedCallback+0x1380>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7fd fd1c 	bl	8000588 <__aeabi_f2d>
 8002b50:	4604      	mov	r4, r0
 8002b52:	460d      	mov	r5, r1
 8002b54:	4b46      	ldr	r3, [pc, #280]	; (8002c70 <HAL_TIM_PeriodElapsedCallback+0x1398>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f7fd fd15 	bl	8000588 <__aeabi_f2d>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	460b      	mov	r3, r1
 8002b62:	4692      	mov	sl, r2
 8002b64:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 8002b68:	4652      	mov	r2, sl
 8002b6a:	465b      	mov	r3, fp
 8002b6c:	4620      	mov	r0, r4
 8002b6e:	4629      	mov	r1, r5
 8002b70:	f7fd ffe8 	bl	8000b44 <__aeabi_dcmpge>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d00e      	beq.n	8002b98 <HAL_TIM_PeriodElapsedCallback+0x12c0>
 8002b7a:	4b37      	ldr	r3, [pc, #220]	; (8002c58 <HAL_TIM_PeriodElapsedCallback+0x1380>)
 8002b7c:	ed93 7a00 	vldr	s14, [r3]
 8002b80:	4b3b      	ldr	r3, [pc, #236]	; (8002c70 <HAL_TIM_PeriodElapsedCallback+0x1398>)
 8002b82:	edd3 7a00 	vldr	s15, [r3]
 8002b86:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b8e:	d803      	bhi.n	8002b98 <HAL_TIM_PeriodElapsedCallback+0x12c0>
 8002b90:	4b31      	ldr	r3, [pc, #196]	; (8002c58 <HAL_TIM_PeriodElapsedCallback+0x1380>)
 8002b92:	f04f 0200 	mov.w	r2, #0
 8002b96:	601a      	str	r2, [r3, #0]
			dt = 90000000.0/(v/2.0/pi*stepsperrev);
 8002b98:	4b2f      	ldr	r3, [pc, #188]	; (8002c58 <HAL_TIM_PeriodElapsedCallback+0x1380>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7fd fcf3 	bl	8000588 <__aeabi_f2d>
 8002ba2:	f04f 0200 	mov.w	r2, #0
 8002ba6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002baa:	f7fd fe6f 	bl	800088c <__aeabi_ddiv>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	460b      	mov	r3, r1
 8002bb2:	4610      	mov	r0, r2
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	a324      	add	r3, pc, #144	; (adr r3, 8002c48 <HAL_TIM_PeriodElapsedCallback+0x1370>)
 8002bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bbc:	f7fd fe66 	bl	800088c <__aeabi_ddiv>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	460b      	mov	r3, r1
 8002bc4:	4614      	mov	r4, r2
 8002bc6:	461d      	mov	r5, r3
 8002bc8:	4b2a      	ldr	r3, [pc, #168]	; (8002c74 <HAL_TIM_PeriodElapsedCallback+0x139c>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f7fd fcdb 	bl	8000588 <__aeabi_f2d>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	460b      	mov	r3, r1
 8002bd6:	4620      	mov	r0, r4
 8002bd8:	4629      	mov	r1, r5
 8002bda:	f7fd fd2d 	bl	8000638 <__aeabi_dmul>
 8002bde:	4602      	mov	r2, r0
 8002be0:	460b      	mov	r3, r1
 8002be2:	a11b      	add	r1, pc, #108	; (adr r1, 8002c50 <HAL_TIM_PeriodElapsedCallback+0x1378>)
 8002be4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002be8:	f7fd fe50 	bl	800088c <__aeabi_ddiv>
 8002bec:	4602      	mov	r2, r0
 8002bee:	460b      	mov	r3, r1
 8002bf0:	4610      	mov	r0, r2
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	f7fe f818 	bl	8000c28 <__aeabi_d2f>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	4a1f      	ldr	r2, [pc, #124]	; (8002c78 <HAL_TIM_PeriodElapsedCallback+0x13a0>)
 8002bfc:	6013      	str	r3, [r2, #0]
			kk++;
 8002bfe:	4b1f      	ldr	r3, [pc, #124]	; (8002c7c <HAL_TIM_PeriodElapsedCallback+0x13a4>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	3301      	adds	r3, #1
 8002c04:	4a1d      	ldr	r2, [pc, #116]	; (8002c7c <HAL_TIM_PeriodElapsedCallback+0x13a4>)
 8002c06:	6013      	str	r3, [r2, #0]
			flag++; //flag on the data sending
 8002c08:	4b1d      	ldr	r3, [pc, #116]	; (8002c80 <HAL_TIM_PeriodElapsedCallback+0x13a8>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	4a1c      	ldr	r2, [pc, #112]	; (8002c80 <HAL_TIM_PeriodElapsedCallback+0x13a8>)
 8002c10:	6013      	str	r3, [r2, #0]
			send = 1;
 8002c12:	4b1c      	ldr	r3, [pc, #112]	; (8002c84 <HAL_TIM_PeriodElapsedCallback+0x13ac>)
 8002c14:	2201      	movs	r2, #1
 8002c16:	601a      	str	r2, [r3, #0]
			if(kk>fc*tsamp){send = 0; v = 0;}
 8002c18:	4b18      	ldr	r3, [pc, #96]	; (8002c7c <HAL_TIM_PeriodElapsedCallback+0x13a4>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a1a      	ldr	r2, [pc, #104]	; (8002c88 <HAL_TIM_PeriodElapsedCallback+0x13b0>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	dd0b      	ble.n	8002c3a <HAL_TIM_PeriodElapsedCallback+0x1362>
 8002c22:	4b18      	ldr	r3, [pc, #96]	; (8002c84 <HAL_TIM_PeriodElapsedCallback+0x13ac>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	601a      	str	r2, [r3, #0]
 8002c28:	4b0b      	ldr	r3, [pc, #44]	; (8002c58 <HAL_TIM_PeriodElapsedCallback+0x1380>)
 8002c2a:	f04f 0200 	mov.w	r2, #0
 8002c2e:	601a      	str	r2, [r3, #0]
	break;
 8002c30:	e003      	b.n	8002c3a <HAL_TIM_PeriodElapsedCallback+0x1362>
	break;
 8002c32:	bf00      	nop
 8002c34:	e002      	b.n	8002c3c <HAL_TIM_PeriodElapsedCallback+0x1364>
	break;
 8002c36:	bf00      	nop
 8002c38:	e000      	b.n	8002c3c <HAL_TIM_PeriodElapsedCallback+0x1364>
	break;
 8002c3a:	bf00      	nop
}
 8002c3c:	bf00      	nop
 8002c3e:	3740      	adds	r7, #64	; 0x40
 8002c40:	46bd      	mov	sp, r7
 8002c42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c46:	bf00      	nop
 8002c48:	f01b866e 	.word	0xf01b866e
 8002c4c:	400921f9 	.word	0x400921f9
 8002c50:	00000000 	.word	0x00000000
 8002c54:	4195752a 	.word	0x4195752a
 8002c58:	20000380 	.word	0x20000380
 8002c5c:	20000010 	.word	0x20000010
 8002c60:	200003ac 	.word	0x200003ac
 8002c64:	20000014 	.word	0x20000014
 8002c68:	20000394 	.word	0x20000394
 8002c6c:	20000004 	.word	0x20000004
 8002c70:	2000021c 	.word	0x2000021c
 8002c74:	20000008 	.word	0x20000008
 8002c78:	20000000 	.word	0x20000000
 8002c7c:	20000440 	.word	0x20000440
 8002c80:	200002a4 	.word	0x200002a4
 8002c84:	200002b8 	.word	0x200002b8
 8002c88:	0001d4c0 	.word	0x0001d4c0
 8002c8c:	9999999a 	.word	0x9999999a
 8002c90:	bfc99999 	.word	0xbfc99999

08002c94 <runSpeed>:

void runSpeed(float dt)     //function to take (half) a step
{
 8002c94:	b5b0      	push	{r4, r5, r7, lr}
 8002c96:	b082      	sub	sp, #8
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	ed87 0a01 	vstr	s0, [r7, #4]
	        a = __HAL_TIM_GET_COUNTER(&htim3);
 8002c9e:	4b51      	ldr	r3, [pc, #324]	; (8002de4 <runSpeed+0x150>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca4:	ee07 3a90 	vmov	s15, r3
 8002ca8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cac:	4b4e      	ldr	r3, [pc, #312]	; (8002de8 <runSpeed+0x154>)
 8002cae:	edc3 7a00 	vstr	s15, [r3]
	        if (a<preva) {ii++;}
 8002cb2:	4b4d      	ldr	r3, [pc, #308]	; (8002de8 <runSpeed+0x154>)
 8002cb4:	ed93 7a00 	vldr	s14, [r3]
 8002cb8:	4b4c      	ldr	r3, [pc, #304]	; (8002dec <runSpeed+0x158>)
 8002cba:	edd3 7a00 	vldr	s15, [r3]
 8002cbe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002cc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cc6:	d508      	bpl.n	8002cda <runSpeed+0x46>
 8002cc8:	4b49      	ldr	r3, [pc, #292]	; (8002df0 <runSpeed+0x15c>)
 8002cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cce:	1c50      	adds	r0, r2, #1
 8002cd0:	f143 0100 	adc.w	r1, r3, #0
 8002cd4:	4b46      	ldr	r3, [pc, #280]	; (8002df0 <runSpeed+0x15c>)
 8002cd6:	e9c3 0100 	strd	r0, r1, [r3]

	        aa = 65536*ii + a;
 8002cda:	4b45      	ldr	r3, [pc, #276]	; (8002df0 <runSpeed+0x15c>)
 8002cdc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002ce0:	f04f 0200 	mov.w	r2, #0
 8002ce4:	f04f 0300 	mov.w	r3, #0
 8002ce8:	040b      	lsls	r3, r1, #16
 8002cea:	ea43 4310 	orr.w	r3, r3, r0, lsr #16
 8002cee:	0402      	lsls	r2, r0, #16
 8002cf0:	4610      	mov	r0, r2
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	f7fe f8b0 	bl	8000e58 <__aeabi_ul2f>
 8002cf8:	ee07 0a10 	vmov	s14, r0
 8002cfc:	4b3a      	ldr	r3, [pc, #232]	; (8002de8 <runSpeed+0x154>)
 8002cfe:	edd3 7a00 	vldr	s15, [r3]
 8002d02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d06:	ee17 0a90 	vmov	r0, s15
 8002d0a:	f7fe f91b 	bl	8000f44 <__aeabi_f2ulz>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	460b      	mov	r3, r1
 8002d12:	4938      	ldr	r1, [pc, #224]	; (8002df4 <runSpeed+0x160>)
 8002d14:	e9c1 2300 	strd	r2, r3, [r1]
	        preva = a;
 8002d18:	4b33      	ldr	r3, [pc, #204]	; (8002de8 <runSpeed+0x154>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a33      	ldr	r2, [pc, #204]	; (8002dec <runSpeed+0x158>)
 8002d1e:	6013      	str	r3, [r2, #0]
		  	delta = aa-b;                        //time since last (half) step
 8002d20:	4b34      	ldr	r3, [pc, #208]	; (8002df4 <runSpeed+0x160>)
 8002d22:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d26:	4b34      	ldr	r3, [pc, #208]	; (8002df8 <runSpeed+0x164>)
 8002d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d2c:	1a84      	subs	r4, r0, r2
 8002d2e:	eb61 0503 	sbc.w	r5, r1, r3
 8002d32:	4620      	mov	r0, r4
 8002d34:	4629      	mov	r1, r5
 8002d36:	f7fe f88f 	bl	8000e58 <__aeabi_ul2f>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	4a2f      	ldr	r2, [pc, #188]	; (8002dfc <runSpeed+0x168>)
 8002d3e:	6013      	str	r3, [r2, #0]

		  	if (dt<0.0){HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET); dt = -1.0*dt; inc = -0.5;}
 8002d40:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d44:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d4c:	d519      	bpl.n	8002d82 <runSpeed+0xee>
 8002d4e:	2201      	movs	r2, #1
 8002d50:	2140      	movs	r1, #64	; 0x40
 8002d52:	482b      	ldr	r0, [pc, #172]	; (8002e00 <runSpeed+0x16c>)
 8002d54:	f001 fa5a 	bl	800420c <HAL_GPIO_WritePin>
 8002d58:	6878      	ldr	r0, [r7, #4]
 8002d5a:	f7fd fc15 	bl	8000588 <__aeabi_f2d>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	460b      	mov	r3, r1
 8002d62:	4610      	mov	r0, r2
 8002d64:	4619      	mov	r1, r3
 8002d66:	f7fd ff5f 	bl	8000c28 <__aeabi_d2f>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	ee07 3a90 	vmov	s15, r3
 8002d70:	eef1 7a67 	vneg.f32	s15, s15
 8002d74:	edc7 7a01 	vstr	s15, [r7, #4]
 8002d78:	4b22      	ldr	r3, [pc, #136]	; (8002e04 <runSpeed+0x170>)
 8002d7a:	f04f 423f 	mov.w	r2, #3204448256	; 0xbf000000
 8002d7e:	601a      	str	r2, [r3, #0]
 8002d80:	e008      	b.n	8002d94 <runSpeed+0x100>
		  	else{HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET); inc = 0.5;}
 8002d82:	2200      	movs	r2, #0
 8002d84:	2140      	movs	r1, #64	; 0x40
 8002d86:	481e      	ldr	r0, [pc, #120]	; (8002e00 <runSpeed+0x16c>)
 8002d88:	f001 fa40 	bl	800420c <HAL_GPIO_WritePin>
 8002d8c:	4b1d      	ldr	r3, [pc, #116]	; (8002e04 <runSpeed+0x170>)
 8002d8e:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002d92:	601a      	str	r2, [r3, #0]

		  	  	   	if (delta >= dt/2.0)
 8002d94:	4b19      	ldr	r3, [pc, #100]	; (8002dfc <runSpeed+0x168>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f7fd fbf5 	bl	8000588 <__aeabi_f2d>
 8002d9e:	4604      	mov	r4, r0
 8002da0:	460d      	mov	r5, r1
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f7fd fbf0 	bl	8000588 <__aeabi_f2d>
 8002da8:	f04f 0200 	mov.w	r2, #0
 8002dac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002db0:	f7fd fd6c 	bl	800088c <__aeabi_ddiv>
 8002db4:	4602      	mov	r2, r0
 8002db6:	460b      	mov	r3, r1
 8002db8:	4620      	mov	r0, r4
 8002dba:	4629      	mov	r1, r5
 8002dbc:	f7fd fec2 	bl	8000b44 <__aeabi_dcmpge>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d100      	bne.n	8002dc8 <runSpeed+0x134>
		  	  	   	    b = aa;
		  	  	   	    //xsteps = xsteps + inc;            //update position estimated with steps
		  	  	   	}


}
 8002dc6:	e009      	b.n	8002ddc <runSpeed+0x148>
		  	  	   		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);    //take (half) a step if it is due
 8002dc8:	2120      	movs	r1, #32
 8002dca:	480d      	ldr	r0, [pc, #52]	; (8002e00 <runSpeed+0x16c>)
 8002dcc:	f001 fa37 	bl	800423e <HAL_GPIO_TogglePin>
		  	  	   	    b = aa;
 8002dd0:	4b08      	ldr	r3, [pc, #32]	; (8002df4 <runSpeed+0x160>)
 8002dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dd6:	4908      	ldr	r1, [pc, #32]	; (8002df8 <runSpeed+0x164>)
 8002dd8:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002ddc:	bf00      	nop
 8002dde:	3708      	adds	r7, #8
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bdb0      	pop	{r4, r5, r7, pc}
 8002de4:	200002c0 	.word	0x200002c0
 8002de8:	20000488 	.word	0x20000488
 8002dec:	200003a8 	.word	0x200003a8
 8002df0:	200003a0 	.word	0x200003a0
 8002df4:	20000318 	.word	0x20000318
 8002df8:	20000240 	.word	0x20000240
 8002dfc:	200003f8 	.word	0x200003f8
 8002e00:	40020000 	.word	0x40020000
 8002e04:	20000404 	.word	0x20000404

08002e08 <ADC_Select_CH0>:

void ADC_Select_CH0 (void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b084      	sub	sp, #16
 8002e0c:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8002e0e:	463b      	mov	r3, r7
 8002e10:	2200      	movs	r2, #0
 8002e12:	601a      	str	r2, [r3, #0]
 8002e14:	605a      	str	r2, [r3, #4]
 8002e16:	609a      	str	r2, [r3, #8]
 8002e18:	60da      	str	r2, [r3, #12]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_0;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8002e22:	2302      	movs	r3, #2
 8002e24:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002e26:	463b      	mov	r3, r7
 8002e28:	4619      	mov	r1, r3
 8002e2a:	4806      	ldr	r0, [pc, #24]	; (8002e44 <ADC_Select_CH0+0x3c>)
 8002e2c:	f000 fd02 	bl	8003834 <HAL_ADC_ConfigChannel>
 8002e30:	4603      	mov	r3, r0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d001      	beq.n	8002e3a <ADC_Select_CH0+0x32>
	  {
	    Error_Handler();
 8002e36:	f000 f827 	bl	8002e88 <Error_Handler>
	  }
}
 8002e3a:	bf00      	nop
 8002e3c:	3710      	adds	r7, #16
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	20000324 	.word	0x20000324

08002e48 <ADC_Select_CH1>:

void ADC_Select_CH1 (void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8002e4e:	463b      	mov	r3, r7
 8002e50:	2200      	movs	r2, #0
 8002e52:	601a      	str	r2, [r3, #0]
 8002e54:	605a      	str	r2, [r3, #4]
 8002e56:	609a      	str	r2, [r3, #8]
 8002e58:	60da      	str	r2, [r3, #12]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_1;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8002e62:	2304      	movs	r3, #4
 8002e64:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002e66:	463b      	mov	r3, r7
 8002e68:	4619      	mov	r1, r3
 8002e6a:	4806      	ldr	r0, [pc, #24]	; (8002e84 <ADC_Select_CH1+0x3c>)
 8002e6c:	f000 fce2 	bl	8003834 <HAL_ADC_ConfigChannel>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d001      	beq.n	8002e7a <ADC_Select_CH1+0x32>
	  {
	    Error_Handler();
 8002e76:	f000 f807 	bl	8002e88 <Error_Handler>
	  }
}
 8002e7a:	bf00      	nop
 8002e7c:	3710      	adds	r7, #16
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	20000324 	.word	0x20000324

08002e88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e8c:	b672      	cpsid	i
}
 8002e8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e90:	e7fe      	b.n	8002e90 <Error_Handler+0x8>
	...

08002e94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b083      	sub	sp, #12
 8002e98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	607b      	str	r3, [r7, #4]
 8002e9e:	4b10      	ldr	r3, [pc, #64]	; (8002ee0 <HAL_MspInit+0x4c>)
 8002ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea2:	4a0f      	ldr	r2, [pc, #60]	; (8002ee0 <HAL_MspInit+0x4c>)
 8002ea4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ea8:	6453      	str	r3, [r2, #68]	; 0x44
 8002eaa:	4b0d      	ldr	r3, [pc, #52]	; (8002ee0 <HAL_MspInit+0x4c>)
 8002eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002eb2:	607b      	str	r3, [r7, #4]
 8002eb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	603b      	str	r3, [r7, #0]
 8002eba:	4b09      	ldr	r3, [pc, #36]	; (8002ee0 <HAL_MspInit+0x4c>)
 8002ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ebe:	4a08      	ldr	r2, [pc, #32]	; (8002ee0 <HAL_MspInit+0x4c>)
 8002ec0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ec4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ec6:	4b06      	ldr	r3, [pc, #24]	; (8002ee0 <HAL_MspInit+0x4c>)
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ece:	603b      	str	r3, [r7, #0]
 8002ed0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ed2:	bf00      	nop
 8002ed4:	370c      	adds	r7, #12
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	40023800 	.word	0x40023800

08002ee4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b08a      	sub	sp, #40	; 0x28
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eec:	f107 0314 	add.w	r3, r7, #20
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	601a      	str	r2, [r3, #0]
 8002ef4:	605a      	str	r2, [r3, #4]
 8002ef6:	609a      	str	r2, [r3, #8]
 8002ef8:	60da      	str	r2, [r3, #12]
 8002efa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a17      	ldr	r2, [pc, #92]	; (8002f60 <HAL_ADC_MspInit+0x7c>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d127      	bne.n	8002f56 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002f06:	2300      	movs	r3, #0
 8002f08:	613b      	str	r3, [r7, #16]
 8002f0a:	4b16      	ldr	r3, [pc, #88]	; (8002f64 <HAL_ADC_MspInit+0x80>)
 8002f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f0e:	4a15      	ldr	r2, [pc, #84]	; (8002f64 <HAL_ADC_MspInit+0x80>)
 8002f10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f14:	6453      	str	r3, [r2, #68]	; 0x44
 8002f16:	4b13      	ldr	r3, [pc, #76]	; (8002f64 <HAL_ADC_MspInit+0x80>)
 8002f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f1e:	613b      	str	r3, [r7, #16]
 8002f20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f22:	2300      	movs	r3, #0
 8002f24:	60fb      	str	r3, [r7, #12]
 8002f26:	4b0f      	ldr	r3, [pc, #60]	; (8002f64 <HAL_ADC_MspInit+0x80>)
 8002f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f2a:	4a0e      	ldr	r2, [pc, #56]	; (8002f64 <HAL_ADC_MspInit+0x80>)
 8002f2c:	f043 0301 	orr.w	r3, r3, #1
 8002f30:	6313      	str	r3, [r2, #48]	; 0x30
 8002f32:	4b0c      	ldr	r3, [pc, #48]	; (8002f64 <HAL_ADC_MspInit+0x80>)
 8002f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	60fb      	str	r3, [r7, #12]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f42:	2303      	movs	r3, #3
 8002f44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f46:	2300      	movs	r3, #0
 8002f48:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f4a:	f107 0314 	add.w	r3, r7, #20
 8002f4e:	4619      	mov	r1, r3
 8002f50:	4805      	ldr	r0, [pc, #20]	; (8002f68 <HAL_ADC_MspInit+0x84>)
 8002f52:	f000 ffaf 	bl	8003eb4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002f56:	bf00      	nop
 8002f58:	3728      	adds	r7, #40	; 0x28
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	40012000 	.word	0x40012000
 8002f64:	40023800 	.word	0x40023800
 8002f68:	40020000 	.word	0x40020000

08002f6c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b08a      	sub	sp, #40	; 0x28
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f74:	f107 0314 	add.w	r3, r7, #20
 8002f78:	2200      	movs	r2, #0
 8002f7a:	601a      	str	r2, [r3, #0]
 8002f7c:	605a      	str	r2, [r3, #4]
 8002f7e:	609a      	str	r2, [r3, #8]
 8002f80:	60da      	str	r2, [r3, #12]
 8002f82:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a1d      	ldr	r2, [pc, #116]	; (8003000 <HAL_TIM_Encoder_MspInit+0x94>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d134      	bne.n	8002ff8 <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f8e:	2300      	movs	r3, #0
 8002f90:	613b      	str	r3, [r7, #16]
 8002f92:	4b1c      	ldr	r3, [pc, #112]	; (8003004 <HAL_TIM_Encoder_MspInit+0x98>)
 8002f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f96:	4a1b      	ldr	r2, [pc, #108]	; (8003004 <HAL_TIM_Encoder_MspInit+0x98>)
 8002f98:	f043 0301 	orr.w	r3, r3, #1
 8002f9c:	6453      	str	r3, [r2, #68]	; 0x44
 8002f9e:	4b19      	ldr	r3, [pc, #100]	; (8003004 <HAL_TIM_Encoder_MspInit+0x98>)
 8002fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	613b      	str	r3, [r7, #16]
 8002fa8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002faa:	2300      	movs	r3, #0
 8002fac:	60fb      	str	r3, [r7, #12]
 8002fae:	4b15      	ldr	r3, [pc, #84]	; (8003004 <HAL_TIM_Encoder_MspInit+0x98>)
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb2:	4a14      	ldr	r2, [pc, #80]	; (8003004 <HAL_TIM_Encoder_MspInit+0x98>)
 8002fb4:	f043 0301 	orr.w	r3, r3, #1
 8002fb8:	6313      	str	r3, [r2, #48]	; 0x30
 8002fba:	4b12      	ldr	r3, [pc, #72]	; (8003004 <HAL_TIM_Encoder_MspInit+0x98>)
 8002fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fbe:	f003 0301 	and.w	r3, r3, #1
 8002fc2:	60fb      	str	r3, [r7, #12]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002fc6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002fca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fcc:	2302      	movs	r3, #2
 8002fce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fdc:	f107 0314 	add.w	r3, r7, #20
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	4809      	ldr	r0, [pc, #36]	; (8003008 <HAL_TIM_Encoder_MspInit+0x9c>)
 8002fe4:	f000 ff66 	bl	8003eb4 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002fe8:	2200      	movs	r2, #0
 8002fea:	2100      	movs	r1, #0
 8002fec:	2019      	movs	r0, #25
 8002fee:	f000 ff2a 	bl	8003e46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002ff2:	2019      	movs	r0, #25
 8002ff4:	f000 ff43 	bl	8003e7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002ff8:	bf00      	nop
 8002ffa:	3728      	adds	r7, #40	; 0x28
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	40010000 	.word	0x40010000
 8003004:	40023800 	.word	0x40023800
 8003008:	40020000 	.word	0x40020000

0800300c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a18      	ldr	r2, [pc, #96]	; (800307c <HAL_TIM_Base_MspInit+0x70>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d10e      	bne.n	800303c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800301e:	2300      	movs	r3, #0
 8003020:	60fb      	str	r3, [r7, #12]
 8003022:	4b17      	ldr	r3, [pc, #92]	; (8003080 <HAL_TIM_Base_MspInit+0x74>)
 8003024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003026:	4a16      	ldr	r2, [pc, #88]	; (8003080 <HAL_TIM_Base_MspInit+0x74>)
 8003028:	f043 0302 	orr.w	r3, r3, #2
 800302c:	6413      	str	r3, [r2, #64]	; 0x40
 800302e:	4b14      	ldr	r3, [pc, #80]	; (8003080 <HAL_TIM_Base_MspInit+0x74>)
 8003030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003032:	f003 0302 	and.w	r3, r3, #2
 8003036:	60fb      	str	r3, [r7, #12]
 8003038:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 800303a:	e01a      	b.n	8003072 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM10)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a10      	ldr	r2, [pc, #64]	; (8003084 <HAL_TIM_Base_MspInit+0x78>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d115      	bne.n	8003072 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8003046:	2300      	movs	r3, #0
 8003048:	60bb      	str	r3, [r7, #8]
 800304a:	4b0d      	ldr	r3, [pc, #52]	; (8003080 <HAL_TIM_Base_MspInit+0x74>)
 800304c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800304e:	4a0c      	ldr	r2, [pc, #48]	; (8003080 <HAL_TIM_Base_MspInit+0x74>)
 8003050:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003054:	6453      	str	r3, [r2, #68]	; 0x44
 8003056:	4b0a      	ldr	r3, [pc, #40]	; (8003080 <HAL_TIM_Base_MspInit+0x74>)
 8003058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800305a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800305e:	60bb      	str	r3, [r7, #8]
 8003060:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8003062:	2200      	movs	r2, #0
 8003064:	2100      	movs	r1, #0
 8003066:	2019      	movs	r0, #25
 8003068:	f000 feed 	bl	8003e46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800306c:	2019      	movs	r0, #25
 800306e:	f000 ff06 	bl	8003e7e <HAL_NVIC_EnableIRQ>
}
 8003072:	bf00      	nop
 8003074:	3710      	adds	r7, #16
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	40000400 	.word	0x40000400
 8003080:	40023800 	.word	0x40023800
 8003084:	40014400 	.word	0x40014400

08003088 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b08a      	sub	sp, #40	; 0x28
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003090:	f107 0314 	add.w	r3, r7, #20
 8003094:	2200      	movs	r2, #0
 8003096:	601a      	str	r2, [r3, #0]
 8003098:	605a      	str	r2, [r3, #4]
 800309a:	609a      	str	r2, [r3, #8]
 800309c:	60da      	str	r2, [r3, #12]
 800309e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a19      	ldr	r2, [pc, #100]	; (800310c <HAL_UART_MspInit+0x84>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d12b      	bne.n	8003102 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80030aa:	2300      	movs	r3, #0
 80030ac:	613b      	str	r3, [r7, #16]
 80030ae:	4b18      	ldr	r3, [pc, #96]	; (8003110 <HAL_UART_MspInit+0x88>)
 80030b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b2:	4a17      	ldr	r2, [pc, #92]	; (8003110 <HAL_UART_MspInit+0x88>)
 80030b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030b8:	6413      	str	r3, [r2, #64]	; 0x40
 80030ba:	4b15      	ldr	r3, [pc, #84]	; (8003110 <HAL_UART_MspInit+0x88>)
 80030bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030c2:	613b      	str	r3, [r7, #16]
 80030c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030c6:	2300      	movs	r3, #0
 80030c8:	60fb      	str	r3, [r7, #12]
 80030ca:	4b11      	ldr	r3, [pc, #68]	; (8003110 <HAL_UART_MspInit+0x88>)
 80030cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ce:	4a10      	ldr	r2, [pc, #64]	; (8003110 <HAL_UART_MspInit+0x88>)
 80030d0:	f043 0301 	orr.w	r3, r3, #1
 80030d4:	6313      	str	r3, [r2, #48]	; 0x30
 80030d6:	4b0e      	ldr	r3, [pc, #56]	; (8003110 <HAL_UART_MspInit+0x88>)
 80030d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030da:	f003 0301 	and.w	r3, r3, #1
 80030de:	60fb      	str	r3, [r7, #12]
 80030e0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80030e2:	230c      	movs	r3, #12
 80030e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030e6:	2302      	movs	r3, #2
 80030e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ea:	2300      	movs	r3, #0
 80030ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030ee:	2303      	movs	r3, #3
 80030f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80030f2:	2307      	movs	r3, #7
 80030f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030f6:	f107 0314 	add.w	r3, r7, #20
 80030fa:	4619      	mov	r1, r3
 80030fc:	4805      	ldr	r0, [pc, #20]	; (8003114 <HAL_UART_MspInit+0x8c>)
 80030fe:	f000 fed9 	bl	8003eb4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003102:	bf00      	nop
 8003104:	3728      	adds	r7, #40	; 0x28
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	40004400 	.word	0x40004400
 8003110:	40023800 	.word	0x40023800
 8003114:	40020000 	.word	0x40020000

08003118 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003118:	b480      	push	{r7}
 800311a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800311c:	e7fe      	b.n	800311c <NMI_Handler+0x4>

0800311e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800311e:	b480      	push	{r7}
 8003120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003122:	e7fe      	b.n	8003122 <HardFault_Handler+0x4>

08003124 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003128:	e7fe      	b.n	8003128 <MemManage_Handler+0x4>

0800312a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800312a:	b480      	push	{r7}
 800312c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800312e:	e7fe      	b.n	800312e <BusFault_Handler+0x4>

08003130 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003130:	b480      	push	{r7}
 8003132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003134:	e7fe      	b.n	8003134 <UsageFault_Handler+0x4>

08003136 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003136:	b480      	push	{r7}
 8003138:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800313a:	bf00      	nop
 800313c:	46bd      	mov	sp, r7
 800313e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003142:	4770      	bx	lr

08003144 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003144:	b480      	push	{r7}
 8003146:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003148:	bf00      	nop
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr

08003152 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003152:	b480      	push	{r7}
 8003154:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003156:	bf00      	nop
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr

08003160 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003164:	f000 f964 	bl	8003430 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003168:	bf00      	nop
 800316a:	bd80      	pop	{r7, pc}

0800316c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003170:	4803      	ldr	r0, [pc, #12]	; (8003180 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8003172:	f002 f83f 	bl	80051f4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8003176:	4803      	ldr	r0, [pc, #12]	; (8003184 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8003178:	f002 f83c 	bl	80051f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800317c:	bf00      	nop
 800317e:	bd80      	pop	{r7, pc}
 8003180:	200003b0 	.word	0x200003b0
 8003184:	20000250 	.word	0x20000250

08003188 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003188:	b480      	push	{r7}
 800318a:	af00      	add	r7, sp, #0
	return 1;
 800318c:	2301      	movs	r3, #1
}
 800318e:	4618      	mov	r0, r3
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <_kill>:

int _kill(int pid, int sig)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80031a2:	f002 ff25 	bl	8005ff0 <__errno>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2216      	movs	r2, #22
 80031aa:	601a      	str	r2, [r3, #0]
	return -1;
 80031ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3708      	adds	r7, #8
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <_exit>:

void _exit (int status)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b082      	sub	sp, #8
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80031c0:	f04f 31ff 	mov.w	r1, #4294967295
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f7ff ffe7 	bl	8003198 <_kill>
	while (1) {}		/* Make sure we hang here */
 80031ca:	e7fe      	b.n	80031ca <_exit+0x12>

080031cc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b086      	sub	sp, #24
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	60f8      	str	r0, [r7, #12]
 80031d4:	60b9      	str	r1, [r7, #8]
 80031d6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031d8:	2300      	movs	r3, #0
 80031da:	617b      	str	r3, [r7, #20]
 80031dc:	e00a      	b.n	80031f4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80031de:	f3af 8000 	nop.w
 80031e2:	4601      	mov	r1, r0
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	1c5a      	adds	r2, r3, #1
 80031e8:	60ba      	str	r2, [r7, #8]
 80031ea:	b2ca      	uxtb	r2, r1
 80031ec:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	3301      	adds	r3, #1
 80031f2:	617b      	str	r3, [r7, #20]
 80031f4:	697a      	ldr	r2, [r7, #20]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	429a      	cmp	r2, r3
 80031fa:	dbf0      	blt.n	80031de <_read+0x12>
	}

return len;
 80031fc:	687b      	ldr	r3, [r7, #4]
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3718      	adds	r7, #24
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}

08003206 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003206:	b580      	push	{r7, lr}
 8003208:	b086      	sub	sp, #24
 800320a:	af00      	add	r7, sp, #0
 800320c:	60f8      	str	r0, [r7, #12]
 800320e:	60b9      	str	r1, [r7, #8]
 8003210:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003212:	2300      	movs	r3, #0
 8003214:	617b      	str	r3, [r7, #20]
 8003216:	e009      	b.n	800322c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	1c5a      	adds	r2, r3, #1
 800321c:	60ba      	str	r2, [r7, #8]
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	4618      	mov	r0, r3
 8003222:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	3301      	adds	r3, #1
 800322a:	617b      	str	r3, [r7, #20]
 800322c:	697a      	ldr	r2, [r7, #20]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	429a      	cmp	r2, r3
 8003232:	dbf1      	blt.n	8003218 <_write+0x12>
	}
	return len;
 8003234:	687b      	ldr	r3, [r7, #4]
}
 8003236:	4618      	mov	r0, r3
 8003238:	3718      	adds	r7, #24
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}

0800323e <_close>:

int _close(int file)
{
 800323e:	b480      	push	{r7}
 8003240:	b083      	sub	sp, #12
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
	return -1;
 8003246:	f04f 33ff 	mov.w	r3, #4294967295
}
 800324a:	4618      	mov	r0, r3
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr

08003256 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003256:	b480      	push	{r7}
 8003258:	b083      	sub	sp, #12
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
 800325e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003266:	605a      	str	r2, [r3, #4]
	return 0;
 8003268:	2300      	movs	r3, #0
}
 800326a:	4618      	mov	r0, r3
 800326c:	370c      	adds	r7, #12
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr

08003276 <_isatty>:

int _isatty(int file)
{
 8003276:	b480      	push	{r7}
 8003278:	b083      	sub	sp, #12
 800327a:	af00      	add	r7, sp, #0
 800327c:	6078      	str	r0, [r7, #4]
	return 1;
 800327e:	2301      	movs	r3, #1
}
 8003280:	4618      	mov	r0, r3
 8003282:	370c      	adds	r7, #12
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr

0800328c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	60f8      	str	r0, [r7, #12]
 8003294:	60b9      	str	r1, [r7, #8]
 8003296:	607a      	str	r2, [r7, #4]
	return 0;
 8003298:	2300      	movs	r3, #0
}
 800329a:	4618      	mov	r0, r3
 800329c:	3714      	adds	r7, #20
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
	...

080032a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b086      	sub	sp, #24
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032b0:	4a14      	ldr	r2, [pc, #80]	; (8003304 <_sbrk+0x5c>)
 80032b2:	4b15      	ldr	r3, [pc, #84]	; (8003308 <_sbrk+0x60>)
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80032bc:	4b13      	ldr	r3, [pc, #76]	; (800330c <_sbrk+0x64>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d102      	bne.n	80032ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80032c4:	4b11      	ldr	r3, [pc, #68]	; (800330c <_sbrk+0x64>)
 80032c6:	4a12      	ldr	r2, [pc, #72]	; (8003310 <_sbrk+0x68>)
 80032c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032ca:	4b10      	ldr	r3, [pc, #64]	; (800330c <_sbrk+0x64>)
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4413      	add	r3, r2
 80032d2:	693a      	ldr	r2, [r7, #16]
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d207      	bcs.n	80032e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032d8:	f002 fe8a 	bl	8005ff0 <__errno>
 80032dc:	4603      	mov	r3, r0
 80032de:	220c      	movs	r2, #12
 80032e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032e2:	f04f 33ff 	mov.w	r3, #4294967295
 80032e6:	e009      	b.n	80032fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032e8:	4b08      	ldr	r3, [pc, #32]	; (800330c <_sbrk+0x64>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032ee:	4b07      	ldr	r3, [pc, #28]	; (800330c <_sbrk+0x64>)
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	4413      	add	r3, r2
 80032f6:	4a05      	ldr	r2, [pc, #20]	; (800330c <_sbrk+0x64>)
 80032f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032fa:	68fb      	ldr	r3, [r7, #12]
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	3718      	adds	r7, #24
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}
 8003304:	20020000 	.word	0x20020000
 8003308:	00000400 	.word	0x00000400
 800330c:	2000022c 	.word	0x2000022c
 8003310:	200004b0 	.word	0x200004b0

08003314 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003314:	b480      	push	{r7}
 8003316:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003318:	4b06      	ldr	r3, [pc, #24]	; (8003334 <SystemInit+0x20>)
 800331a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800331e:	4a05      	ldr	r2, [pc, #20]	; (8003334 <SystemInit+0x20>)
 8003320:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003324:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003328:	bf00      	nop
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop
 8003334:	e000ed00 	.word	0xe000ed00

08003338 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003338:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003370 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800333c:	480d      	ldr	r0, [pc, #52]	; (8003374 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800333e:	490e      	ldr	r1, [pc, #56]	; (8003378 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003340:	4a0e      	ldr	r2, [pc, #56]	; (800337c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003342:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003344:	e002      	b.n	800334c <LoopCopyDataInit>

08003346 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003346:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003348:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800334a:	3304      	adds	r3, #4

0800334c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800334c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800334e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003350:	d3f9      	bcc.n	8003346 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003352:	4a0b      	ldr	r2, [pc, #44]	; (8003380 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003354:	4c0b      	ldr	r4, [pc, #44]	; (8003384 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003356:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003358:	e001      	b.n	800335e <LoopFillZerobss>

0800335a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800335a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800335c:	3204      	adds	r2, #4

0800335e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800335e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003360:	d3fb      	bcc.n	800335a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003362:	f7ff ffd7 	bl	8003314 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003366:	f002 fe49 	bl	8005ffc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800336a:	f7fd ff8d 	bl	8001288 <main>
  bx  lr    
 800336e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003370:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003374:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003378:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 800337c:	0800ada4 	.word	0x0800ada4
  ldr r2, =_sbss
 8003380:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8003384:	200004b0 	.word	0x200004b0

08003388 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003388:	e7fe      	b.n	8003388 <ADC_IRQHandler>
	...

0800338c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003390:	4b0e      	ldr	r3, [pc, #56]	; (80033cc <HAL_Init+0x40>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a0d      	ldr	r2, [pc, #52]	; (80033cc <HAL_Init+0x40>)
 8003396:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800339a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800339c:	4b0b      	ldr	r3, [pc, #44]	; (80033cc <HAL_Init+0x40>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a0a      	ldr	r2, [pc, #40]	; (80033cc <HAL_Init+0x40>)
 80033a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80033a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033a8:	4b08      	ldr	r3, [pc, #32]	; (80033cc <HAL_Init+0x40>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a07      	ldr	r2, [pc, #28]	; (80033cc <HAL_Init+0x40>)
 80033ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033b4:	2003      	movs	r0, #3
 80033b6:	f000 fd3b 	bl	8003e30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033ba:	200f      	movs	r0, #15
 80033bc:	f000 f808 	bl	80033d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033c0:	f7ff fd68 	bl	8002e94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	40023c00 	.word	0x40023c00

080033d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b082      	sub	sp, #8
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80033d8:	4b12      	ldr	r3, [pc, #72]	; (8003424 <HAL_InitTick+0x54>)
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	4b12      	ldr	r3, [pc, #72]	; (8003428 <HAL_InitTick+0x58>)
 80033de:	781b      	ldrb	r3, [r3, #0]
 80033e0:	4619      	mov	r1, r3
 80033e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80033e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80033ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ee:	4618      	mov	r0, r3
 80033f0:	f000 fd53 	bl	8003e9a <HAL_SYSTICK_Config>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d001      	beq.n	80033fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e00e      	b.n	800341c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2b0f      	cmp	r3, #15
 8003402:	d80a      	bhi.n	800341a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003404:	2200      	movs	r2, #0
 8003406:	6879      	ldr	r1, [r7, #4]
 8003408:	f04f 30ff 	mov.w	r0, #4294967295
 800340c:	f000 fd1b 	bl	8003e46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003410:	4a06      	ldr	r2, [pc, #24]	; (800342c <HAL_InitTick+0x5c>)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003416:	2300      	movs	r3, #0
 8003418:	e000      	b.n	800341c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
}
 800341c:	4618      	mov	r0, r3
 800341e:	3708      	adds	r7, #8
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}
 8003424:	20000020 	.word	0x20000020
 8003428:	20000028 	.word	0x20000028
 800342c:	20000024 	.word	0x20000024

08003430 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003434:	4b06      	ldr	r3, [pc, #24]	; (8003450 <HAL_IncTick+0x20>)
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	461a      	mov	r2, r3
 800343a:	4b06      	ldr	r3, [pc, #24]	; (8003454 <HAL_IncTick+0x24>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4413      	add	r3, r2
 8003440:	4a04      	ldr	r2, [pc, #16]	; (8003454 <HAL_IncTick+0x24>)
 8003442:	6013      	str	r3, [r2, #0]
}
 8003444:	bf00      	nop
 8003446:	46bd      	mov	sp, r7
 8003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop
 8003450:	20000028 	.word	0x20000028
 8003454:	2000049c 	.word	0x2000049c

08003458 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003458:	b480      	push	{r7}
 800345a:	af00      	add	r7, sp, #0
  return uwTick;
 800345c:	4b03      	ldr	r3, [pc, #12]	; (800346c <HAL_GetTick+0x14>)
 800345e:	681b      	ldr	r3, [r3, #0]
}
 8003460:	4618      	mov	r0, r3
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr
 800346a:	bf00      	nop
 800346c:	2000049c 	.word	0x2000049c

08003470 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003478:	2300      	movs	r3, #0
 800347a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d101      	bne.n	8003486 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e033      	b.n	80034ee <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348a:	2b00      	cmp	r3, #0
 800348c:	d109      	bne.n	80034a2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f7ff fd28 	bl	8002ee4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2200      	movs	r2, #0
 8003498:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a6:	f003 0310 	and.w	r3, r3, #16
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d118      	bne.n	80034e0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80034b6:	f023 0302 	bic.w	r3, r3, #2
 80034ba:	f043 0202 	orr.w	r2, r3, #2
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f000 fae8 	bl	8003a98 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d2:	f023 0303 	bic.w	r3, r3, #3
 80034d6:	f043 0201 	orr.w	r2, r3, #1
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	641a      	str	r2, [r3, #64]	; 0x40
 80034de:	e001      	b.n	80034e4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2200      	movs	r2, #0
 80034e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80034ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3710      	adds	r7, #16
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
	...

080034f8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b085      	sub	sp, #20
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003500:	2300      	movs	r3, #0
 8003502:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800350a:	2b01      	cmp	r3, #1
 800350c:	d101      	bne.n	8003512 <HAL_ADC_Start+0x1a>
 800350e:	2302      	movs	r3, #2
 8003510:	e0b2      	b.n	8003678 <HAL_ADC_Start+0x180>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2201      	movs	r2, #1
 8003516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	f003 0301 	and.w	r3, r3, #1
 8003524:	2b01      	cmp	r3, #1
 8003526:	d018      	beq.n	800355a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	689a      	ldr	r2, [r3, #8]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f042 0201 	orr.w	r2, r2, #1
 8003536:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003538:	4b52      	ldr	r3, [pc, #328]	; (8003684 <HAL_ADC_Start+0x18c>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a52      	ldr	r2, [pc, #328]	; (8003688 <HAL_ADC_Start+0x190>)
 800353e:	fba2 2303 	umull	r2, r3, r2, r3
 8003542:	0c9a      	lsrs	r2, r3, #18
 8003544:	4613      	mov	r3, r2
 8003546:	005b      	lsls	r3, r3, #1
 8003548:	4413      	add	r3, r2
 800354a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800354c:	e002      	b.n	8003554 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	3b01      	subs	r3, #1
 8003552:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d1f9      	bne.n	800354e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f003 0301 	and.w	r3, r3, #1
 8003564:	2b01      	cmp	r3, #1
 8003566:	d17a      	bne.n	800365e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003570:	f023 0301 	bic.w	r3, r3, #1
 8003574:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003586:	2b00      	cmp	r3, #0
 8003588:	d007      	beq.n	800359a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003592:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035a6:	d106      	bne.n	80035b6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ac:	f023 0206 	bic.w	r2, r3, #6
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	645a      	str	r2, [r3, #68]	; 0x44
 80035b4:	e002      	b.n	80035bc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80035c4:	4b31      	ldr	r3, [pc, #196]	; (800368c <HAL_ADC_Start+0x194>)
 80035c6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80035d0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	f003 031f 	and.w	r3, r3, #31
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d12a      	bne.n	8003634 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a2b      	ldr	r2, [pc, #172]	; (8003690 <HAL_ADC_Start+0x198>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d015      	beq.n	8003614 <HAL_ADC_Start+0x11c>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a29      	ldr	r2, [pc, #164]	; (8003694 <HAL_ADC_Start+0x19c>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d105      	bne.n	80035fe <HAL_ADC_Start+0x106>
 80035f2:	4b26      	ldr	r3, [pc, #152]	; (800368c <HAL_ADC_Start+0x194>)
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	f003 031f 	and.w	r3, r3, #31
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d00a      	beq.n	8003614 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a25      	ldr	r2, [pc, #148]	; (8003698 <HAL_ADC_Start+0x1a0>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d136      	bne.n	8003676 <HAL_ADC_Start+0x17e>
 8003608:	4b20      	ldr	r3, [pc, #128]	; (800368c <HAL_ADC_Start+0x194>)
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f003 0310 	and.w	r3, r3, #16
 8003610:	2b00      	cmp	r3, #0
 8003612:	d130      	bne.n	8003676 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d129      	bne.n	8003676 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	689a      	ldr	r2, [r3, #8]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003630:	609a      	str	r2, [r3, #8]
 8003632:	e020      	b.n	8003676 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a15      	ldr	r2, [pc, #84]	; (8003690 <HAL_ADC_Start+0x198>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d11b      	bne.n	8003676 <HAL_ADC_Start+0x17e>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003648:	2b00      	cmp	r3, #0
 800364a:	d114      	bne.n	8003676 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	689a      	ldr	r2, [r3, #8]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800365a:	609a      	str	r2, [r3, #8]
 800365c:	e00b      	b.n	8003676 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003662:	f043 0210 	orr.w	r2, r3, #16
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800366e:	f043 0201 	orr.w	r2, r3, #1
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003676:	2300      	movs	r3, #0
}
 8003678:	4618      	mov	r0, r3
 800367a:	3714      	adds	r7, #20
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr
 8003684:	20000020 	.word	0x20000020
 8003688:	431bde83 	.word	0x431bde83
 800368c:	40012300 	.word	0x40012300
 8003690:	40012000 	.word	0x40012000
 8003694:	40012100 	.word	0x40012100
 8003698:	40012200 	.word	0x40012200

0800369c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d101      	bne.n	80036b2 <HAL_ADC_Stop+0x16>
 80036ae:	2302      	movs	r3, #2
 80036b0:	e021      	b.n	80036f6 <HAL_ADC_Stop+0x5a>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2201      	movs	r2, #1
 80036b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	689a      	ldr	r2, [r3, #8]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f022 0201 	bic.w	r2, r2, #1
 80036c8:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f003 0301 	and.w	r3, r3, #1
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d109      	bne.n	80036ec <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036dc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80036e0:	f023 0301 	bic.w	r3, r3, #1
 80036e4:	f043 0201 	orr.w	r2, r3, #1
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80036f4:	2300      	movs	r3, #0
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	370c      	adds	r7, #12
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr

08003702 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003702:	b580      	push	{r7, lr}
 8003704:	b084      	sub	sp, #16
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
 800370a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800370c:	2300      	movs	r3, #0
 800370e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800371a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800371e:	d113      	bne.n	8003748 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800372a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800372e:	d10b      	bne.n	8003748 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003734:	f043 0220 	orr.w	r2, r3, #32
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e063      	b.n	8003810 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003748:	f7ff fe86 	bl	8003458 <HAL_GetTick>
 800374c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800374e:	e021      	b.n	8003794 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003756:	d01d      	beq.n	8003794 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d007      	beq.n	800376e <HAL_ADC_PollForConversion+0x6c>
 800375e:	f7ff fe7b 	bl	8003458 <HAL_GetTick>
 8003762:	4602      	mov	r2, r0
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	683a      	ldr	r2, [r7, #0]
 800376a:	429a      	cmp	r2, r3
 800376c:	d212      	bcs.n	8003794 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0302 	and.w	r3, r3, #2
 8003778:	2b02      	cmp	r3, #2
 800377a:	d00b      	beq.n	8003794 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003780:	f043 0204 	orr.w	r2, r3, #4
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2200      	movs	r2, #0
 800378c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8003790:	2303      	movs	r3, #3
 8003792:	e03d      	b.n	8003810 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 0302 	and.w	r3, r3, #2
 800379e:	2b02      	cmp	r3, #2
 80037a0:	d1d6      	bne.n	8003750 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f06f 0212 	mvn.w	r2, #18
 80037aa:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d123      	bne.n	800380e <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d11f      	bne.n	800380e <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037d4:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d006      	beq.n	80037ea <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d111      	bne.n	800380e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d105      	bne.n	800380e <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003806:	f043 0201 	orr.w	r2, r3, #1
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800380e:	2300      	movs	r3, #0
}
 8003810:	4618      	mov	r0, r3
 8003812:	3710      	adds	r7, #16
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}

08003818 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003818:	b480      	push	{r7}
 800381a:	b083      	sub	sp, #12
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003826:	4618      	mov	r0, r3
 8003828:	370c      	adds	r7, #12
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr
	...

08003834 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003834:	b480      	push	{r7}
 8003836:	b085      	sub	sp, #20
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800383e:	2300      	movs	r3, #0
 8003840:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003848:	2b01      	cmp	r3, #1
 800384a:	d101      	bne.n	8003850 <HAL_ADC_ConfigChannel+0x1c>
 800384c:	2302      	movs	r3, #2
 800384e:	e113      	b.n	8003a78 <HAL_ADC_ConfigChannel+0x244>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2201      	movs	r2, #1
 8003854:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	2b09      	cmp	r3, #9
 800385e:	d925      	bls.n	80038ac <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	68d9      	ldr	r1, [r3, #12]
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	b29b      	uxth	r3, r3
 800386c:	461a      	mov	r2, r3
 800386e:	4613      	mov	r3, r2
 8003870:	005b      	lsls	r3, r3, #1
 8003872:	4413      	add	r3, r2
 8003874:	3b1e      	subs	r3, #30
 8003876:	2207      	movs	r2, #7
 8003878:	fa02 f303 	lsl.w	r3, r2, r3
 800387c:	43da      	mvns	r2, r3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	400a      	ands	r2, r1
 8003884:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68d9      	ldr	r1, [r3, #12]
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	689a      	ldr	r2, [r3, #8]
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	b29b      	uxth	r3, r3
 8003896:	4618      	mov	r0, r3
 8003898:	4603      	mov	r3, r0
 800389a:	005b      	lsls	r3, r3, #1
 800389c:	4403      	add	r3, r0
 800389e:	3b1e      	subs	r3, #30
 80038a0:	409a      	lsls	r2, r3
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	430a      	orrs	r2, r1
 80038a8:	60da      	str	r2, [r3, #12]
 80038aa:	e022      	b.n	80038f2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	6919      	ldr	r1, [r3, #16]
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	b29b      	uxth	r3, r3
 80038b8:	461a      	mov	r2, r3
 80038ba:	4613      	mov	r3, r2
 80038bc:	005b      	lsls	r3, r3, #1
 80038be:	4413      	add	r3, r2
 80038c0:	2207      	movs	r2, #7
 80038c2:	fa02 f303 	lsl.w	r3, r2, r3
 80038c6:	43da      	mvns	r2, r3
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	400a      	ands	r2, r1
 80038ce:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	6919      	ldr	r1, [r3, #16]
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	689a      	ldr	r2, [r3, #8]
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	b29b      	uxth	r3, r3
 80038e0:	4618      	mov	r0, r3
 80038e2:	4603      	mov	r3, r0
 80038e4:	005b      	lsls	r3, r3, #1
 80038e6:	4403      	add	r3, r0
 80038e8:	409a      	lsls	r2, r3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	430a      	orrs	r2, r1
 80038f0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	2b06      	cmp	r3, #6
 80038f8:	d824      	bhi.n	8003944 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	685a      	ldr	r2, [r3, #4]
 8003904:	4613      	mov	r3, r2
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	4413      	add	r3, r2
 800390a:	3b05      	subs	r3, #5
 800390c:	221f      	movs	r2, #31
 800390e:	fa02 f303 	lsl.w	r3, r2, r3
 8003912:	43da      	mvns	r2, r3
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	400a      	ands	r2, r1
 800391a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	b29b      	uxth	r3, r3
 8003928:	4618      	mov	r0, r3
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	685a      	ldr	r2, [r3, #4]
 800392e:	4613      	mov	r3, r2
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	4413      	add	r3, r2
 8003934:	3b05      	subs	r3, #5
 8003936:	fa00 f203 	lsl.w	r2, r0, r3
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	430a      	orrs	r2, r1
 8003940:	635a      	str	r2, [r3, #52]	; 0x34
 8003942:	e04c      	b.n	80039de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	2b0c      	cmp	r3, #12
 800394a:	d824      	bhi.n	8003996 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	685a      	ldr	r2, [r3, #4]
 8003956:	4613      	mov	r3, r2
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	4413      	add	r3, r2
 800395c:	3b23      	subs	r3, #35	; 0x23
 800395e:	221f      	movs	r2, #31
 8003960:	fa02 f303 	lsl.w	r3, r2, r3
 8003964:	43da      	mvns	r2, r3
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	400a      	ands	r2, r1
 800396c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	b29b      	uxth	r3, r3
 800397a:	4618      	mov	r0, r3
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	685a      	ldr	r2, [r3, #4]
 8003980:	4613      	mov	r3, r2
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	4413      	add	r3, r2
 8003986:	3b23      	subs	r3, #35	; 0x23
 8003988:	fa00 f203 	lsl.w	r2, r0, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	430a      	orrs	r2, r1
 8003992:	631a      	str	r2, [r3, #48]	; 0x30
 8003994:	e023      	b.n	80039de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	685a      	ldr	r2, [r3, #4]
 80039a0:	4613      	mov	r3, r2
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	4413      	add	r3, r2
 80039a6:	3b41      	subs	r3, #65	; 0x41
 80039a8:	221f      	movs	r2, #31
 80039aa:	fa02 f303 	lsl.w	r3, r2, r3
 80039ae:	43da      	mvns	r2, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	400a      	ands	r2, r1
 80039b6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	b29b      	uxth	r3, r3
 80039c4:	4618      	mov	r0, r3
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	685a      	ldr	r2, [r3, #4]
 80039ca:	4613      	mov	r3, r2
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	4413      	add	r3, r2
 80039d0:	3b41      	subs	r3, #65	; 0x41
 80039d2:	fa00 f203 	lsl.w	r2, r0, r3
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	430a      	orrs	r2, r1
 80039dc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039de:	4b29      	ldr	r3, [pc, #164]	; (8003a84 <HAL_ADC_ConfigChannel+0x250>)
 80039e0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a28      	ldr	r2, [pc, #160]	; (8003a88 <HAL_ADC_ConfigChannel+0x254>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d10f      	bne.n	8003a0c <HAL_ADC_ConfigChannel+0x1d8>
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2b12      	cmp	r3, #18
 80039f2:	d10b      	bne.n	8003a0c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a1d      	ldr	r2, [pc, #116]	; (8003a88 <HAL_ADC_ConfigChannel+0x254>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d12b      	bne.n	8003a6e <HAL_ADC_ConfigChannel+0x23a>
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a1c      	ldr	r2, [pc, #112]	; (8003a8c <HAL_ADC_ConfigChannel+0x258>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d003      	beq.n	8003a28 <HAL_ADC_ConfigChannel+0x1f4>
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	2b11      	cmp	r3, #17
 8003a26:	d122      	bne.n	8003a6e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a11      	ldr	r2, [pc, #68]	; (8003a8c <HAL_ADC_ConfigChannel+0x258>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d111      	bne.n	8003a6e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003a4a:	4b11      	ldr	r3, [pc, #68]	; (8003a90 <HAL_ADC_ConfigChannel+0x25c>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a11      	ldr	r2, [pc, #68]	; (8003a94 <HAL_ADC_ConfigChannel+0x260>)
 8003a50:	fba2 2303 	umull	r2, r3, r2, r3
 8003a54:	0c9a      	lsrs	r2, r3, #18
 8003a56:	4613      	mov	r3, r2
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	4413      	add	r3, r2
 8003a5c:	005b      	lsls	r3, r3, #1
 8003a5e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003a60:	e002      	b.n	8003a68 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	3b01      	subs	r3, #1
 8003a66:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d1f9      	bne.n	8003a62 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003a76:	2300      	movs	r3, #0
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3714      	adds	r7, #20
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr
 8003a84:	40012300 	.word	0x40012300
 8003a88:	40012000 	.word	0x40012000
 8003a8c:	10000012 	.word	0x10000012
 8003a90:	20000020 	.word	0x20000020
 8003a94:	431bde83 	.word	0x431bde83

08003a98 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b085      	sub	sp, #20
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003aa0:	4b79      	ldr	r3, [pc, #484]	; (8003c88 <ADC_Init+0x1f0>)
 8003aa2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	685a      	ldr	r2, [r3, #4]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	431a      	orrs	r2, r3
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	685a      	ldr	r2, [r3, #4]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003acc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	6859      	ldr	r1, [r3, #4]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	691b      	ldr	r3, [r3, #16]
 8003ad8:	021a      	lsls	r2, r3, #8
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	430a      	orrs	r2, r1
 8003ae0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	685a      	ldr	r2, [r3, #4]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003af0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	6859      	ldr	r1, [r3, #4]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	689a      	ldr	r2, [r3, #8]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	430a      	orrs	r2, r1
 8003b02:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	689a      	ldr	r2, [r3, #8]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b12:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	6899      	ldr	r1, [r3, #8]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	68da      	ldr	r2, [r3, #12]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	430a      	orrs	r2, r1
 8003b24:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b2a:	4a58      	ldr	r2, [pc, #352]	; (8003c8c <ADC_Init+0x1f4>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d022      	beq.n	8003b76 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	689a      	ldr	r2, [r3, #8]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003b3e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	6899      	ldr	r1, [r3, #8]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	430a      	orrs	r2, r1
 8003b50:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	689a      	ldr	r2, [r3, #8]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003b60:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	6899      	ldr	r1, [r3, #8]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	430a      	orrs	r2, r1
 8003b72:	609a      	str	r2, [r3, #8]
 8003b74:	e00f      	b.n	8003b96 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	689a      	ldr	r2, [r3, #8]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003b84:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	689a      	ldr	r2, [r3, #8]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003b94:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	689a      	ldr	r2, [r3, #8]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f022 0202 	bic.w	r2, r2, #2
 8003ba4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	6899      	ldr	r1, [r3, #8]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	7e1b      	ldrb	r3, [r3, #24]
 8003bb0:	005a      	lsls	r2, r3, #1
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d01b      	beq.n	8003bfc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	685a      	ldr	r2, [r3, #4]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003bd2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	685a      	ldr	r2, [r3, #4]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003be2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	6859      	ldr	r1, [r3, #4]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bee:	3b01      	subs	r3, #1
 8003bf0:	035a      	lsls	r2, r3, #13
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	430a      	orrs	r2, r1
 8003bf8:	605a      	str	r2, [r3, #4]
 8003bfa:	e007      	b.n	8003c0c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	685a      	ldr	r2, [r3, #4]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c0a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003c1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	69db      	ldr	r3, [r3, #28]
 8003c26:	3b01      	subs	r3, #1
 8003c28:	051a      	lsls	r2, r3, #20
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	430a      	orrs	r2, r1
 8003c30:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	689a      	ldr	r2, [r3, #8]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003c40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	6899      	ldr	r1, [r3, #8]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003c4e:	025a      	lsls	r2, r3, #9
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	430a      	orrs	r2, r1
 8003c56:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	689a      	ldr	r2, [r3, #8]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	6899      	ldr	r1, [r3, #8]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	695b      	ldr	r3, [r3, #20]
 8003c72:	029a      	lsls	r2, r3, #10
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	430a      	orrs	r2, r1
 8003c7a:	609a      	str	r2, [r3, #8]
}
 8003c7c:	bf00      	nop
 8003c7e:	3714      	adds	r7, #20
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr
 8003c88:	40012300 	.word	0x40012300
 8003c8c:	0f000001 	.word	0x0f000001

08003c90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b085      	sub	sp, #20
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	f003 0307 	and.w	r3, r3, #7
 8003c9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ca0:	4b0c      	ldr	r3, [pc, #48]	; (8003cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ca6:	68ba      	ldr	r2, [r7, #8]
 8003ca8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003cac:	4013      	ands	r3, r2
 8003cae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003cb8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003cbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003cc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003cc2:	4a04      	ldr	r2, [pc, #16]	; (8003cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	60d3      	str	r3, [r2, #12]
}
 8003cc8:	bf00      	nop
 8003cca:	3714      	adds	r7, #20
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr
 8003cd4:	e000ed00 	.word	0xe000ed00

08003cd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003cdc:	4b04      	ldr	r3, [pc, #16]	; (8003cf0 <__NVIC_GetPriorityGrouping+0x18>)
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	0a1b      	lsrs	r3, r3, #8
 8003ce2:	f003 0307 	and.w	r3, r3, #7
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr
 8003cf0:	e000ed00 	.word	0xe000ed00

08003cf4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	db0b      	blt.n	8003d1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d06:	79fb      	ldrb	r3, [r7, #7]
 8003d08:	f003 021f 	and.w	r2, r3, #31
 8003d0c:	4907      	ldr	r1, [pc, #28]	; (8003d2c <__NVIC_EnableIRQ+0x38>)
 8003d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d12:	095b      	lsrs	r3, r3, #5
 8003d14:	2001      	movs	r0, #1
 8003d16:	fa00 f202 	lsl.w	r2, r0, r2
 8003d1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003d1e:	bf00      	nop
 8003d20:	370c      	adds	r7, #12
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop
 8003d2c:	e000e100 	.word	0xe000e100

08003d30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	4603      	mov	r3, r0
 8003d38:	6039      	str	r1, [r7, #0]
 8003d3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	db0a      	blt.n	8003d5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	b2da      	uxtb	r2, r3
 8003d48:	490c      	ldr	r1, [pc, #48]	; (8003d7c <__NVIC_SetPriority+0x4c>)
 8003d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d4e:	0112      	lsls	r2, r2, #4
 8003d50:	b2d2      	uxtb	r2, r2
 8003d52:	440b      	add	r3, r1
 8003d54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d58:	e00a      	b.n	8003d70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	b2da      	uxtb	r2, r3
 8003d5e:	4908      	ldr	r1, [pc, #32]	; (8003d80 <__NVIC_SetPriority+0x50>)
 8003d60:	79fb      	ldrb	r3, [r7, #7]
 8003d62:	f003 030f 	and.w	r3, r3, #15
 8003d66:	3b04      	subs	r3, #4
 8003d68:	0112      	lsls	r2, r2, #4
 8003d6a:	b2d2      	uxtb	r2, r2
 8003d6c:	440b      	add	r3, r1
 8003d6e:	761a      	strb	r2, [r3, #24]
}
 8003d70:	bf00      	nop
 8003d72:	370c      	adds	r7, #12
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr
 8003d7c:	e000e100 	.word	0xe000e100
 8003d80:	e000ed00 	.word	0xe000ed00

08003d84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b089      	sub	sp, #36	; 0x24
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	60f8      	str	r0, [r7, #12]
 8003d8c:	60b9      	str	r1, [r7, #8]
 8003d8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	f003 0307 	and.w	r3, r3, #7
 8003d96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d98:	69fb      	ldr	r3, [r7, #28]
 8003d9a:	f1c3 0307 	rsb	r3, r3, #7
 8003d9e:	2b04      	cmp	r3, #4
 8003da0:	bf28      	it	cs
 8003da2:	2304      	movcs	r3, #4
 8003da4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003da6:	69fb      	ldr	r3, [r7, #28]
 8003da8:	3304      	adds	r3, #4
 8003daa:	2b06      	cmp	r3, #6
 8003dac:	d902      	bls.n	8003db4 <NVIC_EncodePriority+0x30>
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	3b03      	subs	r3, #3
 8003db2:	e000      	b.n	8003db6 <NVIC_EncodePriority+0x32>
 8003db4:	2300      	movs	r3, #0
 8003db6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003db8:	f04f 32ff 	mov.w	r2, #4294967295
 8003dbc:	69bb      	ldr	r3, [r7, #24]
 8003dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc2:	43da      	mvns	r2, r3
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	401a      	ands	r2, r3
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003dcc:	f04f 31ff 	mov.w	r1, #4294967295
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	fa01 f303 	lsl.w	r3, r1, r3
 8003dd6:	43d9      	mvns	r1, r3
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ddc:	4313      	orrs	r3, r2
         );
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3724      	adds	r7, #36	; 0x24
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr
	...

08003dec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b082      	sub	sp, #8
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	3b01      	subs	r3, #1
 8003df8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003dfc:	d301      	bcc.n	8003e02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e00f      	b.n	8003e22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e02:	4a0a      	ldr	r2, [pc, #40]	; (8003e2c <SysTick_Config+0x40>)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	3b01      	subs	r3, #1
 8003e08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e0a:	210f      	movs	r1, #15
 8003e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e10:	f7ff ff8e 	bl	8003d30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e14:	4b05      	ldr	r3, [pc, #20]	; (8003e2c <SysTick_Config+0x40>)
 8003e16:	2200      	movs	r2, #0
 8003e18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e1a:	4b04      	ldr	r3, [pc, #16]	; (8003e2c <SysTick_Config+0x40>)
 8003e1c:	2207      	movs	r2, #7
 8003e1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e20:	2300      	movs	r3, #0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3708      	adds	r7, #8
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	bf00      	nop
 8003e2c:	e000e010 	.word	0xe000e010

08003e30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b082      	sub	sp, #8
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e38:	6878      	ldr	r0, [r7, #4]
 8003e3a:	f7ff ff29 	bl	8003c90 <__NVIC_SetPriorityGrouping>
}
 8003e3e:	bf00      	nop
 8003e40:	3708      	adds	r7, #8
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}

08003e46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e46:	b580      	push	{r7, lr}
 8003e48:	b086      	sub	sp, #24
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	60b9      	str	r1, [r7, #8]
 8003e50:	607a      	str	r2, [r7, #4]
 8003e52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e54:	2300      	movs	r3, #0
 8003e56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e58:	f7ff ff3e 	bl	8003cd8 <__NVIC_GetPriorityGrouping>
 8003e5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	68b9      	ldr	r1, [r7, #8]
 8003e62:	6978      	ldr	r0, [r7, #20]
 8003e64:	f7ff ff8e 	bl	8003d84 <NVIC_EncodePriority>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e6e:	4611      	mov	r1, r2
 8003e70:	4618      	mov	r0, r3
 8003e72:	f7ff ff5d 	bl	8003d30 <__NVIC_SetPriority>
}
 8003e76:	bf00      	nop
 8003e78:	3718      	adds	r7, #24
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}

08003e7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e7e:	b580      	push	{r7, lr}
 8003e80:	b082      	sub	sp, #8
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	4603      	mov	r3, r0
 8003e86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f7ff ff31 	bl	8003cf4 <__NVIC_EnableIRQ>
}
 8003e92:	bf00      	nop
 8003e94:	3708      	adds	r7, #8
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}

08003e9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e9a:	b580      	push	{r7, lr}
 8003e9c:	b082      	sub	sp, #8
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f7ff ffa2 	bl	8003dec <SysTick_Config>
 8003ea8:	4603      	mov	r3, r0
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3708      	adds	r7, #8
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
	...

08003eb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b089      	sub	sp, #36	; 0x24
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
 8003ebc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003eca:	2300      	movs	r3, #0
 8003ecc:	61fb      	str	r3, [r7, #28]
 8003ece:	e165      	b.n	800419c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	697a      	ldr	r2, [r7, #20]
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ee4:	693a      	ldr	r2, [r7, #16]
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	f040 8154 	bne.w	8004196 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	f003 0303 	and.w	r3, r3, #3
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d005      	beq.n	8003f06 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f02:	2b02      	cmp	r3, #2
 8003f04:	d130      	bne.n	8003f68 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f0c:	69fb      	ldr	r3, [r7, #28]
 8003f0e:	005b      	lsls	r3, r3, #1
 8003f10:	2203      	movs	r2, #3
 8003f12:	fa02 f303 	lsl.w	r3, r2, r3
 8003f16:	43db      	mvns	r3, r3
 8003f18:	69ba      	ldr	r2, [r7, #24]
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	68da      	ldr	r2, [r3, #12]
 8003f22:	69fb      	ldr	r3, [r7, #28]
 8003f24:	005b      	lsls	r3, r3, #1
 8003f26:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2a:	69ba      	ldr	r2, [r7, #24]
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	69ba      	ldr	r2, [r7, #24]
 8003f34:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	fa02 f303 	lsl.w	r3, r2, r3
 8003f44:	43db      	mvns	r3, r3
 8003f46:	69ba      	ldr	r2, [r7, #24]
 8003f48:	4013      	ands	r3, r2
 8003f4a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	091b      	lsrs	r3, r3, #4
 8003f52:	f003 0201 	and.w	r2, r3, #1
 8003f56:	69fb      	ldr	r3, [r7, #28]
 8003f58:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5c:	69ba      	ldr	r2, [r7, #24]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	69ba      	ldr	r2, [r7, #24]
 8003f66:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	f003 0303 	and.w	r3, r3, #3
 8003f70:	2b03      	cmp	r3, #3
 8003f72:	d017      	beq.n	8003fa4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f7a:	69fb      	ldr	r3, [r7, #28]
 8003f7c:	005b      	lsls	r3, r3, #1
 8003f7e:	2203      	movs	r2, #3
 8003f80:	fa02 f303 	lsl.w	r3, r2, r3
 8003f84:	43db      	mvns	r3, r3
 8003f86:	69ba      	ldr	r2, [r7, #24]
 8003f88:	4013      	ands	r3, r2
 8003f8a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	689a      	ldr	r2, [r3, #8]
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	005b      	lsls	r3, r3, #1
 8003f94:	fa02 f303 	lsl.w	r3, r2, r3
 8003f98:	69ba      	ldr	r2, [r7, #24]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	69ba      	ldr	r2, [r7, #24]
 8003fa2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	f003 0303 	and.w	r3, r3, #3
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d123      	bne.n	8003ff8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	08da      	lsrs	r2, r3, #3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	3208      	adds	r2, #8
 8003fb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003fbe:	69fb      	ldr	r3, [r7, #28]
 8003fc0:	f003 0307 	and.w	r3, r3, #7
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	220f      	movs	r2, #15
 8003fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fcc:	43db      	mvns	r3, r3
 8003fce:	69ba      	ldr	r2, [r7, #24]
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	691a      	ldr	r2, [r3, #16]
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	f003 0307 	and.w	r3, r3, #7
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe4:	69ba      	ldr	r2, [r7, #24]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	08da      	lsrs	r2, r3, #3
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	3208      	adds	r2, #8
 8003ff2:	69b9      	ldr	r1, [r7, #24]
 8003ff4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	005b      	lsls	r3, r3, #1
 8004002:	2203      	movs	r2, #3
 8004004:	fa02 f303 	lsl.w	r3, r2, r3
 8004008:	43db      	mvns	r3, r3
 800400a:	69ba      	ldr	r2, [r7, #24]
 800400c:	4013      	ands	r3, r2
 800400e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f003 0203 	and.w	r2, r3, #3
 8004018:	69fb      	ldr	r3, [r7, #28]
 800401a:	005b      	lsls	r3, r3, #1
 800401c:	fa02 f303 	lsl.w	r3, r2, r3
 8004020:	69ba      	ldr	r2, [r7, #24]
 8004022:	4313      	orrs	r3, r2
 8004024:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	69ba      	ldr	r2, [r7, #24]
 800402a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004034:	2b00      	cmp	r3, #0
 8004036:	f000 80ae 	beq.w	8004196 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800403a:	2300      	movs	r3, #0
 800403c:	60fb      	str	r3, [r7, #12]
 800403e:	4b5d      	ldr	r3, [pc, #372]	; (80041b4 <HAL_GPIO_Init+0x300>)
 8004040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004042:	4a5c      	ldr	r2, [pc, #368]	; (80041b4 <HAL_GPIO_Init+0x300>)
 8004044:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004048:	6453      	str	r3, [r2, #68]	; 0x44
 800404a:	4b5a      	ldr	r3, [pc, #360]	; (80041b4 <HAL_GPIO_Init+0x300>)
 800404c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800404e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004052:	60fb      	str	r3, [r7, #12]
 8004054:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004056:	4a58      	ldr	r2, [pc, #352]	; (80041b8 <HAL_GPIO_Init+0x304>)
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	089b      	lsrs	r3, r3, #2
 800405c:	3302      	adds	r3, #2
 800405e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004062:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004064:	69fb      	ldr	r3, [r7, #28]
 8004066:	f003 0303 	and.w	r3, r3, #3
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	220f      	movs	r2, #15
 800406e:	fa02 f303 	lsl.w	r3, r2, r3
 8004072:	43db      	mvns	r3, r3
 8004074:	69ba      	ldr	r2, [r7, #24]
 8004076:	4013      	ands	r3, r2
 8004078:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	4a4f      	ldr	r2, [pc, #316]	; (80041bc <HAL_GPIO_Init+0x308>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d025      	beq.n	80040ce <HAL_GPIO_Init+0x21a>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	4a4e      	ldr	r2, [pc, #312]	; (80041c0 <HAL_GPIO_Init+0x30c>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d01f      	beq.n	80040ca <HAL_GPIO_Init+0x216>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	4a4d      	ldr	r2, [pc, #308]	; (80041c4 <HAL_GPIO_Init+0x310>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d019      	beq.n	80040c6 <HAL_GPIO_Init+0x212>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	4a4c      	ldr	r2, [pc, #304]	; (80041c8 <HAL_GPIO_Init+0x314>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d013      	beq.n	80040c2 <HAL_GPIO_Init+0x20e>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	4a4b      	ldr	r2, [pc, #300]	; (80041cc <HAL_GPIO_Init+0x318>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d00d      	beq.n	80040be <HAL_GPIO_Init+0x20a>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	4a4a      	ldr	r2, [pc, #296]	; (80041d0 <HAL_GPIO_Init+0x31c>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d007      	beq.n	80040ba <HAL_GPIO_Init+0x206>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4a49      	ldr	r2, [pc, #292]	; (80041d4 <HAL_GPIO_Init+0x320>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d101      	bne.n	80040b6 <HAL_GPIO_Init+0x202>
 80040b2:	2306      	movs	r3, #6
 80040b4:	e00c      	b.n	80040d0 <HAL_GPIO_Init+0x21c>
 80040b6:	2307      	movs	r3, #7
 80040b8:	e00a      	b.n	80040d0 <HAL_GPIO_Init+0x21c>
 80040ba:	2305      	movs	r3, #5
 80040bc:	e008      	b.n	80040d0 <HAL_GPIO_Init+0x21c>
 80040be:	2304      	movs	r3, #4
 80040c0:	e006      	b.n	80040d0 <HAL_GPIO_Init+0x21c>
 80040c2:	2303      	movs	r3, #3
 80040c4:	e004      	b.n	80040d0 <HAL_GPIO_Init+0x21c>
 80040c6:	2302      	movs	r3, #2
 80040c8:	e002      	b.n	80040d0 <HAL_GPIO_Init+0x21c>
 80040ca:	2301      	movs	r3, #1
 80040cc:	e000      	b.n	80040d0 <HAL_GPIO_Init+0x21c>
 80040ce:	2300      	movs	r3, #0
 80040d0:	69fa      	ldr	r2, [r7, #28]
 80040d2:	f002 0203 	and.w	r2, r2, #3
 80040d6:	0092      	lsls	r2, r2, #2
 80040d8:	4093      	lsls	r3, r2
 80040da:	69ba      	ldr	r2, [r7, #24]
 80040dc:	4313      	orrs	r3, r2
 80040de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80040e0:	4935      	ldr	r1, [pc, #212]	; (80041b8 <HAL_GPIO_Init+0x304>)
 80040e2:	69fb      	ldr	r3, [r7, #28]
 80040e4:	089b      	lsrs	r3, r3, #2
 80040e6:	3302      	adds	r3, #2
 80040e8:	69ba      	ldr	r2, [r7, #24]
 80040ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040ee:	4b3a      	ldr	r3, [pc, #232]	; (80041d8 <HAL_GPIO_Init+0x324>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	43db      	mvns	r3, r3
 80040f8:	69ba      	ldr	r2, [r7, #24]
 80040fa:	4013      	ands	r3, r2
 80040fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d003      	beq.n	8004112 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800410a:	69ba      	ldr	r2, [r7, #24]
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	4313      	orrs	r3, r2
 8004110:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004112:	4a31      	ldr	r2, [pc, #196]	; (80041d8 <HAL_GPIO_Init+0x324>)
 8004114:	69bb      	ldr	r3, [r7, #24]
 8004116:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004118:	4b2f      	ldr	r3, [pc, #188]	; (80041d8 <HAL_GPIO_Init+0x324>)
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	43db      	mvns	r3, r3
 8004122:	69ba      	ldr	r2, [r7, #24]
 8004124:	4013      	ands	r3, r2
 8004126:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004130:	2b00      	cmp	r3, #0
 8004132:	d003      	beq.n	800413c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004134:	69ba      	ldr	r2, [r7, #24]
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	4313      	orrs	r3, r2
 800413a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800413c:	4a26      	ldr	r2, [pc, #152]	; (80041d8 <HAL_GPIO_Init+0x324>)
 800413e:	69bb      	ldr	r3, [r7, #24]
 8004140:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004142:	4b25      	ldr	r3, [pc, #148]	; (80041d8 <HAL_GPIO_Init+0x324>)
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	43db      	mvns	r3, r3
 800414c:	69ba      	ldr	r2, [r7, #24]
 800414e:	4013      	ands	r3, r2
 8004150:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d003      	beq.n	8004166 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800415e:	69ba      	ldr	r2, [r7, #24]
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	4313      	orrs	r3, r2
 8004164:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004166:	4a1c      	ldr	r2, [pc, #112]	; (80041d8 <HAL_GPIO_Init+0x324>)
 8004168:	69bb      	ldr	r3, [r7, #24]
 800416a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800416c:	4b1a      	ldr	r3, [pc, #104]	; (80041d8 <HAL_GPIO_Init+0x324>)
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	43db      	mvns	r3, r3
 8004176:	69ba      	ldr	r2, [r7, #24]
 8004178:	4013      	ands	r3, r2
 800417a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004184:	2b00      	cmp	r3, #0
 8004186:	d003      	beq.n	8004190 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004188:	69ba      	ldr	r2, [r7, #24]
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	4313      	orrs	r3, r2
 800418e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004190:	4a11      	ldr	r2, [pc, #68]	; (80041d8 <HAL_GPIO_Init+0x324>)
 8004192:	69bb      	ldr	r3, [r7, #24]
 8004194:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	3301      	adds	r3, #1
 800419a:	61fb      	str	r3, [r7, #28]
 800419c:	69fb      	ldr	r3, [r7, #28]
 800419e:	2b0f      	cmp	r3, #15
 80041a0:	f67f ae96 	bls.w	8003ed0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80041a4:	bf00      	nop
 80041a6:	bf00      	nop
 80041a8:	3724      	adds	r7, #36	; 0x24
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop
 80041b4:	40023800 	.word	0x40023800
 80041b8:	40013800 	.word	0x40013800
 80041bc:	40020000 	.word	0x40020000
 80041c0:	40020400 	.word	0x40020400
 80041c4:	40020800 	.word	0x40020800
 80041c8:	40020c00 	.word	0x40020c00
 80041cc:	40021000 	.word	0x40021000
 80041d0:	40021400 	.word	0x40021400
 80041d4:	40021800 	.word	0x40021800
 80041d8:	40013c00 	.word	0x40013c00

080041dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80041dc:	b480      	push	{r7}
 80041de:	b085      	sub	sp, #20
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
 80041e4:	460b      	mov	r3, r1
 80041e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	691a      	ldr	r2, [r3, #16]
 80041ec:	887b      	ldrh	r3, [r7, #2]
 80041ee:	4013      	ands	r3, r2
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d002      	beq.n	80041fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80041f4:	2301      	movs	r3, #1
 80041f6:	73fb      	strb	r3, [r7, #15]
 80041f8:	e001      	b.n	80041fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80041fa:	2300      	movs	r3, #0
 80041fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80041fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004200:	4618      	mov	r0, r3
 8004202:	3714      	adds	r7, #20
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr

0800420c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800420c:	b480      	push	{r7}
 800420e:	b083      	sub	sp, #12
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
 8004214:	460b      	mov	r3, r1
 8004216:	807b      	strh	r3, [r7, #2]
 8004218:	4613      	mov	r3, r2
 800421a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800421c:	787b      	ldrb	r3, [r7, #1]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d003      	beq.n	800422a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004222:	887a      	ldrh	r2, [r7, #2]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004228:	e003      	b.n	8004232 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800422a:	887b      	ldrh	r3, [r7, #2]
 800422c:	041a      	lsls	r2, r3, #16
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	619a      	str	r2, [r3, #24]
}
 8004232:	bf00      	nop
 8004234:	370c      	adds	r7, #12
 8004236:	46bd      	mov	sp, r7
 8004238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423c:	4770      	bx	lr

0800423e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800423e:	b480      	push	{r7}
 8004240:	b085      	sub	sp, #20
 8004242:	af00      	add	r7, sp, #0
 8004244:	6078      	str	r0, [r7, #4]
 8004246:	460b      	mov	r3, r1
 8004248:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	695b      	ldr	r3, [r3, #20]
 800424e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004250:	887a      	ldrh	r2, [r7, #2]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	4013      	ands	r3, r2
 8004256:	041a      	lsls	r2, r3, #16
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	43d9      	mvns	r1, r3
 800425c:	887b      	ldrh	r3, [r7, #2]
 800425e:	400b      	ands	r3, r1
 8004260:	431a      	orrs	r2, r3
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	619a      	str	r2, [r3, #24]
}
 8004266:	bf00      	nop
 8004268:	3714      	adds	r7, #20
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr
	...

08004274 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b082      	sub	sp, #8
 8004278:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800427a:	2300      	movs	r3, #0
 800427c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800427e:	2300      	movs	r3, #0
 8004280:	603b      	str	r3, [r7, #0]
 8004282:	4b20      	ldr	r3, [pc, #128]	; (8004304 <HAL_PWREx_EnableOverDrive+0x90>)
 8004284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004286:	4a1f      	ldr	r2, [pc, #124]	; (8004304 <HAL_PWREx_EnableOverDrive+0x90>)
 8004288:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800428c:	6413      	str	r3, [r2, #64]	; 0x40
 800428e:	4b1d      	ldr	r3, [pc, #116]	; (8004304 <HAL_PWREx_EnableOverDrive+0x90>)
 8004290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004292:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004296:	603b      	str	r3, [r7, #0]
 8004298:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800429a:	4b1b      	ldr	r3, [pc, #108]	; (8004308 <HAL_PWREx_EnableOverDrive+0x94>)
 800429c:	2201      	movs	r2, #1
 800429e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80042a0:	f7ff f8da 	bl	8003458 <HAL_GetTick>
 80042a4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80042a6:	e009      	b.n	80042bc <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80042a8:	f7ff f8d6 	bl	8003458 <HAL_GetTick>
 80042ac:	4602      	mov	r2, r0
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80042b6:	d901      	bls.n	80042bc <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80042b8:	2303      	movs	r3, #3
 80042ba:	e01f      	b.n	80042fc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80042bc:	4b13      	ldr	r3, [pc, #76]	; (800430c <HAL_PWREx_EnableOverDrive+0x98>)
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042c8:	d1ee      	bne.n	80042a8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80042ca:	4b11      	ldr	r3, [pc, #68]	; (8004310 <HAL_PWREx_EnableOverDrive+0x9c>)
 80042cc:	2201      	movs	r2, #1
 80042ce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80042d0:	f7ff f8c2 	bl	8003458 <HAL_GetTick>
 80042d4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80042d6:	e009      	b.n	80042ec <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80042d8:	f7ff f8be 	bl	8003458 <HAL_GetTick>
 80042dc:	4602      	mov	r2, r0
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80042e6:	d901      	bls.n	80042ec <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80042e8:	2303      	movs	r3, #3
 80042ea:	e007      	b.n	80042fc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80042ec:	4b07      	ldr	r3, [pc, #28]	; (800430c <HAL_PWREx_EnableOverDrive+0x98>)
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042f4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80042f8:	d1ee      	bne.n	80042d8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80042fa:	2300      	movs	r3, #0
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	3708      	adds	r7, #8
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}
 8004304:	40023800 	.word	0x40023800
 8004308:	420e0040 	.word	0x420e0040
 800430c:	40007000 	.word	0x40007000
 8004310:	420e0044 	.word	0x420e0044

08004314 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d101      	bne.n	8004328 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	e0cc      	b.n	80044c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004328:	4b68      	ldr	r3, [pc, #416]	; (80044cc <HAL_RCC_ClockConfig+0x1b8>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f003 030f 	and.w	r3, r3, #15
 8004330:	683a      	ldr	r2, [r7, #0]
 8004332:	429a      	cmp	r2, r3
 8004334:	d90c      	bls.n	8004350 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004336:	4b65      	ldr	r3, [pc, #404]	; (80044cc <HAL_RCC_ClockConfig+0x1b8>)
 8004338:	683a      	ldr	r2, [r7, #0]
 800433a:	b2d2      	uxtb	r2, r2
 800433c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800433e:	4b63      	ldr	r3, [pc, #396]	; (80044cc <HAL_RCC_ClockConfig+0x1b8>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f003 030f 	and.w	r3, r3, #15
 8004346:	683a      	ldr	r2, [r7, #0]
 8004348:	429a      	cmp	r2, r3
 800434a:	d001      	beq.n	8004350 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	e0b8      	b.n	80044c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 0302 	and.w	r3, r3, #2
 8004358:	2b00      	cmp	r3, #0
 800435a:	d020      	beq.n	800439e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f003 0304 	and.w	r3, r3, #4
 8004364:	2b00      	cmp	r3, #0
 8004366:	d005      	beq.n	8004374 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004368:	4b59      	ldr	r3, [pc, #356]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	4a58      	ldr	r2, [pc, #352]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 800436e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004372:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 0308 	and.w	r3, r3, #8
 800437c:	2b00      	cmp	r3, #0
 800437e:	d005      	beq.n	800438c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004380:	4b53      	ldr	r3, [pc, #332]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	4a52      	ldr	r2, [pc, #328]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004386:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800438a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800438c:	4b50      	ldr	r3, [pc, #320]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	494d      	ldr	r1, [pc, #308]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 800439a:	4313      	orrs	r3, r2
 800439c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f003 0301 	and.w	r3, r3, #1
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d044      	beq.n	8004434 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	2b01      	cmp	r3, #1
 80043b0:	d107      	bne.n	80043c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043b2:	4b47      	ldr	r3, [pc, #284]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d119      	bne.n	80043f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e07f      	b.n	80044c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d003      	beq.n	80043d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043ce:	2b03      	cmp	r3, #3
 80043d0:	d107      	bne.n	80043e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043d2:	4b3f      	ldr	r3, [pc, #252]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d109      	bne.n	80043f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e06f      	b.n	80044c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043e2:	4b3b      	ldr	r3, [pc, #236]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0302 	and.w	r3, r3, #2
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d101      	bne.n	80043f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e067      	b.n	80044c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043f2:	4b37      	ldr	r3, [pc, #220]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	f023 0203 	bic.w	r2, r3, #3
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	4934      	ldr	r1, [pc, #208]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004400:	4313      	orrs	r3, r2
 8004402:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004404:	f7ff f828 	bl	8003458 <HAL_GetTick>
 8004408:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800440a:	e00a      	b.n	8004422 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800440c:	f7ff f824 	bl	8003458 <HAL_GetTick>
 8004410:	4602      	mov	r2, r0
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	1ad3      	subs	r3, r2, r3
 8004416:	f241 3288 	movw	r2, #5000	; 0x1388
 800441a:	4293      	cmp	r3, r2
 800441c:	d901      	bls.n	8004422 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800441e:	2303      	movs	r3, #3
 8004420:	e04f      	b.n	80044c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004422:	4b2b      	ldr	r3, [pc, #172]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f003 020c 	and.w	r2, r3, #12
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	429a      	cmp	r2, r3
 8004432:	d1eb      	bne.n	800440c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004434:	4b25      	ldr	r3, [pc, #148]	; (80044cc <HAL_RCC_ClockConfig+0x1b8>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f003 030f 	and.w	r3, r3, #15
 800443c:	683a      	ldr	r2, [r7, #0]
 800443e:	429a      	cmp	r2, r3
 8004440:	d20c      	bcs.n	800445c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004442:	4b22      	ldr	r3, [pc, #136]	; (80044cc <HAL_RCC_ClockConfig+0x1b8>)
 8004444:	683a      	ldr	r2, [r7, #0]
 8004446:	b2d2      	uxtb	r2, r2
 8004448:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800444a:	4b20      	ldr	r3, [pc, #128]	; (80044cc <HAL_RCC_ClockConfig+0x1b8>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 030f 	and.w	r3, r3, #15
 8004452:	683a      	ldr	r2, [r7, #0]
 8004454:	429a      	cmp	r2, r3
 8004456:	d001      	beq.n	800445c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e032      	b.n	80044c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0304 	and.w	r3, r3, #4
 8004464:	2b00      	cmp	r3, #0
 8004466:	d008      	beq.n	800447a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004468:	4b19      	ldr	r3, [pc, #100]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	68db      	ldr	r3, [r3, #12]
 8004474:	4916      	ldr	r1, [pc, #88]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004476:	4313      	orrs	r3, r2
 8004478:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 0308 	and.w	r3, r3, #8
 8004482:	2b00      	cmp	r3, #0
 8004484:	d009      	beq.n	800449a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004486:	4b12      	ldr	r3, [pc, #72]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	691b      	ldr	r3, [r3, #16]
 8004492:	00db      	lsls	r3, r3, #3
 8004494:	490e      	ldr	r1, [pc, #56]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004496:	4313      	orrs	r3, r2
 8004498:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800449a:	f000 f855 	bl	8004548 <HAL_RCC_GetSysClockFreq>
 800449e:	4602      	mov	r2, r0
 80044a0:	4b0b      	ldr	r3, [pc, #44]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	091b      	lsrs	r3, r3, #4
 80044a6:	f003 030f 	and.w	r3, r3, #15
 80044aa:	490a      	ldr	r1, [pc, #40]	; (80044d4 <HAL_RCC_ClockConfig+0x1c0>)
 80044ac:	5ccb      	ldrb	r3, [r1, r3]
 80044ae:	fa22 f303 	lsr.w	r3, r2, r3
 80044b2:	4a09      	ldr	r2, [pc, #36]	; (80044d8 <HAL_RCC_ClockConfig+0x1c4>)
 80044b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80044b6:	4b09      	ldr	r3, [pc, #36]	; (80044dc <HAL_RCC_ClockConfig+0x1c8>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4618      	mov	r0, r3
 80044bc:	f7fe ff88 	bl	80033d0 <HAL_InitTick>

  return HAL_OK;
 80044c0:	2300      	movs	r3, #0
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3710      	adds	r7, #16
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}
 80044ca:	bf00      	nop
 80044cc:	40023c00 	.word	0x40023c00
 80044d0:	40023800 	.word	0x40023800
 80044d4:	0800a8c8 	.word	0x0800a8c8
 80044d8:	20000020 	.word	0x20000020
 80044dc:	20000024 	.word	0x20000024

080044e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044e0:	b480      	push	{r7}
 80044e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044e4:	4b03      	ldr	r3, [pc, #12]	; (80044f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80044e6:	681b      	ldr	r3, [r3, #0]
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr
 80044f2:	bf00      	nop
 80044f4:	20000020 	.word	0x20000020

080044f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80044fc:	f7ff fff0 	bl	80044e0 <HAL_RCC_GetHCLKFreq>
 8004500:	4602      	mov	r2, r0
 8004502:	4b05      	ldr	r3, [pc, #20]	; (8004518 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	0a9b      	lsrs	r3, r3, #10
 8004508:	f003 0307 	and.w	r3, r3, #7
 800450c:	4903      	ldr	r1, [pc, #12]	; (800451c <HAL_RCC_GetPCLK1Freq+0x24>)
 800450e:	5ccb      	ldrb	r3, [r1, r3]
 8004510:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004514:	4618      	mov	r0, r3
 8004516:	bd80      	pop	{r7, pc}
 8004518:	40023800 	.word	0x40023800
 800451c:	0800a8d8 	.word	0x0800a8d8

08004520 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004524:	f7ff ffdc 	bl	80044e0 <HAL_RCC_GetHCLKFreq>
 8004528:	4602      	mov	r2, r0
 800452a:	4b05      	ldr	r3, [pc, #20]	; (8004540 <HAL_RCC_GetPCLK2Freq+0x20>)
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	0b5b      	lsrs	r3, r3, #13
 8004530:	f003 0307 	and.w	r3, r3, #7
 8004534:	4903      	ldr	r1, [pc, #12]	; (8004544 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004536:	5ccb      	ldrb	r3, [r1, r3]
 8004538:	fa22 f303 	lsr.w	r3, r2, r3
}
 800453c:	4618      	mov	r0, r3
 800453e:	bd80      	pop	{r7, pc}
 8004540:	40023800 	.word	0x40023800
 8004544:	0800a8d8 	.word	0x0800a8d8

08004548 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004548:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800454c:	b087      	sub	sp, #28
 800454e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004550:	2600      	movs	r6, #0
 8004552:	60fe      	str	r6, [r7, #12]
  uint32_t pllvco = 0U;
 8004554:	2600      	movs	r6, #0
 8004556:	617e      	str	r6, [r7, #20]
  uint32_t pllp = 0U;
 8004558:	2600      	movs	r6, #0
 800455a:	60be      	str	r6, [r7, #8]
  uint32_t pllr = 0U;
 800455c:	2600      	movs	r6, #0
 800455e:	607e      	str	r6, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004560:	2600      	movs	r6, #0
 8004562:	613e      	str	r6, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004564:	4ea3      	ldr	r6, [pc, #652]	; (80047f4 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8004566:	68b6      	ldr	r6, [r6, #8]
 8004568:	f006 060c 	and.w	r6, r6, #12
 800456c:	2e0c      	cmp	r6, #12
 800456e:	f200 8137 	bhi.w	80047e0 <HAL_RCC_GetSysClockFreq+0x298>
 8004572:	f20f 0c08 	addw	ip, pc, #8
 8004576:	f85c f026 	ldr.w	pc, [ip, r6, lsl #2]
 800457a:	bf00      	nop
 800457c:	080045b1 	.word	0x080045b1
 8004580:	080047e1 	.word	0x080047e1
 8004584:	080047e1 	.word	0x080047e1
 8004588:	080047e1 	.word	0x080047e1
 800458c:	080045b7 	.word	0x080045b7
 8004590:	080047e1 	.word	0x080047e1
 8004594:	080047e1 	.word	0x080047e1
 8004598:	080047e1 	.word	0x080047e1
 800459c:	080045bd 	.word	0x080045bd
 80045a0:	080047e1 	.word	0x080047e1
 80045a4:	080047e1 	.word	0x080047e1
 80045a8:	080047e1 	.word	0x080047e1
 80045ac:	080046d3 	.word	0x080046d3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80045b0:	4b91      	ldr	r3, [pc, #580]	; (80047f8 <HAL_RCC_GetSysClockFreq+0x2b0>)
 80045b2:	613b      	str	r3, [r7, #16]
       break;
 80045b4:	e117      	b.n	80047e6 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80045b6:	4b91      	ldr	r3, [pc, #580]	; (80047fc <HAL_RCC_GetSysClockFreq+0x2b4>)
 80045b8:	613b      	str	r3, [r7, #16]
      break;
 80045ba:	e114      	b.n	80047e6 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80045bc:	4b8d      	ldr	r3, [pc, #564]	; (80047f4 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80045c4:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80045c6:	4b8b      	ldr	r3, [pc, #556]	; (80047f4 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d024      	beq.n	800461c <HAL_RCC_GetSysClockFreq+0xd4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045d2:	4b88      	ldr	r3, [pc, #544]	; (80047f4 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	099b      	lsrs	r3, r3, #6
 80045d8:	461a      	mov	r2, r3
 80045da:	f04f 0300 	mov.w	r3, #0
 80045de:	f240 14ff 	movw	r4, #511	; 0x1ff
 80045e2:	f04f 0500 	mov.w	r5, #0
 80045e6:	ea02 0004 	and.w	r0, r2, r4
 80045ea:	ea03 0105 	and.w	r1, r3, r5
 80045ee:	4b83      	ldr	r3, [pc, #524]	; (80047fc <HAL_RCC_GetSysClockFreq+0x2b4>)
 80045f0:	fb03 f201 	mul.w	r2, r3, r1
 80045f4:	2300      	movs	r3, #0
 80045f6:	fb03 f300 	mul.w	r3, r3, r0
 80045fa:	4413      	add	r3, r2
 80045fc:	4a7f      	ldr	r2, [pc, #508]	; (80047fc <HAL_RCC_GetSysClockFreq+0x2b4>)
 80045fe:	fba0 0102 	umull	r0, r1, r0, r2
 8004602:	440b      	add	r3, r1
 8004604:	4619      	mov	r1, r3
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	461a      	mov	r2, r3
 800460a:	f04f 0300 	mov.w	r3, #0
 800460e:	f7fc fc69 	bl	8000ee4 <__aeabi_uldivmod>
 8004612:	4602      	mov	r2, r0
 8004614:	460b      	mov	r3, r1
 8004616:	4613      	mov	r3, r2
 8004618:	617b      	str	r3, [r7, #20]
 800461a:	e04c      	b.n	80046b6 <HAL_RCC_GetSysClockFreq+0x16e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800461c:	4b75      	ldr	r3, [pc, #468]	; (80047f4 <HAL_RCC_GetSysClockFreq+0x2ac>)
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	099b      	lsrs	r3, r3, #6
 8004622:	461a      	mov	r2, r3
 8004624:	f04f 0300 	mov.w	r3, #0
 8004628:	f240 10ff 	movw	r0, #511	; 0x1ff
 800462c:	f04f 0100 	mov.w	r1, #0
 8004630:	ea02 0800 	and.w	r8, r2, r0
 8004634:	ea03 0901 	and.w	r9, r3, r1
 8004638:	4640      	mov	r0, r8
 800463a:	4649      	mov	r1, r9
 800463c:	f04f 0200 	mov.w	r2, #0
 8004640:	f04f 0300 	mov.w	r3, #0
 8004644:	014b      	lsls	r3, r1, #5
 8004646:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800464a:	0142      	lsls	r2, r0, #5
 800464c:	4610      	mov	r0, r2
 800464e:	4619      	mov	r1, r3
 8004650:	ebb0 0008 	subs.w	r0, r0, r8
 8004654:	eb61 0109 	sbc.w	r1, r1, r9
 8004658:	f04f 0200 	mov.w	r2, #0
 800465c:	f04f 0300 	mov.w	r3, #0
 8004660:	018b      	lsls	r3, r1, #6
 8004662:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004666:	0182      	lsls	r2, r0, #6
 8004668:	1a12      	subs	r2, r2, r0
 800466a:	eb63 0301 	sbc.w	r3, r3, r1
 800466e:	f04f 0000 	mov.w	r0, #0
 8004672:	f04f 0100 	mov.w	r1, #0
 8004676:	00d9      	lsls	r1, r3, #3
 8004678:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800467c:	00d0      	lsls	r0, r2, #3
 800467e:	4602      	mov	r2, r0
 8004680:	460b      	mov	r3, r1
 8004682:	eb12 0208 	adds.w	r2, r2, r8
 8004686:	eb43 0309 	adc.w	r3, r3, r9
 800468a:	f04f 0000 	mov.w	r0, #0
 800468e:	f04f 0100 	mov.w	r1, #0
 8004692:	0299      	lsls	r1, r3, #10
 8004694:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004698:	0290      	lsls	r0, r2, #10
 800469a:	4602      	mov	r2, r0
 800469c:	460b      	mov	r3, r1
 800469e:	4610      	mov	r0, r2
 80046a0:	4619      	mov	r1, r3
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	461a      	mov	r2, r3
 80046a6:	f04f 0300 	mov.w	r3, #0
 80046aa:	f7fc fc1b 	bl	8000ee4 <__aeabi_uldivmod>
 80046ae:	4602      	mov	r2, r0
 80046b0:	460b      	mov	r3, r1
 80046b2:	4613      	mov	r3, r2
 80046b4:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80046b6:	4b4f      	ldr	r3, [pc, #316]	; (80047f4 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	0c1b      	lsrs	r3, r3, #16
 80046bc:	f003 0303 	and.w	r3, r3, #3
 80046c0:	3301      	adds	r3, #1
 80046c2:	005b      	lsls	r3, r3, #1
 80046c4:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80046c6:	697a      	ldr	r2, [r7, #20]
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80046ce:	613b      	str	r3, [r7, #16]
      break;
 80046d0:	e089      	b.n	80047e6 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80046d2:	4948      	ldr	r1, [pc, #288]	; (80047f4 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80046d4:	6849      	ldr	r1, [r1, #4]
 80046d6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80046da:	60f9      	str	r1, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80046dc:	4945      	ldr	r1, [pc, #276]	; (80047f4 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80046de:	6849      	ldr	r1, [r1, #4]
 80046e0:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80046e4:	2900      	cmp	r1, #0
 80046e6:	d024      	beq.n	8004732 <HAL_RCC_GetSysClockFreq+0x1ea>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046e8:	4942      	ldr	r1, [pc, #264]	; (80047f4 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80046ea:	6849      	ldr	r1, [r1, #4]
 80046ec:	0989      	lsrs	r1, r1, #6
 80046ee:	4608      	mov	r0, r1
 80046f0:	f04f 0100 	mov.w	r1, #0
 80046f4:	f240 14ff 	movw	r4, #511	; 0x1ff
 80046f8:	f04f 0500 	mov.w	r5, #0
 80046fc:	ea00 0204 	and.w	r2, r0, r4
 8004700:	ea01 0305 	and.w	r3, r1, r5
 8004704:	493d      	ldr	r1, [pc, #244]	; (80047fc <HAL_RCC_GetSysClockFreq+0x2b4>)
 8004706:	fb01 f003 	mul.w	r0, r1, r3
 800470a:	2100      	movs	r1, #0
 800470c:	fb01 f102 	mul.w	r1, r1, r2
 8004710:	1844      	adds	r4, r0, r1
 8004712:	493a      	ldr	r1, [pc, #232]	; (80047fc <HAL_RCC_GetSysClockFreq+0x2b4>)
 8004714:	fba2 0101 	umull	r0, r1, r2, r1
 8004718:	1863      	adds	r3, r4, r1
 800471a:	4619      	mov	r1, r3
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	461a      	mov	r2, r3
 8004720:	f04f 0300 	mov.w	r3, #0
 8004724:	f7fc fbde 	bl	8000ee4 <__aeabi_uldivmod>
 8004728:	4602      	mov	r2, r0
 800472a:	460b      	mov	r3, r1
 800472c:	4613      	mov	r3, r2
 800472e:	617b      	str	r3, [r7, #20]
 8004730:	e04a      	b.n	80047c8 <HAL_RCC_GetSysClockFreq+0x280>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004732:	4b30      	ldr	r3, [pc, #192]	; (80047f4 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	099b      	lsrs	r3, r3, #6
 8004738:	461a      	mov	r2, r3
 800473a:	f04f 0300 	mov.w	r3, #0
 800473e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004742:	f04f 0100 	mov.w	r1, #0
 8004746:	ea02 0400 	and.w	r4, r2, r0
 800474a:	ea03 0501 	and.w	r5, r3, r1
 800474e:	4620      	mov	r0, r4
 8004750:	4629      	mov	r1, r5
 8004752:	f04f 0200 	mov.w	r2, #0
 8004756:	f04f 0300 	mov.w	r3, #0
 800475a:	014b      	lsls	r3, r1, #5
 800475c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004760:	0142      	lsls	r2, r0, #5
 8004762:	4610      	mov	r0, r2
 8004764:	4619      	mov	r1, r3
 8004766:	1b00      	subs	r0, r0, r4
 8004768:	eb61 0105 	sbc.w	r1, r1, r5
 800476c:	f04f 0200 	mov.w	r2, #0
 8004770:	f04f 0300 	mov.w	r3, #0
 8004774:	018b      	lsls	r3, r1, #6
 8004776:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800477a:	0182      	lsls	r2, r0, #6
 800477c:	1a12      	subs	r2, r2, r0
 800477e:	eb63 0301 	sbc.w	r3, r3, r1
 8004782:	f04f 0000 	mov.w	r0, #0
 8004786:	f04f 0100 	mov.w	r1, #0
 800478a:	00d9      	lsls	r1, r3, #3
 800478c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004790:	00d0      	lsls	r0, r2, #3
 8004792:	4602      	mov	r2, r0
 8004794:	460b      	mov	r3, r1
 8004796:	1912      	adds	r2, r2, r4
 8004798:	eb45 0303 	adc.w	r3, r5, r3
 800479c:	f04f 0000 	mov.w	r0, #0
 80047a0:	f04f 0100 	mov.w	r1, #0
 80047a4:	0299      	lsls	r1, r3, #10
 80047a6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80047aa:	0290      	lsls	r0, r2, #10
 80047ac:	4602      	mov	r2, r0
 80047ae:	460b      	mov	r3, r1
 80047b0:	4610      	mov	r0, r2
 80047b2:	4619      	mov	r1, r3
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	461a      	mov	r2, r3
 80047b8:	f04f 0300 	mov.w	r3, #0
 80047bc:	f7fc fb92 	bl	8000ee4 <__aeabi_uldivmod>
 80047c0:	4602      	mov	r2, r0
 80047c2:	460b      	mov	r3, r1
 80047c4:	4613      	mov	r3, r2
 80047c6:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80047c8:	4b0a      	ldr	r3, [pc, #40]	; (80047f4 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	0f1b      	lsrs	r3, r3, #28
 80047ce:	f003 0307 	and.w	r3, r3, #7
 80047d2:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 80047d4:	697a      	ldr	r2, [r7, #20]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047dc:	613b      	str	r3, [r7, #16]
      break;
 80047de:	e002      	b.n	80047e6 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80047e0:	4b05      	ldr	r3, [pc, #20]	; (80047f8 <HAL_RCC_GetSysClockFreq+0x2b0>)
 80047e2:	613b      	str	r3, [r7, #16]
      break;
 80047e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047e6:	693b      	ldr	r3, [r7, #16]
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	371c      	adds	r7, #28
 80047ec:	46bd      	mov	sp, r7
 80047ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80047f2:	bf00      	nop
 80047f4:	40023800 	.word	0x40023800
 80047f8:	00f42400 	.word	0x00f42400
 80047fc:	018cba80 	.word	0x018cba80

08004800 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b086      	sub	sp, #24
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d101      	bne.n	8004812 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e28d      	b.n	8004d2e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 0301 	and.w	r3, r3, #1
 800481a:	2b00      	cmp	r3, #0
 800481c:	f000 8083 	beq.w	8004926 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004820:	4b94      	ldr	r3, [pc, #592]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	f003 030c 	and.w	r3, r3, #12
 8004828:	2b04      	cmp	r3, #4
 800482a:	d019      	beq.n	8004860 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800482c:	4b91      	ldr	r3, [pc, #580]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004834:	2b08      	cmp	r3, #8
 8004836:	d106      	bne.n	8004846 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004838:	4b8e      	ldr	r3, [pc, #568]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004840:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004844:	d00c      	beq.n	8004860 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004846:	4b8b      	ldr	r3, [pc, #556]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800484e:	2b0c      	cmp	r3, #12
 8004850:	d112      	bne.n	8004878 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004852:	4b88      	ldr	r3, [pc, #544]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800485a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800485e:	d10b      	bne.n	8004878 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004860:	4b84      	ldr	r3, [pc, #528]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004868:	2b00      	cmp	r3, #0
 800486a:	d05b      	beq.n	8004924 <HAL_RCC_OscConfig+0x124>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d157      	bne.n	8004924 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e25a      	b.n	8004d2e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004880:	d106      	bne.n	8004890 <HAL_RCC_OscConfig+0x90>
 8004882:	4b7c      	ldr	r3, [pc, #496]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a7b      	ldr	r2, [pc, #492]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 8004888:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800488c:	6013      	str	r3, [r2, #0]
 800488e:	e01d      	b.n	80048cc <HAL_RCC_OscConfig+0xcc>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004898:	d10c      	bne.n	80048b4 <HAL_RCC_OscConfig+0xb4>
 800489a:	4b76      	ldr	r3, [pc, #472]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a75      	ldr	r2, [pc, #468]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 80048a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048a4:	6013      	str	r3, [r2, #0]
 80048a6:	4b73      	ldr	r3, [pc, #460]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a72      	ldr	r2, [pc, #456]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 80048ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048b0:	6013      	str	r3, [r2, #0]
 80048b2:	e00b      	b.n	80048cc <HAL_RCC_OscConfig+0xcc>
 80048b4:	4b6f      	ldr	r3, [pc, #444]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a6e      	ldr	r2, [pc, #440]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 80048ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048be:	6013      	str	r3, [r2, #0]
 80048c0:	4b6c      	ldr	r3, [pc, #432]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a6b      	ldr	r2, [pc, #428]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 80048c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d013      	beq.n	80048fc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048d4:	f7fe fdc0 	bl	8003458 <HAL_GetTick>
 80048d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048da:	e008      	b.n	80048ee <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048dc:	f7fe fdbc 	bl	8003458 <HAL_GetTick>
 80048e0:	4602      	mov	r2, r0
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	1ad3      	subs	r3, r2, r3
 80048e6:	2b64      	cmp	r3, #100	; 0x64
 80048e8:	d901      	bls.n	80048ee <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80048ea:	2303      	movs	r3, #3
 80048ec:	e21f      	b.n	8004d2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048ee:	4b61      	ldr	r3, [pc, #388]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d0f0      	beq.n	80048dc <HAL_RCC_OscConfig+0xdc>
 80048fa:	e014      	b.n	8004926 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048fc:	f7fe fdac 	bl	8003458 <HAL_GetTick>
 8004900:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004902:	e008      	b.n	8004916 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004904:	f7fe fda8 	bl	8003458 <HAL_GetTick>
 8004908:	4602      	mov	r2, r0
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	1ad3      	subs	r3, r2, r3
 800490e:	2b64      	cmp	r3, #100	; 0x64
 8004910:	d901      	bls.n	8004916 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004912:	2303      	movs	r3, #3
 8004914:	e20b      	b.n	8004d2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004916:	4b57      	ldr	r3, [pc, #348]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800491e:	2b00      	cmp	r3, #0
 8004920:	d1f0      	bne.n	8004904 <HAL_RCC_OscConfig+0x104>
 8004922:	e000      	b.n	8004926 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004924:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0302 	and.w	r3, r3, #2
 800492e:	2b00      	cmp	r3, #0
 8004930:	d06f      	beq.n	8004a12 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004932:	4b50      	ldr	r3, [pc, #320]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	f003 030c 	and.w	r3, r3, #12
 800493a:	2b00      	cmp	r3, #0
 800493c:	d017      	beq.n	800496e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800493e:	4b4d      	ldr	r3, [pc, #308]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004946:	2b08      	cmp	r3, #8
 8004948:	d105      	bne.n	8004956 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800494a:	4b4a      	ldr	r3, [pc, #296]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004952:	2b00      	cmp	r3, #0
 8004954:	d00b      	beq.n	800496e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004956:	4b47      	ldr	r3, [pc, #284]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 8004958:	689b      	ldr	r3, [r3, #8]
 800495a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800495e:	2b0c      	cmp	r3, #12
 8004960:	d11c      	bne.n	800499c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004962:	4b44      	ldr	r3, [pc, #272]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d116      	bne.n	800499c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800496e:	4b41      	ldr	r3, [pc, #260]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0302 	and.w	r3, r3, #2
 8004976:	2b00      	cmp	r3, #0
 8004978:	d005      	beq.n	8004986 <HAL_RCC_OscConfig+0x186>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	68db      	ldr	r3, [r3, #12]
 800497e:	2b01      	cmp	r3, #1
 8004980:	d001      	beq.n	8004986 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e1d3      	b.n	8004d2e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004986:	4b3b      	ldr	r3, [pc, #236]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	691b      	ldr	r3, [r3, #16]
 8004992:	00db      	lsls	r3, r3, #3
 8004994:	4937      	ldr	r1, [pc, #220]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 8004996:	4313      	orrs	r3, r2
 8004998:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800499a:	e03a      	b.n	8004a12 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d020      	beq.n	80049e6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049a4:	4b34      	ldr	r3, [pc, #208]	; (8004a78 <HAL_RCC_OscConfig+0x278>)
 80049a6:	2201      	movs	r2, #1
 80049a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049aa:	f7fe fd55 	bl	8003458 <HAL_GetTick>
 80049ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049b0:	e008      	b.n	80049c4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049b2:	f7fe fd51 	bl	8003458 <HAL_GetTick>
 80049b6:	4602      	mov	r2, r0
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	1ad3      	subs	r3, r2, r3
 80049bc:	2b02      	cmp	r3, #2
 80049be:	d901      	bls.n	80049c4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	e1b4      	b.n	8004d2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049c4:	4b2b      	ldr	r3, [pc, #172]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 0302 	and.w	r3, r3, #2
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d0f0      	beq.n	80049b2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049d0:	4b28      	ldr	r3, [pc, #160]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	691b      	ldr	r3, [r3, #16]
 80049dc:	00db      	lsls	r3, r3, #3
 80049de:	4925      	ldr	r1, [pc, #148]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 80049e0:	4313      	orrs	r3, r2
 80049e2:	600b      	str	r3, [r1, #0]
 80049e4:	e015      	b.n	8004a12 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049e6:	4b24      	ldr	r3, [pc, #144]	; (8004a78 <HAL_RCC_OscConfig+0x278>)
 80049e8:	2200      	movs	r2, #0
 80049ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049ec:	f7fe fd34 	bl	8003458 <HAL_GetTick>
 80049f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049f2:	e008      	b.n	8004a06 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049f4:	f7fe fd30 	bl	8003458 <HAL_GetTick>
 80049f8:	4602      	mov	r2, r0
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d901      	bls.n	8004a06 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e193      	b.n	8004d2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a06:	4b1b      	ldr	r3, [pc, #108]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0302 	and.w	r3, r3, #2
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d1f0      	bne.n	80049f4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 0308 	and.w	r3, r3, #8
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d036      	beq.n	8004a8c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	695b      	ldr	r3, [r3, #20]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d016      	beq.n	8004a54 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a26:	4b15      	ldr	r3, [pc, #84]	; (8004a7c <HAL_RCC_OscConfig+0x27c>)
 8004a28:	2201      	movs	r2, #1
 8004a2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a2c:	f7fe fd14 	bl	8003458 <HAL_GetTick>
 8004a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a32:	e008      	b.n	8004a46 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a34:	f7fe fd10 	bl	8003458 <HAL_GetTick>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	2b02      	cmp	r3, #2
 8004a40:	d901      	bls.n	8004a46 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004a42:	2303      	movs	r3, #3
 8004a44:	e173      	b.n	8004d2e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a46:	4b0b      	ldr	r3, [pc, #44]	; (8004a74 <HAL_RCC_OscConfig+0x274>)
 8004a48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a4a:	f003 0302 	and.w	r3, r3, #2
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d0f0      	beq.n	8004a34 <HAL_RCC_OscConfig+0x234>
 8004a52:	e01b      	b.n	8004a8c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a54:	4b09      	ldr	r3, [pc, #36]	; (8004a7c <HAL_RCC_OscConfig+0x27c>)
 8004a56:	2200      	movs	r2, #0
 8004a58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a5a:	f7fe fcfd 	bl	8003458 <HAL_GetTick>
 8004a5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a60:	e00e      	b.n	8004a80 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a62:	f7fe fcf9 	bl	8003458 <HAL_GetTick>
 8004a66:	4602      	mov	r2, r0
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	1ad3      	subs	r3, r2, r3
 8004a6c:	2b02      	cmp	r3, #2
 8004a6e:	d907      	bls.n	8004a80 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004a70:	2303      	movs	r3, #3
 8004a72:	e15c      	b.n	8004d2e <HAL_RCC_OscConfig+0x52e>
 8004a74:	40023800 	.word	0x40023800
 8004a78:	42470000 	.word	0x42470000
 8004a7c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a80:	4b8a      	ldr	r3, [pc, #552]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004a82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a84:	f003 0302 	and.w	r3, r3, #2
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d1ea      	bne.n	8004a62 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f003 0304 	and.w	r3, r3, #4
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	f000 8097 	beq.w	8004bc8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a9e:	4b83      	ldr	r3, [pc, #524]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d10f      	bne.n	8004aca <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004aaa:	2300      	movs	r3, #0
 8004aac:	60bb      	str	r3, [r7, #8]
 8004aae:	4b7f      	ldr	r3, [pc, #508]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab2:	4a7e      	ldr	r2, [pc, #504]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004ab4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ab8:	6413      	str	r3, [r2, #64]	; 0x40
 8004aba:	4b7c      	ldr	r3, [pc, #496]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004abe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ac2:	60bb      	str	r3, [r7, #8]
 8004ac4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aca:	4b79      	ldr	r3, [pc, #484]	; (8004cb0 <HAL_RCC_OscConfig+0x4b0>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d118      	bne.n	8004b08 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ad6:	4b76      	ldr	r3, [pc, #472]	; (8004cb0 <HAL_RCC_OscConfig+0x4b0>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a75      	ldr	r2, [pc, #468]	; (8004cb0 <HAL_RCC_OscConfig+0x4b0>)
 8004adc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ae0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ae2:	f7fe fcb9 	bl	8003458 <HAL_GetTick>
 8004ae6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ae8:	e008      	b.n	8004afc <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004aea:	f7fe fcb5 	bl	8003458 <HAL_GetTick>
 8004aee:	4602      	mov	r2, r0
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	1ad3      	subs	r3, r2, r3
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d901      	bls.n	8004afc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e118      	b.n	8004d2e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004afc:	4b6c      	ldr	r3, [pc, #432]	; (8004cb0 <HAL_RCC_OscConfig+0x4b0>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d0f0      	beq.n	8004aea <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d106      	bne.n	8004b1e <HAL_RCC_OscConfig+0x31e>
 8004b10:	4b66      	ldr	r3, [pc, #408]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004b12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b14:	4a65      	ldr	r2, [pc, #404]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004b16:	f043 0301 	orr.w	r3, r3, #1
 8004b1a:	6713      	str	r3, [r2, #112]	; 0x70
 8004b1c:	e01c      	b.n	8004b58 <HAL_RCC_OscConfig+0x358>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	2b05      	cmp	r3, #5
 8004b24:	d10c      	bne.n	8004b40 <HAL_RCC_OscConfig+0x340>
 8004b26:	4b61      	ldr	r3, [pc, #388]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004b28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b2a:	4a60      	ldr	r2, [pc, #384]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004b2c:	f043 0304 	orr.w	r3, r3, #4
 8004b30:	6713      	str	r3, [r2, #112]	; 0x70
 8004b32:	4b5e      	ldr	r3, [pc, #376]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004b34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b36:	4a5d      	ldr	r2, [pc, #372]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004b38:	f043 0301 	orr.w	r3, r3, #1
 8004b3c:	6713      	str	r3, [r2, #112]	; 0x70
 8004b3e:	e00b      	b.n	8004b58 <HAL_RCC_OscConfig+0x358>
 8004b40:	4b5a      	ldr	r3, [pc, #360]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004b42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b44:	4a59      	ldr	r2, [pc, #356]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004b46:	f023 0301 	bic.w	r3, r3, #1
 8004b4a:	6713      	str	r3, [r2, #112]	; 0x70
 8004b4c:	4b57      	ldr	r3, [pc, #348]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004b4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b50:	4a56      	ldr	r2, [pc, #344]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004b52:	f023 0304 	bic.w	r3, r3, #4
 8004b56:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d015      	beq.n	8004b8c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b60:	f7fe fc7a 	bl	8003458 <HAL_GetTick>
 8004b64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b66:	e00a      	b.n	8004b7e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b68:	f7fe fc76 	bl	8003458 <HAL_GetTick>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	1ad3      	subs	r3, r2, r3
 8004b72:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d901      	bls.n	8004b7e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004b7a:	2303      	movs	r3, #3
 8004b7c:	e0d7      	b.n	8004d2e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b7e:	4b4b      	ldr	r3, [pc, #300]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b82:	f003 0302 	and.w	r3, r3, #2
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d0ee      	beq.n	8004b68 <HAL_RCC_OscConfig+0x368>
 8004b8a:	e014      	b.n	8004bb6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b8c:	f7fe fc64 	bl	8003458 <HAL_GetTick>
 8004b90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b92:	e00a      	b.n	8004baa <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b94:	f7fe fc60 	bl	8003458 <HAL_GetTick>
 8004b98:	4602      	mov	r2, r0
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	1ad3      	subs	r3, r2, r3
 8004b9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d901      	bls.n	8004baa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004ba6:	2303      	movs	r3, #3
 8004ba8:	e0c1      	b.n	8004d2e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004baa:	4b40      	ldr	r3, [pc, #256]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004bac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bae:	f003 0302 	and.w	r3, r3, #2
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d1ee      	bne.n	8004b94 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004bb6:	7dfb      	ldrb	r3, [r7, #23]
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d105      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bbc:	4b3b      	ldr	r3, [pc, #236]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc0:	4a3a      	ldr	r2, [pc, #232]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004bc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bc6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	699b      	ldr	r3, [r3, #24]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	f000 80ad 	beq.w	8004d2c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004bd2:	4b36      	ldr	r3, [pc, #216]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	f003 030c 	and.w	r3, r3, #12
 8004bda:	2b08      	cmp	r3, #8
 8004bdc:	d060      	beq.n	8004ca0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	699b      	ldr	r3, [r3, #24]
 8004be2:	2b02      	cmp	r3, #2
 8004be4:	d145      	bne.n	8004c72 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004be6:	4b33      	ldr	r3, [pc, #204]	; (8004cb4 <HAL_RCC_OscConfig+0x4b4>)
 8004be8:	2200      	movs	r2, #0
 8004bea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bec:	f7fe fc34 	bl	8003458 <HAL_GetTick>
 8004bf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bf2:	e008      	b.n	8004c06 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bf4:	f7fe fc30 	bl	8003458 <HAL_GetTick>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	2b02      	cmp	r3, #2
 8004c00:	d901      	bls.n	8004c06 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004c02:	2303      	movs	r3, #3
 8004c04:	e093      	b.n	8004d2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c06:	4b29      	ldr	r3, [pc, #164]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d1f0      	bne.n	8004bf4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	69da      	ldr	r2, [r3, #28]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6a1b      	ldr	r3, [r3, #32]
 8004c1a:	431a      	orrs	r2, r3
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c20:	019b      	lsls	r3, r3, #6
 8004c22:	431a      	orrs	r2, r3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c28:	085b      	lsrs	r3, r3, #1
 8004c2a:	3b01      	subs	r3, #1
 8004c2c:	041b      	lsls	r3, r3, #16
 8004c2e:	431a      	orrs	r2, r3
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c34:	061b      	lsls	r3, r3, #24
 8004c36:	431a      	orrs	r2, r3
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c3c:	071b      	lsls	r3, r3, #28
 8004c3e:	491b      	ldr	r1, [pc, #108]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004c40:	4313      	orrs	r3, r2
 8004c42:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c44:	4b1b      	ldr	r3, [pc, #108]	; (8004cb4 <HAL_RCC_OscConfig+0x4b4>)
 8004c46:	2201      	movs	r2, #1
 8004c48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c4a:	f7fe fc05 	bl	8003458 <HAL_GetTick>
 8004c4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c50:	e008      	b.n	8004c64 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c52:	f7fe fc01 	bl	8003458 <HAL_GetTick>
 8004c56:	4602      	mov	r2, r0
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	1ad3      	subs	r3, r2, r3
 8004c5c:	2b02      	cmp	r3, #2
 8004c5e:	d901      	bls.n	8004c64 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004c60:	2303      	movs	r3, #3
 8004c62:	e064      	b.n	8004d2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c64:	4b11      	ldr	r3, [pc, #68]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d0f0      	beq.n	8004c52 <HAL_RCC_OscConfig+0x452>
 8004c70:	e05c      	b.n	8004d2c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c72:	4b10      	ldr	r3, [pc, #64]	; (8004cb4 <HAL_RCC_OscConfig+0x4b4>)
 8004c74:	2200      	movs	r2, #0
 8004c76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c78:	f7fe fbee 	bl	8003458 <HAL_GetTick>
 8004c7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c7e:	e008      	b.n	8004c92 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c80:	f7fe fbea 	bl	8003458 <HAL_GetTick>
 8004c84:	4602      	mov	r2, r0
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	2b02      	cmp	r3, #2
 8004c8c:	d901      	bls.n	8004c92 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004c8e:	2303      	movs	r3, #3
 8004c90:	e04d      	b.n	8004d2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c92:	4b06      	ldr	r3, [pc, #24]	; (8004cac <HAL_RCC_OscConfig+0x4ac>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d1f0      	bne.n	8004c80 <HAL_RCC_OscConfig+0x480>
 8004c9e:	e045      	b.n	8004d2c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	699b      	ldr	r3, [r3, #24]
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	d107      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e040      	b.n	8004d2e <HAL_RCC_OscConfig+0x52e>
 8004cac:	40023800 	.word	0x40023800
 8004cb0:	40007000 	.word	0x40007000
 8004cb4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004cb8:	4b1f      	ldr	r3, [pc, #124]	; (8004d38 <HAL_RCC_OscConfig+0x538>)
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	699b      	ldr	r3, [r3, #24]
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d030      	beq.n	8004d28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d129      	bne.n	8004d28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cde:	429a      	cmp	r2, r3
 8004ce0:	d122      	bne.n	8004d28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ce2:	68fa      	ldr	r2, [r7, #12]
 8004ce4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004ce8:	4013      	ands	r3, r2
 8004cea:	687a      	ldr	r2, [r7, #4]
 8004cec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004cee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d119      	bne.n	8004d28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cfe:	085b      	lsrs	r3, r3, #1
 8004d00:	3b01      	subs	r3, #1
 8004d02:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d10f      	bne.n	8004d28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d12:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d107      	bne.n	8004d28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d22:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d24:	429a      	cmp	r2, r3
 8004d26:	d001      	beq.n	8004d2c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e000      	b.n	8004d2e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004d2c:	2300      	movs	r3, #0
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3718      	adds	r7, #24
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	bf00      	nop
 8004d38:	40023800 	.word	0x40023800

08004d3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b082      	sub	sp, #8
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d101      	bne.n	8004d4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e041      	b.n	8004dd2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d54:	b2db      	uxtb	r3, r3
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d106      	bne.n	8004d68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f7fe f952 	bl	800300c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2202      	movs	r2, #2
 8004d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	3304      	adds	r3, #4
 8004d78:	4619      	mov	r1, r3
 8004d7a:	4610      	mov	r0, r2
 8004d7c:	f000 fc32 	bl	80055e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2201      	movs	r2, #1
 8004d94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2201      	movs	r2, #1
 8004da4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2201      	movs	r2, #1
 8004dac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3708      	adds	r7, #8
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
	...

08004ddc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b085      	sub	sp, #20
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dea:	b2db      	uxtb	r3, r3
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	d001      	beq.n	8004df4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	e046      	b.n	8004e82 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2202      	movs	r2, #2
 8004df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a23      	ldr	r2, [pc, #140]	; (8004e90 <HAL_TIM_Base_Start+0xb4>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d022      	beq.n	8004e4c <HAL_TIM_Base_Start+0x70>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e0e:	d01d      	beq.n	8004e4c <HAL_TIM_Base_Start+0x70>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a1f      	ldr	r2, [pc, #124]	; (8004e94 <HAL_TIM_Base_Start+0xb8>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d018      	beq.n	8004e4c <HAL_TIM_Base_Start+0x70>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a1e      	ldr	r2, [pc, #120]	; (8004e98 <HAL_TIM_Base_Start+0xbc>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d013      	beq.n	8004e4c <HAL_TIM_Base_Start+0x70>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a1c      	ldr	r2, [pc, #112]	; (8004e9c <HAL_TIM_Base_Start+0xc0>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d00e      	beq.n	8004e4c <HAL_TIM_Base_Start+0x70>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a1b      	ldr	r2, [pc, #108]	; (8004ea0 <HAL_TIM_Base_Start+0xc4>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d009      	beq.n	8004e4c <HAL_TIM_Base_Start+0x70>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a19      	ldr	r2, [pc, #100]	; (8004ea4 <HAL_TIM_Base_Start+0xc8>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d004      	beq.n	8004e4c <HAL_TIM_Base_Start+0x70>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a18      	ldr	r2, [pc, #96]	; (8004ea8 <HAL_TIM_Base_Start+0xcc>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d111      	bne.n	8004e70 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f003 0307 	and.w	r3, r3, #7
 8004e56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2b06      	cmp	r3, #6
 8004e5c:	d010      	beq.n	8004e80 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f042 0201 	orr.w	r2, r2, #1
 8004e6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e6e:	e007      	b.n	8004e80 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	681a      	ldr	r2, [r3, #0]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f042 0201 	orr.w	r2, r2, #1
 8004e7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e80:	2300      	movs	r3, #0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3714      	adds	r7, #20
 8004e86:	46bd      	mov	sp, r7
 8004e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8c:	4770      	bx	lr
 8004e8e:	bf00      	nop
 8004e90:	40010000 	.word	0x40010000
 8004e94:	40000400 	.word	0x40000400
 8004e98:	40000800 	.word	0x40000800
 8004e9c:	40000c00 	.word	0x40000c00
 8004ea0:	40010400 	.word	0x40010400
 8004ea4:	40014000 	.word	0x40014000
 8004ea8:	40001800 	.word	0x40001800

08004eac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b085      	sub	sp, #20
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004eba:	b2db      	uxtb	r3, r3
 8004ebc:	2b01      	cmp	r3, #1
 8004ebe:	d001      	beq.n	8004ec4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	e04e      	b.n	8004f62 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2202      	movs	r2, #2
 8004ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	68da      	ldr	r2, [r3, #12]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f042 0201 	orr.w	r2, r2, #1
 8004eda:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a23      	ldr	r2, [pc, #140]	; (8004f70 <HAL_TIM_Base_Start_IT+0xc4>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d022      	beq.n	8004f2c <HAL_TIM_Base_Start_IT+0x80>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eee:	d01d      	beq.n	8004f2c <HAL_TIM_Base_Start_IT+0x80>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a1f      	ldr	r2, [pc, #124]	; (8004f74 <HAL_TIM_Base_Start_IT+0xc8>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d018      	beq.n	8004f2c <HAL_TIM_Base_Start_IT+0x80>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a1e      	ldr	r2, [pc, #120]	; (8004f78 <HAL_TIM_Base_Start_IT+0xcc>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d013      	beq.n	8004f2c <HAL_TIM_Base_Start_IT+0x80>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a1c      	ldr	r2, [pc, #112]	; (8004f7c <HAL_TIM_Base_Start_IT+0xd0>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d00e      	beq.n	8004f2c <HAL_TIM_Base_Start_IT+0x80>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a1b      	ldr	r2, [pc, #108]	; (8004f80 <HAL_TIM_Base_Start_IT+0xd4>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d009      	beq.n	8004f2c <HAL_TIM_Base_Start_IT+0x80>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a19      	ldr	r2, [pc, #100]	; (8004f84 <HAL_TIM_Base_Start_IT+0xd8>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d004      	beq.n	8004f2c <HAL_TIM_Base_Start_IT+0x80>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a18      	ldr	r2, [pc, #96]	; (8004f88 <HAL_TIM_Base_Start_IT+0xdc>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d111      	bne.n	8004f50 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	f003 0307 	and.w	r3, r3, #7
 8004f36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2b06      	cmp	r3, #6
 8004f3c:	d010      	beq.n	8004f60 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f042 0201 	orr.w	r2, r2, #1
 8004f4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f4e:	e007      	b.n	8004f60 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f042 0201 	orr.w	r2, r2, #1
 8004f5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f60:	2300      	movs	r3, #0
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3714      	adds	r7, #20
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr
 8004f6e:	bf00      	nop
 8004f70:	40010000 	.word	0x40010000
 8004f74:	40000400 	.word	0x40000400
 8004f78:	40000800 	.word	0x40000800
 8004f7c:	40000c00 	.word	0x40000c00
 8004f80:	40010400 	.word	0x40010400
 8004f84:	40014000 	.word	0x40014000
 8004f88:	40001800 	.word	0x40001800

08004f8c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b086      	sub	sp, #24
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
 8004f94:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d101      	bne.n	8004fa0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	e097      	b.n	80050d0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fa6:	b2db      	uxtb	r3, r3
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d106      	bne.n	8004fba <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004fb4:	6878      	ldr	r0, [r7, #4]
 8004fb6:	f7fd ffd9 	bl	8002f6c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2202      	movs	r2, #2
 8004fbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	687a      	ldr	r2, [r7, #4]
 8004fca:	6812      	ldr	r2, [r2, #0]
 8004fcc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004fd0:	f023 0307 	bic.w	r3, r3, #7
 8004fd4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	3304      	adds	r3, #4
 8004fde:	4619      	mov	r1, r3
 8004fe0:	4610      	mov	r0, r2
 8004fe2:	f000 faff 	bl	80055e4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	699b      	ldr	r3, [r3, #24]
 8004ff4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	6a1b      	ldr	r3, [r3, #32]
 8004ffc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	697a      	ldr	r2, [r7, #20]
 8005004:	4313      	orrs	r3, r2
 8005006:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800500e:	f023 0303 	bic.w	r3, r3, #3
 8005012:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	689a      	ldr	r2, [r3, #8]
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	699b      	ldr	r3, [r3, #24]
 800501c:	021b      	lsls	r3, r3, #8
 800501e:	4313      	orrs	r3, r2
 8005020:	693a      	ldr	r2, [r7, #16]
 8005022:	4313      	orrs	r3, r2
 8005024:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800502c:	f023 030c 	bic.w	r3, r3, #12
 8005030:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005038:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800503c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	68da      	ldr	r2, [r3, #12]
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	69db      	ldr	r3, [r3, #28]
 8005046:	021b      	lsls	r3, r3, #8
 8005048:	4313      	orrs	r3, r2
 800504a:	693a      	ldr	r2, [r7, #16]
 800504c:	4313      	orrs	r3, r2
 800504e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	691b      	ldr	r3, [r3, #16]
 8005054:	011a      	lsls	r2, r3, #4
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	6a1b      	ldr	r3, [r3, #32]
 800505a:	031b      	lsls	r3, r3, #12
 800505c:	4313      	orrs	r3, r2
 800505e:	693a      	ldr	r2, [r7, #16]
 8005060:	4313      	orrs	r3, r2
 8005062:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800506a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005072:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	685a      	ldr	r2, [r3, #4]
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	695b      	ldr	r3, [r3, #20]
 800507c:	011b      	lsls	r3, r3, #4
 800507e:	4313      	orrs	r3, r2
 8005080:	68fa      	ldr	r2, [r7, #12]
 8005082:	4313      	orrs	r3, r2
 8005084:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	697a      	ldr	r2, [r7, #20]
 800508c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	693a      	ldr	r2, [r7, #16]
 8005094:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	68fa      	ldr	r2, [r7, #12]
 800509c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2201      	movs	r2, #1
 80050a2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2201      	movs	r2, #1
 80050aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2201      	movs	r2, #1
 80050b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2201      	movs	r2, #1
 80050ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2201      	movs	r2, #1
 80050c2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2201      	movs	r2, #1
 80050ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050ce:	2300      	movs	r3, #0
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	3718      	adds	r7, #24
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}

080050d8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b084      	sub	sp, #16
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
 80050e0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050e8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80050f0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80050f8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005100:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d110      	bne.n	800512a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005108:	7bfb      	ldrb	r3, [r7, #15]
 800510a:	2b01      	cmp	r3, #1
 800510c:	d102      	bne.n	8005114 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800510e:	7b7b      	ldrb	r3, [r7, #13]
 8005110:	2b01      	cmp	r3, #1
 8005112:	d001      	beq.n	8005118 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005114:	2301      	movs	r3, #1
 8005116:	e069      	b.n	80051ec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2202      	movs	r2, #2
 800511c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2202      	movs	r2, #2
 8005124:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005128:	e031      	b.n	800518e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	2b04      	cmp	r3, #4
 800512e:	d110      	bne.n	8005152 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005130:	7bbb      	ldrb	r3, [r7, #14]
 8005132:	2b01      	cmp	r3, #1
 8005134:	d102      	bne.n	800513c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005136:	7b3b      	ldrb	r3, [r7, #12]
 8005138:	2b01      	cmp	r3, #1
 800513a:	d001      	beq.n	8005140 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800513c:	2301      	movs	r3, #1
 800513e:	e055      	b.n	80051ec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2202      	movs	r2, #2
 8005144:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2202      	movs	r2, #2
 800514c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005150:	e01d      	b.n	800518e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005152:	7bfb      	ldrb	r3, [r7, #15]
 8005154:	2b01      	cmp	r3, #1
 8005156:	d108      	bne.n	800516a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005158:	7bbb      	ldrb	r3, [r7, #14]
 800515a:	2b01      	cmp	r3, #1
 800515c:	d105      	bne.n	800516a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800515e:	7b7b      	ldrb	r3, [r7, #13]
 8005160:	2b01      	cmp	r3, #1
 8005162:	d102      	bne.n	800516a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005164:	7b3b      	ldrb	r3, [r7, #12]
 8005166:	2b01      	cmp	r3, #1
 8005168:	d001      	beq.n	800516e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e03e      	b.n	80051ec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2202      	movs	r2, #2
 8005172:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2202      	movs	r2, #2
 800517a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2202      	movs	r2, #2
 8005182:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2202      	movs	r2, #2
 800518a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d003      	beq.n	800519c <HAL_TIM_Encoder_Start+0xc4>
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	2b04      	cmp	r3, #4
 8005198:	d008      	beq.n	80051ac <HAL_TIM_Encoder_Start+0xd4>
 800519a:	e00f      	b.n	80051bc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	2201      	movs	r2, #1
 80051a2:	2100      	movs	r1, #0
 80051a4:	4618      	mov	r0, r3
 80051a6:	f000 fb57 	bl	8005858 <TIM_CCxChannelCmd>
      break;
 80051aa:	e016      	b.n	80051da <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	2201      	movs	r2, #1
 80051b2:	2104      	movs	r1, #4
 80051b4:	4618      	mov	r0, r3
 80051b6:	f000 fb4f 	bl	8005858 <TIM_CCxChannelCmd>
      break;
 80051ba:	e00e      	b.n	80051da <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2201      	movs	r2, #1
 80051c2:	2100      	movs	r1, #0
 80051c4:	4618      	mov	r0, r3
 80051c6:	f000 fb47 	bl	8005858 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	2201      	movs	r2, #1
 80051d0:	2104      	movs	r1, #4
 80051d2:	4618      	mov	r0, r3
 80051d4:	f000 fb40 	bl	8005858 <TIM_CCxChannelCmd>
      break;
 80051d8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f042 0201 	orr.w	r2, r2, #1
 80051e8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80051ea:	2300      	movs	r3, #0
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	3710      	adds	r7, #16
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}

080051f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b082      	sub	sp, #8
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	691b      	ldr	r3, [r3, #16]
 8005202:	f003 0302 	and.w	r3, r3, #2
 8005206:	2b02      	cmp	r3, #2
 8005208:	d122      	bne.n	8005250 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	68db      	ldr	r3, [r3, #12]
 8005210:	f003 0302 	and.w	r3, r3, #2
 8005214:	2b02      	cmp	r3, #2
 8005216:	d11b      	bne.n	8005250 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f06f 0202 	mvn.w	r2, #2
 8005220:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2201      	movs	r2, #1
 8005226:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	699b      	ldr	r3, [r3, #24]
 800522e:	f003 0303 	and.w	r3, r3, #3
 8005232:	2b00      	cmp	r3, #0
 8005234:	d003      	beq.n	800523e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f000 f9b5 	bl	80055a6 <HAL_TIM_IC_CaptureCallback>
 800523c:	e005      	b.n	800524a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	f000 f9a7 	bl	8005592 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f000 f9b8 	bl	80055ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2200      	movs	r2, #0
 800524e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	691b      	ldr	r3, [r3, #16]
 8005256:	f003 0304 	and.w	r3, r3, #4
 800525a:	2b04      	cmp	r3, #4
 800525c:	d122      	bne.n	80052a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	68db      	ldr	r3, [r3, #12]
 8005264:	f003 0304 	and.w	r3, r3, #4
 8005268:	2b04      	cmp	r3, #4
 800526a:	d11b      	bne.n	80052a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f06f 0204 	mvn.w	r2, #4
 8005274:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2202      	movs	r2, #2
 800527a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	699b      	ldr	r3, [r3, #24]
 8005282:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005286:	2b00      	cmp	r3, #0
 8005288:	d003      	beq.n	8005292 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f000 f98b 	bl	80055a6 <HAL_TIM_IC_CaptureCallback>
 8005290:	e005      	b.n	800529e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f000 f97d 	bl	8005592 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f000 f98e 	bl	80055ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	691b      	ldr	r3, [r3, #16]
 80052aa:	f003 0308 	and.w	r3, r3, #8
 80052ae:	2b08      	cmp	r3, #8
 80052b0:	d122      	bne.n	80052f8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	f003 0308 	and.w	r3, r3, #8
 80052bc:	2b08      	cmp	r3, #8
 80052be:	d11b      	bne.n	80052f8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f06f 0208 	mvn.w	r2, #8
 80052c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2204      	movs	r2, #4
 80052ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	69db      	ldr	r3, [r3, #28]
 80052d6:	f003 0303 	and.w	r3, r3, #3
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d003      	beq.n	80052e6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f000 f961 	bl	80055a6 <HAL_TIM_IC_CaptureCallback>
 80052e4:	e005      	b.n	80052f2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f000 f953 	bl	8005592 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052ec:	6878      	ldr	r0, [r7, #4]
 80052ee:	f000 f964 	bl	80055ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	691b      	ldr	r3, [r3, #16]
 80052fe:	f003 0310 	and.w	r3, r3, #16
 8005302:	2b10      	cmp	r3, #16
 8005304:	d122      	bne.n	800534c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	f003 0310 	and.w	r3, r3, #16
 8005310:	2b10      	cmp	r3, #16
 8005312:	d11b      	bne.n	800534c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f06f 0210 	mvn.w	r2, #16
 800531c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2208      	movs	r2, #8
 8005322:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	69db      	ldr	r3, [r3, #28]
 800532a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800532e:	2b00      	cmp	r3, #0
 8005330:	d003      	beq.n	800533a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f000 f937 	bl	80055a6 <HAL_TIM_IC_CaptureCallback>
 8005338:	e005      	b.n	8005346 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 f929 	bl	8005592 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f000 f93a 	bl	80055ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	691b      	ldr	r3, [r3, #16]
 8005352:	f003 0301 	and.w	r3, r3, #1
 8005356:	2b01      	cmp	r3, #1
 8005358:	d10e      	bne.n	8005378 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	68db      	ldr	r3, [r3, #12]
 8005360:	f003 0301 	and.w	r3, r3, #1
 8005364:	2b01      	cmp	r3, #1
 8005366:	d107      	bne.n	8005378 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f06f 0201 	mvn.w	r2, #1
 8005370:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f7fc fab0 	bl	80018d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	691b      	ldr	r3, [r3, #16]
 800537e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005382:	2b80      	cmp	r3, #128	; 0x80
 8005384:	d10e      	bne.n	80053a4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005390:	2b80      	cmp	r3, #128	; 0x80
 8005392:	d107      	bne.n	80053a4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800539c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f000 fb06 	bl	80059b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	691b      	ldr	r3, [r3, #16]
 80053aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053ae:	2b40      	cmp	r3, #64	; 0x40
 80053b0:	d10e      	bne.n	80053d0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053bc:	2b40      	cmp	r3, #64	; 0x40
 80053be:	d107      	bne.n	80053d0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80053c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f000 f8ff 	bl	80055ce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	691b      	ldr	r3, [r3, #16]
 80053d6:	f003 0320 	and.w	r3, r3, #32
 80053da:	2b20      	cmp	r3, #32
 80053dc:	d10e      	bne.n	80053fc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	f003 0320 	and.w	r3, r3, #32
 80053e8:	2b20      	cmp	r3, #32
 80053ea:	d107      	bne.n	80053fc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f06f 0220 	mvn.w	r2, #32
 80053f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f000 fad0 	bl	800599c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80053fc:	bf00      	nop
 80053fe:	3708      	adds	r7, #8
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}

08005404 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b084      	sub	sp, #16
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
 800540c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800540e:	2300      	movs	r3, #0
 8005410:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005418:	2b01      	cmp	r3, #1
 800541a:	d101      	bne.n	8005420 <HAL_TIM_ConfigClockSource+0x1c>
 800541c:	2302      	movs	r3, #2
 800541e:	e0b4      	b.n	800558a <HAL_TIM_ConfigClockSource+0x186>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2202      	movs	r2, #2
 800542c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	689b      	ldr	r3, [r3, #8]
 8005436:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800543e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005446:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	68ba      	ldr	r2, [r7, #8]
 800544e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005458:	d03e      	beq.n	80054d8 <HAL_TIM_ConfigClockSource+0xd4>
 800545a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800545e:	f200 8087 	bhi.w	8005570 <HAL_TIM_ConfigClockSource+0x16c>
 8005462:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005466:	f000 8086 	beq.w	8005576 <HAL_TIM_ConfigClockSource+0x172>
 800546a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800546e:	d87f      	bhi.n	8005570 <HAL_TIM_ConfigClockSource+0x16c>
 8005470:	2b70      	cmp	r3, #112	; 0x70
 8005472:	d01a      	beq.n	80054aa <HAL_TIM_ConfigClockSource+0xa6>
 8005474:	2b70      	cmp	r3, #112	; 0x70
 8005476:	d87b      	bhi.n	8005570 <HAL_TIM_ConfigClockSource+0x16c>
 8005478:	2b60      	cmp	r3, #96	; 0x60
 800547a:	d050      	beq.n	800551e <HAL_TIM_ConfigClockSource+0x11a>
 800547c:	2b60      	cmp	r3, #96	; 0x60
 800547e:	d877      	bhi.n	8005570 <HAL_TIM_ConfigClockSource+0x16c>
 8005480:	2b50      	cmp	r3, #80	; 0x50
 8005482:	d03c      	beq.n	80054fe <HAL_TIM_ConfigClockSource+0xfa>
 8005484:	2b50      	cmp	r3, #80	; 0x50
 8005486:	d873      	bhi.n	8005570 <HAL_TIM_ConfigClockSource+0x16c>
 8005488:	2b40      	cmp	r3, #64	; 0x40
 800548a:	d058      	beq.n	800553e <HAL_TIM_ConfigClockSource+0x13a>
 800548c:	2b40      	cmp	r3, #64	; 0x40
 800548e:	d86f      	bhi.n	8005570 <HAL_TIM_ConfigClockSource+0x16c>
 8005490:	2b30      	cmp	r3, #48	; 0x30
 8005492:	d064      	beq.n	800555e <HAL_TIM_ConfigClockSource+0x15a>
 8005494:	2b30      	cmp	r3, #48	; 0x30
 8005496:	d86b      	bhi.n	8005570 <HAL_TIM_ConfigClockSource+0x16c>
 8005498:	2b20      	cmp	r3, #32
 800549a:	d060      	beq.n	800555e <HAL_TIM_ConfigClockSource+0x15a>
 800549c:	2b20      	cmp	r3, #32
 800549e:	d867      	bhi.n	8005570 <HAL_TIM_ConfigClockSource+0x16c>
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d05c      	beq.n	800555e <HAL_TIM_ConfigClockSource+0x15a>
 80054a4:	2b10      	cmp	r3, #16
 80054a6:	d05a      	beq.n	800555e <HAL_TIM_ConfigClockSource+0x15a>
 80054a8:	e062      	b.n	8005570 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6818      	ldr	r0, [r3, #0]
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	6899      	ldr	r1, [r3, #8]
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	685a      	ldr	r2, [r3, #4]
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	68db      	ldr	r3, [r3, #12]
 80054ba:	f000 f9ad 	bl	8005818 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80054cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	68ba      	ldr	r2, [r7, #8]
 80054d4:	609a      	str	r2, [r3, #8]
      break;
 80054d6:	e04f      	b.n	8005578 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6818      	ldr	r0, [r3, #0]
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	6899      	ldr	r1, [r3, #8]
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	685a      	ldr	r2, [r3, #4]
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	68db      	ldr	r3, [r3, #12]
 80054e8:	f000 f996 	bl	8005818 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	689a      	ldr	r2, [r3, #8]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80054fa:	609a      	str	r2, [r3, #8]
      break;
 80054fc:	e03c      	b.n	8005578 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6818      	ldr	r0, [r3, #0]
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	6859      	ldr	r1, [r3, #4]
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	68db      	ldr	r3, [r3, #12]
 800550a:	461a      	mov	r2, r3
 800550c:	f000 f90a 	bl	8005724 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	2150      	movs	r1, #80	; 0x50
 8005516:	4618      	mov	r0, r3
 8005518:	f000 f963 	bl	80057e2 <TIM_ITRx_SetConfig>
      break;
 800551c:	e02c      	b.n	8005578 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6818      	ldr	r0, [r3, #0]
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	6859      	ldr	r1, [r3, #4]
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	461a      	mov	r2, r3
 800552c:	f000 f929 	bl	8005782 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	2160      	movs	r1, #96	; 0x60
 8005536:	4618      	mov	r0, r3
 8005538:	f000 f953 	bl	80057e2 <TIM_ITRx_SetConfig>
      break;
 800553c:	e01c      	b.n	8005578 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6818      	ldr	r0, [r3, #0]
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	6859      	ldr	r1, [r3, #4]
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	68db      	ldr	r3, [r3, #12]
 800554a:	461a      	mov	r2, r3
 800554c:	f000 f8ea 	bl	8005724 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	2140      	movs	r1, #64	; 0x40
 8005556:	4618      	mov	r0, r3
 8005558:	f000 f943 	bl	80057e2 <TIM_ITRx_SetConfig>
      break;
 800555c:	e00c      	b.n	8005578 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681a      	ldr	r2, [r3, #0]
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4619      	mov	r1, r3
 8005568:	4610      	mov	r0, r2
 800556a:	f000 f93a 	bl	80057e2 <TIM_ITRx_SetConfig>
      break;
 800556e:	e003      	b.n	8005578 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005570:	2301      	movs	r3, #1
 8005572:	73fb      	strb	r3, [r7, #15]
      break;
 8005574:	e000      	b.n	8005578 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005576:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2200      	movs	r2, #0
 8005584:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005588:	7bfb      	ldrb	r3, [r7, #15]
}
 800558a:	4618      	mov	r0, r3
 800558c:	3710      	adds	r7, #16
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}

08005592 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005592:	b480      	push	{r7}
 8005594:	b083      	sub	sp, #12
 8005596:	af00      	add	r7, sp, #0
 8005598:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800559a:	bf00      	nop
 800559c:	370c      	adds	r7, #12
 800559e:	46bd      	mov	sp, r7
 80055a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a4:	4770      	bx	lr

080055a6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80055a6:	b480      	push	{r7}
 80055a8:	b083      	sub	sp, #12
 80055aa:	af00      	add	r7, sp, #0
 80055ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80055ae:	bf00      	nop
 80055b0:	370c      	adds	r7, #12
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr

080055ba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80055ba:	b480      	push	{r7}
 80055bc:	b083      	sub	sp, #12
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80055c2:	bf00      	nop
 80055c4:	370c      	adds	r7, #12
 80055c6:	46bd      	mov	sp, r7
 80055c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055cc:	4770      	bx	lr

080055ce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80055ce:	b480      	push	{r7}
 80055d0:	b083      	sub	sp, #12
 80055d2:	af00      	add	r7, sp, #0
 80055d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80055d6:	bf00      	nop
 80055d8:	370c      	adds	r7, #12
 80055da:	46bd      	mov	sp, r7
 80055dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e0:	4770      	bx	lr
	...

080055e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b085      	sub	sp, #20
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
 80055ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	4a40      	ldr	r2, [pc, #256]	; (80056f8 <TIM_Base_SetConfig+0x114>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d013      	beq.n	8005624 <TIM_Base_SetConfig+0x40>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005602:	d00f      	beq.n	8005624 <TIM_Base_SetConfig+0x40>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	4a3d      	ldr	r2, [pc, #244]	; (80056fc <TIM_Base_SetConfig+0x118>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d00b      	beq.n	8005624 <TIM_Base_SetConfig+0x40>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	4a3c      	ldr	r2, [pc, #240]	; (8005700 <TIM_Base_SetConfig+0x11c>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d007      	beq.n	8005624 <TIM_Base_SetConfig+0x40>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	4a3b      	ldr	r2, [pc, #236]	; (8005704 <TIM_Base_SetConfig+0x120>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d003      	beq.n	8005624 <TIM_Base_SetConfig+0x40>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	4a3a      	ldr	r2, [pc, #232]	; (8005708 <TIM_Base_SetConfig+0x124>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d108      	bne.n	8005636 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800562a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	68fa      	ldr	r2, [r7, #12]
 8005632:	4313      	orrs	r3, r2
 8005634:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	4a2f      	ldr	r2, [pc, #188]	; (80056f8 <TIM_Base_SetConfig+0x114>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d02b      	beq.n	8005696 <TIM_Base_SetConfig+0xb2>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005644:	d027      	beq.n	8005696 <TIM_Base_SetConfig+0xb2>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	4a2c      	ldr	r2, [pc, #176]	; (80056fc <TIM_Base_SetConfig+0x118>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d023      	beq.n	8005696 <TIM_Base_SetConfig+0xb2>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	4a2b      	ldr	r2, [pc, #172]	; (8005700 <TIM_Base_SetConfig+0x11c>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d01f      	beq.n	8005696 <TIM_Base_SetConfig+0xb2>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	4a2a      	ldr	r2, [pc, #168]	; (8005704 <TIM_Base_SetConfig+0x120>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d01b      	beq.n	8005696 <TIM_Base_SetConfig+0xb2>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	4a29      	ldr	r2, [pc, #164]	; (8005708 <TIM_Base_SetConfig+0x124>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d017      	beq.n	8005696 <TIM_Base_SetConfig+0xb2>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	4a28      	ldr	r2, [pc, #160]	; (800570c <TIM_Base_SetConfig+0x128>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d013      	beq.n	8005696 <TIM_Base_SetConfig+0xb2>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	4a27      	ldr	r2, [pc, #156]	; (8005710 <TIM_Base_SetConfig+0x12c>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d00f      	beq.n	8005696 <TIM_Base_SetConfig+0xb2>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	4a26      	ldr	r2, [pc, #152]	; (8005714 <TIM_Base_SetConfig+0x130>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d00b      	beq.n	8005696 <TIM_Base_SetConfig+0xb2>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	4a25      	ldr	r2, [pc, #148]	; (8005718 <TIM_Base_SetConfig+0x134>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d007      	beq.n	8005696 <TIM_Base_SetConfig+0xb2>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	4a24      	ldr	r2, [pc, #144]	; (800571c <TIM_Base_SetConfig+0x138>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d003      	beq.n	8005696 <TIM_Base_SetConfig+0xb2>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	4a23      	ldr	r2, [pc, #140]	; (8005720 <TIM_Base_SetConfig+0x13c>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d108      	bne.n	80056a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800569c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	68db      	ldr	r3, [r3, #12]
 80056a2:	68fa      	ldr	r2, [r7, #12]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	695b      	ldr	r3, [r3, #20]
 80056b2:	4313      	orrs	r3, r2
 80056b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	68fa      	ldr	r2, [r7, #12]
 80056ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	689a      	ldr	r2, [r3, #8]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4a0a      	ldr	r2, [pc, #40]	; (80056f8 <TIM_Base_SetConfig+0x114>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d003      	beq.n	80056dc <TIM_Base_SetConfig+0xf8>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	4a0c      	ldr	r2, [pc, #48]	; (8005708 <TIM_Base_SetConfig+0x124>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d103      	bne.n	80056e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	691a      	ldr	r2, [r3, #16]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2201      	movs	r2, #1
 80056e8:	615a      	str	r2, [r3, #20]
}
 80056ea:	bf00      	nop
 80056ec:	3714      	adds	r7, #20
 80056ee:	46bd      	mov	sp, r7
 80056f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f4:	4770      	bx	lr
 80056f6:	bf00      	nop
 80056f8:	40010000 	.word	0x40010000
 80056fc:	40000400 	.word	0x40000400
 8005700:	40000800 	.word	0x40000800
 8005704:	40000c00 	.word	0x40000c00
 8005708:	40010400 	.word	0x40010400
 800570c:	40014000 	.word	0x40014000
 8005710:	40014400 	.word	0x40014400
 8005714:	40014800 	.word	0x40014800
 8005718:	40001800 	.word	0x40001800
 800571c:	40001c00 	.word	0x40001c00
 8005720:	40002000 	.word	0x40002000

08005724 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005724:	b480      	push	{r7}
 8005726:	b087      	sub	sp, #28
 8005728:	af00      	add	r7, sp, #0
 800572a:	60f8      	str	r0, [r7, #12]
 800572c:	60b9      	str	r1, [r7, #8]
 800572e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	6a1b      	ldr	r3, [r3, #32]
 8005734:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	6a1b      	ldr	r3, [r3, #32]
 800573a:	f023 0201 	bic.w	r2, r3, #1
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	699b      	ldr	r3, [r3, #24]
 8005746:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800574e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	011b      	lsls	r3, r3, #4
 8005754:	693a      	ldr	r2, [r7, #16]
 8005756:	4313      	orrs	r3, r2
 8005758:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	f023 030a 	bic.w	r3, r3, #10
 8005760:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005762:	697a      	ldr	r2, [r7, #20]
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	4313      	orrs	r3, r2
 8005768:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	693a      	ldr	r2, [r7, #16]
 800576e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	697a      	ldr	r2, [r7, #20]
 8005774:	621a      	str	r2, [r3, #32]
}
 8005776:	bf00      	nop
 8005778:	371c      	adds	r7, #28
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr

08005782 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005782:	b480      	push	{r7}
 8005784:	b087      	sub	sp, #28
 8005786:	af00      	add	r7, sp, #0
 8005788:	60f8      	str	r0, [r7, #12]
 800578a:	60b9      	str	r1, [r7, #8]
 800578c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	6a1b      	ldr	r3, [r3, #32]
 8005792:	f023 0210 	bic.w	r2, r3, #16
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	699b      	ldr	r3, [r3, #24]
 800579e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6a1b      	ldr	r3, [r3, #32]
 80057a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80057ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	031b      	lsls	r3, r3, #12
 80057b2:	697a      	ldr	r2, [r7, #20]
 80057b4:	4313      	orrs	r3, r2
 80057b6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80057be:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	011b      	lsls	r3, r3, #4
 80057c4:	693a      	ldr	r2, [r7, #16]
 80057c6:	4313      	orrs	r3, r2
 80057c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	697a      	ldr	r2, [r7, #20]
 80057ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	693a      	ldr	r2, [r7, #16]
 80057d4:	621a      	str	r2, [r3, #32]
}
 80057d6:	bf00      	nop
 80057d8:	371c      	adds	r7, #28
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr

080057e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80057e2:	b480      	push	{r7}
 80057e4:	b085      	sub	sp, #20
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	6078      	str	r0, [r7, #4]
 80057ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057fa:	683a      	ldr	r2, [r7, #0]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	4313      	orrs	r3, r2
 8005800:	f043 0307 	orr.w	r3, r3, #7
 8005804:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	68fa      	ldr	r2, [r7, #12]
 800580a:	609a      	str	r2, [r3, #8]
}
 800580c:	bf00      	nop
 800580e:	3714      	adds	r7, #20
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr

08005818 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005818:	b480      	push	{r7}
 800581a:	b087      	sub	sp, #28
 800581c:	af00      	add	r7, sp, #0
 800581e:	60f8      	str	r0, [r7, #12]
 8005820:	60b9      	str	r1, [r7, #8]
 8005822:	607a      	str	r2, [r7, #4]
 8005824:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005832:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	021a      	lsls	r2, r3, #8
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	431a      	orrs	r2, r3
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	4313      	orrs	r3, r2
 8005840:	697a      	ldr	r2, [r7, #20]
 8005842:	4313      	orrs	r3, r2
 8005844:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	697a      	ldr	r2, [r7, #20]
 800584a:	609a      	str	r2, [r3, #8]
}
 800584c:	bf00      	nop
 800584e:	371c      	adds	r7, #28
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr

08005858 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005858:	b480      	push	{r7}
 800585a:	b087      	sub	sp, #28
 800585c:	af00      	add	r7, sp, #0
 800585e:	60f8      	str	r0, [r7, #12]
 8005860:	60b9      	str	r1, [r7, #8]
 8005862:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	f003 031f 	and.w	r3, r3, #31
 800586a:	2201      	movs	r2, #1
 800586c:	fa02 f303 	lsl.w	r3, r2, r3
 8005870:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	6a1a      	ldr	r2, [r3, #32]
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	43db      	mvns	r3, r3
 800587a:	401a      	ands	r2, r3
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6a1a      	ldr	r2, [r3, #32]
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	f003 031f 	and.w	r3, r3, #31
 800588a:	6879      	ldr	r1, [r7, #4]
 800588c:	fa01 f303 	lsl.w	r3, r1, r3
 8005890:	431a      	orrs	r2, r3
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	621a      	str	r2, [r3, #32]
}
 8005896:	bf00      	nop
 8005898:	371c      	adds	r7, #28
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr
	...

080058a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b085      	sub	sp, #20
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	d101      	bne.n	80058bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80058b8:	2302      	movs	r3, #2
 80058ba:	e05a      	b.n	8005972 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2202      	movs	r2, #2
 80058c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	68fa      	ldr	r2, [r7, #12]
 80058ea:	4313      	orrs	r3, r2
 80058ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	68fa      	ldr	r2, [r7, #12]
 80058f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a21      	ldr	r2, [pc, #132]	; (8005980 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d022      	beq.n	8005946 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005908:	d01d      	beq.n	8005946 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a1d      	ldr	r2, [pc, #116]	; (8005984 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d018      	beq.n	8005946 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a1b      	ldr	r2, [pc, #108]	; (8005988 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d013      	beq.n	8005946 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a1a      	ldr	r2, [pc, #104]	; (800598c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d00e      	beq.n	8005946 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a18      	ldr	r2, [pc, #96]	; (8005990 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d009      	beq.n	8005946 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a17      	ldr	r2, [pc, #92]	; (8005994 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d004      	beq.n	8005946 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4a15      	ldr	r2, [pc, #84]	; (8005998 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d10c      	bne.n	8005960 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800594c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	68ba      	ldr	r2, [r7, #8]
 8005954:	4313      	orrs	r3, r2
 8005956:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	68ba      	ldr	r2, [r7, #8]
 800595e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2201      	movs	r2, #1
 8005964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2200      	movs	r2, #0
 800596c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005970:	2300      	movs	r3, #0
}
 8005972:	4618      	mov	r0, r3
 8005974:	3714      	adds	r7, #20
 8005976:	46bd      	mov	sp, r7
 8005978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597c:	4770      	bx	lr
 800597e:	bf00      	nop
 8005980:	40010000 	.word	0x40010000
 8005984:	40000400 	.word	0x40000400
 8005988:	40000800 	.word	0x40000800
 800598c:	40000c00 	.word	0x40000c00
 8005990:	40010400 	.word	0x40010400
 8005994:	40014000 	.word	0x40014000
 8005998:	40001800 	.word	0x40001800

0800599c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80059a4:	bf00      	nop
 80059a6:	370c      	adds	r7, #12
 80059a8:	46bd      	mov	sp, r7
 80059aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ae:	4770      	bx	lr

080059b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b083      	sub	sp, #12
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80059b8:	bf00      	nop
 80059ba:	370c      	adds	r7, #12
 80059bc:	46bd      	mov	sp, r7
 80059be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c2:	4770      	bx	lr

080059c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b082      	sub	sp, #8
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d101      	bne.n	80059d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e03f      	b.n	8005a56 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d106      	bne.n	80059f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f7fd fb4c 	bl	8003088 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2224      	movs	r2, #36	; 0x24
 80059f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	68da      	ldr	r2, [r3, #12]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005a06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f000 f929 	bl	8005c60 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	691a      	ldr	r2, [r3, #16]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005a1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	695a      	ldr	r2, [r3, #20]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005a2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	68da      	ldr	r2, [r3, #12]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2200      	movs	r2, #0
 8005a42:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2220      	movs	r2, #32
 8005a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2220      	movs	r2, #32
 8005a50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005a54:	2300      	movs	r3, #0
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3708      	adds	r7, #8
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}

08005a5e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a5e:	b580      	push	{r7, lr}
 8005a60:	b08a      	sub	sp, #40	; 0x28
 8005a62:	af02      	add	r7, sp, #8
 8005a64:	60f8      	str	r0, [r7, #12]
 8005a66:	60b9      	str	r1, [r7, #8]
 8005a68:	603b      	str	r3, [r7, #0]
 8005a6a:	4613      	mov	r3, r2
 8005a6c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	2b20      	cmp	r3, #32
 8005a7c:	d17c      	bne.n	8005b78 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d002      	beq.n	8005a8a <HAL_UART_Transmit+0x2c>
 8005a84:	88fb      	ldrh	r3, [r7, #6]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d101      	bne.n	8005a8e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e075      	b.n	8005b7a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d101      	bne.n	8005a9c <HAL_UART_Transmit+0x3e>
 8005a98:	2302      	movs	r3, #2
 8005a9a:	e06e      	b.n	8005b7a <HAL_UART_Transmit+0x11c>
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2221      	movs	r2, #33	; 0x21
 8005aae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ab2:	f7fd fcd1 	bl	8003458 <HAL_GetTick>
 8005ab6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	88fa      	ldrh	r2, [r7, #6]
 8005abc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	88fa      	ldrh	r2, [r7, #6]
 8005ac2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005acc:	d108      	bne.n	8005ae0 <HAL_UART_Transmit+0x82>
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	691b      	ldr	r3, [r3, #16]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d104      	bne.n	8005ae0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	61bb      	str	r3, [r7, #24]
 8005ade:	e003      	b.n	8005ae8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2200      	movs	r2, #0
 8005aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005af0:	e02a      	b.n	8005b48 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	9300      	str	r3, [sp, #0]
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	2200      	movs	r2, #0
 8005afa:	2180      	movs	r1, #128	; 0x80
 8005afc:	68f8      	ldr	r0, [r7, #12]
 8005afe:	f000 f840 	bl	8005b82 <UART_WaitOnFlagUntilTimeout>
 8005b02:	4603      	mov	r3, r0
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d001      	beq.n	8005b0c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005b08:	2303      	movs	r3, #3
 8005b0a:	e036      	b.n	8005b7a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005b0c:	69fb      	ldr	r3, [r7, #28]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d10b      	bne.n	8005b2a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b12:	69bb      	ldr	r3, [r7, #24]
 8005b14:	881b      	ldrh	r3, [r3, #0]
 8005b16:	461a      	mov	r2, r3
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b20:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005b22:	69bb      	ldr	r3, [r7, #24]
 8005b24:	3302      	adds	r3, #2
 8005b26:	61bb      	str	r3, [r7, #24]
 8005b28:	e007      	b.n	8005b3a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b2a:	69fb      	ldr	r3, [r7, #28]
 8005b2c:	781a      	ldrb	r2, [r3, #0]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005b34:	69fb      	ldr	r3, [r7, #28]
 8005b36:	3301      	adds	r3, #1
 8005b38:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005b3e:	b29b      	uxth	r3, r3
 8005b40:	3b01      	subs	r3, #1
 8005b42:	b29a      	uxth	r2, r3
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d1cf      	bne.n	8005af2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	9300      	str	r3, [sp, #0]
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	2140      	movs	r1, #64	; 0x40
 8005b5c:	68f8      	ldr	r0, [r7, #12]
 8005b5e:	f000 f810 	bl	8005b82 <UART_WaitOnFlagUntilTimeout>
 8005b62:	4603      	mov	r3, r0
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d001      	beq.n	8005b6c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005b68:	2303      	movs	r3, #3
 8005b6a:	e006      	b.n	8005b7a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2220      	movs	r2, #32
 8005b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005b74:	2300      	movs	r3, #0
 8005b76:	e000      	b.n	8005b7a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005b78:	2302      	movs	r3, #2
  }
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	3720      	adds	r7, #32
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}

08005b82 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005b82:	b580      	push	{r7, lr}
 8005b84:	b090      	sub	sp, #64	; 0x40
 8005b86:	af00      	add	r7, sp, #0
 8005b88:	60f8      	str	r0, [r7, #12]
 8005b8a:	60b9      	str	r1, [r7, #8]
 8005b8c:	603b      	str	r3, [r7, #0]
 8005b8e:	4613      	mov	r3, r2
 8005b90:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b92:	e050      	b.n	8005c36 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b9a:	d04c      	beq.n	8005c36 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005b9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d007      	beq.n	8005bb2 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ba2:	f7fd fc59 	bl	8003458 <HAL_GetTick>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	1ad3      	subs	r3, r2, r3
 8005bac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005bae:	429a      	cmp	r2, r3
 8005bb0:	d241      	bcs.n	8005c36 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	330c      	adds	r3, #12
 8005bb8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bbc:	e853 3f00 	ldrex	r3, [r3]
 8005bc0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bc4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005bc8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	330c      	adds	r3, #12
 8005bd0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005bd2:	637a      	str	r2, [r7, #52]	; 0x34
 8005bd4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005bd8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005bda:	e841 2300 	strex	r3, r2, [r1]
 8005bde:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005be0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d1e5      	bne.n	8005bb2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	3314      	adds	r3, #20
 8005bec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	e853 3f00 	ldrex	r3, [r3]
 8005bf4:	613b      	str	r3, [r7, #16]
   return(result);
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	f023 0301 	bic.w	r3, r3, #1
 8005bfc:	63bb      	str	r3, [r7, #56]	; 0x38
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	3314      	adds	r3, #20
 8005c04:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005c06:	623a      	str	r2, [r7, #32]
 8005c08:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c0a:	69f9      	ldr	r1, [r7, #28]
 8005c0c:	6a3a      	ldr	r2, [r7, #32]
 8005c0e:	e841 2300 	strex	r3, r2, [r1]
 8005c12:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c14:	69bb      	ldr	r3, [r7, #24]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d1e5      	bne.n	8005be6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2220      	movs	r2, #32
 8005c1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2220      	movs	r2, #32
 8005c26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005c32:	2303      	movs	r3, #3
 8005c34:	e00f      	b.n	8005c56 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	4013      	ands	r3, r2
 8005c40:	68ba      	ldr	r2, [r7, #8]
 8005c42:	429a      	cmp	r2, r3
 8005c44:	bf0c      	ite	eq
 8005c46:	2301      	moveq	r3, #1
 8005c48:	2300      	movne	r3, #0
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	79fb      	ldrb	r3, [r7, #7]
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d09f      	beq.n	8005b94 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005c54:	2300      	movs	r3, #0
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3740      	adds	r7, #64	; 0x40
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}
	...

08005c60 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c64:	b09f      	sub	sp, #124	; 0x7c
 8005c66:	af00      	add	r7, sp, #0
 8005c68:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	691b      	ldr	r3, [r3, #16]
 8005c70:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005c74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c76:	68d9      	ldr	r1, [r3, #12]
 8005c78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	ea40 0301 	orr.w	r3, r0, r1
 8005c80:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005c82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c84:	689a      	ldr	r2, [r3, #8]
 8005c86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c88:	691b      	ldr	r3, [r3, #16]
 8005c8a:	431a      	orrs	r2, r3
 8005c8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c8e:	695b      	ldr	r3, [r3, #20]
 8005c90:	431a      	orrs	r2, r3
 8005c92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c94:	69db      	ldr	r3, [r3, #28]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8005c9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	68db      	ldr	r3, [r3, #12]
 8005ca0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005ca4:	f021 010c 	bic.w	r1, r1, #12
 8005ca8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005cae:	430b      	orrs	r3, r1
 8005cb0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005cb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	695b      	ldr	r3, [r3, #20]
 8005cb8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005cbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cbe:	6999      	ldr	r1, [r3, #24]
 8005cc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cc2:	681a      	ldr	r2, [r3, #0]
 8005cc4:	ea40 0301 	orr.w	r3, r0, r1
 8005cc8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005cca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	4bc5      	ldr	r3, [pc, #788]	; (8005fe4 <UART_SetConfig+0x384>)
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d004      	beq.n	8005cde <UART_SetConfig+0x7e>
 8005cd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	4bc3      	ldr	r3, [pc, #780]	; (8005fe8 <UART_SetConfig+0x388>)
 8005cda:	429a      	cmp	r2, r3
 8005cdc:	d103      	bne.n	8005ce6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005cde:	f7fe fc1f 	bl	8004520 <HAL_RCC_GetPCLK2Freq>
 8005ce2:	6778      	str	r0, [r7, #116]	; 0x74
 8005ce4:	e002      	b.n	8005cec <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ce6:	f7fe fc07 	bl	80044f8 <HAL_RCC_GetPCLK1Freq>
 8005cea:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cee:	69db      	ldr	r3, [r3, #28]
 8005cf0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cf4:	f040 80b6 	bne.w	8005e64 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005cf8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005cfa:	461c      	mov	r4, r3
 8005cfc:	f04f 0500 	mov.w	r5, #0
 8005d00:	4622      	mov	r2, r4
 8005d02:	462b      	mov	r3, r5
 8005d04:	1891      	adds	r1, r2, r2
 8005d06:	6439      	str	r1, [r7, #64]	; 0x40
 8005d08:	415b      	adcs	r3, r3
 8005d0a:	647b      	str	r3, [r7, #68]	; 0x44
 8005d0c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005d10:	1912      	adds	r2, r2, r4
 8005d12:	eb45 0303 	adc.w	r3, r5, r3
 8005d16:	f04f 0000 	mov.w	r0, #0
 8005d1a:	f04f 0100 	mov.w	r1, #0
 8005d1e:	00d9      	lsls	r1, r3, #3
 8005d20:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005d24:	00d0      	lsls	r0, r2, #3
 8005d26:	4602      	mov	r2, r0
 8005d28:	460b      	mov	r3, r1
 8005d2a:	1911      	adds	r1, r2, r4
 8005d2c:	6639      	str	r1, [r7, #96]	; 0x60
 8005d2e:	416b      	adcs	r3, r5
 8005d30:	667b      	str	r3, [r7, #100]	; 0x64
 8005d32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	461a      	mov	r2, r3
 8005d38:	f04f 0300 	mov.w	r3, #0
 8005d3c:	1891      	adds	r1, r2, r2
 8005d3e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005d40:	415b      	adcs	r3, r3
 8005d42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d44:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005d48:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005d4c:	f7fb f8ca 	bl	8000ee4 <__aeabi_uldivmod>
 8005d50:	4602      	mov	r2, r0
 8005d52:	460b      	mov	r3, r1
 8005d54:	4ba5      	ldr	r3, [pc, #660]	; (8005fec <UART_SetConfig+0x38c>)
 8005d56:	fba3 2302 	umull	r2, r3, r3, r2
 8005d5a:	095b      	lsrs	r3, r3, #5
 8005d5c:	011e      	lsls	r6, r3, #4
 8005d5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d60:	461c      	mov	r4, r3
 8005d62:	f04f 0500 	mov.w	r5, #0
 8005d66:	4622      	mov	r2, r4
 8005d68:	462b      	mov	r3, r5
 8005d6a:	1891      	adds	r1, r2, r2
 8005d6c:	6339      	str	r1, [r7, #48]	; 0x30
 8005d6e:	415b      	adcs	r3, r3
 8005d70:	637b      	str	r3, [r7, #52]	; 0x34
 8005d72:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005d76:	1912      	adds	r2, r2, r4
 8005d78:	eb45 0303 	adc.w	r3, r5, r3
 8005d7c:	f04f 0000 	mov.w	r0, #0
 8005d80:	f04f 0100 	mov.w	r1, #0
 8005d84:	00d9      	lsls	r1, r3, #3
 8005d86:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005d8a:	00d0      	lsls	r0, r2, #3
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	460b      	mov	r3, r1
 8005d90:	1911      	adds	r1, r2, r4
 8005d92:	65b9      	str	r1, [r7, #88]	; 0x58
 8005d94:	416b      	adcs	r3, r5
 8005d96:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	461a      	mov	r2, r3
 8005d9e:	f04f 0300 	mov.w	r3, #0
 8005da2:	1891      	adds	r1, r2, r2
 8005da4:	62b9      	str	r1, [r7, #40]	; 0x28
 8005da6:	415b      	adcs	r3, r3
 8005da8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005daa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005dae:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005db2:	f7fb f897 	bl	8000ee4 <__aeabi_uldivmod>
 8005db6:	4602      	mov	r2, r0
 8005db8:	460b      	mov	r3, r1
 8005dba:	4b8c      	ldr	r3, [pc, #560]	; (8005fec <UART_SetConfig+0x38c>)
 8005dbc:	fba3 1302 	umull	r1, r3, r3, r2
 8005dc0:	095b      	lsrs	r3, r3, #5
 8005dc2:	2164      	movs	r1, #100	; 0x64
 8005dc4:	fb01 f303 	mul.w	r3, r1, r3
 8005dc8:	1ad3      	subs	r3, r2, r3
 8005dca:	00db      	lsls	r3, r3, #3
 8005dcc:	3332      	adds	r3, #50	; 0x32
 8005dce:	4a87      	ldr	r2, [pc, #540]	; (8005fec <UART_SetConfig+0x38c>)
 8005dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8005dd4:	095b      	lsrs	r3, r3, #5
 8005dd6:	005b      	lsls	r3, r3, #1
 8005dd8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005ddc:	441e      	add	r6, r3
 8005dde:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005de0:	4618      	mov	r0, r3
 8005de2:	f04f 0100 	mov.w	r1, #0
 8005de6:	4602      	mov	r2, r0
 8005de8:	460b      	mov	r3, r1
 8005dea:	1894      	adds	r4, r2, r2
 8005dec:	623c      	str	r4, [r7, #32]
 8005dee:	415b      	adcs	r3, r3
 8005df0:	627b      	str	r3, [r7, #36]	; 0x24
 8005df2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005df6:	1812      	adds	r2, r2, r0
 8005df8:	eb41 0303 	adc.w	r3, r1, r3
 8005dfc:	f04f 0400 	mov.w	r4, #0
 8005e00:	f04f 0500 	mov.w	r5, #0
 8005e04:	00dd      	lsls	r5, r3, #3
 8005e06:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005e0a:	00d4      	lsls	r4, r2, #3
 8005e0c:	4622      	mov	r2, r4
 8005e0e:	462b      	mov	r3, r5
 8005e10:	1814      	adds	r4, r2, r0
 8005e12:	653c      	str	r4, [r7, #80]	; 0x50
 8005e14:	414b      	adcs	r3, r1
 8005e16:	657b      	str	r3, [r7, #84]	; 0x54
 8005e18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	f04f 0300 	mov.w	r3, #0
 8005e22:	1891      	adds	r1, r2, r2
 8005e24:	61b9      	str	r1, [r7, #24]
 8005e26:	415b      	adcs	r3, r3
 8005e28:	61fb      	str	r3, [r7, #28]
 8005e2a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e2e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005e32:	f7fb f857 	bl	8000ee4 <__aeabi_uldivmod>
 8005e36:	4602      	mov	r2, r0
 8005e38:	460b      	mov	r3, r1
 8005e3a:	4b6c      	ldr	r3, [pc, #432]	; (8005fec <UART_SetConfig+0x38c>)
 8005e3c:	fba3 1302 	umull	r1, r3, r3, r2
 8005e40:	095b      	lsrs	r3, r3, #5
 8005e42:	2164      	movs	r1, #100	; 0x64
 8005e44:	fb01 f303 	mul.w	r3, r1, r3
 8005e48:	1ad3      	subs	r3, r2, r3
 8005e4a:	00db      	lsls	r3, r3, #3
 8005e4c:	3332      	adds	r3, #50	; 0x32
 8005e4e:	4a67      	ldr	r2, [pc, #412]	; (8005fec <UART_SetConfig+0x38c>)
 8005e50:	fba2 2303 	umull	r2, r3, r2, r3
 8005e54:	095b      	lsrs	r3, r3, #5
 8005e56:	f003 0207 	and.w	r2, r3, #7
 8005e5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4432      	add	r2, r6
 8005e60:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005e62:	e0b9      	b.n	8005fd8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e64:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e66:	461c      	mov	r4, r3
 8005e68:	f04f 0500 	mov.w	r5, #0
 8005e6c:	4622      	mov	r2, r4
 8005e6e:	462b      	mov	r3, r5
 8005e70:	1891      	adds	r1, r2, r2
 8005e72:	6139      	str	r1, [r7, #16]
 8005e74:	415b      	adcs	r3, r3
 8005e76:	617b      	str	r3, [r7, #20]
 8005e78:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005e7c:	1912      	adds	r2, r2, r4
 8005e7e:	eb45 0303 	adc.w	r3, r5, r3
 8005e82:	f04f 0000 	mov.w	r0, #0
 8005e86:	f04f 0100 	mov.w	r1, #0
 8005e8a:	00d9      	lsls	r1, r3, #3
 8005e8c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005e90:	00d0      	lsls	r0, r2, #3
 8005e92:	4602      	mov	r2, r0
 8005e94:	460b      	mov	r3, r1
 8005e96:	eb12 0804 	adds.w	r8, r2, r4
 8005e9a:	eb43 0905 	adc.w	r9, r3, r5
 8005e9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f04f 0100 	mov.w	r1, #0
 8005ea8:	f04f 0200 	mov.w	r2, #0
 8005eac:	f04f 0300 	mov.w	r3, #0
 8005eb0:	008b      	lsls	r3, r1, #2
 8005eb2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005eb6:	0082      	lsls	r2, r0, #2
 8005eb8:	4640      	mov	r0, r8
 8005eba:	4649      	mov	r1, r9
 8005ebc:	f7fb f812 	bl	8000ee4 <__aeabi_uldivmod>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	460b      	mov	r3, r1
 8005ec4:	4b49      	ldr	r3, [pc, #292]	; (8005fec <UART_SetConfig+0x38c>)
 8005ec6:	fba3 2302 	umull	r2, r3, r3, r2
 8005eca:	095b      	lsrs	r3, r3, #5
 8005ecc:	011e      	lsls	r6, r3, #4
 8005ece:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f04f 0100 	mov.w	r1, #0
 8005ed6:	4602      	mov	r2, r0
 8005ed8:	460b      	mov	r3, r1
 8005eda:	1894      	adds	r4, r2, r2
 8005edc:	60bc      	str	r4, [r7, #8]
 8005ede:	415b      	adcs	r3, r3
 8005ee0:	60fb      	str	r3, [r7, #12]
 8005ee2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ee6:	1812      	adds	r2, r2, r0
 8005ee8:	eb41 0303 	adc.w	r3, r1, r3
 8005eec:	f04f 0400 	mov.w	r4, #0
 8005ef0:	f04f 0500 	mov.w	r5, #0
 8005ef4:	00dd      	lsls	r5, r3, #3
 8005ef6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005efa:	00d4      	lsls	r4, r2, #3
 8005efc:	4622      	mov	r2, r4
 8005efe:	462b      	mov	r3, r5
 8005f00:	1814      	adds	r4, r2, r0
 8005f02:	64bc      	str	r4, [r7, #72]	; 0x48
 8005f04:	414b      	adcs	r3, r1
 8005f06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	f04f 0100 	mov.w	r1, #0
 8005f12:	f04f 0200 	mov.w	r2, #0
 8005f16:	f04f 0300 	mov.w	r3, #0
 8005f1a:	008b      	lsls	r3, r1, #2
 8005f1c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005f20:	0082      	lsls	r2, r0, #2
 8005f22:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005f26:	f7fa ffdd 	bl	8000ee4 <__aeabi_uldivmod>
 8005f2a:	4602      	mov	r2, r0
 8005f2c:	460b      	mov	r3, r1
 8005f2e:	4b2f      	ldr	r3, [pc, #188]	; (8005fec <UART_SetConfig+0x38c>)
 8005f30:	fba3 1302 	umull	r1, r3, r3, r2
 8005f34:	095b      	lsrs	r3, r3, #5
 8005f36:	2164      	movs	r1, #100	; 0x64
 8005f38:	fb01 f303 	mul.w	r3, r1, r3
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	011b      	lsls	r3, r3, #4
 8005f40:	3332      	adds	r3, #50	; 0x32
 8005f42:	4a2a      	ldr	r2, [pc, #168]	; (8005fec <UART_SetConfig+0x38c>)
 8005f44:	fba2 2303 	umull	r2, r3, r2, r3
 8005f48:	095b      	lsrs	r3, r3, #5
 8005f4a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f4e:	441e      	add	r6, r3
 8005f50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f52:	4618      	mov	r0, r3
 8005f54:	f04f 0100 	mov.w	r1, #0
 8005f58:	4602      	mov	r2, r0
 8005f5a:	460b      	mov	r3, r1
 8005f5c:	1894      	adds	r4, r2, r2
 8005f5e:	603c      	str	r4, [r7, #0]
 8005f60:	415b      	adcs	r3, r3
 8005f62:	607b      	str	r3, [r7, #4]
 8005f64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f68:	1812      	adds	r2, r2, r0
 8005f6a:	eb41 0303 	adc.w	r3, r1, r3
 8005f6e:	f04f 0400 	mov.w	r4, #0
 8005f72:	f04f 0500 	mov.w	r5, #0
 8005f76:	00dd      	lsls	r5, r3, #3
 8005f78:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005f7c:	00d4      	lsls	r4, r2, #3
 8005f7e:	4622      	mov	r2, r4
 8005f80:	462b      	mov	r3, r5
 8005f82:	eb12 0a00 	adds.w	sl, r2, r0
 8005f86:	eb43 0b01 	adc.w	fp, r3, r1
 8005f8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f04f 0100 	mov.w	r1, #0
 8005f94:	f04f 0200 	mov.w	r2, #0
 8005f98:	f04f 0300 	mov.w	r3, #0
 8005f9c:	008b      	lsls	r3, r1, #2
 8005f9e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005fa2:	0082      	lsls	r2, r0, #2
 8005fa4:	4650      	mov	r0, sl
 8005fa6:	4659      	mov	r1, fp
 8005fa8:	f7fa ff9c 	bl	8000ee4 <__aeabi_uldivmod>
 8005fac:	4602      	mov	r2, r0
 8005fae:	460b      	mov	r3, r1
 8005fb0:	4b0e      	ldr	r3, [pc, #56]	; (8005fec <UART_SetConfig+0x38c>)
 8005fb2:	fba3 1302 	umull	r1, r3, r3, r2
 8005fb6:	095b      	lsrs	r3, r3, #5
 8005fb8:	2164      	movs	r1, #100	; 0x64
 8005fba:	fb01 f303 	mul.w	r3, r1, r3
 8005fbe:	1ad3      	subs	r3, r2, r3
 8005fc0:	011b      	lsls	r3, r3, #4
 8005fc2:	3332      	adds	r3, #50	; 0x32
 8005fc4:	4a09      	ldr	r2, [pc, #36]	; (8005fec <UART_SetConfig+0x38c>)
 8005fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8005fca:	095b      	lsrs	r3, r3, #5
 8005fcc:	f003 020f 	and.w	r2, r3, #15
 8005fd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4432      	add	r2, r6
 8005fd6:	609a      	str	r2, [r3, #8]
}
 8005fd8:	bf00      	nop
 8005fda:	377c      	adds	r7, #124	; 0x7c
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fe2:	bf00      	nop
 8005fe4:	40011000 	.word	0x40011000
 8005fe8:	40011400 	.word	0x40011400
 8005fec:	51eb851f 	.word	0x51eb851f

08005ff0 <__errno>:
 8005ff0:	4b01      	ldr	r3, [pc, #4]	; (8005ff8 <__errno+0x8>)
 8005ff2:	6818      	ldr	r0, [r3, #0]
 8005ff4:	4770      	bx	lr
 8005ff6:	bf00      	nop
 8005ff8:	2000002c 	.word	0x2000002c

08005ffc <__libc_init_array>:
 8005ffc:	b570      	push	{r4, r5, r6, lr}
 8005ffe:	4d0d      	ldr	r5, [pc, #52]	; (8006034 <__libc_init_array+0x38>)
 8006000:	4c0d      	ldr	r4, [pc, #52]	; (8006038 <__libc_init_array+0x3c>)
 8006002:	1b64      	subs	r4, r4, r5
 8006004:	10a4      	asrs	r4, r4, #2
 8006006:	2600      	movs	r6, #0
 8006008:	42a6      	cmp	r6, r4
 800600a:	d109      	bne.n	8006020 <__libc_init_array+0x24>
 800600c:	4d0b      	ldr	r5, [pc, #44]	; (800603c <__libc_init_array+0x40>)
 800600e:	4c0c      	ldr	r4, [pc, #48]	; (8006040 <__libc_init_array+0x44>)
 8006010:	f004 fc46 	bl	800a8a0 <_init>
 8006014:	1b64      	subs	r4, r4, r5
 8006016:	10a4      	asrs	r4, r4, #2
 8006018:	2600      	movs	r6, #0
 800601a:	42a6      	cmp	r6, r4
 800601c:	d105      	bne.n	800602a <__libc_init_array+0x2e>
 800601e:	bd70      	pop	{r4, r5, r6, pc}
 8006020:	f855 3b04 	ldr.w	r3, [r5], #4
 8006024:	4798      	blx	r3
 8006026:	3601      	adds	r6, #1
 8006028:	e7ee      	b.n	8006008 <__libc_init_array+0xc>
 800602a:	f855 3b04 	ldr.w	r3, [r5], #4
 800602e:	4798      	blx	r3
 8006030:	3601      	adds	r6, #1
 8006032:	e7f2      	b.n	800601a <__libc_init_array+0x1e>
 8006034:	0800ad9c 	.word	0x0800ad9c
 8006038:	0800ad9c 	.word	0x0800ad9c
 800603c:	0800ad9c 	.word	0x0800ad9c
 8006040:	0800ada0 	.word	0x0800ada0

08006044 <memset>:
 8006044:	4402      	add	r2, r0
 8006046:	4603      	mov	r3, r0
 8006048:	4293      	cmp	r3, r2
 800604a:	d100      	bne.n	800604e <memset+0xa>
 800604c:	4770      	bx	lr
 800604e:	f803 1b01 	strb.w	r1, [r3], #1
 8006052:	e7f9      	b.n	8006048 <memset+0x4>

08006054 <__cvt>:
 8006054:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006058:	ec55 4b10 	vmov	r4, r5, d0
 800605c:	2d00      	cmp	r5, #0
 800605e:	460e      	mov	r6, r1
 8006060:	4619      	mov	r1, r3
 8006062:	462b      	mov	r3, r5
 8006064:	bfbb      	ittet	lt
 8006066:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800606a:	461d      	movlt	r5, r3
 800606c:	2300      	movge	r3, #0
 800606e:	232d      	movlt	r3, #45	; 0x2d
 8006070:	700b      	strb	r3, [r1, #0]
 8006072:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006074:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006078:	4691      	mov	r9, r2
 800607a:	f023 0820 	bic.w	r8, r3, #32
 800607e:	bfbc      	itt	lt
 8006080:	4622      	movlt	r2, r4
 8006082:	4614      	movlt	r4, r2
 8006084:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006088:	d005      	beq.n	8006096 <__cvt+0x42>
 800608a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800608e:	d100      	bne.n	8006092 <__cvt+0x3e>
 8006090:	3601      	adds	r6, #1
 8006092:	2102      	movs	r1, #2
 8006094:	e000      	b.n	8006098 <__cvt+0x44>
 8006096:	2103      	movs	r1, #3
 8006098:	ab03      	add	r3, sp, #12
 800609a:	9301      	str	r3, [sp, #4]
 800609c:	ab02      	add	r3, sp, #8
 800609e:	9300      	str	r3, [sp, #0]
 80060a0:	ec45 4b10 	vmov	d0, r4, r5
 80060a4:	4653      	mov	r3, sl
 80060a6:	4632      	mov	r2, r6
 80060a8:	f001 fdb6 	bl	8007c18 <_dtoa_r>
 80060ac:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80060b0:	4607      	mov	r7, r0
 80060b2:	d102      	bne.n	80060ba <__cvt+0x66>
 80060b4:	f019 0f01 	tst.w	r9, #1
 80060b8:	d022      	beq.n	8006100 <__cvt+0xac>
 80060ba:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80060be:	eb07 0906 	add.w	r9, r7, r6
 80060c2:	d110      	bne.n	80060e6 <__cvt+0x92>
 80060c4:	783b      	ldrb	r3, [r7, #0]
 80060c6:	2b30      	cmp	r3, #48	; 0x30
 80060c8:	d10a      	bne.n	80060e0 <__cvt+0x8c>
 80060ca:	2200      	movs	r2, #0
 80060cc:	2300      	movs	r3, #0
 80060ce:	4620      	mov	r0, r4
 80060d0:	4629      	mov	r1, r5
 80060d2:	f7fa fd19 	bl	8000b08 <__aeabi_dcmpeq>
 80060d6:	b918      	cbnz	r0, 80060e0 <__cvt+0x8c>
 80060d8:	f1c6 0601 	rsb	r6, r6, #1
 80060dc:	f8ca 6000 	str.w	r6, [sl]
 80060e0:	f8da 3000 	ldr.w	r3, [sl]
 80060e4:	4499      	add	r9, r3
 80060e6:	2200      	movs	r2, #0
 80060e8:	2300      	movs	r3, #0
 80060ea:	4620      	mov	r0, r4
 80060ec:	4629      	mov	r1, r5
 80060ee:	f7fa fd0b 	bl	8000b08 <__aeabi_dcmpeq>
 80060f2:	b108      	cbz	r0, 80060f8 <__cvt+0xa4>
 80060f4:	f8cd 900c 	str.w	r9, [sp, #12]
 80060f8:	2230      	movs	r2, #48	; 0x30
 80060fa:	9b03      	ldr	r3, [sp, #12]
 80060fc:	454b      	cmp	r3, r9
 80060fe:	d307      	bcc.n	8006110 <__cvt+0xbc>
 8006100:	9b03      	ldr	r3, [sp, #12]
 8006102:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006104:	1bdb      	subs	r3, r3, r7
 8006106:	4638      	mov	r0, r7
 8006108:	6013      	str	r3, [r2, #0]
 800610a:	b004      	add	sp, #16
 800610c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006110:	1c59      	adds	r1, r3, #1
 8006112:	9103      	str	r1, [sp, #12]
 8006114:	701a      	strb	r2, [r3, #0]
 8006116:	e7f0      	b.n	80060fa <__cvt+0xa6>

08006118 <__exponent>:
 8006118:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800611a:	4603      	mov	r3, r0
 800611c:	2900      	cmp	r1, #0
 800611e:	bfb8      	it	lt
 8006120:	4249      	neglt	r1, r1
 8006122:	f803 2b02 	strb.w	r2, [r3], #2
 8006126:	bfb4      	ite	lt
 8006128:	222d      	movlt	r2, #45	; 0x2d
 800612a:	222b      	movge	r2, #43	; 0x2b
 800612c:	2909      	cmp	r1, #9
 800612e:	7042      	strb	r2, [r0, #1]
 8006130:	dd2a      	ble.n	8006188 <__exponent+0x70>
 8006132:	f10d 0407 	add.w	r4, sp, #7
 8006136:	46a4      	mov	ip, r4
 8006138:	270a      	movs	r7, #10
 800613a:	46a6      	mov	lr, r4
 800613c:	460a      	mov	r2, r1
 800613e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006142:	fb07 1516 	mls	r5, r7, r6, r1
 8006146:	3530      	adds	r5, #48	; 0x30
 8006148:	2a63      	cmp	r2, #99	; 0x63
 800614a:	f104 34ff 	add.w	r4, r4, #4294967295
 800614e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006152:	4631      	mov	r1, r6
 8006154:	dcf1      	bgt.n	800613a <__exponent+0x22>
 8006156:	3130      	adds	r1, #48	; 0x30
 8006158:	f1ae 0502 	sub.w	r5, lr, #2
 800615c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006160:	1c44      	adds	r4, r0, #1
 8006162:	4629      	mov	r1, r5
 8006164:	4561      	cmp	r1, ip
 8006166:	d30a      	bcc.n	800617e <__exponent+0x66>
 8006168:	f10d 0209 	add.w	r2, sp, #9
 800616c:	eba2 020e 	sub.w	r2, r2, lr
 8006170:	4565      	cmp	r5, ip
 8006172:	bf88      	it	hi
 8006174:	2200      	movhi	r2, #0
 8006176:	4413      	add	r3, r2
 8006178:	1a18      	subs	r0, r3, r0
 800617a:	b003      	add	sp, #12
 800617c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800617e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006182:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006186:	e7ed      	b.n	8006164 <__exponent+0x4c>
 8006188:	2330      	movs	r3, #48	; 0x30
 800618a:	3130      	adds	r1, #48	; 0x30
 800618c:	7083      	strb	r3, [r0, #2]
 800618e:	70c1      	strb	r1, [r0, #3]
 8006190:	1d03      	adds	r3, r0, #4
 8006192:	e7f1      	b.n	8006178 <__exponent+0x60>

08006194 <_printf_float>:
 8006194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006198:	ed2d 8b02 	vpush	{d8}
 800619c:	b08d      	sub	sp, #52	; 0x34
 800619e:	460c      	mov	r4, r1
 80061a0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80061a4:	4616      	mov	r6, r2
 80061a6:	461f      	mov	r7, r3
 80061a8:	4605      	mov	r5, r0
 80061aa:	f002 fe91 	bl	8008ed0 <_localeconv_r>
 80061ae:	f8d0 a000 	ldr.w	sl, [r0]
 80061b2:	4650      	mov	r0, sl
 80061b4:	f7fa f82c 	bl	8000210 <strlen>
 80061b8:	2300      	movs	r3, #0
 80061ba:	930a      	str	r3, [sp, #40]	; 0x28
 80061bc:	6823      	ldr	r3, [r4, #0]
 80061be:	9305      	str	r3, [sp, #20]
 80061c0:	f8d8 3000 	ldr.w	r3, [r8]
 80061c4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80061c8:	3307      	adds	r3, #7
 80061ca:	f023 0307 	bic.w	r3, r3, #7
 80061ce:	f103 0208 	add.w	r2, r3, #8
 80061d2:	f8c8 2000 	str.w	r2, [r8]
 80061d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061da:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80061de:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80061e2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80061e6:	9307      	str	r3, [sp, #28]
 80061e8:	f8cd 8018 	str.w	r8, [sp, #24]
 80061ec:	ee08 0a10 	vmov	s16, r0
 80061f0:	4b9f      	ldr	r3, [pc, #636]	; (8006470 <_printf_float+0x2dc>)
 80061f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80061f6:	f04f 32ff 	mov.w	r2, #4294967295
 80061fa:	f7fa fcb7 	bl	8000b6c <__aeabi_dcmpun>
 80061fe:	bb88      	cbnz	r0, 8006264 <_printf_float+0xd0>
 8006200:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006204:	4b9a      	ldr	r3, [pc, #616]	; (8006470 <_printf_float+0x2dc>)
 8006206:	f04f 32ff 	mov.w	r2, #4294967295
 800620a:	f7fa fc91 	bl	8000b30 <__aeabi_dcmple>
 800620e:	bb48      	cbnz	r0, 8006264 <_printf_float+0xd0>
 8006210:	2200      	movs	r2, #0
 8006212:	2300      	movs	r3, #0
 8006214:	4640      	mov	r0, r8
 8006216:	4649      	mov	r1, r9
 8006218:	f7fa fc80 	bl	8000b1c <__aeabi_dcmplt>
 800621c:	b110      	cbz	r0, 8006224 <_printf_float+0x90>
 800621e:	232d      	movs	r3, #45	; 0x2d
 8006220:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006224:	4b93      	ldr	r3, [pc, #588]	; (8006474 <_printf_float+0x2e0>)
 8006226:	4894      	ldr	r0, [pc, #592]	; (8006478 <_printf_float+0x2e4>)
 8006228:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800622c:	bf94      	ite	ls
 800622e:	4698      	movls	r8, r3
 8006230:	4680      	movhi	r8, r0
 8006232:	2303      	movs	r3, #3
 8006234:	6123      	str	r3, [r4, #16]
 8006236:	9b05      	ldr	r3, [sp, #20]
 8006238:	f023 0204 	bic.w	r2, r3, #4
 800623c:	6022      	str	r2, [r4, #0]
 800623e:	f04f 0900 	mov.w	r9, #0
 8006242:	9700      	str	r7, [sp, #0]
 8006244:	4633      	mov	r3, r6
 8006246:	aa0b      	add	r2, sp, #44	; 0x2c
 8006248:	4621      	mov	r1, r4
 800624a:	4628      	mov	r0, r5
 800624c:	f000 f9d8 	bl	8006600 <_printf_common>
 8006250:	3001      	adds	r0, #1
 8006252:	f040 8090 	bne.w	8006376 <_printf_float+0x1e2>
 8006256:	f04f 30ff 	mov.w	r0, #4294967295
 800625a:	b00d      	add	sp, #52	; 0x34
 800625c:	ecbd 8b02 	vpop	{d8}
 8006260:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006264:	4642      	mov	r2, r8
 8006266:	464b      	mov	r3, r9
 8006268:	4640      	mov	r0, r8
 800626a:	4649      	mov	r1, r9
 800626c:	f7fa fc7e 	bl	8000b6c <__aeabi_dcmpun>
 8006270:	b140      	cbz	r0, 8006284 <_printf_float+0xf0>
 8006272:	464b      	mov	r3, r9
 8006274:	2b00      	cmp	r3, #0
 8006276:	bfbc      	itt	lt
 8006278:	232d      	movlt	r3, #45	; 0x2d
 800627a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800627e:	487f      	ldr	r0, [pc, #508]	; (800647c <_printf_float+0x2e8>)
 8006280:	4b7f      	ldr	r3, [pc, #508]	; (8006480 <_printf_float+0x2ec>)
 8006282:	e7d1      	b.n	8006228 <_printf_float+0x94>
 8006284:	6863      	ldr	r3, [r4, #4]
 8006286:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800628a:	9206      	str	r2, [sp, #24]
 800628c:	1c5a      	adds	r2, r3, #1
 800628e:	d13f      	bne.n	8006310 <_printf_float+0x17c>
 8006290:	2306      	movs	r3, #6
 8006292:	6063      	str	r3, [r4, #4]
 8006294:	9b05      	ldr	r3, [sp, #20]
 8006296:	6861      	ldr	r1, [r4, #4]
 8006298:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800629c:	2300      	movs	r3, #0
 800629e:	9303      	str	r3, [sp, #12]
 80062a0:	ab0a      	add	r3, sp, #40	; 0x28
 80062a2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80062a6:	ab09      	add	r3, sp, #36	; 0x24
 80062a8:	ec49 8b10 	vmov	d0, r8, r9
 80062ac:	9300      	str	r3, [sp, #0]
 80062ae:	6022      	str	r2, [r4, #0]
 80062b0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80062b4:	4628      	mov	r0, r5
 80062b6:	f7ff fecd 	bl	8006054 <__cvt>
 80062ba:	9b06      	ldr	r3, [sp, #24]
 80062bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80062be:	2b47      	cmp	r3, #71	; 0x47
 80062c0:	4680      	mov	r8, r0
 80062c2:	d108      	bne.n	80062d6 <_printf_float+0x142>
 80062c4:	1cc8      	adds	r0, r1, #3
 80062c6:	db02      	blt.n	80062ce <_printf_float+0x13a>
 80062c8:	6863      	ldr	r3, [r4, #4]
 80062ca:	4299      	cmp	r1, r3
 80062cc:	dd41      	ble.n	8006352 <_printf_float+0x1be>
 80062ce:	f1ab 0b02 	sub.w	fp, fp, #2
 80062d2:	fa5f fb8b 	uxtb.w	fp, fp
 80062d6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80062da:	d820      	bhi.n	800631e <_printf_float+0x18a>
 80062dc:	3901      	subs	r1, #1
 80062de:	465a      	mov	r2, fp
 80062e0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80062e4:	9109      	str	r1, [sp, #36]	; 0x24
 80062e6:	f7ff ff17 	bl	8006118 <__exponent>
 80062ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80062ec:	1813      	adds	r3, r2, r0
 80062ee:	2a01      	cmp	r2, #1
 80062f0:	4681      	mov	r9, r0
 80062f2:	6123      	str	r3, [r4, #16]
 80062f4:	dc02      	bgt.n	80062fc <_printf_float+0x168>
 80062f6:	6822      	ldr	r2, [r4, #0]
 80062f8:	07d2      	lsls	r2, r2, #31
 80062fa:	d501      	bpl.n	8006300 <_printf_float+0x16c>
 80062fc:	3301      	adds	r3, #1
 80062fe:	6123      	str	r3, [r4, #16]
 8006300:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006304:	2b00      	cmp	r3, #0
 8006306:	d09c      	beq.n	8006242 <_printf_float+0xae>
 8006308:	232d      	movs	r3, #45	; 0x2d
 800630a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800630e:	e798      	b.n	8006242 <_printf_float+0xae>
 8006310:	9a06      	ldr	r2, [sp, #24]
 8006312:	2a47      	cmp	r2, #71	; 0x47
 8006314:	d1be      	bne.n	8006294 <_printf_float+0x100>
 8006316:	2b00      	cmp	r3, #0
 8006318:	d1bc      	bne.n	8006294 <_printf_float+0x100>
 800631a:	2301      	movs	r3, #1
 800631c:	e7b9      	b.n	8006292 <_printf_float+0xfe>
 800631e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006322:	d118      	bne.n	8006356 <_printf_float+0x1c2>
 8006324:	2900      	cmp	r1, #0
 8006326:	6863      	ldr	r3, [r4, #4]
 8006328:	dd0b      	ble.n	8006342 <_printf_float+0x1ae>
 800632a:	6121      	str	r1, [r4, #16]
 800632c:	b913      	cbnz	r3, 8006334 <_printf_float+0x1a0>
 800632e:	6822      	ldr	r2, [r4, #0]
 8006330:	07d0      	lsls	r0, r2, #31
 8006332:	d502      	bpl.n	800633a <_printf_float+0x1a6>
 8006334:	3301      	adds	r3, #1
 8006336:	440b      	add	r3, r1
 8006338:	6123      	str	r3, [r4, #16]
 800633a:	65a1      	str	r1, [r4, #88]	; 0x58
 800633c:	f04f 0900 	mov.w	r9, #0
 8006340:	e7de      	b.n	8006300 <_printf_float+0x16c>
 8006342:	b913      	cbnz	r3, 800634a <_printf_float+0x1b6>
 8006344:	6822      	ldr	r2, [r4, #0]
 8006346:	07d2      	lsls	r2, r2, #31
 8006348:	d501      	bpl.n	800634e <_printf_float+0x1ba>
 800634a:	3302      	adds	r3, #2
 800634c:	e7f4      	b.n	8006338 <_printf_float+0x1a4>
 800634e:	2301      	movs	r3, #1
 8006350:	e7f2      	b.n	8006338 <_printf_float+0x1a4>
 8006352:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006356:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006358:	4299      	cmp	r1, r3
 800635a:	db05      	blt.n	8006368 <_printf_float+0x1d4>
 800635c:	6823      	ldr	r3, [r4, #0]
 800635e:	6121      	str	r1, [r4, #16]
 8006360:	07d8      	lsls	r0, r3, #31
 8006362:	d5ea      	bpl.n	800633a <_printf_float+0x1a6>
 8006364:	1c4b      	adds	r3, r1, #1
 8006366:	e7e7      	b.n	8006338 <_printf_float+0x1a4>
 8006368:	2900      	cmp	r1, #0
 800636a:	bfd4      	ite	le
 800636c:	f1c1 0202 	rsble	r2, r1, #2
 8006370:	2201      	movgt	r2, #1
 8006372:	4413      	add	r3, r2
 8006374:	e7e0      	b.n	8006338 <_printf_float+0x1a4>
 8006376:	6823      	ldr	r3, [r4, #0]
 8006378:	055a      	lsls	r2, r3, #21
 800637a:	d407      	bmi.n	800638c <_printf_float+0x1f8>
 800637c:	6923      	ldr	r3, [r4, #16]
 800637e:	4642      	mov	r2, r8
 8006380:	4631      	mov	r1, r6
 8006382:	4628      	mov	r0, r5
 8006384:	47b8      	blx	r7
 8006386:	3001      	adds	r0, #1
 8006388:	d12c      	bne.n	80063e4 <_printf_float+0x250>
 800638a:	e764      	b.n	8006256 <_printf_float+0xc2>
 800638c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006390:	f240 80e0 	bls.w	8006554 <_printf_float+0x3c0>
 8006394:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006398:	2200      	movs	r2, #0
 800639a:	2300      	movs	r3, #0
 800639c:	f7fa fbb4 	bl	8000b08 <__aeabi_dcmpeq>
 80063a0:	2800      	cmp	r0, #0
 80063a2:	d034      	beq.n	800640e <_printf_float+0x27a>
 80063a4:	4a37      	ldr	r2, [pc, #220]	; (8006484 <_printf_float+0x2f0>)
 80063a6:	2301      	movs	r3, #1
 80063a8:	4631      	mov	r1, r6
 80063aa:	4628      	mov	r0, r5
 80063ac:	47b8      	blx	r7
 80063ae:	3001      	adds	r0, #1
 80063b0:	f43f af51 	beq.w	8006256 <_printf_float+0xc2>
 80063b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063b8:	429a      	cmp	r2, r3
 80063ba:	db02      	blt.n	80063c2 <_printf_float+0x22e>
 80063bc:	6823      	ldr	r3, [r4, #0]
 80063be:	07d8      	lsls	r0, r3, #31
 80063c0:	d510      	bpl.n	80063e4 <_printf_float+0x250>
 80063c2:	ee18 3a10 	vmov	r3, s16
 80063c6:	4652      	mov	r2, sl
 80063c8:	4631      	mov	r1, r6
 80063ca:	4628      	mov	r0, r5
 80063cc:	47b8      	blx	r7
 80063ce:	3001      	adds	r0, #1
 80063d0:	f43f af41 	beq.w	8006256 <_printf_float+0xc2>
 80063d4:	f04f 0800 	mov.w	r8, #0
 80063d8:	f104 091a 	add.w	r9, r4, #26
 80063dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063de:	3b01      	subs	r3, #1
 80063e0:	4543      	cmp	r3, r8
 80063e2:	dc09      	bgt.n	80063f8 <_printf_float+0x264>
 80063e4:	6823      	ldr	r3, [r4, #0]
 80063e6:	079b      	lsls	r3, r3, #30
 80063e8:	f100 8105 	bmi.w	80065f6 <_printf_float+0x462>
 80063ec:	68e0      	ldr	r0, [r4, #12]
 80063ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063f0:	4298      	cmp	r0, r3
 80063f2:	bfb8      	it	lt
 80063f4:	4618      	movlt	r0, r3
 80063f6:	e730      	b.n	800625a <_printf_float+0xc6>
 80063f8:	2301      	movs	r3, #1
 80063fa:	464a      	mov	r2, r9
 80063fc:	4631      	mov	r1, r6
 80063fe:	4628      	mov	r0, r5
 8006400:	47b8      	blx	r7
 8006402:	3001      	adds	r0, #1
 8006404:	f43f af27 	beq.w	8006256 <_printf_float+0xc2>
 8006408:	f108 0801 	add.w	r8, r8, #1
 800640c:	e7e6      	b.n	80063dc <_printf_float+0x248>
 800640e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006410:	2b00      	cmp	r3, #0
 8006412:	dc39      	bgt.n	8006488 <_printf_float+0x2f4>
 8006414:	4a1b      	ldr	r2, [pc, #108]	; (8006484 <_printf_float+0x2f0>)
 8006416:	2301      	movs	r3, #1
 8006418:	4631      	mov	r1, r6
 800641a:	4628      	mov	r0, r5
 800641c:	47b8      	blx	r7
 800641e:	3001      	adds	r0, #1
 8006420:	f43f af19 	beq.w	8006256 <_printf_float+0xc2>
 8006424:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006428:	4313      	orrs	r3, r2
 800642a:	d102      	bne.n	8006432 <_printf_float+0x29e>
 800642c:	6823      	ldr	r3, [r4, #0]
 800642e:	07d9      	lsls	r1, r3, #31
 8006430:	d5d8      	bpl.n	80063e4 <_printf_float+0x250>
 8006432:	ee18 3a10 	vmov	r3, s16
 8006436:	4652      	mov	r2, sl
 8006438:	4631      	mov	r1, r6
 800643a:	4628      	mov	r0, r5
 800643c:	47b8      	blx	r7
 800643e:	3001      	adds	r0, #1
 8006440:	f43f af09 	beq.w	8006256 <_printf_float+0xc2>
 8006444:	f04f 0900 	mov.w	r9, #0
 8006448:	f104 0a1a 	add.w	sl, r4, #26
 800644c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800644e:	425b      	negs	r3, r3
 8006450:	454b      	cmp	r3, r9
 8006452:	dc01      	bgt.n	8006458 <_printf_float+0x2c4>
 8006454:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006456:	e792      	b.n	800637e <_printf_float+0x1ea>
 8006458:	2301      	movs	r3, #1
 800645a:	4652      	mov	r2, sl
 800645c:	4631      	mov	r1, r6
 800645e:	4628      	mov	r0, r5
 8006460:	47b8      	blx	r7
 8006462:	3001      	adds	r0, #1
 8006464:	f43f aef7 	beq.w	8006256 <_printf_float+0xc2>
 8006468:	f109 0901 	add.w	r9, r9, #1
 800646c:	e7ee      	b.n	800644c <_printf_float+0x2b8>
 800646e:	bf00      	nop
 8006470:	7fefffff 	.word	0x7fefffff
 8006474:	0800a8e4 	.word	0x0800a8e4
 8006478:	0800a8e8 	.word	0x0800a8e8
 800647c:	0800a8f0 	.word	0x0800a8f0
 8006480:	0800a8ec 	.word	0x0800a8ec
 8006484:	0800a8f4 	.word	0x0800a8f4
 8006488:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800648a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800648c:	429a      	cmp	r2, r3
 800648e:	bfa8      	it	ge
 8006490:	461a      	movge	r2, r3
 8006492:	2a00      	cmp	r2, #0
 8006494:	4691      	mov	r9, r2
 8006496:	dc37      	bgt.n	8006508 <_printf_float+0x374>
 8006498:	f04f 0b00 	mov.w	fp, #0
 800649c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80064a0:	f104 021a 	add.w	r2, r4, #26
 80064a4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80064a6:	9305      	str	r3, [sp, #20]
 80064a8:	eba3 0309 	sub.w	r3, r3, r9
 80064ac:	455b      	cmp	r3, fp
 80064ae:	dc33      	bgt.n	8006518 <_printf_float+0x384>
 80064b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064b4:	429a      	cmp	r2, r3
 80064b6:	db3b      	blt.n	8006530 <_printf_float+0x39c>
 80064b8:	6823      	ldr	r3, [r4, #0]
 80064ba:	07da      	lsls	r2, r3, #31
 80064bc:	d438      	bmi.n	8006530 <_printf_float+0x39c>
 80064be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80064c0:	9b05      	ldr	r3, [sp, #20]
 80064c2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80064c4:	1ad3      	subs	r3, r2, r3
 80064c6:	eba2 0901 	sub.w	r9, r2, r1
 80064ca:	4599      	cmp	r9, r3
 80064cc:	bfa8      	it	ge
 80064ce:	4699      	movge	r9, r3
 80064d0:	f1b9 0f00 	cmp.w	r9, #0
 80064d4:	dc35      	bgt.n	8006542 <_printf_float+0x3ae>
 80064d6:	f04f 0800 	mov.w	r8, #0
 80064da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80064de:	f104 0a1a 	add.w	sl, r4, #26
 80064e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064e6:	1a9b      	subs	r3, r3, r2
 80064e8:	eba3 0309 	sub.w	r3, r3, r9
 80064ec:	4543      	cmp	r3, r8
 80064ee:	f77f af79 	ble.w	80063e4 <_printf_float+0x250>
 80064f2:	2301      	movs	r3, #1
 80064f4:	4652      	mov	r2, sl
 80064f6:	4631      	mov	r1, r6
 80064f8:	4628      	mov	r0, r5
 80064fa:	47b8      	blx	r7
 80064fc:	3001      	adds	r0, #1
 80064fe:	f43f aeaa 	beq.w	8006256 <_printf_float+0xc2>
 8006502:	f108 0801 	add.w	r8, r8, #1
 8006506:	e7ec      	b.n	80064e2 <_printf_float+0x34e>
 8006508:	4613      	mov	r3, r2
 800650a:	4631      	mov	r1, r6
 800650c:	4642      	mov	r2, r8
 800650e:	4628      	mov	r0, r5
 8006510:	47b8      	blx	r7
 8006512:	3001      	adds	r0, #1
 8006514:	d1c0      	bne.n	8006498 <_printf_float+0x304>
 8006516:	e69e      	b.n	8006256 <_printf_float+0xc2>
 8006518:	2301      	movs	r3, #1
 800651a:	4631      	mov	r1, r6
 800651c:	4628      	mov	r0, r5
 800651e:	9205      	str	r2, [sp, #20]
 8006520:	47b8      	blx	r7
 8006522:	3001      	adds	r0, #1
 8006524:	f43f ae97 	beq.w	8006256 <_printf_float+0xc2>
 8006528:	9a05      	ldr	r2, [sp, #20]
 800652a:	f10b 0b01 	add.w	fp, fp, #1
 800652e:	e7b9      	b.n	80064a4 <_printf_float+0x310>
 8006530:	ee18 3a10 	vmov	r3, s16
 8006534:	4652      	mov	r2, sl
 8006536:	4631      	mov	r1, r6
 8006538:	4628      	mov	r0, r5
 800653a:	47b8      	blx	r7
 800653c:	3001      	adds	r0, #1
 800653e:	d1be      	bne.n	80064be <_printf_float+0x32a>
 8006540:	e689      	b.n	8006256 <_printf_float+0xc2>
 8006542:	9a05      	ldr	r2, [sp, #20]
 8006544:	464b      	mov	r3, r9
 8006546:	4442      	add	r2, r8
 8006548:	4631      	mov	r1, r6
 800654a:	4628      	mov	r0, r5
 800654c:	47b8      	blx	r7
 800654e:	3001      	adds	r0, #1
 8006550:	d1c1      	bne.n	80064d6 <_printf_float+0x342>
 8006552:	e680      	b.n	8006256 <_printf_float+0xc2>
 8006554:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006556:	2a01      	cmp	r2, #1
 8006558:	dc01      	bgt.n	800655e <_printf_float+0x3ca>
 800655a:	07db      	lsls	r3, r3, #31
 800655c:	d538      	bpl.n	80065d0 <_printf_float+0x43c>
 800655e:	2301      	movs	r3, #1
 8006560:	4642      	mov	r2, r8
 8006562:	4631      	mov	r1, r6
 8006564:	4628      	mov	r0, r5
 8006566:	47b8      	blx	r7
 8006568:	3001      	adds	r0, #1
 800656a:	f43f ae74 	beq.w	8006256 <_printf_float+0xc2>
 800656e:	ee18 3a10 	vmov	r3, s16
 8006572:	4652      	mov	r2, sl
 8006574:	4631      	mov	r1, r6
 8006576:	4628      	mov	r0, r5
 8006578:	47b8      	blx	r7
 800657a:	3001      	adds	r0, #1
 800657c:	f43f ae6b 	beq.w	8006256 <_printf_float+0xc2>
 8006580:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006584:	2200      	movs	r2, #0
 8006586:	2300      	movs	r3, #0
 8006588:	f7fa fabe 	bl	8000b08 <__aeabi_dcmpeq>
 800658c:	b9d8      	cbnz	r0, 80065c6 <_printf_float+0x432>
 800658e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006590:	f108 0201 	add.w	r2, r8, #1
 8006594:	3b01      	subs	r3, #1
 8006596:	4631      	mov	r1, r6
 8006598:	4628      	mov	r0, r5
 800659a:	47b8      	blx	r7
 800659c:	3001      	adds	r0, #1
 800659e:	d10e      	bne.n	80065be <_printf_float+0x42a>
 80065a0:	e659      	b.n	8006256 <_printf_float+0xc2>
 80065a2:	2301      	movs	r3, #1
 80065a4:	4652      	mov	r2, sl
 80065a6:	4631      	mov	r1, r6
 80065a8:	4628      	mov	r0, r5
 80065aa:	47b8      	blx	r7
 80065ac:	3001      	adds	r0, #1
 80065ae:	f43f ae52 	beq.w	8006256 <_printf_float+0xc2>
 80065b2:	f108 0801 	add.w	r8, r8, #1
 80065b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065b8:	3b01      	subs	r3, #1
 80065ba:	4543      	cmp	r3, r8
 80065bc:	dcf1      	bgt.n	80065a2 <_printf_float+0x40e>
 80065be:	464b      	mov	r3, r9
 80065c0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80065c4:	e6dc      	b.n	8006380 <_printf_float+0x1ec>
 80065c6:	f04f 0800 	mov.w	r8, #0
 80065ca:	f104 0a1a 	add.w	sl, r4, #26
 80065ce:	e7f2      	b.n	80065b6 <_printf_float+0x422>
 80065d0:	2301      	movs	r3, #1
 80065d2:	4642      	mov	r2, r8
 80065d4:	e7df      	b.n	8006596 <_printf_float+0x402>
 80065d6:	2301      	movs	r3, #1
 80065d8:	464a      	mov	r2, r9
 80065da:	4631      	mov	r1, r6
 80065dc:	4628      	mov	r0, r5
 80065de:	47b8      	blx	r7
 80065e0:	3001      	adds	r0, #1
 80065e2:	f43f ae38 	beq.w	8006256 <_printf_float+0xc2>
 80065e6:	f108 0801 	add.w	r8, r8, #1
 80065ea:	68e3      	ldr	r3, [r4, #12]
 80065ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80065ee:	1a5b      	subs	r3, r3, r1
 80065f0:	4543      	cmp	r3, r8
 80065f2:	dcf0      	bgt.n	80065d6 <_printf_float+0x442>
 80065f4:	e6fa      	b.n	80063ec <_printf_float+0x258>
 80065f6:	f04f 0800 	mov.w	r8, #0
 80065fa:	f104 0919 	add.w	r9, r4, #25
 80065fe:	e7f4      	b.n	80065ea <_printf_float+0x456>

08006600 <_printf_common>:
 8006600:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006604:	4616      	mov	r6, r2
 8006606:	4699      	mov	r9, r3
 8006608:	688a      	ldr	r2, [r1, #8]
 800660a:	690b      	ldr	r3, [r1, #16]
 800660c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006610:	4293      	cmp	r3, r2
 8006612:	bfb8      	it	lt
 8006614:	4613      	movlt	r3, r2
 8006616:	6033      	str	r3, [r6, #0]
 8006618:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800661c:	4607      	mov	r7, r0
 800661e:	460c      	mov	r4, r1
 8006620:	b10a      	cbz	r2, 8006626 <_printf_common+0x26>
 8006622:	3301      	adds	r3, #1
 8006624:	6033      	str	r3, [r6, #0]
 8006626:	6823      	ldr	r3, [r4, #0]
 8006628:	0699      	lsls	r1, r3, #26
 800662a:	bf42      	ittt	mi
 800662c:	6833      	ldrmi	r3, [r6, #0]
 800662e:	3302      	addmi	r3, #2
 8006630:	6033      	strmi	r3, [r6, #0]
 8006632:	6825      	ldr	r5, [r4, #0]
 8006634:	f015 0506 	ands.w	r5, r5, #6
 8006638:	d106      	bne.n	8006648 <_printf_common+0x48>
 800663a:	f104 0a19 	add.w	sl, r4, #25
 800663e:	68e3      	ldr	r3, [r4, #12]
 8006640:	6832      	ldr	r2, [r6, #0]
 8006642:	1a9b      	subs	r3, r3, r2
 8006644:	42ab      	cmp	r3, r5
 8006646:	dc26      	bgt.n	8006696 <_printf_common+0x96>
 8006648:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800664c:	1e13      	subs	r3, r2, #0
 800664e:	6822      	ldr	r2, [r4, #0]
 8006650:	bf18      	it	ne
 8006652:	2301      	movne	r3, #1
 8006654:	0692      	lsls	r2, r2, #26
 8006656:	d42b      	bmi.n	80066b0 <_printf_common+0xb0>
 8006658:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800665c:	4649      	mov	r1, r9
 800665e:	4638      	mov	r0, r7
 8006660:	47c0      	blx	r8
 8006662:	3001      	adds	r0, #1
 8006664:	d01e      	beq.n	80066a4 <_printf_common+0xa4>
 8006666:	6823      	ldr	r3, [r4, #0]
 8006668:	68e5      	ldr	r5, [r4, #12]
 800666a:	6832      	ldr	r2, [r6, #0]
 800666c:	f003 0306 	and.w	r3, r3, #6
 8006670:	2b04      	cmp	r3, #4
 8006672:	bf08      	it	eq
 8006674:	1aad      	subeq	r5, r5, r2
 8006676:	68a3      	ldr	r3, [r4, #8]
 8006678:	6922      	ldr	r2, [r4, #16]
 800667a:	bf0c      	ite	eq
 800667c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006680:	2500      	movne	r5, #0
 8006682:	4293      	cmp	r3, r2
 8006684:	bfc4      	itt	gt
 8006686:	1a9b      	subgt	r3, r3, r2
 8006688:	18ed      	addgt	r5, r5, r3
 800668a:	2600      	movs	r6, #0
 800668c:	341a      	adds	r4, #26
 800668e:	42b5      	cmp	r5, r6
 8006690:	d11a      	bne.n	80066c8 <_printf_common+0xc8>
 8006692:	2000      	movs	r0, #0
 8006694:	e008      	b.n	80066a8 <_printf_common+0xa8>
 8006696:	2301      	movs	r3, #1
 8006698:	4652      	mov	r2, sl
 800669a:	4649      	mov	r1, r9
 800669c:	4638      	mov	r0, r7
 800669e:	47c0      	blx	r8
 80066a0:	3001      	adds	r0, #1
 80066a2:	d103      	bne.n	80066ac <_printf_common+0xac>
 80066a4:	f04f 30ff 	mov.w	r0, #4294967295
 80066a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066ac:	3501      	adds	r5, #1
 80066ae:	e7c6      	b.n	800663e <_printf_common+0x3e>
 80066b0:	18e1      	adds	r1, r4, r3
 80066b2:	1c5a      	adds	r2, r3, #1
 80066b4:	2030      	movs	r0, #48	; 0x30
 80066b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80066ba:	4422      	add	r2, r4
 80066bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80066c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80066c4:	3302      	adds	r3, #2
 80066c6:	e7c7      	b.n	8006658 <_printf_common+0x58>
 80066c8:	2301      	movs	r3, #1
 80066ca:	4622      	mov	r2, r4
 80066cc:	4649      	mov	r1, r9
 80066ce:	4638      	mov	r0, r7
 80066d0:	47c0      	blx	r8
 80066d2:	3001      	adds	r0, #1
 80066d4:	d0e6      	beq.n	80066a4 <_printf_common+0xa4>
 80066d6:	3601      	adds	r6, #1
 80066d8:	e7d9      	b.n	800668e <_printf_common+0x8e>
	...

080066dc <_printf_i>:
 80066dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066e0:	460c      	mov	r4, r1
 80066e2:	4691      	mov	r9, r2
 80066e4:	7e27      	ldrb	r7, [r4, #24]
 80066e6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80066e8:	2f78      	cmp	r7, #120	; 0x78
 80066ea:	4680      	mov	r8, r0
 80066ec:	469a      	mov	sl, r3
 80066ee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80066f2:	d807      	bhi.n	8006704 <_printf_i+0x28>
 80066f4:	2f62      	cmp	r7, #98	; 0x62
 80066f6:	d80a      	bhi.n	800670e <_printf_i+0x32>
 80066f8:	2f00      	cmp	r7, #0
 80066fa:	f000 80d8 	beq.w	80068ae <_printf_i+0x1d2>
 80066fe:	2f58      	cmp	r7, #88	; 0x58
 8006700:	f000 80a3 	beq.w	800684a <_printf_i+0x16e>
 8006704:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006708:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800670c:	e03a      	b.n	8006784 <_printf_i+0xa8>
 800670e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006712:	2b15      	cmp	r3, #21
 8006714:	d8f6      	bhi.n	8006704 <_printf_i+0x28>
 8006716:	a001      	add	r0, pc, #4	; (adr r0, 800671c <_printf_i+0x40>)
 8006718:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800671c:	08006775 	.word	0x08006775
 8006720:	08006789 	.word	0x08006789
 8006724:	08006705 	.word	0x08006705
 8006728:	08006705 	.word	0x08006705
 800672c:	08006705 	.word	0x08006705
 8006730:	08006705 	.word	0x08006705
 8006734:	08006789 	.word	0x08006789
 8006738:	08006705 	.word	0x08006705
 800673c:	08006705 	.word	0x08006705
 8006740:	08006705 	.word	0x08006705
 8006744:	08006705 	.word	0x08006705
 8006748:	08006895 	.word	0x08006895
 800674c:	080067b9 	.word	0x080067b9
 8006750:	08006877 	.word	0x08006877
 8006754:	08006705 	.word	0x08006705
 8006758:	08006705 	.word	0x08006705
 800675c:	080068b7 	.word	0x080068b7
 8006760:	08006705 	.word	0x08006705
 8006764:	080067b9 	.word	0x080067b9
 8006768:	08006705 	.word	0x08006705
 800676c:	08006705 	.word	0x08006705
 8006770:	0800687f 	.word	0x0800687f
 8006774:	680b      	ldr	r3, [r1, #0]
 8006776:	1d1a      	adds	r2, r3, #4
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	600a      	str	r2, [r1, #0]
 800677c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006780:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006784:	2301      	movs	r3, #1
 8006786:	e0a3      	b.n	80068d0 <_printf_i+0x1f4>
 8006788:	6825      	ldr	r5, [r4, #0]
 800678a:	6808      	ldr	r0, [r1, #0]
 800678c:	062e      	lsls	r6, r5, #24
 800678e:	f100 0304 	add.w	r3, r0, #4
 8006792:	d50a      	bpl.n	80067aa <_printf_i+0xce>
 8006794:	6805      	ldr	r5, [r0, #0]
 8006796:	600b      	str	r3, [r1, #0]
 8006798:	2d00      	cmp	r5, #0
 800679a:	da03      	bge.n	80067a4 <_printf_i+0xc8>
 800679c:	232d      	movs	r3, #45	; 0x2d
 800679e:	426d      	negs	r5, r5
 80067a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067a4:	485e      	ldr	r0, [pc, #376]	; (8006920 <_printf_i+0x244>)
 80067a6:	230a      	movs	r3, #10
 80067a8:	e019      	b.n	80067de <_printf_i+0x102>
 80067aa:	f015 0f40 	tst.w	r5, #64	; 0x40
 80067ae:	6805      	ldr	r5, [r0, #0]
 80067b0:	600b      	str	r3, [r1, #0]
 80067b2:	bf18      	it	ne
 80067b4:	b22d      	sxthne	r5, r5
 80067b6:	e7ef      	b.n	8006798 <_printf_i+0xbc>
 80067b8:	680b      	ldr	r3, [r1, #0]
 80067ba:	6825      	ldr	r5, [r4, #0]
 80067bc:	1d18      	adds	r0, r3, #4
 80067be:	6008      	str	r0, [r1, #0]
 80067c0:	0628      	lsls	r0, r5, #24
 80067c2:	d501      	bpl.n	80067c8 <_printf_i+0xec>
 80067c4:	681d      	ldr	r5, [r3, #0]
 80067c6:	e002      	b.n	80067ce <_printf_i+0xf2>
 80067c8:	0669      	lsls	r1, r5, #25
 80067ca:	d5fb      	bpl.n	80067c4 <_printf_i+0xe8>
 80067cc:	881d      	ldrh	r5, [r3, #0]
 80067ce:	4854      	ldr	r0, [pc, #336]	; (8006920 <_printf_i+0x244>)
 80067d0:	2f6f      	cmp	r7, #111	; 0x6f
 80067d2:	bf0c      	ite	eq
 80067d4:	2308      	moveq	r3, #8
 80067d6:	230a      	movne	r3, #10
 80067d8:	2100      	movs	r1, #0
 80067da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80067de:	6866      	ldr	r6, [r4, #4]
 80067e0:	60a6      	str	r6, [r4, #8]
 80067e2:	2e00      	cmp	r6, #0
 80067e4:	bfa2      	ittt	ge
 80067e6:	6821      	ldrge	r1, [r4, #0]
 80067e8:	f021 0104 	bicge.w	r1, r1, #4
 80067ec:	6021      	strge	r1, [r4, #0]
 80067ee:	b90d      	cbnz	r5, 80067f4 <_printf_i+0x118>
 80067f0:	2e00      	cmp	r6, #0
 80067f2:	d04d      	beq.n	8006890 <_printf_i+0x1b4>
 80067f4:	4616      	mov	r6, r2
 80067f6:	fbb5 f1f3 	udiv	r1, r5, r3
 80067fa:	fb03 5711 	mls	r7, r3, r1, r5
 80067fe:	5dc7      	ldrb	r7, [r0, r7]
 8006800:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006804:	462f      	mov	r7, r5
 8006806:	42bb      	cmp	r3, r7
 8006808:	460d      	mov	r5, r1
 800680a:	d9f4      	bls.n	80067f6 <_printf_i+0x11a>
 800680c:	2b08      	cmp	r3, #8
 800680e:	d10b      	bne.n	8006828 <_printf_i+0x14c>
 8006810:	6823      	ldr	r3, [r4, #0]
 8006812:	07df      	lsls	r7, r3, #31
 8006814:	d508      	bpl.n	8006828 <_printf_i+0x14c>
 8006816:	6923      	ldr	r3, [r4, #16]
 8006818:	6861      	ldr	r1, [r4, #4]
 800681a:	4299      	cmp	r1, r3
 800681c:	bfde      	ittt	le
 800681e:	2330      	movle	r3, #48	; 0x30
 8006820:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006824:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006828:	1b92      	subs	r2, r2, r6
 800682a:	6122      	str	r2, [r4, #16]
 800682c:	f8cd a000 	str.w	sl, [sp]
 8006830:	464b      	mov	r3, r9
 8006832:	aa03      	add	r2, sp, #12
 8006834:	4621      	mov	r1, r4
 8006836:	4640      	mov	r0, r8
 8006838:	f7ff fee2 	bl	8006600 <_printf_common>
 800683c:	3001      	adds	r0, #1
 800683e:	d14c      	bne.n	80068da <_printf_i+0x1fe>
 8006840:	f04f 30ff 	mov.w	r0, #4294967295
 8006844:	b004      	add	sp, #16
 8006846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800684a:	4835      	ldr	r0, [pc, #212]	; (8006920 <_printf_i+0x244>)
 800684c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006850:	6823      	ldr	r3, [r4, #0]
 8006852:	680e      	ldr	r6, [r1, #0]
 8006854:	061f      	lsls	r7, r3, #24
 8006856:	f856 5b04 	ldr.w	r5, [r6], #4
 800685a:	600e      	str	r6, [r1, #0]
 800685c:	d514      	bpl.n	8006888 <_printf_i+0x1ac>
 800685e:	07d9      	lsls	r1, r3, #31
 8006860:	bf44      	itt	mi
 8006862:	f043 0320 	orrmi.w	r3, r3, #32
 8006866:	6023      	strmi	r3, [r4, #0]
 8006868:	b91d      	cbnz	r5, 8006872 <_printf_i+0x196>
 800686a:	6823      	ldr	r3, [r4, #0]
 800686c:	f023 0320 	bic.w	r3, r3, #32
 8006870:	6023      	str	r3, [r4, #0]
 8006872:	2310      	movs	r3, #16
 8006874:	e7b0      	b.n	80067d8 <_printf_i+0xfc>
 8006876:	6823      	ldr	r3, [r4, #0]
 8006878:	f043 0320 	orr.w	r3, r3, #32
 800687c:	6023      	str	r3, [r4, #0]
 800687e:	2378      	movs	r3, #120	; 0x78
 8006880:	4828      	ldr	r0, [pc, #160]	; (8006924 <_printf_i+0x248>)
 8006882:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006886:	e7e3      	b.n	8006850 <_printf_i+0x174>
 8006888:	065e      	lsls	r6, r3, #25
 800688a:	bf48      	it	mi
 800688c:	b2ad      	uxthmi	r5, r5
 800688e:	e7e6      	b.n	800685e <_printf_i+0x182>
 8006890:	4616      	mov	r6, r2
 8006892:	e7bb      	b.n	800680c <_printf_i+0x130>
 8006894:	680b      	ldr	r3, [r1, #0]
 8006896:	6826      	ldr	r6, [r4, #0]
 8006898:	6960      	ldr	r0, [r4, #20]
 800689a:	1d1d      	adds	r5, r3, #4
 800689c:	600d      	str	r5, [r1, #0]
 800689e:	0635      	lsls	r5, r6, #24
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	d501      	bpl.n	80068a8 <_printf_i+0x1cc>
 80068a4:	6018      	str	r0, [r3, #0]
 80068a6:	e002      	b.n	80068ae <_printf_i+0x1d2>
 80068a8:	0671      	lsls	r1, r6, #25
 80068aa:	d5fb      	bpl.n	80068a4 <_printf_i+0x1c8>
 80068ac:	8018      	strh	r0, [r3, #0]
 80068ae:	2300      	movs	r3, #0
 80068b0:	6123      	str	r3, [r4, #16]
 80068b2:	4616      	mov	r6, r2
 80068b4:	e7ba      	b.n	800682c <_printf_i+0x150>
 80068b6:	680b      	ldr	r3, [r1, #0]
 80068b8:	1d1a      	adds	r2, r3, #4
 80068ba:	600a      	str	r2, [r1, #0]
 80068bc:	681e      	ldr	r6, [r3, #0]
 80068be:	6862      	ldr	r2, [r4, #4]
 80068c0:	2100      	movs	r1, #0
 80068c2:	4630      	mov	r0, r6
 80068c4:	f7f9 fcac 	bl	8000220 <memchr>
 80068c8:	b108      	cbz	r0, 80068ce <_printf_i+0x1f2>
 80068ca:	1b80      	subs	r0, r0, r6
 80068cc:	6060      	str	r0, [r4, #4]
 80068ce:	6863      	ldr	r3, [r4, #4]
 80068d0:	6123      	str	r3, [r4, #16]
 80068d2:	2300      	movs	r3, #0
 80068d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80068d8:	e7a8      	b.n	800682c <_printf_i+0x150>
 80068da:	6923      	ldr	r3, [r4, #16]
 80068dc:	4632      	mov	r2, r6
 80068de:	4649      	mov	r1, r9
 80068e0:	4640      	mov	r0, r8
 80068e2:	47d0      	blx	sl
 80068e4:	3001      	adds	r0, #1
 80068e6:	d0ab      	beq.n	8006840 <_printf_i+0x164>
 80068e8:	6823      	ldr	r3, [r4, #0]
 80068ea:	079b      	lsls	r3, r3, #30
 80068ec:	d413      	bmi.n	8006916 <_printf_i+0x23a>
 80068ee:	68e0      	ldr	r0, [r4, #12]
 80068f0:	9b03      	ldr	r3, [sp, #12]
 80068f2:	4298      	cmp	r0, r3
 80068f4:	bfb8      	it	lt
 80068f6:	4618      	movlt	r0, r3
 80068f8:	e7a4      	b.n	8006844 <_printf_i+0x168>
 80068fa:	2301      	movs	r3, #1
 80068fc:	4632      	mov	r2, r6
 80068fe:	4649      	mov	r1, r9
 8006900:	4640      	mov	r0, r8
 8006902:	47d0      	blx	sl
 8006904:	3001      	adds	r0, #1
 8006906:	d09b      	beq.n	8006840 <_printf_i+0x164>
 8006908:	3501      	adds	r5, #1
 800690a:	68e3      	ldr	r3, [r4, #12]
 800690c:	9903      	ldr	r1, [sp, #12]
 800690e:	1a5b      	subs	r3, r3, r1
 8006910:	42ab      	cmp	r3, r5
 8006912:	dcf2      	bgt.n	80068fa <_printf_i+0x21e>
 8006914:	e7eb      	b.n	80068ee <_printf_i+0x212>
 8006916:	2500      	movs	r5, #0
 8006918:	f104 0619 	add.w	r6, r4, #25
 800691c:	e7f5      	b.n	800690a <_printf_i+0x22e>
 800691e:	bf00      	nop
 8006920:	0800a8f6 	.word	0x0800a8f6
 8006924:	0800a907 	.word	0x0800a907

08006928 <_scanf_float>:
 8006928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800692c:	b087      	sub	sp, #28
 800692e:	4617      	mov	r7, r2
 8006930:	9303      	str	r3, [sp, #12]
 8006932:	688b      	ldr	r3, [r1, #8]
 8006934:	1e5a      	subs	r2, r3, #1
 8006936:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800693a:	bf83      	ittte	hi
 800693c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006940:	195b      	addhi	r3, r3, r5
 8006942:	9302      	strhi	r3, [sp, #8]
 8006944:	2300      	movls	r3, #0
 8006946:	bf86      	itte	hi
 8006948:	f240 135d 	movwhi	r3, #349	; 0x15d
 800694c:	608b      	strhi	r3, [r1, #8]
 800694e:	9302      	strls	r3, [sp, #8]
 8006950:	680b      	ldr	r3, [r1, #0]
 8006952:	468b      	mov	fp, r1
 8006954:	2500      	movs	r5, #0
 8006956:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800695a:	f84b 3b1c 	str.w	r3, [fp], #28
 800695e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006962:	4680      	mov	r8, r0
 8006964:	460c      	mov	r4, r1
 8006966:	465e      	mov	r6, fp
 8006968:	46aa      	mov	sl, r5
 800696a:	46a9      	mov	r9, r5
 800696c:	9501      	str	r5, [sp, #4]
 800696e:	68a2      	ldr	r2, [r4, #8]
 8006970:	b152      	cbz	r2, 8006988 <_scanf_float+0x60>
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	781b      	ldrb	r3, [r3, #0]
 8006976:	2b4e      	cmp	r3, #78	; 0x4e
 8006978:	d864      	bhi.n	8006a44 <_scanf_float+0x11c>
 800697a:	2b40      	cmp	r3, #64	; 0x40
 800697c:	d83c      	bhi.n	80069f8 <_scanf_float+0xd0>
 800697e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006982:	b2c8      	uxtb	r0, r1
 8006984:	280e      	cmp	r0, #14
 8006986:	d93a      	bls.n	80069fe <_scanf_float+0xd6>
 8006988:	f1b9 0f00 	cmp.w	r9, #0
 800698c:	d003      	beq.n	8006996 <_scanf_float+0x6e>
 800698e:	6823      	ldr	r3, [r4, #0]
 8006990:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006994:	6023      	str	r3, [r4, #0]
 8006996:	f10a 3aff 	add.w	sl, sl, #4294967295
 800699a:	f1ba 0f01 	cmp.w	sl, #1
 800699e:	f200 8113 	bhi.w	8006bc8 <_scanf_float+0x2a0>
 80069a2:	455e      	cmp	r6, fp
 80069a4:	f200 8105 	bhi.w	8006bb2 <_scanf_float+0x28a>
 80069a8:	2501      	movs	r5, #1
 80069aa:	4628      	mov	r0, r5
 80069ac:	b007      	add	sp, #28
 80069ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069b2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80069b6:	2a0d      	cmp	r2, #13
 80069b8:	d8e6      	bhi.n	8006988 <_scanf_float+0x60>
 80069ba:	a101      	add	r1, pc, #4	; (adr r1, 80069c0 <_scanf_float+0x98>)
 80069bc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80069c0:	08006aff 	.word	0x08006aff
 80069c4:	08006989 	.word	0x08006989
 80069c8:	08006989 	.word	0x08006989
 80069cc:	08006989 	.word	0x08006989
 80069d0:	08006b5f 	.word	0x08006b5f
 80069d4:	08006b37 	.word	0x08006b37
 80069d8:	08006989 	.word	0x08006989
 80069dc:	08006989 	.word	0x08006989
 80069e0:	08006b0d 	.word	0x08006b0d
 80069e4:	08006989 	.word	0x08006989
 80069e8:	08006989 	.word	0x08006989
 80069ec:	08006989 	.word	0x08006989
 80069f0:	08006989 	.word	0x08006989
 80069f4:	08006ac5 	.word	0x08006ac5
 80069f8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80069fc:	e7db      	b.n	80069b6 <_scanf_float+0x8e>
 80069fe:	290e      	cmp	r1, #14
 8006a00:	d8c2      	bhi.n	8006988 <_scanf_float+0x60>
 8006a02:	a001      	add	r0, pc, #4	; (adr r0, 8006a08 <_scanf_float+0xe0>)
 8006a04:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006a08:	08006ab7 	.word	0x08006ab7
 8006a0c:	08006989 	.word	0x08006989
 8006a10:	08006ab7 	.word	0x08006ab7
 8006a14:	08006b4b 	.word	0x08006b4b
 8006a18:	08006989 	.word	0x08006989
 8006a1c:	08006a65 	.word	0x08006a65
 8006a20:	08006aa1 	.word	0x08006aa1
 8006a24:	08006aa1 	.word	0x08006aa1
 8006a28:	08006aa1 	.word	0x08006aa1
 8006a2c:	08006aa1 	.word	0x08006aa1
 8006a30:	08006aa1 	.word	0x08006aa1
 8006a34:	08006aa1 	.word	0x08006aa1
 8006a38:	08006aa1 	.word	0x08006aa1
 8006a3c:	08006aa1 	.word	0x08006aa1
 8006a40:	08006aa1 	.word	0x08006aa1
 8006a44:	2b6e      	cmp	r3, #110	; 0x6e
 8006a46:	d809      	bhi.n	8006a5c <_scanf_float+0x134>
 8006a48:	2b60      	cmp	r3, #96	; 0x60
 8006a4a:	d8b2      	bhi.n	80069b2 <_scanf_float+0x8a>
 8006a4c:	2b54      	cmp	r3, #84	; 0x54
 8006a4e:	d077      	beq.n	8006b40 <_scanf_float+0x218>
 8006a50:	2b59      	cmp	r3, #89	; 0x59
 8006a52:	d199      	bne.n	8006988 <_scanf_float+0x60>
 8006a54:	2d07      	cmp	r5, #7
 8006a56:	d197      	bne.n	8006988 <_scanf_float+0x60>
 8006a58:	2508      	movs	r5, #8
 8006a5a:	e029      	b.n	8006ab0 <_scanf_float+0x188>
 8006a5c:	2b74      	cmp	r3, #116	; 0x74
 8006a5e:	d06f      	beq.n	8006b40 <_scanf_float+0x218>
 8006a60:	2b79      	cmp	r3, #121	; 0x79
 8006a62:	e7f6      	b.n	8006a52 <_scanf_float+0x12a>
 8006a64:	6821      	ldr	r1, [r4, #0]
 8006a66:	05c8      	lsls	r0, r1, #23
 8006a68:	d51a      	bpl.n	8006aa0 <_scanf_float+0x178>
 8006a6a:	9b02      	ldr	r3, [sp, #8]
 8006a6c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006a70:	6021      	str	r1, [r4, #0]
 8006a72:	f109 0901 	add.w	r9, r9, #1
 8006a76:	b11b      	cbz	r3, 8006a80 <_scanf_float+0x158>
 8006a78:	3b01      	subs	r3, #1
 8006a7a:	3201      	adds	r2, #1
 8006a7c:	9302      	str	r3, [sp, #8]
 8006a7e:	60a2      	str	r2, [r4, #8]
 8006a80:	68a3      	ldr	r3, [r4, #8]
 8006a82:	3b01      	subs	r3, #1
 8006a84:	60a3      	str	r3, [r4, #8]
 8006a86:	6923      	ldr	r3, [r4, #16]
 8006a88:	3301      	adds	r3, #1
 8006a8a:	6123      	str	r3, [r4, #16]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	3b01      	subs	r3, #1
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	607b      	str	r3, [r7, #4]
 8006a94:	f340 8084 	ble.w	8006ba0 <_scanf_float+0x278>
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	3301      	adds	r3, #1
 8006a9c:	603b      	str	r3, [r7, #0]
 8006a9e:	e766      	b.n	800696e <_scanf_float+0x46>
 8006aa0:	eb1a 0f05 	cmn.w	sl, r5
 8006aa4:	f47f af70 	bne.w	8006988 <_scanf_float+0x60>
 8006aa8:	6822      	ldr	r2, [r4, #0]
 8006aaa:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006aae:	6022      	str	r2, [r4, #0]
 8006ab0:	f806 3b01 	strb.w	r3, [r6], #1
 8006ab4:	e7e4      	b.n	8006a80 <_scanf_float+0x158>
 8006ab6:	6822      	ldr	r2, [r4, #0]
 8006ab8:	0610      	lsls	r0, r2, #24
 8006aba:	f57f af65 	bpl.w	8006988 <_scanf_float+0x60>
 8006abe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ac2:	e7f4      	b.n	8006aae <_scanf_float+0x186>
 8006ac4:	f1ba 0f00 	cmp.w	sl, #0
 8006ac8:	d10e      	bne.n	8006ae8 <_scanf_float+0x1c0>
 8006aca:	f1b9 0f00 	cmp.w	r9, #0
 8006ace:	d10e      	bne.n	8006aee <_scanf_float+0x1c6>
 8006ad0:	6822      	ldr	r2, [r4, #0]
 8006ad2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006ad6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006ada:	d108      	bne.n	8006aee <_scanf_float+0x1c6>
 8006adc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006ae0:	6022      	str	r2, [r4, #0]
 8006ae2:	f04f 0a01 	mov.w	sl, #1
 8006ae6:	e7e3      	b.n	8006ab0 <_scanf_float+0x188>
 8006ae8:	f1ba 0f02 	cmp.w	sl, #2
 8006aec:	d055      	beq.n	8006b9a <_scanf_float+0x272>
 8006aee:	2d01      	cmp	r5, #1
 8006af0:	d002      	beq.n	8006af8 <_scanf_float+0x1d0>
 8006af2:	2d04      	cmp	r5, #4
 8006af4:	f47f af48 	bne.w	8006988 <_scanf_float+0x60>
 8006af8:	3501      	adds	r5, #1
 8006afa:	b2ed      	uxtb	r5, r5
 8006afc:	e7d8      	b.n	8006ab0 <_scanf_float+0x188>
 8006afe:	f1ba 0f01 	cmp.w	sl, #1
 8006b02:	f47f af41 	bne.w	8006988 <_scanf_float+0x60>
 8006b06:	f04f 0a02 	mov.w	sl, #2
 8006b0a:	e7d1      	b.n	8006ab0 <_scanf_float+0x188>
 8006b0c:	b97d      	cbnz	r5, 8006b2e <_scanf_float+0x206>
 8006b0e:	f1b9 0f00 	cmp.w	r9, #0
 8006b12:	f47f af3c 	bne.w	800698e <_scanf_float+0x66>
 8006b16:	6822      	ldr	r2, [r4, #0]
 8006b18:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006b1c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006b20:	f47f af39 	bne.w	8006996 <_scanf_float+0x6e>
 8006b24:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006b28:	6022      	str	r2, [r4, #0]
 8006b2a:	2501      	movs	r5, #1
 8006b2c:	e7c0      	b.n	8006ab0 <_scanf_float+0x188>
 8006b2e:	2d03      	cmp	r5, #3
 8006b30:	d0e2      	beq.n	8006af8 <_scanf_float+0x1d0>
 8006b32:	2d05      	cmp	r5, #5
 8006b34:	e7de      	b.n	8006af4 <_scanf_float+0x1cc>
 8006b36:	2d02      	cmp	r5, #2
 8006b38:	f47f af26 	bne.w	8006988 <_scanf_float+0x60>
 8006b3c:	2503      	movs	r5, #3
 8006b3e:	e7b7      	b.n	8006ab0 <_scanf_float+0x188>
 8006b40:	2d06      	cmp	r5, #6
 8006b42:	f47f af21 	bne.w	8006988 <_scanf_float+0x60>
 8006b46:	2507      	movs	r5, #7
 8006b48:	e7b2      	b.n	8006ab0 <_scanf_float+0x188>
 8006b4a:	6822      	ldr	r2, [r4, #0]
 8006b4c:	0591      	lsls	r1, r2, #22
 8006b4e:	f57f af1b 	bpl.w	8006988 <_scanf_float+0x60>
 8006b52:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006b56:	6022      	str	r2, [r4, #0]
 8006b58:	f8cd 9004 	str.w	r9, [sp, #4]
 8006b5c:	e7a8      	b.n	8006ab0 <_scanf_float+0x188>
 8006b5e:	6822      	ldr	r2, [r4, #0]
 8006b60:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006b64:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006b68:	d006      	beq.n	8006b78 <_scanf_float+0x250>
 8006b6a:	0550      	lsls	r0, r2, #21
 8006b6c:	f57f af0c 	bpl.w	8006988 <_scanf_float+0x60>
 8006b70:	f1b9 0f00 	cmp.w	r9, #0
 8006b74:	f43f af0f 	beq.w	8006996 <_scanf_float+0x6e>
 8006b78:	0591      	lsls	r1, r2, #22
 8006b7a:	bf58      	it	pl
 8006b7c:	9901      	ldrpl	r1, [sp, #4]
 8006b7e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006b82:	bf58      	it	pl
 8006b84:	eba9 0101 	subpl.w	r1, r9, r1
 8006b88:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006b8c:	bf58      	it	pl
 8006b8e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006b92:	6022      	str	r2, [r4, #0]
 8006b94:	f04f 0900 	mov.w	r9, #0
 8006b98:	e78a      	b.n	8006ab0 <_scanf_float+0x188>
 8006b9a:	f04f 0a03 	mov.w	sl, #3
 8006b9e:	e787      	b.n	8006ab0 <_scanf_float+0x188>
 8006ba0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006ba4:	4639      	mov	r1, r7
 8006ba6:	4640      	mov	r0, r8
 8006ba8:	4798      	blx	r3
 8006baa:	2800      	cmp	r0, #0
 8006bac:	f43f aedf 	beq.w	800696e <_scanf_float+0x46>
 8006bb0:	e6ea      	b.n	8006988 <_scanf_float+0x60>
 8006bb2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006bb6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006bba:	463a      	mov	r2, r7
 8006bbc:	4640      	mov	r0, r8
 8006bbe:	4798      	blx	r3
 8006bc0:	6923      	ldr	r3, [r4, #16]
 8006bc2:	3b01      	subs	r3, #1
 8006bc4:	6123      	str	r3, [r4, #16]
 8006bc6:	e6ec      	b.n	80069a2 <_scanf_float+0x7a>
 8006bc8:	1e6b      	subs	r3, r5, #1
 8006bca:	2b06      	cmp	r3, #6
 8006bcc:	d825      	bhi.n	8006c1a <_scanf_float+0x2f2>
 8006bce:	2d02      	cmp	r5, #2
 8006bd0:	d836      	bhi.n	8006c40 <_scanf_float+0x318>
 8006bd2:	455e      	cmp	r6, fp
 8006bd4:	f67f aee8 	bls.w	80069a8 <_scanf_float+0x80>
 8006bd8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006bdc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006be0:	463a      	mov	r2, r7
 8006be2:	4640      	mov	r0, r8
 8006be4:	4798      	blx	r3
 8006be6:	6923      	ldr	r3, [r4, #16]
 8006be8:	3b01      	subs	r3, #1
 8006bea:	6123      	str	r3, [r4, #16]
 8006bec:	e7f1      	b.n	8006bd2 <_scanf_float+0x2aa>
 8006bee:	9802      	ldr	r0, [sp, #8]
 8006bf0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006bf4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006bf8:	9002      	str	r0, [sp, #8]
 8006bfa:	463a      	mov	r2, r7
 8006bfc:	4640      	mov	r0, r8
 8006bfe:	4798      	blx	r3
 8006c00:	6923      	ldr	r3, [r4, #16]
 8006c02:	3b01      	subs	r3, #1
 8006c04:	6123      	str	r3, [r4, #16]
 8006c06:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c0a:	fa5f fa8a 	uxtb.w	sl, sl
 8006c0e:	f1ba 0f02 	cmp.w	sl, #2
 8006c12:	d1ec      	bne.n	8006bee <_scanf_float+0x2c6>
 8006c14:	3d03      	subs	r5, #3
 8006c16:	b2ed      	uxtb	r5, r5
 8006c18:	1b76      	subs	r6, r6, r5
 8006c1a:	6823      	ldr	r3, [r4, #0]
 8006c1c:	05da      	lsls	r2, r3, #23
 8006c1e:	d52f      	bpl.n	8006c80 <_scanf_float+0x358>
 8006c20:	055b      	lsls	r3, r3, #21
 8006c22:	d510      	bpl.n	8006c46 <_scanf_float+0x31e>
 8006c24:	455e      	cmp	r6, fp
 8006c26:	f67f aebf 	bls.w	80069a8 <_scanf_float+0x80>
 8006c2a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c2e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006c32:	463a      	mov	r2, r7
 8006c34:	4640      	mov	r0, r8
 8006c36:	4798      	blx	r3
 8006c38:	6923      	ldr	r3, [r4, #16]
 8006c3a:	3b01      	subs	r3, #1
 8006c3c:	6123      	str	r3, [r4, #16]
 8006c3e:	e7f1      	b.n	8006c24 <_scanf_float+0x2fc>
 8006c40:	46aa      	mov	sl, r5
 8006c42:	9602      	str	r6, [sp, #8]
 8006c44:	e7df      	b.n	8006c06 <_scanf_float+0x2de>
 8006c46:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006c4a:	6923      	ldr	r3, [r4, #16]
 8006c4c:	2965      	cmp	r1, #101	; 0x65
 8006c4e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006c52:	f106 35ff 	add.w	r5, r6, #4294967295
 8006c56:	6123      	str	r3, [r4, #16]
 8006c58:	d00c      	beq.n	8006c74 <_scanf_float+0x34c>
 8006c5a:	2945      	cmp	r1, #69	; 0x45
 8006c5c:	d00a      	beq.n	8006c74 <_scanf_float+0x34c>
 8006c5e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c62:	463a      	mov	r2, r7
 8006c64:	4640      	mov	r0, r8
 8006c66:	4798      	blx	r3
 8006c68:	6923      	ldr	r3, [r4, #16]
 8006c6a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006c6e:	3b01      	subs	r3, #1
 8006c70:	1eb5      	subs	r5, r6, #2
 8006c72:	6123      	str	r3, [r4, #16]
 8006c74:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c78:	463a      	mov	r2, r7
 8006c7a:	4640      	mov	r0, r8
 8006c7c:	4798      	blx	r3
 8006c7e:	462e      	mov	r6, r5
 8006c80:	6825      	ldr	r5, [r4, #0]
 8006c82:	f015 0510 	ands.w	r5, r5, #16
 8006c86:	d158      	bne.n	8006d3a <_scanf_float+0x412>
 8006c88:	7035      	strb	r5, [r6, #0]
 8006c8a:	6823      	ldr	r3, [r4, #0]
 8006c8c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006c90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c94:	d11c      	bne.n	8006cd0 <_scanf_float+0x3a8>
 8006c96:	9b01      	ldr	r3, [sp, #4]
 8006c98:	454b      	cmp	r3, r9
 8006c9a:	eba3 0209 	sub.w	r2, r3, r9
 8006c9e:	d124      	bne.n	8006cea <_scanf_float+0x3c2>
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	4659      	mov	r1, fp
 8006ca4:	4640      	mov	r0, r8
 8006ca6:	f000 fe9d 	bl	80079e4 <_strtod_r>
 8006caa:	9b03      	ldr	r3, [sp, #12]
 8006cac:	6821      	ldr	r1, [r4, #0]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f011 0f02 	tst.w	r1, #2
 8006cb4:	ec57 6b10 	vmov	r6, r7, d0
 8006cb8:	f103 0204 	add.w	r2, r3, #4
 8006cbc:	d020      	beq.n	8006d00 <_scanf_float+0x3d8>
 8006cbe:	9903      	ldr	r1, [sp, #12]
 8006cc0:	600a      	str	r2, [r1, #0]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	e9c3 6700 	strd	r6, r7, [r3]
 8006cc8:	68e3      	ldr	r3, [r4, #12]
 8006cca:	3301      	adds	r3, #1
 8006ccc:	60e3      	str	r3, [r4, #12]
 8006cce:	e66c      	b.n	80069aa <_scanf_float+0x82>
 8006cd0:	9b04      	ldr	r3, [sp, #16]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d0e4      	beq.n	8006ca0 <_scanf_float+0x378>
 8006cd6:	9905      	ldr	r1, [sp, #20]
 8006cd8:	230a      	movs	r3, #10
 8006cda:	462a      	mov	r2, r5
 8006cdc:	3101      	adds	r1, #1
 8006cde:	4640      	mov	r0, r8
 8006ce0:	f000 ff0a 	bl	8007af8 <_strtol_r>
 8006ce4:	9b04      	ldr	r3, [sp, #16]
 8006ce6:	9e05      	ldr	r6, [sp, #20]
 8006ce8:	1ac2      	subs	r2, r0, r3
 8006cea:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006cee:	429e      	cmp	r6, r3
 8006cf0:	bf28      	it	cs
 8006cf2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006cf6:	4912      	ldr	r1, [pc, #72]	; (8006d40 <_scanf_float+0x418>)
 8006cf8:	4630      	mov	r0, r6
 8006cfa:	f000 f82b 	bl	8006d54 <siprintf>
 8006cfe:	e7cf      	b.n	8006ca0 <_scanf_float+0x378>
 8006d00:	f011 0f04 	tst.w	r1, #4
 8006d04:	9903      	ldr	r1, [sp, #12]
 8006d06:	600a      	str	r2, [r1, #0]
 8006d08:	d1db      	bne.n	8006cc2 <_scanf_float+0x39a>
 8006d0a:	f8d3 8000 	ldr.w	r8, [r3]
 8006d0e:	ee10 2a10 	vmov	r2, s0
 8006d12:	ee10 0a10 	vmov	r0, s0
 8006d16:	463b      	mov	r3, r7
 8006d18:	4639      	mov	r1, r7
 8006d1a:	f7f9 ff27 	bl	8000b6c <__aeabi_dcmpun>
 8006d1e:	b128      	cbz	r0, 8006d2c <_scanf_float+0x404>
 8006d20:	4808      	ldr	r0, [pc, #32]	; (8006d44 <_scanf_float+0x41c>)
 8006d22:	f000 f811 	bl	8006d48 <nanf>
 8006d26:	ed88 0a00 	vstr	s0, [r8]
 8006d2a:	e7cd      	b.n	8006cc8 <_scanf_float+0x3a0>
 8006d2c:	4630      	mov	r0, r6
 8006d2e:	4639      	mov	r1, r7
 8006d30:	f7f9 ff7a 	bl	8000c28 <__aeabi_d2f>
 8006d34:	f8c8 0000 	str.w	r0, [r8]
 8006d38:	e7c6      	b.n	8006cc8 <_scanf_float+0x3a0>
 8006d3a:	2500      	movs	r5, #0
 8006d3c:	e635      	b.n	80069aa <_scanf_float+0x82>
 8006d3e:	bf00      	nop
 8006d40:	0800a918 	.word	0x0800a918
 8006d44:	0800ad30 	.word	0x0800ad30

08006d48 <nanf>:
 8006d48:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006d50 <nanf+0x8>
 8006d4c:	4770      	bx	lr
 8006d4e:	bf00      	nop
 8006d50:	7fc00000 	.word	0x7fc00000

08006d54 <siprintf>:
 8006d54:	b40e      	push	{r1, r2, r3}
 8006d56:	b500      	push	{lr}
 8006d58:	b09c      	sub	sp, #112	; 0x70
 8006d5a:	ab1d      	add	r3, sp, #116	; 0x74
 8006d5c:	9002      	str	r0, [sp, #8]
 8006d5e:	9006      	str	r0, [sp, #24]
 8006d60:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006d64:	4809      	ldr	r0, [pc, #36]	; (8006d8c <siprintf+0x38>)
 8006d66:	9107      	str	r1, [sp, #28]
 8006d68:	9104      	str	r1, [sp, #16]
 8006d6a:	4909      	ldr	r1, [pc, #36]	; (8006d90 <siprintf+0x3c>)
 8006d6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d70:	9105      	str	r1, [sp, #20]
 8006d72:	6800      	ldr	r0, [r0, #0]
 8006d74:	9301      	str	r3, [sp, #4]
 8006d76:	a902      	add	r1, sp, #8
 8006d78:	f002 fea6 	bl	8009ac8 <_svfiprintf_r>
 8006d7c:	9b02      	ldr	r3, [sp, #8]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	701a      	strb	r2, [r3, #0]
 8006d82:	b01c      	add	sp, #112	; 0x70
 8006d84:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d88:	b003      	add	sp, #12
 8006d8a:	4770      	bx	lr
 8006d8c:	2000002c 	.word	0x2000002c
 8006d90:	ffff0208 	.word	0xffff0208

08006d94 <sulp>:
 8006d94:	b570      	push	{r4, r5, r6, lr}
 8006d96:	4604      	mov	r4, r0
 8006d98:	460d      	mov	r5, r1
 8006d9a:	ec45 4b10 	vmov	d0, r4, r5
 8006d9e:	4616      	mov	r6, r2
 8006da0:	f002 fc2e 	bl	8009600 <__ulp>
 8006da4:	ec51 0b10 	vmov	r0, r1, d0
 8006da8:	b17e      	cbz	r6, 8006dca <sulp+0x36>
 8006daa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006dae:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	dd09      	ble.n	8006dca <sulp+0x36>
 8006db6:	051b      	lsls	r3, r3, #20
 8006db8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006dbc:	2400      	movs	r4, #0
 8006dbe:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006dc2:	4622      	mov	r2, r4
 8006dc4:	462b      	mov	r3, r5
 8006dc6:	f7f9 fc37 	bl	8000638 <__aeabi_dmul>
 8006dca:	bd70      	pop	{r4, r5, r6, pc}
 8006dcc:	0000      	movs	r0, r0
	...

08006dd0 <_strtod_l>:
 8006dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dd4:	b0a3      	sub	sp, #140	; 0x8c
 8006dd6:	461f      	mov	r7, r3
 8006dd8:	2300      	movs	r3, #0
 8006dda:	931e      	str	r3, [sp, #120]	; 0x78
 8006ddc:	4ba4      	ldr	r3, [pc, #656]	; (8007070 <_strtod_l+0x2a0>)
 8006dde:	9219      	str	r2, [sp, #100]	; 0x64
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	9307      	str	r3, [sp, #28]
 8006de4:	4604      	mov	r4, r0
 8006de6:	4618      	mov	r0, r3
 8006de8:	4688      	mov	r8, r1
 8006dea:	f7f9 fa11 	bl	8000210 <strlen>
 8006dee:	f04f 0a00 	mov.w	sl, #0
 8006df2:	4605      	mov	r5, r0
 8006df4:	f04f 0b00 	mov.w	fp, #0
 8006df8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006dfc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006dfe:	781a      	ldrb	r2, [r3, #0]
 8006e00:	2a2b      	cmp	r2, #43	; 0x2b
 8006e02:	d04c      	beq.n	8006e9e <_strtod_l+0xce>
 8006e04:	d839      	bhi.n	8006e7a <_strtod_l+0xaa>
 8006e06:	2a0d      	cmp	r2, #13
 8006e08:	d832      	bhi.n	8006e70 <_strtod_l+0xa0>
 8006e0a:	2a08      	cmp	r2, #8
 8006e0c:	d832      	bhi.n	8006e74 <_strtod_l+0xa4>
 8006e0e:	2a00      	cmp	r2, #0
 8006e10:	d03c      	beq.n	8006e8c <_strtod_l+0xbc>
 8006e12:	2300      	movs	r3, #0
 8006e14:	930e      	str	r3, [sp, #56]	; 0x38
 8006e16:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006e18:	7833      	ldrb	r3, [r6, #0]
 8006e1a:	2b30      	cmp	r3, #48	; 0x30
 8006e1c:	f040 80b4 	bne.w	8006f88 <_strtod_l+0x1b8>
 8006e20:	7873      	ldrb	r3, [r6, #1]
 8006e22:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006e26:	2b58      	cmp	r3, #88	; 0x58
 8006e28:	d16c      	bne.n	8006f04 <_strtod_l+0x134>
 8006e2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e2c:	9301      	str	r3, [sp, #4]
 8006e2e:	ab1e      	add	r3, sp, #120	; 0x78
 8006e30:	9702      	str	r7, [sp, #8]
 8006e32:	9300      	str	r3, [sp, #0]
 8006e34:	4a8f      	ldr	r2, [pc, #572]	; (8007074 <_strtod_l+0x2a4>)
 8006e36:	ab1f      	add	r3, sp, #124	; 0x7c
 8006e38:	a91d      	add	r1, sp, #116	; 0x74
 8006e3a:	4620      	mov	r0, r4
 8006e3c:	f001 fd40 	bl	80088c0 <__gethex>
 8006e40:	f010 0707 	ands.w	r7, r0, #7
 8006e44:	4605      	mov	r5, r0
 8006e46:	d005      	beq.n	8006e54 <_strtod_l+0x84>
 8006e48:	2f06      	cmp	r7, #6
 8006e4a:	d12a      	bne.n	8006ea2 <_strtod_l+0xd2>
 8006e4c:	3601      	adds	r6, #1
 8006e4e:	2300      	movs	r3, #0
 8006e50:	961d      	str	r6, [sp, #116]	; 0x74
 8006e52:	930e      	str	r3, [sp, #56]	; 0x38
 8006e54:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	f040 8596 	bne.w	8007988 <_strtod_l+0xbb8>
 8006e5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e5e:	b1db      	cbz	r3, 8006e98 <_strtod_l+0xc8>
 8006e60:	4652      	mov	r2, sl
 8006e62:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006e66:	ec43 2b10 	vmov	d0, r2, r3
 8006e6a:	b023      	add	sp, #140	; 0x8c
 8006e6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e70:	2a20      	cmp	r2, #32
 8006e72:	d1ce      	bne.n	8006e12 <_strtod_l+0x42>
 8006e74:	3301      	adds	r3, #1
 8006e76:	931d      	str	r3, [sp, #116]	; 0x74
 8006e78:	e7c0      	b.n	8006dfc <_strtod_l+0x2c>
 8006e7a:	2a2d      	cmp	r2, #45	; 0x2d
 8006e7c:	d1c9      	bne.n	8006e12 <_strtod_l+0x42>
 8006e7e:	2201      	movs	r2, #1
 8006e80:	920e      	str	r2, [sp, #56]	; 0x38
 8006e82:	1c5a      	adds	r2, r3, #1
 8006e84:	921d      	str	r2, [sp, #116]	; 0x74
 8006e86:	785b      	ldrb	r3, [r3, #1]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d1c4      	bne.n	8006e16 <_strtod_l+0x46>
 8006e8c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006e8e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	f040 8576 	bne.w	8007984 <_strtod_l+0xbb4>
 8006e98:	4652      	mov	r2, sl
 8006e9a:	465b      	mov	r3, fp
 8006e9c:	e7e3      	b.n	8006e66 <_strtod_l+0x96>
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	e7ee      	b.n	8006e80 <_strtod_l+0xb0>
 8006ea2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006ea4:	b13a      	cbz	r2, 8006eb6 <_strtod_l+0xe6>
 8006ea6:	2135      	movs	r1, #53	; 0x35
 8006ea8:	a820      	add	r0, sp, #128	; 0x80
 8006eaa:	f002 fcb4 	bl	8009816 <__copybits>
 8006eae:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006eb0:	4620      	mov	r0, r4
 8006eb2:	f002 f879 	bl	8008fa8 <_Bfree>
 8006eb6:	3f01      	subs	r7, #1
 8006eb8:	2f05      	cmp	r7, #5
 8006eba:	d807      	bhi.n	8006ecc <_strtod_l+0xfc>
 8006ebc:	e8df f007 	tbb	[pc, r7]
 8006ec0:	1d180b0e 	.word	0x1d180b0e
 8006ec4:	030e      	.short	0x030e
 8006ec6:	f04f 0b00 	mov.w	fp, #0
 8006eca:	46da      	mov	sl, fp
 8006ecc:	0728      	lsls	r0, r5, #28
 8006ece:	d5c1      	bpl.n	8006e54 <_strtod_l+0x84>
 8006ed0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006ed4:	e7be      	b.n	8006e54 <_strtod_l+0x84>
 8006ed6:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8006eda:	e7f7      	b.n	8006ecc <_strtod_l+0xfc>
 8006edc:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8006ee0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006ee2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006ee6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006eea:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006eee:	e7ed      	b.n	8006ecc <_strtod_l+0xfc>
 8006ef0:	f8df b184 	ldr.w	fp, [pc, #388]	; 8007078 <_strtod_l+0x2a8>
 8006ef4:	f04f 0a00 	mov.w	sl, #0
 8006ef8:	e7e8      	b.n	8006ecc <_strtod_l+0xfc>
 8006efa:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006efe:	f04f 3aff 	mov.w	sl, #4294967295
 8006f02:	e7e3      	b.n	8006ecc <_strtod_l+0xfc>
 8006f04:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006f06:	1c5a      	adds	r2, r3, #1
 8006f08:	921d      	str	r2, [sp, #116]	; 0x74
 8006f0a:	785b      	ldrb	r3, [r3, #1]
 8006f0c:	2b30      	cmp	r3, #48	; 0x30
 8006f0e:	d0f9      	beq.n	8006f04 <_strtod_l+0x134>
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d09f      	beq.n	8006e54 <_strtod_l+0x84>
 8006f14:	2301      	movs	r3, #1
 8006f16:	f04f 0900 	mov.w	r9, #0
 8006f1a:	9304      	str	r3, [sp, #16]
 8006f1c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006f1e:	930a      	str	r3, [sp, #40]	; 0x28
 8006f20:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006f24:	464f      	mov	r7, r9
 8006f26:	220a      	movs	r2, #10
 8006f28:	981d      	ldr	r0, [sp, #116]	; 0x74
 8006f2a:	7806      	ldrb	r6, [r0, #0]
 8006f2c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006f30:	b2d9      	uxtb	r1, r3
 8006f32:	2909      	cmp	r1, #9
 8006f34:	d92a      	bls.n	8006f8c <_strtod_l+0x1bc>
 8006f36:	9907      	ldr	r1, [sp, #28]
 8006f38:	462a      	mov	r2, r5
 8006f3a:	f002 fedd 	bl	8009cf8 <strncmp>
 8006f3e:	b398      	cbz	r0, 8006fa8 <_strtod_l+0x1d8>
 8006f40:	2000      	movs	r0, #0
 8006f42:	4633      	mov	r3, r6
 8006f44:	463d      	mov	r5, r7
 8006f46:	9007      	str	r0, [sp, #28]
 8006f48:	4602      	mov	r2, r0
 8006f4a:	2b65      	cmp	r3, #101	; 0x65
 8006f4c:	d001      	beq.n	8006f52 <_strtod_l+0x182>
 8006f4e:	2b45      	cmp	r3, #69	; 0x45
 8006f50:	d118      	bne.n	8006f84 <_strtod_l+0x1b4>
 8006f52:	b91d      	cbnz	r5, 8006f5c <_strtod_l+0x18c>
 8006f54:	9b04      	ldr	r3, [sp, #16]
 8006f56:	4303      	orrs	r3, r0
 8006f58:	d098      	beq.n	8006e8c <_strtod_l+0xbc>
 8006f5a:	2500      	movs	r5, #0
 8006f5c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8006f60:	f108 0301 	add.w	r3, r8, #1
 8006f64:	931d      	str	r3, [sp, #116]	; 0x74
 8006f66:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006f6a:	2b2b      	cmp	r3, #43	; 0x2b
 8006f6c:	d075      	beq.n	800705a <_strtod_l+0x28a>
 8006f6e:	2b2d      	cmp	r3, #45	; 0x2d
 8006f70:	d07b      	beq.n	800706a <_strtod_l+0x29a>
 8006f72:	f04f 0c00 	mov.w	ip, #0
 8006f76:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006f7a:	2909      	cmp	r1, #9
 8006f7c:	f240 8082 	bls.w	8007084 <_strtod_l+0x2b4>
 8006f80:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006f84:	2600      	movs	r6, #0
 8006f86:	e09d      	b.n	80070c4 <_strtod_l+0x2f4>
 8006f88:	2300      	movs	r3, #0
 8006f8a:	e7c4      	b.n	8006f16 <_strtod_l+0x146>
 8006f8c:	2f08      	cmp	r7, #8
 8006f8e:	bfd8      	it	le
 8006f90:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8006f92:	f100 0001 	add.w	r0, r0, #1
 8006f96:	bfda      	itte	le
 8006f98:	fb02 3301 	mlale	r3, r2, r1, r3
 8006f9c:	9309      	strle	r3, [sp, #36]	; 0x24
 8006f9e:	fb02 3909 	mlagt	r9, r2, r9, r3
 8006fa2:	3701      	adds	r7, #1
 8006fa4:	901d      	str	r0, [sp, #116]	; 0x74
 8006fa6:	e7bf      	b.n	8006f28 <_strtod_l+0x158>
 8006fa8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006faa:	195a      	adds	r2, r3, r5
 8006fac:	921d      	str	r2, [sp, #116]	; 0x74
 8006fae:	5d5b      	ldrb	r3, [r3, r5]
 8006fb0:	2f00      	cmp	r7, #0
 8006fb2:	d037      	beq.n	8007024 <_strtod_l+0x254>
 8006fb4:	9007      	str	r0, [sp, #28]
 8006fb6:	463d      	mov	r5, r7
 8006fb8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8006fbc:	2a09      	cmp	r2, #9
 8006fbe:	d912      	bls.n	8006fe6 <_strtod_l+0x216>
 8006fc0:	2201      	movs	r2, #1
 8006fc2:	e7c2      	b.n	8006f4a <_strtod_l+0x17a>
 8006fc4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006fc6:	1c5a      	adds	r2, r3, #1
 8006fc8:	921d      	str	r2, [sp, #116]	; 0x74
 8006fca:	785b      	ldrb	r3, [r3, #1]
 8006fcc:	3001      	adds	r0, #1
 8006fce:	2b30      	cmp	r3, #48	; 0x30
 8006fd0:	d0f8      	beq.n	8006fc4 <_strtod_l+0x1f4>
 8006fd2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006fd6:	2a08      	cmp	r2, #8
 8006fd8:	f200 84db 	bhi.w	8007992 <_strtod_l+0xbc2>
 8006fdc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006fde:	9007      	str	r0, [sp, #28]
 8006fe0:	2000      	movs	r0, #0
 8006fe2:	920a      	str	r2, [sp, #40]	; 0x28
 8006fe4:	4605      	mov	r5, r0
 8006fe6:	3b30      	subs	r3, #48	; 0x30
 8006fe8:	f100 0201 	add.w	r2, r0, #1
 8006fec:	d014      	beq.n	8007018 <_strtod_l+0x248>
 8006fee:	9907      	ldr	r1, [sp, #28]
 8006ff0:	4411      	add	r1, r2
 8006ff2:	9107      	str	r1, [sp, #28]
 8006ff4:	462a      	mov	r2, r5
 8006ff6:	eb00 0e05 	add.w	lr, r0, r5
 8006ffa:	210a      	movs	r1, #10
 8006ffc:	4572      	cmp	r2, lr
 8006ffe:	d113      	bne.n	8007028 <_strtod_l+0x258>
 8007000:	182a      	adds	r2, r5, r0
 8007002:	2a08      	cmp	r2, #8
 8007004:	f105 0501 	add.w	r5, r5, #1
 8007008:	4405      	add	r5, r0
 800700a:	dc1c      	bgt.n	8007046 <_strtod_l+0x276>
 800700c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800700e:	220a      	movs	r2, #10
 8007010:	fb02 3301 	mla	r3, r2, r1, r3
 8007014:	9309      	str	r3, [sp, #36]	; 0x24
 8007016:	2200      	movs	r2, #0
 8007018:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800701a:	1c59      	adds	r1, r3, #1
 800701c:	911d      	str	r1, [sp, #116]	; 0x74
 800701e:	785b      	ldrb	r3, [r3, #1]
 8007020:	4610      	mov	r0, r2
 8007022:	e7c9      	b.n	8006fb8 <_strtod_l+0x1e8>
 8007024:	4638      	mov	r0, r7
 8007026:	e7d2      	b.n	8006fce <_strtod_l+0x1fe>
 8007028:	2a08      	cmp	r2, #8
 800702a:	dc04      	bgt.n	8007036 <_strtod_l+0x266>
 800702c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800702e:	434e      	muls	r6, r1
 8007030:	9609      	str	r6, [sp, #36]	; 0x24
 8007032:	3201      	adds	r2, #1
 8007034:	e7e2      	b.n	8006ffc <_strtod_l+0x22c>
 8007036:	f102 0c01 	add.w	ip, r2, #1
 800703a:	f1bc 0f10 	cmp.w	ip, #16
 800703e:	bfd8      	it	le
 8007040:	fb01 f909 	mulle.w	r9, r1, r9
 8007044:	e7f5      	b.n	8007032 <_strtod_l+0x262>
 8007046:	2d10      	cmp	r5, #16
 8007048:	bfdc      	itt	le
 800704a:	220a      	movle	r2, #10
 800704c:	fb02 3909 	mlale	r9, r2, r9, r3
 8007050:	e7e1      	b.n	8007016 <_strtod_l+0x246>
 8007052:	2300      	movs	r3, #0
 8007054:	9307      	str	r3, [sp, #28]
 8007056:	2201      	movs	r2, #1
 8007058:	e77c      	b.n	8006f54 <_strtod_l+0x184>
 800705a:	f04f 0c00 	mov.w	ip, #0
 800705e:	f108 0302 	add.w	r3, r8, #2
 8007062:	931d      	str	r3, [sp, #116]	; 0x74
 8007064:	f898 3002 	ldrb.w	r3, [r8, #2]
 8007068:	e785      	b.n	8006f76 <_strtod_l+0x1a6>
 800706a:	f04f 0c01 	mov.w	ip, #1
 800706e:	e7f6      	b.n	800705e <_strtod_l+0x28e>
 8007070:	0800ab70 	.word	0x0800ab70
 8007074:	0800a920 	.word	0x0800a920
 8007078:	7ff00000 	.word	0x7ff00000
 800707c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800707e:	1c59      	adds	r1, r3, #1
 8007080:	911d      	str	r1, [sp, #116]	; 0x74
 8007082:	785b      	ldrb	r3, [r3, #1]
 8007084:	2b30      	cmp	r3, #48	; 0x30
 8007086:	d0f9      	beq.n	800707c <_strtod_l+0x2ac>
 8007088:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800708c:	2908      	cmp	r1, #8
 800708e:	f63f af79 	bhi.w	8006f84 <_strtod_l+0x1b4>
 8007092:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8007096:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007098:	9308      	str	r3, [sp, #32]
 800709a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800709c:	1c59      	adds	r1, r3, #1
 800709e:	911d      	str	r1, [sp, #116]	; 0x74
 80070a0:	785b      	ldrb	r3, [r3, #1]
 80070a2:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 80070a6:	2e09      	cmp	r6, #9
 80070a8:	d937      	bls.n	800711a <_strtod_l+0x34a>
 80070aa:	9e08      	ldr	r6, [sp, #32]
 80070ac:	1b89      	subs	r1, r1, r6
 80070ae:	2908      	cmp	r1, #8
 80070b0:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80070b4:	dc02      	bgt.n	80070bc <_strtod_l+0x2ec>
 80070b6:	4576      	cmp	r6, lr
 80070b8:	bfa8      	it	ge
 80070ba:	4676      	movge	r6, lr
 80070bc:	f1bc 0f00 	cmp.w	ip, #0
 80070c0:	d000      	beq.n	80070c4 <_strtod_l+0x2f4>
 80070c2:	4276      	negs	r6, r6
 80070c4:	2d00      	cmp	r5, #0
 80070c6:	d14f      	bne.n	8007168 <_strtod_l+0x398>
 80070c8:	9904      	ldr	r1, [sp, #16]
 80070ca:	4301      	orrs	r1, r0
 80070cc:	f47f aec2 	bne.w	8006e54 <_strtod_l+0x84>
 80070d0:	2a00      	cmp	r2, #0
 80070d2:	f47f aedb 	bne.w	8006e8c <_strtod_l+0xbc>
 80070d6:	2b69      	cmp	r3, #105	; 0x69
 80070d8:	d027      	beq.n	800712a <_strtod_l+0x35a>
 80070da:	dc24      	bgt.n	8007126 <_strtod_l+0x356>
 80070dc:	2b49      	cmp	r3, #73	; 0x49
 80070de:	d024      	beq.n	800712a <_strtod_l+0x35a>
 80070e0:	2b4e      	cmp	r3, #78	; 0x4e
 80070e2:	f47f aed3 	bne.w	8006e8c <_strtod_l+0xbc>
 80070e6:	499e      	ldr	r1, [pc, #632]	; (8007360 <_strtod_l+0x590>)
 80070e8:	a81d      	add	r0, sp, #116	; 0x74
 80070ea:	f001 fe41 	bl	8008d70 <__match>
 80070ee:	2800      	cmp	r0, #0
 80070f0:	f43f aecc 	beq.w	8006e8c <_strtod_l+0xbc>
 80070f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80070f6:	781b      	ldrb	r3, [r3, #0]
 80070f8:	2b28      	cmp	r3, #40	; 0x28
 80070fa:	d12d      	bne.n	8007158 <_strtod_l+0x388>
 80070fc:	4999      	ldr	r1, [pc, #612]	; (8007364 <_strtod_l+0x594>)
 80070fe:	aa20      	add	r2, sp, #128	; 0x80
 8007100:	a81d      	add	r0, sp, #116	; 0x74
 8007102:	f001 fe49 	bl	8008d98 <__hexnan>
 8007106:	2805      	cmp	r0, #5
 8007108:	d126      	bne.n	8007158 <_strtod_l+0x388>
 800710a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800710c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8007110:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007114:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007118:	e69c      	b.n	8006e54 <_strtod_l+0x84>
 800711a:	210a      	movs	r1, #10
 800711c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8007120:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007124:	e7b9      	b.n	800709a <_strtod_l+0x2ca>
 8007126:	2b6e      	cmp	r3, #110	; 0x6e
 8007128:	e7db      	b.n	80070e2 <_strtod_l+0x312>
 800712a:	498f      	ldr	r1, [pc, #572]	; (8007368 <_strtod_l+0x598>)
 800712c:	a81d      	add	r0, sp, #116	; 0x74
 800712e:	f001 fe1f 	bl	8008d70 <__match>
 8007132:	2800      	cmp	r0, #0
 8007134:	f43f aeaa 	beq.w	8006e8c <_strtod_l+0xbc>
 8007138:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800713a:	498c      	ldr	r1, [pc, #560]	; (800736c <_strtod_l+0x59c>)
 800713c:	3b01      	subs	r3, #1
 800713e:	a81d      	add	r0, sp, #116	; 0x74
 8007140:	931d      	str	r3, [sp, #116]	; 0x74
 8007142:	f001 fe15 	bl	8008d70 <__match>
 8007146:	b910      	cbnz	r0, 800714e <_strtod_l+0x37e>
 8007148:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800714a:	3301      	adds	r3, #1
 800714c:	931d      	str	r3, [sp, #116]	; 0x74
 800714e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800737c <_strtod_l+0x5ac>
 8007152:	f04f 0a00 	mov.w	sl, #0
 8007156:	e67d      	b.n	8006e54 <_strtod_l+0x84>
 8007158:	4885      	ldr	r0, [pc, #532]	; (8007370 <_strtod_l+0x5a0>)
 800715a:	f002 fdb5 	bl	8009cc8 <nan>
 800715e:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007162:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8007166:	e675      	b.n	8006e54 <_strtod_l+0x84>
 8007168:	9b07      	ldr	r3, [sp, #28]
 800716a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800716c:	1af3      	subs	r3, r6, r3
 800716e:	2f00      	cmp	r7, #0
 8007170:	bf08      	it	eq
 8007172:	462f      	moveq	r7, r5
 8007174:	2d10      	cmp	r5, #16
 8007176:	9308      	str	r3, [sp, #32]
 8007178:	46a8      	mov	r8, r5
 800717a:	bfa8      	it	ge
 800717c:	f04f 0810 	movge.w	r8, #16
 8007180:	f7f9 f9e0 	bl	8000544 <__aeabi_ui2d>
 8007184:	2d09      	cmp	r5, #9
 8007186:	4682      	mov	sl, r0
 8007188:	468b      	mov	fp, r1
 800718a:	dd13      	ble.n	80071b4 <_strtod_l+0x3e4>
 800718c:	4b79      	ldr	r3, [pc, #484]	; (8007374 <_strtod_l+0x5a4>)
 800718e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007192:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007196:	f7f9 fa4f 	bl	8000638 <__aeabi_dmul>
 800719a:	4682      	mov	sl, r0
 800719c:	4648      	mov	r0, r9
 800719e:	468b      	mov	fp, r1
 80071a0:	f7f9 f9d0 	bl	8000544 <__aeabi_ui2d>
 80071a4:	4602      	mov	r2, r0
 80071a6:	460b      	mov	r3, r1
 80071a8:	4650      	mov	r0, sl
 80071aa:	4659      	mov	r1, fp
 80071ac:	f7f9 f88e 	bl	80002cc <__adddf3>
 80071b0:	4682      	mov	sl, r0
 80071b2:	468b      	mov	fp, r1
 80071b4:	2d0f      	cmp	r5, #15
 80071b6:	dc38      	bgt.n	800722a <_strtod_l+0x45a>
 80071b8:	9b08      	ldr	r3, [sp, #32]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	f43f ae4a 	beq.w	8006e54 <_strtod_l+0x84>
 80071c0:	dd24      	ble.n	800720c <_strtod_l+0x43c>
 80071c2:	2b16      	cmp	r3, #22
 80071c4:	dc0b      	bgt.n	80071de <_strtod_l+0x40e>
 80071c6:	4d6b      	ldr	r5, [pc, #428]	; (8007374 <_strtod_l+0x5a4>)
 80071c8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80071cc:	e9d5 0100 	ldrd	r0, r1, [r5]
 80071d0:	4652      	mov	r2, sl
 80071d2:	465b      	mov	r3, fp
 80071d4:	f7f9 fa30 	bl	8000638 <__aeabi_dmul>
 80071d8:	4682      	mov	sl, r0
 80071da:	468b      	mov	fp, r1
 80071dc:	e63a      	b.n	8006e54 <_strtod_l+0x84>
 80071de:	9a08      	ldr	r2, [sp, #32]
 80071e0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80071e4:	4293      	cmp	r3, r2
 80071e6:	db20      	blt.n	800722a <_strtod_l+0x45a>
 80071e8:	4c62      	ldr	r4, [pc, #392]	; (8007374 <_strtod_l+0x5a4>)
 80071ea:	f1c5 050f 	rsb	r5, r5, #15
 80071ee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80071f2:	4652      	mov	r2, sl
 80071f4:	465b      	mov	r3, fp
 80071f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80071fa:	f7f9 fa1d 	bl	8000638 <__aeabi_dmul>
 80071fe:	9b08      	ldr	r3, [sp, #32]
 8007200:	1b5d      	subs	r5, r3, r5
 8007202:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007206:	e9d4 2300 	ldrd	r2, r3, [r4]
 800720a:	e7e3      	b.n	80071d4 <_strtod_l+0x404>
 800720c:	9b08      	ldr	r3, [sp, #32]
 800720e:	3316      	adds	r3, #22
 8007210:	db0b      	blt.n	800722a <_strtod_l+0x45a>
 8007212:	9b07      	ldr	r3, [sp, #28]
 8007214:	4a57      	ldr	r2, [pc, #348]	; (8007374 <_strtod_l+0x5a4>)
 8007216:	1b9e      	subs	r6, r3, r6
 8007218:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800721c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007220:	4650      	mov	r0, sl
 8007222:	4659      	mov	r1, fp
 8007224:	f7f9 fb32 	bl	800088c <__aeabi_ddiv>
 8007228:	e7d6      	b.n	80071d8 <_strtod_l+0x408>
 800722a:	9b08      	ldr	r3, [sp, #32]
 800722c:	eba5 0808 	sub.w	r8, r5, r8
 8007230:	4498      	add	r8, r3
 8007232:	f1b8 0f00 	cmp.w	r8, #0
 8007236:	dd71      	ble.n	800731c <_strtod_l+0x54c>
 8007238:	f018 030f 	ands.w	r3, r8, #15
 800723c:	d00a      	beq.n	8007254 <_strtod_l+0x484>
 800723e:	494d      	ldr	r1, [pc, #308]	; (8007374 <_strtod_l+0x5a4>)
 8007240:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007244:	4652      	mov	r2, sl
 8007246:	465b      	mov	r3, fp
 8007248:	e9d1 0100 	ldrd	r0, r1, [r1]
 800724c:	f7f9 f9f4 	bl	8000638 <__aeabi_dmul>
 8007250:	4682      	mov	sl, r0
 8007252:	468b      	mov	fp, r1
 8007254:	f038 080f 	bics.w	r8, r8, #15
 8007258:	d04d      	beq.n	80072f6 <_strtod_l+0x526>
 800725a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800725e:	dd22      	ble.n	80072a6 <_strtod_l+0x4d6>
 8007260:	2500      	movs	r5, #0
 8007262:	462e      	mov	r6, r5
 8007264:	9509      	str	r5, [sp, #36]	; 0x24
 8007266:	9507      	str	r5, [sp, #28]
 8007268:	2322      	movs	r3, #34	; 0x22
 800726a:	f8df b110 	ldr.w	fp, [pc, #272]	; 800737c <_strtod_l+0x5ac>
 800726e:	6023      	str	r3, [r4, #0]
 8007270:	f04f 0a00 	mov.w	sl, #0
 8007274:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007276:	2b00      	cmp	r3, #0
 8007278:	f43f adec 	beq.w	8006e54 <_strtod_l+0x84>
 800727c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800727e:	4620      	mov	r0, r4
 8007280:	f001 fe92 	bl	8008fa8 <_Bfree>
 8007284:	9907      	ldr	r1, [sp, #28]
 8007286:	4620      	mov	r0, r4
 8007288:	f001 fe8e 	bl	8008fa8 <_Bfree>
 800728c:	4631      	mov	r1, r6
 800728e:	4620      	mov	r0, r4
 8007290:	f001 fe8a 	bl	8008fa8 <_Bfree>
 8007294:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007296:	4620      	mov	r0, r4
 8007298:	f001 fe86 	bl	8008fa8 <_Bfree>
 800729c:	4629      	mov	r1, r5
 800729e:	4620      	mov	r0, r4
 80072a0:	f001 fe82 	bl	8008fa8 <_Bfree>
 80072a4:	e5d6      	b.n	8006e54 <_strtod_l+0x84>
 80072a6:	2300      	movs	r3, #0
 80072a8:	ea4f 1828 	mov.w	r8, r8, asr #4
 80072ac:	4650      	mov	r0, sl
 80072ae:	4659      	mov	r1, fp
 80072b0:	4699      	mov	r9, r3
 80072b2:	f1b8 0f01 	cmp.w	r8, #1
 80072b6:	dc21      	bgt.n	80072fc <_strtod_l+0x52c>
 80072b8:	b10b      	cbz	r3, 80072be <_strtod_l+0x4ee>
 80072ba:	4682      	mov	sl, r0
 80072bc:	468b      	mov	fp, r1
 80072be:	4b2e      	ldr	r3, [pc, #184]	; (8007378 <_strtod_l+0x5a8>)
 80072c0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80072c4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80072c8:	4652      	mov	r2, sl
 80072ca:	465b      	mov	r3, fp
 80072cc:	e9d9 0100 	ldrd	r0, r1, [r9]
 80072d0:	f7f9 f9b2 	bl	8000638 <__aeabi_dmul>
 80072d4:	4b29      	ldr	r3, [pc, #164]	; (800737c <_strtod_l+0x5ac>)
 80072d6:	460a      	mov	r2, r1
 80072d8:	400b      	ands	r3, r1
 80072da:	4929      	ldr	r1, [pc, #164]	; (8007380 <_strtod_l+0x5b0>)
 80072dc:	428b      	cmp	r3, r1
 80072de:	4682      	mov	sl, r0
 80072e0:	d8be      	bhi.n	8007260 <_strtod_l+0x490>
 80072e2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80072e6:	428b      	cmp	r3, r1
 80072e8:	bf86      	itte	hi
 80072ea:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8007384 <_strtod_l+0x5b4>
 80072ee:	f04f 3aff 	movhi.w	sl, #4294967295
 80072f2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80072f6:	2300      	movs	r3, #0
 80072f8:	9304      	str	r3, [sp, #16]
 80072fa:	e081      	b.n	8007400 <_strtod_l+0x630>
 80072fc:	f018 0f01 	tst.w	r8, #1
 8007300:	d007      	beq.n	8007312 <_strtod_l+0x542>
 8007302:	4b1d      	ldr	r3, [pc, #116]	; (8007378 <_strtod_l+0x5a8>)
 8007304:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8007308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800730c:	f7f9 f994 	bl	8000638 <__aeabi_dmul>
 8007310:	2301      	movs	r3, #1
 8007312:	f109 0901 	add.w	r9, r9, #1
 8007316:	ea4f 0868 	mov.w	r8, r8, asr #1
 800731a:	e7ca      	b.n	80072b2 <_strtod_l+0x4e2>
 800731c:	d0eb      	beq.n	80072f6 <_strtod_l+0x526>
 800731e:	f1c8 0800 	rsb	r8, r8, #0
 8007322:	f018 020f 	ands.w	r2, r8, #15
 8007326:	d00a      	beq.n	800733e <_strtod_l+0x56e>
 8007328:	4b12      	ldr	r3, [pc, #72]	; (8007374 <_strtod_l+0x5a4>)
 800732a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800732e:	4650      	mov	r0, sl
 8007330:	4659      	mov	r1, fp
 8007332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007336:	f7f9 faa9 	bl	800088c <__aeabi_ddiv>
 800733a:	4682      	mov	sl, r0
 800733c:	468b      	mov	fp, r1
 800733e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007342:	d0d8      	beq.n	80072f6 <_strtod_l+0x526>
 8007344:	f1b8 0f1f 	cmp.w	r8, #31
 8007348:	dd1e      	ble.n	8007388 <_strtod_l+0x5b8>
 800734a:	2500      	movs	r5, #0
 800734c:	462e      	mov	r6, r5
 800734e:	9509      	str	r5, [sp, #36]	; 0x24
 8007350:	9507      	str	r5, [sp, #28]
 8007352:	2322      	movs	r3, #34	; 0x22
 8007354:	f04f 0a00 	mov.w	sl, #0
 8007358:	f04f 0b00 	mov.w	fp, #0
 800735c:	6023      	str	r3, [r4, #0]
 800735e:	e789      	b.n	8007274 <_strtod_l+0x4a4>
 8007360:	0800a8f1 	.word	0x0800a8f1
 8007364:	0800a934 	.word	0x0800a934
 8007368:	0800a8e9 	.word	0x0800a8e9
 800736c:	0800aa74 	.word	0x0800aa74
 8007370:	0800ad30 	.word	0x0800ad30
 8007374:	0800ac10 	.word	0x0800ac10
 8007378:	0800abe8 	.word	0x0800abe8
 800737c:	7ff00000 	.word	0x7ff00000
 8007380:	7ca00000 	.word	0x7ca00000
 8007384:	7fefffff 	.word	0x7fefffff
 8007388:	f018 0310 	ands.w	r3, r8, #16
 800738c:	bf18      	it	ne
 800738e:	236a      	movne	r3, #106	; 0x6a
 8007390:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8007748 <_strtod_l+0x978>
 8007394:	9304      	str	r3, [sp, #16]
 8007396:	4650      	mov	r0, sl
 8007398:	4659      	mov	r1, fp
 800739a:	2300      	movs	r3, #0
 800739c:	f018 0f01 	tst.w	r8, #1
 80073a0:	d004      	beq.n	80073ac <_strtod_l+0x5dc>
 80073a2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80073a6:	f7f9 f947 	bl	8000638 <__aeabi_dmul>
 80073aa:	2301      	movs	r3, #1
 80073ac:	ea5f 0868 	movs.w	r8, r8, asr #1
 80073b0:	f109 0908 	add.w	r9, r9, #8
 80073b4:	d1f2      	bne.n	800739c <_strtod_l+0x5cc>
 80073b6:	b10b      	cbz	r3, 80073bc <_strtod_l+0x5ec>
 80073b8:	4682      	mov	sl, r0
 80073ba:	468b      	mov	fp, r1
 80073bc:	9b04      	ldr	r3, [sp, #16]
 80073be:	b1bb      	cbz	r3, 80073f0 <_strtod_l+0x620>
 80073c0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80073c4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	4659      	mov	r1, fp
 80073cc:	dd10      	ble.n	80073f0 <_strtod_l+0x620>
 80073ce:	2b1f      	cmp	r3, #31
 80073d0:	f340 8128 	ble.w	8007624 <_strtod_l+0x854>
 80073d4:	2b34      	cmp	r3, #52	; 0x34
 80073d6:	bfde      	ittt	le
 80073d8:	3b20      	suble	r3, #32
 80073da:	f04f 32ff 	movle.w	r2, #4294967295
 80073de:	fa02 f303 	lslle.w	r3, r2, r3
 80073e2:	f04f 0a00 	mov.w	sl, #0
 80073e6:	bfcc      	ite	gt
 80073e8:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80073ec:	ea03 0b01 	andle.w	fp, r3, r1
 80073f0:	2200      	movs	r2, #0
 80073f2:	2300      	movs	r3, #0
 80073f4:	4650      	mov	r0, sl
 80073f6:	4659      	mov	r1, fp
 80073f8:	f7f9 fb86 	bl	8000b08 <__aeabi_dcmpeq>
 80073fc:	2800      	cmp	r0, #0
 80073fe:	d1a4      	bne.n	800734a <_strtod_l+0x57a>
 8007400:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007402:	9300      	str	r3, [sp, #0]
 8007404:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007406:	462b      	mov	r3, r5
 8007408:	463a      	mov	r2, r7
 800740a:	4620      	mov	r0, r4
 800740c:	f001 fe38 	bl	8009080 <__s2b>
 8007410:	9009      	str	r0, [sp, #36]	; 0x24
 8007412:	2800      	cmp	r0, #0
 8007414:	f43f af24 	beq.w	8007260 <_strtod_l+0x490>
 8007418:	9b07      	ldr	r3, [sp, #28]
 800741a:	1b9e      	subs	r6, r3, r6
 800741c:	9b08      	ldr	r3, [sp, #32]
 800741e:	2b00      	cmp	r3, #0
 8007420:	bfb4      	ite	lt
 8007422:	4633      	movlt	r3, r6
 8007424:	2300      	movge	r3, #0
 8007426:	9310      	str	r3, [sp, #64]	; 0x40
 8007428:	9b08      	ldr	r3, [sp, #32]
 800742a:	2500      	movs	r5, #0
 800742c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007430:	9318      	str	r3, [sp, #96]	; 0x60
 8007432:	462e      	mov	r6, r5
 8007434:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007436:	4620      	mov	r0, r4
 8007438:	6859      	ldr	r1, [r3, #4]
 800743a:	f001 fd75 	bl	8008f28 <_Balloc>
 800743e:	9007      	str	r0, [sp, #28]
 8007440:	2800      	cmp	r0, #0
 8007442:	f43f af11 	beq.w	8007268 <_strtod_l+0x498>
 8007446:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007448:	691a      	ldr	r2, [r3, #16]
 800744a:	3202      	adds	r2, #2
 800744c:	f103 010c 	add.w	r1, r3, #12
 8007450:	0092      	lsls	r2, r2, #2
 8007452:	300c      	adds	r0, #12
 8007454:	f001 fd5a 	bl	8008f0c <memcpy>
 8007458:	ec4b ab10 	vmov	d0, sl, fp
 800745c:	aa20      	add	r2, sp, #128	; 0x80
 800745e:	a91f      	add	r1, sp, #124	; 0x7c
 8007460:	4620      	mov	r0, r4
 8007462:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8007466:	f002 f947 	bl	80096f8 <__d2b>
 800746a:	901e      	str	r0, [sp, #120]	; 0x78
 800746c:	2800      	cmp	r0, #0
 800746e:	f43f aefb 	beq.w	8007268 <_strtod_l+0x498>
 8007472:	2101      	movs	r1, #1
 8007474:	4620      	mov	r0, r4
 8007476:	f001 fe9d 	bl	80091b4 <__i2b>
 800747a:	4606      	mov	r6, r0
 800747c:	2800      	cmp	r0, #0
 800747e:	f43f aef3 	beq.w	8007268 <_strtod_l+0x498>
 8007482:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007484:	9904      	ldr	r1, [sp, #16]
 8007486:	2b00      	cmp	r3, #0
 8007488:	bfab      	itete	ge
 800748a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800748c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800748e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8007490:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8007494:	bfac      	ite	ge
 8007496:	eb03 0902 	addge.w	r9, r3, r2
 800749a:	1ad7      	sublt	r7, r2, r3
 800749c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800749e:	eba3 0801 	sub.w	r8, r3, r1
 80074a2:	4490      	add	r8, r2
 80074a4:	4ba3      	ldr	r3, [pc, #652]	; (8007734 <_strtod_l+0x964>)
 80074a6:	f108 38ff 	add.w	r8, r8, #4294967295
 80074aa:	4598      	cmp	r8, r3
 80074ac:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80074b0:	f280 80cc 	bge.w	800764c <_strtod_l+0x87c>
 80074b4:	eba3 0308 	sub.w	r3, r3, r8
 80074b8:	2b1f      	cmp	r3, #31
 80074ba:	eba2 0203 	sub.w	r2, r2, r3
 80074be:	f04f 0101 	mov.w	r1, #1
 80074c2:	f300 80b6 	bgt.w	8007632 <_strtod_l+0x862>
 80074c6:	fa01 f303 	lsl.w	r3, r1, r3
 80074ca:	9311      	str	r3, [sp, #68]	; 0x44
 80074cc:	2300      	movs	r3, #0
 80074ce:	930c      	str	r3, [sp, #48]	; 0x30
 80074d0:	eb09 0802 	add.w	r8, r9, r2
 80074d4:	9b04      	ldr	r3, [sp, #16]
 80074d6:	45c1      	cmp	r9, r8
 80074d8:	4417      	add	r7, r2
 80074da:	441f      	add	r7, r3
 80074dc:	464b      	mov	r3, r9
 80074de:	bfa8      	it	ge
 80074e0:	4643      	movge	r3, r8
 80074e2:	42bb      	cmp	r3, r7
 80074e4:	bfa8      	it	ge
 80074e6:	463b      	movge	r3, r7
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	bfc2      	ittt	gt
 80074ec:	eba8 0803 	subgt.w	r8, r8, r3
 80074f0:	1aff      	subgt	r7, r7, r3
 80074f2:	eba9 0903 	subgt.w	r9, r9, r3
 80074f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	dd17      	ble.n	800752c <_strtod_l+0x75c>
 80074fc:	4631      	mov	r1, r6
 80074fe:	461a      	mov	r2, r3
 8007500:	4620      	mov	r0, r4
 8007502:	f001 ff13 	bl	800932c <__pow5mult>
 8007506:	4606      	mov	r6, r0
 8007508:	2800      	cmp	r0, #0
 800750a:	f43f aead 	beq.w	8007268 <_strtod_l+0x498>
 800750e:	4601      	mov	r1, r0
 8007510:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007512:	4620      	mov	r0, r4
 8007514:	f001 fe64 	bl	80091e0 <__multiply>
 8007518:	900f      	str	r0, [sp, #60]	; 0x3c
 800751a:	2800      	cmp	r0, #0
 800751c:	f43f aea4 	beq.w	8007268 <_strtod_l+0x498>
 8007520:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007522:	4620      	mov	r0, r4
 8007524:	f001 fd40 	bl	8008fa8 <_Bfree>
 8007528:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800752a:	931e      	str	r3, [sp, #120]	; 0x78
 800752c:	f1b8 0f00 	cmp.w	r8, #0
 8007530:	f300 8091 	bgt.w	8007656 <_strtod_l+0x886>
 8007534:	9b08      	ldr	r3, [sp, #32]
 8007536:	2b00      	cmp	r3, #0
 8007538:	dd08      	ble.n	800754c <_strtod_l+0x77c>
 800753a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800753c:	9907      	ldr	r1, [sp, #28]
 800753e:	4620      	mov	r0, r4
 8007540:	f001 fef4 	bl	800932c <__pow5mult>
 8007544:	9007      	str	r0, [sp, #28]
 8007546:	2800      	cmp	r0, #0
 8007548:	f43f ae8e 	beq.w	8007268 <_strtod_l+0x498>
 800754c:	2f00      	cmp	r7, #0
 800754e:	dd08      	ble.n	8007562 <_strtod_l+0x792>
 8007550:	9907      	ldr	r1, [sp, #28]
 8007552:	463a      	mov	r2, r7
 8007554:	4620      	mov	r0, r4
 8007556:	f001 ff43 	bl	80093e0 <__lshift>
 800755a:	9007      	str	r0, [sp, #28]
 800755c:	2800      	cmp	r0, #0
 800755e:	f43f ae83 	beq.w	8007268 <_strtod_l+0x498>
 8007562:	f1b9 0f00 	cmp.w	r9, #0
 8007566:	dd08      	ble.n	800757a <_strtod_l+0x7aa>
 8007568:	4631      	mov	r1, r6
 800756a:	464a      	mov	r2, r9
 800756c:	4620      	mov	r0, r4
 800756e:	f001 ff37 	bl	80093e0 <__lshift>
 8007572:	4606      	mov	r6, r0
 8007574:	2800      	cmp	r0, #0
 8007576:	f43f ae77 	beq.w	8007268 <_strtod_l+0x498>
 800757a:	9a07      	ldr	r2, [sp, #28]
 800757c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800757e:	4620      	mov	r0, r4
 8007580:	f001 ffb6 	bl	80094f0 <__mdiff>
 8007584:	4605      	mov	r5, r0
 8007586:	2800      	cmp	r0, #0
 8007588:	f43f ae6e 	beq.w	8007268 <_strtod_l+0x498>
 800758c:	68c3      	ldr	r3, [r0, #12]
 800758e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007590:	2300      	movs	r3, #0
 8007592:	60c3      	str	r3, [r0, #12]
 8007594:	4631      	mov	r1, r6
 8007596:	f001 ff8f 	bl	80094b8 <__mcmp>
 800759a:	2800      	cmp	r0, #0
 800759c:	da65      	bge.n	800766a <_strtod_l+0x89a>
 800759e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80075a0:	ea53 030a 	orrs.w	r3, r3, sl
 80075a4:	f040 8087 	bne.w	80076b6 <_strtod_l+0x8e6>
 80075a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	f040 8082 	bne.w	80076b6 <_strtod_l+0x8e6>
 80075b2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80075b6:	0d1b      	lsrs	r3, r3, #20
 80075b8:	051b      	lsls	r3, r3, #20
 80075ba:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80075be:	d97a      	bls.n	80076b6 <_strtod_l+0x8e6>
 80075c0:	696b      	ldr	r3, [r5, #20]
 80075c2:	b913      	cbnz	r3, 80075ca <_strtod_l+0x7fa>
 80075c4:	692b      	ldr	r3, [r5, #16]
 80075c6:	2b01      	cmp	r3, #1
 80075c8:	dd75      	ble.n	80076b6 <_strtod_l+0x8e6>
 80075ca:	4629      	mov	r1, r5
 80075cc:	2201      	movs	r2, #1
 80075ce:	4620      	mov	r0, r4
 80075d0:	f001 ff06 	bl	80093e0 <__lshift>
 80075d4:	4631      	mov	r1, r6
 80075d6:	4605      	mov	r5, r0
 80075d8:	f001 ff6e 	bl	80094b8 <__mcmp>
 80075dc:	2800      	cmp	r0, #0
 80075de:	dd6a      	ble.n	80076b6 <_strtod_l+0x8e6>
 80075e0:	9904      	ldr	r1, [sp, #16]
 80075e2:	4a55      	ldr	r2, [pc, #340]	; (8007738 <_strtod_l+0x968>)
 80075e4:	465b      	mov	r3, fp
 80075e6:	2900      	cmp	r1, #0
 80075e8:	f000 8085 	beq.w	80076f6 <_strtod_l+0x926>
 80075ec:	ea02 010b 	and.w	r1, r2, fp
 80075f0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80075f4:	dc7f      	bgt.n	80076f6 <_strtod_l+0x926>
 80075f6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80075fa:	f77f aeaa 	ble.w	8007352 <_strtod_l+0x582>
 80075fe:	4a4f      	ldr	r2, [pc, #316]	; (800773c <_strtod_l+0x96c>)
 8007600:	2300      	movs	r3, #0
 8007602:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8007606:	4650      	mov	r0, sl
 8007608:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800760c:	4659      	mov	r1, fp
 800760e:	f7f9 f813 	bl	8000638 <__aeabi_dmul>
 8007612:	460b      	mov	r3, r1
 8007614:	4303      	orrs	r3, r0
 8007616:	bf08      	it	eq
 8007618:	2322      	moveq	r3, #34	; 0x22
 800761a:	4682      	mov	sl, r0
 800761c:	468b      	mov	fp, r1
 800761e:	bf08      	it	eq
 8007620:	6023      	streq	r3, [r4, #0]
 8007622:	e62b      	b.n	800727c <_strtod_l+0x4ac>
 8007624:	f04f 32ff 	mov.w	r2, #4294967295
 8007628:	fa02 f303 	lsl.w	r3, r2, r3
 800762c:	ea03 0a0a 	and.w	sl, r3, sl
 8007630:	e6de      	b.n	80073f0 <_strtod_l+0x620>
 8007632:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007636:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800763a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800763e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8007642:	fa01 f308 	lsl.w	r3, r1, r8
 8007646:	930c      	str	r3, [sp, #48]	; 0x30
 8007648:	9111      	str	r1, [sp, #68]	; 0x44
 800764a:	e741      	b.n	80074d0 <_strtod_l+0x700>
 800764c:	2300      	movs	r3, #0
 800764e:	930c      	str	r3, [sp, #48]	; 0x30
 8007650:	2301      	movs	r3, #1
 8007652:	9311      	str	r3, [sp, #68]	; 0x44
 8007654:	e73c      	b.n	80074d0 <_strtod_l+0x700>
 8007656:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007658:	4642      	mov	r2, r8
 800765a:	4620      	mov	r0, r4
 800765c:	f001 fec0 	bl	80093e0 <__lshift>
 8007660:	901e      	str	r0, [sp, #120]	; 0x78
 8007662:	2800      	cmp	r0, #0
 8007664:	f47f af66 	bne.w	8007534 <_strtod_l+0x764>
 8007668:	e5fe      	b.n	8007268 <_strtod_l+0x498>
 800766a:	465f      	mov	r7, fp
 800766c:	d16e      	bne.n	800774c <_strtod_l+0x97c>
 800766e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007670:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007674:	b342      	cbz	r2, 80076c8 <_strtod_l+0x8f8>
 8007676:	4a32      	ldr	r2, [pc, #200]	; (8007740 <_strtod_l+0x970>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d128      	bne.n	80076ce <_strtod_l+0x8fe>
 800767c:	9b04      	ldr	r3, [sp, #16]
 800767e:	4650      	mov	r0, sl
 8007680:	b1eb      	cbz	r3, 80076be <_strtod_l+0x8ee>
 8007682:	4a2d      	ldr	r2, [pc, #180]	; (8007738 <_strtod_l+0x968>)
 8007684:	403a      	ands	r2, r7
 8007686:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800768a:	f04f 31ff 	mov.w	r1, #4294967295
 800768e:	d819      	bhi.n	80076c4 <_strtod_l+0x8f4>
 8007690:	0d12      	lsrs	r2, r2, #20
 8007692:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007696:	fa01 f303 	lsl.w	r3, r1, r3
 800769a:	4298      	cmp	r0, r3
 800769c:	d117      	bne.n	80076ce <_strtod_l+0x8fe>
 800769e:	4b29      	ldr	r3, [pc, #164]	; (8007744 <_strtod_l+0x974>)
 80076a0:	429f      	cmp	r7, r3
 80076a2:	d102      	bne.n	80076aa <_strtod_l+0x8da>
 80076a4:	3001      	adds	r0, #1
 80076a6:	f43f addf 	beq.w	8007268 <_strtod_l+0x498>
 80076aa:	4b23      	ldr	r3, [pc, #140]	; (8007738 <_strtod_l+0x968>)
 80076ac:	403b      	ands	r3, r7
 80076ae:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80076b2:	f04f 0a00 	mov.w	sl, #0
 80076b6:	9b04      	ldr	r3, [sp, #16]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d1a0      	bne.n	80075fe <_strtod_l+0x82e>
 80076bc:	e5de      	b.n	800727c <_strtod_l+0x4ac>
 80076be:	f04f 33ff 	mov.w	r3, #4294967295
 80076c2:	e7ea      	b.n	800769a <_strtod_l+0x8ca>
 80076c4:	460b      	mov	r3, r1
 80076c6:	e7e8      	b.n	800769a <_strtod_l+0x8ca>
 80076c8:	ea53 030a 	orrs.w	r3, r3, sl
 80076cc:	d088      	beq.n	80075e0 <_strtod_l+0x810>
 80076ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80076d0:	b1db      	cbz	r3, 800770a <_strtod_l+0x93a>
 80076d2:	423b      	tst	r3, r7
 80076d4:	d0ef      	beq.n	80076b6 <_strtod_l+0x8e6>
 80076d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80076d8:	9a04      	ldr	r2, [sp, #16]
 80076da:	4650      	mov	r0, sl
 80076dc:	4659      	mov	r1, fp
 80076de:	b1c3      	cbz	r3, 8007712 <_strtod_l+0x942>
 80076e0:	f7ff fb58 	bl	8006d94 <sulp>
 80076e4:	4602      	mov	r2, r0
 80076e6:	460b      	mov	r3, r1
 80076e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80076ec:	f7f8 fdee 	bl	80002cc <__adddf3>
 80076f0:	4682      	mov	sl, r0
 80076f2:	468b      	mov	fp, r1
 80076f4:	e7df      	b.n	80076b6 <_strtod_l+0x8e6>
 80076f6:	4013      	ands	r3, r2
 80076f8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80076fc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007700:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007704:	f04f 3aff 	mov.w	sl, #4294967295
 8007708:	e7d5      	b.n	80076b6 <_strtod_l+0x8e6>
 800770a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800770c:	ea13 0f0a 	tst.w	r3, sl
 8007710:	e7e0      	b.n	80076d4 <_strtod_l+0x904>
 8007712:	f7ff fb3f 	bl	8006d94 <sulp>
 8007716:	4602      	mov	r2, r0
 8007718:	460b      	mov	r3, r1
 800771a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800771e:	f7f8 fdd3 	bl	80002c8 <__aeabi_dsub>
 8007722:	2200      	movs	r2, #0
 8007724:	2300      	movs	r3, #0
 8007726:	4682      	mov	sl, r0
 8007728:	468b      	mov	fp, r1
 800772a:	f7f9 f9ed 	bl	8000b08 <__aeabi_dcmpeq>
 800772e:	2800      	cmp	r0, #0
 8007730:	d0c1      	beq.n	80076b6 <_strtod_l+0x8e6>
 8007732:	e60e      	b.n	8007352 <_strtod_l+0x582>
 8007734:	fffffc02 	.word	0xfffffc02
 8007738:	7ff00000 	.word	0x7ff00000
 800773c:	39500000 	.word	0x39500000
 8007740:	000fffff 	.word	0x000fffff
 8007744:	7fefffff 	.word	0x7fefffff
 8007748:	0800a948 	.word	0x0800a948
 800774c:	4631      	mov	r1, r6
 800774e:	4628      	mov	r0, r5
 8007750:	f002 f82e 	bl	80097b0 <__ratio>
 8007754:	ec59 8b10 	vmov	r8, r9, d0
 8007758:	ee10 0a10 	vmov	r0, s0
 800775c:	2200      	movs	r2, #0
 800775e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007762:	4649      	mov	r1, r9
 8007764:	f7f9 f9e4 	bl	8000b30 <__aeabi_dcmple>
 8007768:	2800      	cmp	r0, #0
 800776a:	d07c      	beq.n	8007866 <_strtod_l+0xa96>
 800776c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800776e:	2b00      	cmp	r3, #0
 8007770:	d04c      	beq.n	800780c <_strtod_l+0xa3c>
 8007772:	4b95      	ldr	r3, [pc, #596]	; (80079c8 <_strtod_l+0xbf8>)
 8007774:	2200      	movs	r2, #0
 8007776:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800777a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80079c8 <_strtod_l+0xbf8>
 800777e:	f04f 0800 	mov.w	r8, #0
 8007782:	4b92      	ldr	r3, [pc, #584]	; (80079cc <_strtod_l+0xbfc>)
 8007784:	403b      	ands	r3, r7
 8007786:	9311      	str	r3, [sp, #68]	; 0x44
 8007788:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800778a:	4b91      	ldr	r3, [pc, #580]	; (80079d0 <_strtod_l+0xc00>)
 800778c:	429a      	cmp	r2, r3
 800778e:	f040 80b2 	bne.w	80078f6 <_strtod_l+0xb26>
 8007792:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007796:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800779a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800779e:	ec4b ab10 	vmov	d0, sl, fp
 80077a2:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 80077a6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80077aa:	f001 ff29 	bl	8009600 <__ulp>
 80077ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80077b2:	ec53 2b10 	vmov	r2, r3, d0
 80077b6:	f7f8 ff3f 	bl	8000638 <__aeabi_dmul>
 80077ba:	4652      	mov	r2, sl
 80077bc:	465b      	mov	r3, fp
 80077be:	f7f8 fd85 	bl	80002cc <__adddf3>
 80077c2:	460b      	mov	r3, r1
 80077c4:	4981      	ldr	r1, [pc, #516]	; (80079cc <_strtod_l+0xbfc>)
 80077c6:	4a83      	ldr	r2, [pc, #524]	; (80079d4 <_strtod_l+0xc04>)
 80077c8:	4019      	ands	r1, r3
 80077ca:	4291      	cmp	r1, r2
 80077cc:	4682      	mov	sl, r0
 80077ce:	d95e      	bls.n	800788e <_strtod_l+0xabe>
 80077d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077d2:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d103      	bne.n	80077e2 <_strtod_l+0xa12>
 80077da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077dc:	3301      	adds	r3, #1
 80077de:	f43f ad43 	beq.w	8007268 <_strtod_l+0x498>
 80077e2:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 80079e0 <_strtod_l+0xc10>
 80077e6:	f04f 3aff 	mov.w	sl, #4294967295
 80077ea:	991e      	ldr	r1, [sp, #120]	; 0x78
 80077ec:	4620      	mov	r0, r4
 80077ee:	f001 fbdb 	bl	8008fa8 <_Bfree>
 80077f2:	9907      	ldr	r1, [sp, #28]
 80077f4:	4620      	mov	r0, r4
 80077f6:	f001 fbd7 	bl	8008fa8 <_Bfree>
 80077fa:	4631      	mov	r1, r6
 80077fc:	4620      	mov	r0, r4
 80077fe:	f001 fbd3 	bl	8008fa8 <_Bfree>
 8007802:	4629      	mov	r1, r5
 8007804:	4620      	mov	r0, r4
 8007806:	f001 fbcf 	bl	8008fa8 <_Bfree>
 800780a:	e613      	b.n	8007434 <_strtod_l+0x664>
 800780c:	f1ba 0f00 	cmp.w	sl, #0
 8007810:	d11b      	bne.n	800784a <_strtod_l+0xa7a>
 8007812:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007816:	b9f3      	cbnz	r3, 8007856 <_strtod_l+0xa86>
 8007818:	4b6b      	ldr	r3, [pc, #428]	; (80079c8 <_strtod_l+0xbf8>)
 800781a:	2200      	movs	r2, #0
 800781c:	4640      	mov	r0, r8
 800781e:	4649      	mov	r1, r9
 8007820:	f7f9 f97c 	bl	8000b1c <__aeabi_dcmplt>
 8007824:	b9d0      	cbnz	r0, 800785c <_strtod_l+0xa8c>
 8007826:	4640      	mov	r0, r8
 8007828:	4649      	mov	r1, r9
 800782a:	4b6b      	ldr	r3, [pc, #428]	; (80079d8 <_strtod_l+0xc08>)
 800782c:	2200      	movs	r2, #0
 800782e:	f7f8 ff03 	bl	8000638 <__aeabi_dmul>
 8007832:	4680      	mov	r8, r0
 8007834:	4689      	mov	r9, r1
 8007836:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800783a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800783e:	931b      	str	r3, [sp, #108]	; 0x6c
 8007840:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8007844:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8007848:	e79b      	b.n	8007782 <_strtod_l+0x9b2>
 800784a:	f1ba 0f01 	cmp.w	sl, #1
 800784e:	d102      	bne.n	8007856 <_strtod_l+0xa86>
 8007850:	2f00      	cmp	r7, #0
 8007852:	f43f ad7e 	beq.w	8007352 <_strtod_l+0x582>
 8007856:	4b61      	ldr	r3, [pc, #388]	; (80079dc <_strtod_l+0xc0c>)
 8007858:	2200      	movs	r2, #0
 800785a:	e78c      	b.n	8007776 <_strtod_l+0x9a6>
 800785c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80079d8 <_strtod_l+0xc08>
 8007860:	f04f 0800 	mov.w	r8, #0
 8007864:	e7e7      	b.n	8007836 <_strtod_l+0xa66>
 8007866:	4b5c      	ldr	r3, [pc, #368]	; (80079d8 <_strtod_l+0xc08>)
 8007868:	4640      	mov	r0, r8
 800786a:	4649      	mov	r1, r9
 800786c:	2200      	movs	r2, #0
 800786e:	f7f8 fee3 	bl	8000638 <__aeabi_dmul>
 8007872:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007874:	4680      	mov	r8, r0
 8007876:	4689      	mov	r9, r1
 8007878:	b933      	cbnz	r3, 8007888 <_strtod_l+0xab8>
 800787a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800787e:	9012      	str	r0, [sp, #72]	; 0x48
 8007880:	9313      	str	r3, [sp, #76]	; 0x4c
 8007882:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8007886:	e7dd      	b.n	8007844 <_strtod_l+0xa74>
 8007888:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800788c:	e7f9      	b.n	8007882 <_strtod_l+0xab2>
 800788e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007892:	9b04      	ldr	r3, [sp, #16]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d1a8      	bne.n	80077ea <_strtod_l+0xa1a>
 8007898:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800789c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800789e:	0d1b      	lsrs	r3, r3, #20
 80078a0:	051b      	lsls	r3, r3, #20
 80078a2:	429a      	cmp	r2, r3
 80078a4:	d1a1      	bne.n	80077ea <_strtod_l+0xa1a>
 80078a6:	4640      	mov	r0, r8
 80078a8:	4649      	mov	r1, r9
 80078aa:	f7f9 fb33 	bl	8000f14 <__aeabi_d2lz>
 80078ae:	f7f8 fe95 	bl	80005dc <__aeabi_l2d>
 80078b2:	4602      	mov	r2, r0
 80078b4:	460b      	mov	r3, r1
 80078b6:	4640      	mov	r0, r8
 80078b8:	4649      	mov	r1, r9
 80078ba:	f7f8 fd05 	bl	80002c8 <__aeabi_dsub>
 80078be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80078c0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80078c4:	ea43 030a 	orr.w	r3, r3, sl
 80078c8:	4313      	orrs	r3, r2
 80078ca:	4680      	mov	r8, r0
 80078cc:	4689      	mov	r9, r1
 80078ce:	d053      	beq.n	8007978 <_strtod_l+0xba8>
 80078d0:	a335      	add	r3, pc, #212	; (adr r3, 80079a8 <_strtod_l+0xbd8>)
 80078d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078d6:	f7f9 f921 	bl	8000b1c <__aeabi_dcmplt>
 80078da:	2800      	cmp	r0, #0
 80078dc:	f47f acce 	bne.w	800727c <_strtod_l+0x4ac>
 80078e0:	a333      	add	r3, pc, #204	; (adr r3, 80079b0 <_strtod_l+0xbe0>)
 80078e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078e6:	4640      	mov	r0, r8
 80078e8:	4649      	mov	r1, r9
 80078ea:	f7f9 f935 	bl	8000b58 <__aeabi_dcmpgt>
 80078ee:	2800      	cmp	r0, #0
 80078f0:	f43f af7b 	beq.w	80077ea <_strtod_l+0xa1a>
 80078f4:	e4c2      	b.n	800727c <_strtod_l+0x4ac>
 80078f6:	9b04      	ldr	r3, [sp, #16]
 80078f8:	b333      	cbz	r3, 8007948 <_strtod_l+0xb78>
 80078fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80078fc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007900:	d822      	bhi.n	8007948 <_strtod_l+0xb78>
 8007902:	a32d      	add	r3, pc, #180	; (adr r3, 80079b8 <_strtod_l+0xbe8>)
 8007904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007908:	4640      	mov	r0, r8
 800790a:	4649      	mov	r1, r9
 800790c:	f7f9 f910 	bl	8000b30 <__aeabi_dcmple>
 8007910:	b1a0      	cbz	r0, 800793c <_strtod_l+0xb6c>
 8007912:	4649      	mov	r1, r9
 8007914:	4640      	mov	r0, r8
 8007916:	f7f9 f967 	bl	8000be8 <__aeabi_d2uiz>
 800791a:	2801      	cmp	r0, #1
 800791c:	bf38      	it	cc
 800791e:	2001      	movcc	r0, #1
 8007920:	f7f8 fe10 	bl	8000544 <__aeabi_ui2d>
 8007924:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007926:	4680      	mov	r8, r0
 8007928:	4689      	mov	r9, r1
 800792a:	bb13      	cbnz	r3, 8007972 <_strtod_l+0xba2>
 800792c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007930:	9014      	str	r0, [sp, #80]	; 0x50
 8007932:	9315      	str	r3, [sp, #84]	; 0x54
 8007934:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007938:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800793c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800793e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007940:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007944:	1a9b      	subs	r3, r3, r2
 8007946:	930d      	str	r3, [sp, #52]	; 0x34
 8007948:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800794c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007950:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007954:	f001 fe54 	bl	8009600 <__ulp>
 8007958:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800795c:	ec53 2b10 	vmov	r2, r3, d0
 8007960:	f7f8 fe6a 	bl	8000638 <__aeabi_dmul>
 8007964:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007968:	f7f8 fcb0 	bl	80002cc <__adddf3>
 800796c:	4682      	mov	sl, r0
 800796e:	468b      	mov	fp, r1
 8007970:	e78f      	b.n	8007892 <_strtod_l+0xac2>
 8007972:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8007976:	e7dd      	b.n	8007934 <_strtod_l+0xb64>
 8007978:	a311      	add	r3, pc, #68	; (adr r3, 80079c0 <_strtod_l+0xbf0>)
 800797a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800797e:	f7f9 f8cd 	bl	8000b1c <__aeabi_dcmplt>
 8007982:	e7b4      	b.n	80078ee <_strtod_l+0xb1e>
 8007984:	2300      	movs	r3, #0
 8007986:	930e      	str	r3, [sp, #56]	; 0x38
 8007988:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800798a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800798c:	6013      	str	r3, [r2, #0]
 800798e:	f7ff ba65 	b.w	8006e5c <_strtod_l+0x8c>
 8007992:	2b65      	cmp	r3, #101	; 0x65
 8007994:	f43f ab5d 	beq.w	8007052 <_strtod_l+0x282>
 8007998:	2b45      	cmp	r3, #69	; 0x45
 800799a:	f43f ab5a 	beq.w	8007052 <_strtod_l+0x282>
 800799e:	2201      	movs	r2, #1
 80079a0:	f7ff bb92 	b.w	80070c8 <_strtod_l+0x2f8>
 80079a4:	f3af 8000 	nop.w
 80079a8:	94a03595 	.word	0x94a03595
 80079ac:	3fdfffff 	.word	0x3fdfffff
 80079b0:	35afe535 	.word	0x35afe535
 80079b4:	3fe00000 	.word	0x3fe00000
 80079b8:	ffc00000 	.word	0xffc00000
 80079bc:	41dfffff 	.word	0x41dfffff
 80079c0:	94a03595 	.word	0x94a03595
 80079c4:	3fcfffff 	.word	0x3fcfffff
 80079c8:	3ff00000 	.word	0x3ff00000
 80079cc:	7ff00000 	.word	0x7ff00000
 80079d0:	7fe00000 	.word	0x7fe00000
 80079d4:	7c9fffff 	.word	0x7c9fffff
 80079d8:	3fe00000 	.word	0x3fe00000
 80079dc:	bff00000 	.word	0xbff00000
 80079e0:	7fefffff 	.word	0x7fefffff

080079e4 <_strtod_r>:
 80079e4:	4b01      	ldr	r3, [pc, #4]	; (80079ec <_strtod_r+0x8>)
 80079e6:	f7ff b9f3 	b.w	8006dd0 <_strtod_l>
 80079ea:	bf00      	nop
 80079ec:	20000094 	.word	0x20000094

080079f0 <_strtol_l.isra.0>:
 80079f0:	2b01      	cmp	r3, #1
 80079f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079f6:	d001      	beq.n	80079fc <_strtol_l.isra.0+0xc>
 80079f8:	2b24      	cmp	r3, #36	; 0x24
 80079fa:	d906      	bls.n	8007a0a <_strtol_l.isra.0+0x1a>
 80079fc:	f7fe faf8 	bl	8005ff0 <__errno>
 8007a00:	2316      	movs	r3, #22
 8007a02:	6003      	str	r3, [r0, #0]
 8007a04:	2000      	movs	r0, #0
 8007a06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a0a:	4f3a      	ldr	r7, [pc, #232]	; (8007af4 <_strtol_l.isra.0+0x104>)
 8007a0c:	468e      	mov	lr, r1
 8007a0e:	4676      	mov	r6, lr
 8007a10:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007a14:	5de5      	ldrb	r5, [r4, r7]
 8007a16:	f015 0508 	ands.w	r5, r5, #8
 8007a1a:	d1f8      	bne.n	8007a0e <_strtol_l.isra.0+0x1e>
 8007a1c:	2c2d      	cmp	r4, #45	; 0x2d
 8007a1e:	d134      	bne.n	8007a8a <_strtol_l.isra.0+0x9a>
 8007a20:	f89e 4000 	ldrb.w	r4, [lr]
 8007a24:	f04f 0801 	mov.w	r8, #1
 8007a28:	f106 0e02 	add.w	lr, r6, #2
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d05c      	beq.n	8007aea <_strtol_l.isra.0+0xfa>
 8007a30:	2b10      	cmp	r3, #16
 8007a32:	d10c      	bne.n	8007a4e <_strtol_l.isra.0+0x5e>
 8007a34:	2c30      	cmp	r4, #48	; 0x30
 8007a36:	d10a      	bne.n	8007a4e <_strtol_l.isra.0+0x5e>
 8007a38:	f89e 4000 	ldrb.w	r4, [lr]
 8007a3c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007a40:	2c58      	cmp	r4, #88	; 0x58
 8007a42:	d14d      	bne.n	8007ae0 <_strtol_l.isra.0+0xf0>
 8007a44:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8007a48:	2310      	movs	r3, #16
 8007a4a:	f10e 0e02 	add.w	lr, lr, #2
 8007a4e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8007a52:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007a56:	2600      	movs	r6, #0
 8007a58:	fbbc f9f3 	udiv	r9, ip, r3
 8007a5c:	4635      	mov	r5, r6
 8007a5e:	fb03 ca19 	mls	sl, r3, r9, ip
 8007a62:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8007a66:	2f09      	cmp	r7, #9
 8007a68:	d818      	bhi.n	8007a9c <_strtol_l.isra.0+0xac>
 8007a6a:	463c      	mov	r4, r7
 8007a6c:	42a3      	cmp	r3, r4
 8007a6e:	dd24      	ble.n	8007aba <_strtol_l.isra.0+0xca>
 8007a70:	2e00      	cmp	r6, #0
 8007a72:	db1f      	blt.n	8007ab4 <_strtol_l.isra.0+0xc4>
 8007a74:	45a9      	cmp	r9, r5
 8007a76:	d31d      	bcc.n	8007ab4 <_strtol_l.isra.0+0xc4>
 8007a78:	d101      	bne.n	8007a7e <_strtol_l.isra.0+0x8e>
 8007a7a:	45a2      	cmp	sl, r4
 8007a7c:	db1a      	blt.n	8007ab4 <_strtol_l.isra.0+0xc4>
 8007a7e:	fb05 4503 	mla	r5, r5, r3, r4
 8007a82:	2601      	movs	r6, #1
 8007a84:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007a88:	e7eb      	b.n	8007a62 <_strtol_l.isra.0+0x72>
 8007a8a:	2c2b      	cmp	r4, #43	; 0x2b
 8007a8c:	bf08      	it	eq
 8007a8e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8007a92:	46a8      	mov	r8, r5
 8007a94:	bf08      	it	eq
 8007a96:	f106 0e02 	addeq.w	lr, r6, #2
 8007a9a:	e7c7      	b.n	8007a2c <_strtol_l.isra.0+0x3c>
 8007a9c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8007aa0:	2f19      	cmp	r7, #25
 8007aa2:	d801      	bhi.n	8007aa8 <_strtol_l.isra.0+0xb8>
 8007aa4:	3c37      	subs	r4, #55	; 0x37
 8007aa6:	e7e1      	b.n	8007a6c <_strtol_l.isra.0+0x7c>
 8007aa8:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8007aac:	2f19      	cmp	r7, #25
 8007aae:	d804      	bhi.n	8007aba <_strtol_l.isra.0+0xca>
 8007ab0:	3c57      	subs	r4, #87	; 0x57
 8007ab2:	e7db      	b.n	8007a6c <_strtol_l.isra.0+0x7c>
 8007ab4:	f04f 36ff 	mov.w	r6, #4294967295
 8007ab8:	e7e4      	b.n	8007a84 <_strtol_l.isra.0+0x94>
 8007aba:	2e00      	cmp	r6, #0
 8007abc:	da05      	bge.n	8007aca <_strtol_l.isra.0+0xda>
 8007abe:	2322      	movs	r3, #34	; 0x22
 8007ac0:	6003      	str	r3, [r0, #0]
 8007ac2:	4665      	mov	r5, ip
 8007ac4:	b942      	cbnz	r2, 8007ad8 <_strtol_l.isra.0+0xe8>
 8007ac6:	4628      	mov	r0, r5
 8007ac8:	e79d      	b.n	8007a06 <_strtol_l.isra.0+0x16>
 8007aca:	f1b8 0f00 	cmp.w	r8, #0
 8007ace:	d000      	beq.n	8007ad2 <_strtol_l.isra.0+0xe2>
 8007ad0:	426d      	negs	r5, r5
 8007ad2:	2a00      	cmp	r2, #0
 8007ad4:	d0f7      	beq.n	8007ac6 <_strtol_l.isra.0+0xd6>
 8007ad6:	b10e      	cbz	r6, 8007adc <_strtol_l.isra.0+0xec>
 8007ad8:	f10e 31ff 	add.w	r1, lr, #4294967295
 8007adc:	6011      	str	r1, [r2, #0]
 8007ade:	e7f2      	b.n	8007ac6 <_strtol_l.isra.0+0xd6>
 8007ae0:	2430      	movs	r4, #48	; 0x30
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d1b3      	bne.n	8007a4e <_strtol_l.isra.0+0x5e>
 8007ae6:	2308      	movs	r3, #8
 8007ae8:	e7b1      	b.n	8007a4e <_strtol_l.isra.0+0x5e>
 8007aea:	2c30      	cmp	r4, #48	; 0x30
 8007aec:	d0a4      	beq.n	8007a38 <_strtol_l.isra.0+0x48>
 8007aee:	230a      	movs	r3, #10
 8007af0:	e7ad      	b.n	8007a4e <_strtol_l.isra.0+0x5e>
 8007af2:	bf00      	nop
 8007af4:	0800a971 	.word	0x0800a971

08007af8 <_strtol_r>:
 8007af8:	f7ff bf7a 	b.w	80079f0 <_strtol_l.isra.0>

08007afc <quorem>:
 8007afc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b00:	6903      	ldr	r3, [r0, #16]
 8007b02:	690c      	ldr	r4, [r1, #16]
 8007b04:	42a3      	cmp	r3, r4
 8007b06:	4607      	mov	r7, r0
 8007b08:	f2c0 8081 	blt.w	8007c0e <quorem+0x112>
 8007b0c:	3c01      	subs	r4, #1
 8007b0e:	f101 0814 	add.w	r8, r1, #20
 8007b12:	f100 0514 	add.w	r5, r0, #20
 8007b16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b1a:	9301      	str	r3, [sp, #4]
 8007b1c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007b20:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b24:	3301      	adds	r3, #1
 8007b26:	429a      	cmp	r2, r3
 8007b28:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007b2c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007b30:	fbb2 f6f3 	udiv	r6, r2, r3
 8007b34:	d331      	bcc.n	8007b9a <quorem+0x9e>
 8007b36:	f04f 0e00 	mov.w	lr, #0
 8007b3a:	4640      	mov	r0, r8
 8007b3c:	46ac      	mov	ip, r5
 8007b3e:	46f2      	mov	sl, lr
 8007b40:	f850 2b04 	ldr.w	r2, [r0], #4
 8007b44:	b293      	uxth	r3, r2
 8007b46:	fb06 e303 	mla	r3, r6, r3, lr
 8007b4a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007b4e:	b29b      	uxth	r3, r3
 8007b50:	ebaa 0303 	sub.w	r3, sl, r3
 8007b54:	0c12      	lsrs	r2, r2, #16
 8007b56:	f8dc a000 	ldr.w	sl, [ip]
 8007b5a:	fb06 e202 	mla	r2, r6, r2, lr
 8007b5e:	fa13 f38a 	uxtah	r3, r3, sl
 8007b62:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007b66:	fa1f fa82 	uxth.w	sl, r2
 8007b6a:	f8dc 2000 	ldr.w	r2, [ip]
 8007b6e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007b72:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007b76:	b29b      	uxth	r3, r3
 8007b78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b7c:	4581      	cmp	r9, r0
 8007b7e:	f84c 3b04 	str.w	r3, [ip], #4
 8007b82:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007b86:	d2db      	bcs.n	8007b40 <quorem+0x44>
 8007b88:	f855 300b 	ldr.w	r3, [r5, fp]
 8007b8c:	b92b      	cbnz	r3, 8007b9a <quorem+0x9e>
 8007b8e:	9b01      	ldr	r3, [sp, #4]
 8007b90:	3b04      	subs	r3, #4
 8007b92:	429d      	cmp	r5, r3
 8007b94:	461a      	mov	r2, r3
 8007b96:	d32e      	bcc.n	8007bf6 <quorem+0xfa>
 8007b98:	613c      	str	r4, [r7, #16]
 8007b9a:	4638      	mov	r0, r7
 8007b9c:	f001 fc8c 	bl	80094b8 <__mcmp>
 8007ba0:	2800      	cmp	r0, #0
 8007ba2:	db24      	blt.n	8007bee <quorem+0xf2>
 8007ba4:	3601      	adds	r6, #1
 8007ba6:	4628      	mov	r0, r5
 8007ba8:	f04f 0c00 	mov.w	ip, #0
 8007bac:	f858 2b04 	ldr.w	r2, [r8], #4
 8007bb0:	f8d0 e000 	ldr.w	lr, [r0]
 8007bb4:	b293      	uxth	r3, r2
 8007bb6:	ebac 0303 	sub.w	r3, ip, r3
 8007bba:	0c12      	lsrs	r2, r2, #16
 8007bbc:	fa13 f38e 	uxtah	r3, r3, lr
 8007bc0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007bc4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007bc8:	b29b      	uxth	r3, r3
 8007bca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007bce:	45c1      	cmp	r9, r8
 8007bd0:	f840 3b04 	str.w	r3, [r0], #4
 8007bd4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007bd8:	d2e8      	bcs.n	8007bac <quorem+0xb0>
 8007bda:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007bde:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007be2:	b922      	cbnz	r2, 8007bee <quorem+0xf2>
 8007be4:	3b04      	subs	r3, #4
 8007be6:	429d      	cmp	r5, r3
 8007be8:	461a      	mov	r2, r3
 8007bea:	d30a      	bcc.n	8007c02 <quorem+0x106>
 8007bec:	613c      	str	r4, [r7, #16]
 8007bee:	4630      	mov	r0, r6
 8007bf0:	b003      	add	sp, #12
 8007bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bf6:	6812      	ldr	r2, [r2, #0]
 8007bf8:	3b04      	subs	r3, #4
 8007bfa:	2a00      	cmp	r2, #0
 8007bfc:	d1cc      	bne.n	8007b98 <quorem+0x9c>
 8007bfe:	3c01      	subs	r4, #1
 8007c00:	e7c7      	b.n	8007b92 <quorem+0x96>
 8007c02:	6812      	ldr	r2, [r2, #0]
 8007c04:	3b04      	subs	r3, #4
 8007c06:	2a00      	cmp	r2, #0
 8007c08:	d1f0      	bne.n	8007bec <quorem+0xf0>
 8007c0a:	3c01      	subs	r4, #1
 8007c0c:	e7eb      	b.n	8007be6 <quorem+0xea>
 8007c0e:	2000      	movs	r0, #0
 8007c10:	e7ee      	b.n	8007bf0 <quorem+0xf4>
 8007c12:	0000      	movs	r0, r0
 8007c14:	0000      	movs	r0, r0
	...

08007c18 <_dtoa_r>:
 8007c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c1c:	ed2d 8b02 	vpush	{d8}
 8007c20:	ec57 6b10 	vmov	r6, r7, d0
 8007c24:	b095      	sub	sp, #84	; 0x54
 8007c26:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007c28:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007c2c:	9105      	str	r1, [sp, #20]
 8007c2e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007c32:	4604      	mov	r4, r0
 8007c34:	9209      	str	r2, [sp, #36]	; 0x24
 8007c36:	930f      	str	r3, [sp, #60]	; 0x3c
 8007c38:	b975      	cbnz	r5, 8007c58 <_dtoa_r+0x40>
 8007c3a:	2010      	movs	r0, #16
 8007c3c:	f001 f94c 	bl	8008ed8 <malloc>
 8007c40:	4602      	mov	r2, r0
 8007c42:	6260      	str	r0, [r4, #36]	; 0x24
 8007c44:	b920      	cbnz	r0, 8007c50 <_dtoa_r+0x38>
 8007c46:	4bb2      	ldr	r3, [pc, #712]	; (8007f10 <_dtoa_r+0x2f8>)
 8007c48:	21ea      	movs	r1, #234	; 0xea
 8007c4a:	48b2      	ldr	r0, [pc, #712]	; (8007f14 <_dtoa_r+0x2fc>)
 8007c4c:	f002 f874 	bl	8009d38 <__assert_func>
 8007c50:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007c54:	6005      	str	r5, [r0, #0]
 8007c56:	60c5      	str	r5, [r0, #12]
 8007c58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c5a:	6819      	ldr	r1, [r3, #0]
 8007c5c:	b151      	cbz	r1, 8007c74 <_dtoa_r+0x5c>
 8007c5e:	685a      	ldr	r2, [r3, #4]
 8007c60:	604a      	str	r2, [r1, #4]
 8007c62:	2301      	movs	r3, #1
 8007c64:	4093      	lsls	r3, r2
 8007c66:	608b      	str	r3, [r1, #8]
 8007c68:	4620      	mov	r0, r4
 8007c6a:	f001 f99d 	bl	8008fa8 <_Bfree>
 8007c6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c70:	2200      	movs	r2, #0
 8007c72:	601a      	str	r2, [r3, #0]
 8007c74:	1e3b      	subs	r3, r7, #0
 8007c76:	bfb9      	ittee	lt
 8007c78:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007c7c:	9303      	strlt	r3, [sp, #12]
 8007c7e:	2300      	movge	r3, #0
 8007c80:	f8c8 3000 	strge.w	r3, [r8]
 8007c84:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007c88:	4ba3      	ldr	r3, [pc, #652]	; (8007f18 <_dtoa_r+0x300>)
 8007c8a:	bfbc      	itt	lt
 8007c8c:	2201      	movlt	r2, #1
 8007c8e:	f8c8 2000 	strlt.w	r2, [r8]
 8007c92:	ea33 0309 	bics.w	r3, r3, r9
 8007c96:	d11b      	bne.n	8007cd0 <_dtoa_r+0xb8>
 8007c98:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007c9a:	f242 730f 	movw	r3, #9999	; 0x270f
 8007c9e:	6013      	str	r3, [r2, #0]
 8007ca0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007ca4:	4333      	orrs	r3, r6
 8007ca6:	f000 857a 	beq.w	800879e <_dtoa_r+0xb86>
 8007caa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007cac:	b963      	cbnz	r3, 8007cc8 <_dtoa_r+0xb0>
 8007cae:	4b9b      	ldr	r3, [pc, #620]	; (8007f1c <_dtoa_r+0x304>)
 8007cb0:	e024      	b.n	8007cfc <_dtoa_r+0xe4>
 8007cb2:	4b9b      	ldr	r3, [pc, #620]	; (8007f20 <_dtoa_r+0x308>)
 8007cb4:	9300      	str	r3, [sp, #0]
 8007cb6:	3308      	adds	r3, #8
 8007cb8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007cba:	6013      	str	r3, [r2, #0]
 8007cbc:	9800      	ldr	r0, [sp, #0]
 8007cbe:	b015      	add	sp, #84	; 0x54
 8007cc0:	ecbd 8b02 	vpop	{d8}
 8007cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cc8:	4b94      	ldr	r3, [pc, #592]	; (8007f1c <_dtoa_r+0x304>)
 8007cca:	9300      	str	r3, [sp, #0]
 8007ccc:	3303      	adds	r3, #3
 8007cce:	e7f3      	b.n	8007cb8 <_dtoa_r+0xa0>
 8007cd0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	ec51 0b17 	vmov	r0, r1, d7
 8007cda:	2300      	movs	r3, #0
 8007cdc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007ce0:	f7f8 ff12 	bl	8000b08 <__aeabi_dcmpeq>
 8007ce4:	4680      	mov	r8, r0
 8007ce6:	b158      	cbz	r0, 8007d00 <_dtoa_r+0xe8>
 8007ce8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007cea:	2301      	movs	r3, #1
 8007cec:	6013      	str	r3, [r2, #0]
 8007cee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	f000 8551 	beq.w	8008798 <_dtoa_r+0xb80>
 8007cf6:	488b      	ldr	r0, [pc, #556]	; (8007f24 <_dtoa_r+0x30c>)
 8007cf8:	6018      	str	r0, [r3, #0]
 8007cfa:	1e43      	subs	r3, r0, #1
 8007cfc:	9300      	str	r3, [sp, #0]
 8007cfe:	e7dd      	b.n	8007cbc <_dtoa_r+0xa4>
 8007d00:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007d04:	aa12      	add	r2, sp, #72	; 0x48
 8007d06:	a913      	add	r1, sp, #76	; 0x4c
 8007d08:	4620      	mov	r0, r4
 8007d0a:	f001 fcf5 	bl	80096f8 <__d2b>
 8007d0e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007d12:	4683      	mov	fp, r0
 8007d14:	2d00      	cmp	r5, #0
 8007d16:	d07c      	beq.n	8007e12 <_dtoa_r+0x1fa>
 8007d18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d1a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007d1e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d22:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007d26:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007d2a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007d2e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007d32:	4b7d      	ldr	r3, [pc, #500]	; (8007f28 <_dtoa_r+0x310>)
 8007d34:	2200      	movs	r2, #0
 8007d36:	4630      	mov	r0, r6
 8007d38:	4639      	mov	r1, r7
 8007d3a:	f7f8 fac5 	bl	80002c8 <__aeabi_dsub>
 8007d3e:	a36e      	add	r3, pc, #440	; (adr r3, 8007ef8 <_dtoa_r+0x2e0>)
 8007d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d44:	f7f8 fc78 	bl	8000638 <__aeabi_dmul>
 8007d48:	a36d      	add	r3, pc, #436	; (adr r3, 8007f00 <_dtoa_r+0x2e8>)
 8007d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d4e:	f7f8 fabd 	bl	80002cc <__adddf3>
 8007d52:	4606      	mov	r6, r0
 8007d54:	4628      	mov	r0, r5
 8007d56:	460f      	mov	r7, r1
 8007d58:	f7f8 fc04 	bl	8000564 <__aeabi_i2d>
 8007d5c:	a36a      	add	r3, pc, #424	; (adr r3, 8007f08 <_dtoa_r+0x2f0>)
 8007d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d62:	f7f8 fc69 	bl	8000638 <__aeabi_dmul>
 8007d66:	4602      	mov	r2, r0
 8007d68:	460b      	mov	r3, r1
 8007d6a:	4630      	mov	r0, r6
 8007d6c:	4639      	mov	r1, r7
 8007d6e:	f7f8 faad 	bl	80002cc <__adddf3>
 8007d72:	4606      	mov	r6, r0
 8007d74:	460f      	mov	r7, r1
 8007d76:	f7f8 ff0f 	bl	8000b98 <__aeabi_d2iz>
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	4682      	mov	sl, r0
 8007d7e:	2300      	movs	r3, #0
 8007d80:	4630      	mov	r0, r6
 8007d82:	4639      	mov	r1, r7
 8007d84:	f7f8 feca 	bl	8000b1c <__aeabi_dcmplt>
 8007d88:	b148      	cbz	r0, 8007d9e <_dtoa_r+0x186>
 8007d8a:	4650      	mov	r0, sl
 8007d8c:	f7f8 fbea 	bl	8000564 <__aeabi_i2d>
 8007d90:	4632      	mov	r2, r6
 8007d92:	463b      	mov	r3, r7
 8007d94:	f7f8 feb8 	bl	8000b08 <__aeabi_dcmpeq>
 8007d98:	b908      	cbnz	r0, 8007d9e <_dtoa_r+0x186>
 8007d9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d9e:	f1ba 0f16 	cmp.w	sl, #22
 8007da2:	d854      	bhi.n	8007e4e <_dtoa_r+0x236>
 8007da4:	4b61      	ldr	r3, [pc, #388]	; (8007f2c <_dtoa_r+0x314>)
 8007da6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007db2:	f7f8 feb3 	bl	8000b1c <__aeabi_dcmplt>
 8007db6:	2800      	cmp	r0, #0
 8007db8:	d04b      	beq.n	8007e52 <_dtoa_r+0x23a>
 8007dba:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	930e      	str	r3, [sp, #56]	; 0x38
 8007dc2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007dc4:	1b5d      	subs	r5, r3, r5
 8007dc6:	1e6b      	subs	r3, r5, #1
 8007dc8:	9304      	str	r3, [sp, #16]
 8007dca:	bf43      	ittte	mi
 8007dcc:	2300      	movmi	r3, #0
 8007dce:	f1c5 0801 	rsbmi	r8, r5, #1
 8007dd2:	9304      	strmi	r3, [sp, #16]
 8007dd4:	f04f 0800 	movpl.w	r8, #0
 8007dd8:	f1ba 0f00 	cmp.w	sl, #0
 8007ddc:	db3b      	blt.n	8007e56 <_dtoa_r+0x23e>
 8007dde:	9b04      	ldr	r3, [sp, #16]
 8007de0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007de4:	4453      	add	r3, sl
 8007de6:	9304      	str	r3, [sp, #16]
 8007de8:	2300      	movs	r3, #0
 8007dea:	9306      	str	r3, [sp, #24]
 8007dec:	9b05      	ldr	r3, [sp, #20]
 8007dee:	2b09      	cmp	r3, #9
 8007df0:	d869      	bhi.n	8007ec6 <_dtoa_r+0x2ae>
 8007df2:	2b05      	cmp	r3, #5
 8007df4:	bfc4      	itt	gt
 8007df6:	3b04      	subgt	r3, #4
 8007df8:	9305      	strgt	r3, [sp, #20]
 8007dfa:	9b05      	ldr	r3, [sp, #20]
 8007dfc:	f1a3 0302 	sub.w	r3, r3, #2
 8007e00:	bfcc      	ite	gt
 8007e02:	2500      	movgt	r5, #0
 8007e04:	2501      	movle	r5, #1
 8007e06:	2b03      	cmp	r3, #3
 8007e08:	d869      	bhi.n	8007ede <_dtoa_r+0x2c6>
 8007e0a:	e8df f003 	tbb	[pc, r3]
 8007e0e:	4e2c      	.short	0x4e2c
 8007e10:	5a4c      	.short	0x5a4c
 8007e12:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007e16:	441d      	add	r5, r3
 8007e18:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007e1c:	2b20      	cmp	r3, #32
 8007e1e:	bfc1      	itttt	gt
 8007e20:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007e24:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007e28:	fa09 f303 	lslgt.w	r3, r9, r3
 8007e2c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007e30:	bfda      	itte	le
 8007e32:	f1c3 0320 	rsble	r3, r3, #32
 8007e36:	fa06 f003 	lslle.w	r0, r6, r3
 8007e3a:	4318      	orrgt	r0, r3
 8007e3c:	f7f8 fb82 	bl	8000544 <__aeabi_ui2d>
 8007e40:	2301      	movs	r3, #1
 8007e42:	4606      	mov	r6, r0
 8007e44:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007e48:	3d01      	subs	r5, #1
 8007e4a:	9310      	str	r3, [sp, #64]	; 0x40
 8007e4c:	e771      	b.n	8007d32 <_dtoa_r+0x11a>
 8007e4e:	2301      	movs	r3, #1
 8007e50:	e7b6      	b.n	8007dc0 <_dtoa_r+0x1a8>
 8007e52:	900e      	str	r0, [sp, #56]	; 0x38
 8007e54:	e7b5      	b.n	8007dc2 <_dtoa_r+0x1aa>
 8007e56:	f1ca 0300 	rsb	r3, sl, #0
 8007e5a:	9306      	str	r3, [sp, #24]
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	eba8 080a 	sub.w	r8, r8, sl
 8007e62:	930d      	str	r3, [sp, #52]	; 0x34
 8007e64:	e7c2      	b.n	8007dec <_dtoa_r+0x1d4>
 8007e66:	2300      	movs	r3, #0
 8007e68:	9308      	str	r3, [sp, #32]
 8007e6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	dc39      	bgt.n	8007ee4 <_dtoa_r+0x2cc>
 8007e70:	f04f 0901 	mov.w	r9, #1
 8007e74:	f8cd 9004 	str.w	r9, [sp, #4]
 8007e78:	464b      	mov	r3, r9
 8007e7a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007e7e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007e80:	2200      	movs	r2, #0
 8007e82:	6042      	str	r2, [r0, #4]
 8007e84:	2204      	movs	r2, #4
 8007e86:	f102 0614 	add.w	r6, r2, #20
 8007e8a:	429e      	cmp	r6, r3
 8007e8c:	6841      	ldr	r1, [r0, #4]
 8007e8e:	d92f      	bls.n	8007ef0 <_dtoa_r+0x2d8>
 8007e90:	4620      	mov	r0, r4
 8007e92:	f001 f849 	bl	8008f28 <_Balloc>
 8007e96:	9000      	str	r0, [sp, #0]
 8007e98:	2800      	cmp	r0, #0
 8007e9a:	d14b      	bne.n	8007f34 <_dtoa_r+0x31c>
 8007e9c:	4b24      	ldr	r3, [pc, #144]	; (8007f30 <_dtoa_r+0x318>)
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007ea4:	e6d1      	b.n	8007c4a <_dtoa_r+0x32>
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	e7de      	b.n	8007e68 <_dtoa_r+0x250>
 8007eaa:	2300      	movs	r3, #0
 8007eac:	9308      	str	r3, [sp, #32]
 8007eae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eb0:	eb0a 0903 	add.w	r9, sl, r3
 8007eb4:	f109 0301 	add.w	r3, r9, #1
 8007eb8:	2b01      	cmp	r3, #1
 8007eba:	9301      	str	r3, [sp, #4]
 8007ebc:	bfb8      	it	lt
 8007ebe:	2301      	movlt	r3, #1
 8007ec0:	e7dd      	b.n	8007e7e <_dtoa_r+0x266>
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	e7f2      	b.n	8007eac <_dtoa_r+0x294>
 8007ec6:	2501      	movs	r5, #1
 8007ec8:	2300      	movs	r3, #0
 8007eca:	9305      	str	r3, [sp, #20]
 8007ecc:	9508      	str	r5, [sp, #32]
 8007ece:	f04f 39ff 	mov.w	r9, #4294967295
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	f8cd 9004 	str.w	r9, [sp, #4]
 8007ed8:	2312      	movs	r3, #18
 8007eda:	9209      	str	r2, [sp, #36]	; 0x24
 8007edc:	e7cf      	b.n	8007e7e <_dtoa_r+0x266>
 8007ede:	2301      	movs	r3, #1
 8007ee0:	9308      	str	r3, [sp, #32]
 8007ee2:	e7f4      	b.n	8007ece <_dtoa_r+0x2b6>
 8007ee4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007ee8:	f8cd 9004 	str.w	r9, [sp, #4]
 8007eec:	464b      	mov	r3, r9
 8007eee:	e7c6      	b.n	8007e7e <_dtoa_r+0x266>
 8007ef0:	3101      	adds	r1, #1
 8007ef2:	6041      	str	r1, [r0, #4]
 8007ef4:	0052      	lsls	r2, r2, #1
 8007ef6:	e7c6      	b.n	8007e86 <_dtoa_r+0x26e>
 8007ef8:	636f4361 	.word	0x636f4361
 8007efc:	3fd287a7 	.word	0x3fd287a7
 8007f00:	8b60c8b3 	.word	0x8b60c8b3
 8007f04:	3fc68a28 	.word	0x3fc68a28
 8007f08:	509f79fb 	.word	0x509f79fb
 8007f0c:	3fd34413 	.word	0x3fd34413
 8007f10:	0800aa7e 	.word	0x0800aa7e
 8007f14:	0800aa95 	.word	0x0800aa95
 8007f18:	7ff00000 	.word	0x7ff00000
 8007f1c:	0800aa7a 	.word	0x0800aa7a
 8007f20:	0800aa71 	.word	0x0800aa71
 8007f24:	0800a8f5 	.word	0x0800a8f5
 8007f28:	3ff80000 	.word	0x3ff80000
 8007f2c:	0800ac10 	.word	0x0800ac10
 8007f30:	0800aaf4 	.word	0x0800aaf4
 8007f34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f36:	9a00      	ldr	r2, [sp, #0]
 8007f38:	601a      	str	r2, [r3, #0]
 8007f3a:	9b01      	ldr	r3, [sp, #4]
 8007f3c:	2b0e      	cmp	r3, #14
 8007f3e:	f200 80ad 	bhi.w	800809c <_dtoa_r+0x484>
 8007f42:	2d00      	cmp	r5, #0
 8007f44:	f000 80aa 	beq.w	800809c <_dtoa_r+0x484>
 8007f48:	f1ba 0f00 	cmp.w	sl, #0
 8007f4c:	dd36      	ble.n	8007fbc <_dtoa_r+0x3a4>
 8007f4e:	4ac3      	ldr	r2, [pc, #780]	; (800825c <_dtoa_r+0x644>)
 8007f50:	f00a 030f 	and.w	r3, sl, #15
 8007f54:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007f58:	ed93 7b00 	vldr	d7, [r3]
 8007f5c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007f60:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007f64:	eeb0 8a47 	vmov.f32	s16, s14
 8007f68:	eef0 8a67 	vmov.f32	s17, s15
 8007f6c:	d016      	beq.n	8007f9c <_dtoa_r+0x384>
 8007f6e:	4bbc      	ldr	r3, [pc, #752]	; (8008260 <_dtoa_r+0x648>)
 8007f70:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007f74:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007f78:	f7f8 fc88 	bl	800088c <__aeabi_ddiv>
 8007f7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f80:	f007 070f 	and.w	r7, r7, #15
 8007f84:	2503      	movs	r5, #3
 8007f86:	4eb6      	ldr	r6, [pc, #728]	; (8008260 <_dtoa_r+0x648>)
 8007f88:	b957      	cbnz	r7, 8007fa0 <_dtoa_r+0x388>
 8007f8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f8e:	ec53 2b18 	vmov	r2, r3, d8
 8007f92:	f7f8 fc7b 	bl	800088c <__aeabi_ddiv>
 8007f96:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f9a:	e029      	b.n	8007ff0 <_dtoa_r+0x3d8>
 8007f9c:	2502      	movs	r5, #2
 8007f9e:	e7f2      	b.n	8007f86 <_dtoa_r+0x36e>
 8007fa0:	07f9      	lsls	r1, r7, #31
 8007fa2:	d508      	bpl.n	8007fb6 <_dtoa_r+0x39e>
 8007fa4:	ec51 0b18 	vmov	r0, r1, d8
 8007fa8:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007fac:	f7f8 fb44 	bl	8000638 <__aeabi_dmul>
 8007fb0:	ec41 0b18 	vmov	d8, r0, r1
 8007fb4:	3501      	adds	r5, #1
 8007fb6:	107f      	asrs	r7, r7, #1
 8007fb8:	3608      	adds	r6, #8
 8007fba:	e7e5      	b.n	8007f88 <_dtoa_r+0x370>
 8007fbc:	f000 80a6 	beq.w	800810c <_dtoa_r+0x4f4>
 8007fc0:	f1ca 0600 	rsb	r6, sl, #0
 8007fc4:	4ba5      	ldr	r3, [pc, #660]	; (800825c <_dtoa_r+0x644>)
 8007fc6:	4fa6      	ldr	r7, [pc, #664]	; (8008260 <_dtoa_r+0x648>)
 8007fc8:	f006 020f 	and.w	r2, r6, #15
 8007fcc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fd4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007fd8:	f7f8 fb2e 	bl	8000638 <__aeabi_dmul>
 8007fdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007fe0:	1136      	asrs	r6, r6, #4
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	2502      	movs	r5, #2
 8007fe6:	2e00      	cmp	r6, #0
 8007fe8:	f040 8085 	bne.w	80080f6 <_dtoa_r+0x4de>
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d1d2      	bne.n	8007f96 <_dtoa_r+0x37e>
 8007ff0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	f000 808c 	beq.w	8008110 <_dtoa_r+0x4f8>
 8007ff8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007ffc:	4b99      	ldr	r3, [pc, #612]	; (8008264 <_dtoa_r+0x64c>)
 8007ffe:	2200      	movs	r2, #0
 8008000:	4630      	mov	r0, r6
 8008002:	4639      	mov	r1, r7
 8008004:	f7f8 fd8a 	bl	8000b1c <__aeabi_dcmplt>
 8008008:	2800      	cmp	r0, #0
 800800a:	f000 8081 	beq.w	8008110 <_dtoa_r+0x4f8>
 800800e:	9b01      	ldr	r3, [sp, #4]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d07d      	beq.n	8008110 <_dtoa_r+0x4f8>
 8008014:	f1b9 0f00 	cmp.w	r9, #0
 8008018:	dd3c      	ble.n	8008094 <_dtoa_r+0x47c>
 800801a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800801e:	9307      	str	r3, [sp, #28]
 8008020:	2200      	movs	r2, #0
 8008022:	4b91      	ldr	r3, [pc, #580]	; (8008268 <_dtoa_r+0x650>)
 8008024:	4630      	mov	r0, r6
 8008026:	4639      	mov	r1, r7
 8008028:	f7f8 fb06 	bl	8000638 <__aeabi_dmul>
 800802c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008030:	3501      	adds	r5, #1
 8008032:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8008036:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800803a:	4628      	mov	r0, r5
 800803c:	f7f8 fa92 	bl	8000564 <__aeabi_i2d>
 8008040:	4632      	mov	r2, r6
 8008042:	463b      	mov	r3, r7
 8008044:	f7f8 faf8 	bl	8000638 <__aeabi_dmul>
 8008048:	4b88      	ldr	r3, [pc, #544]	; (800826c <_dtoa_r+0x654>)
 800804a:	2200      	movs	r2, #0
 800804c:	f7f8 f93e 	bl	80002cc <__adddf3>
 8008050:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008054:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008058:	9303      	str	r3, [sp, #12]
 800805a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800805c:	2b00      	cmp	r3, #0
 800805e:	d15c      	bne.n	800811a <_dtoa_r+0x502>
 8008060:	4b83      	ldr	r3, [pc, #524]	; (8008270 <_dtoa_r+0x658>)
 8008062:	2200      	movs	r2, #0
 8008064:	4630      	mov	r0, r6
 8008066:	4639      	mov	r1, r7
 8008068:	f7f8 f92e 	bl	80002c8 <__aeabi_dsub>
 800806c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008070:	4606      	mov	r6, r0
 8008072:	460f      	mov	r7, r1
 8008074:	f7f8 fd70 	bl	8000b58 <__aeabi_dcmpgt>
 8008078:	2800      	cmp	r0, #0
 800807a:	f040 8296 	bne.w	80085aa <_dtoa_r+0x992>
 800807e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008082:	4630      	mov	r0, r6
 8008084:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008088:	4639      	mov	r1, r7
 800808a:	f7f8 fd47 	bl	8000b1c <__aeabi_dcmplt>
 800808e:	2800      	cmp	r0, #0
 8008090:	f040 8288 	bne.w	80085a4 <_dtoa_r+0x98c>
 8008094:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008098:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800809c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800809e:	2b00      	cmp	r3, #0
 80080a0:	f2c0 8158 	blt.w	8008354 <_dtoa_r+0x73c>
 80080a4:	f1ba 0f0e 	cmp.w	sl, #14
 80080a8:	f300 8154 	bgt.w	8008354 <_dtoa_r+0x73c>
 80080ac:	4b6b      	ldr	r3, [pc, #428]	; (800825c <_dtoa_r+0x644>)
 80080ae:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80080b2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80080b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	f280 80e3 	bge.w	8008284 <_dtoa_r+0x66c>
 80080be:	9b01      	ldr	r3, [sp, #4]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	f300 80df 	bgt.w	8008284 <_dtoa_r+0x66c>
 80080c6:	f040 826d 	bne.w	80085a4 <_dtoa_r+0x98c>
 80080ca:	4b69      	ldr	r3, [pc, #420]	; (8008270 <_dtoa_r+0x658>)
 80080cc:	2200      	movs	r2, #0
 80080ce:	4640      	mov	r0, r8
 80080d0:	4649      	mov	r1, r9
 80080d2:	f7f8 fab1 	bl	8000638 <__aeabi_dmul>
 80080d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80080da:	f7f8 fd33 	bl	8000b44 <__aeabi_dcmpge>
 80080de:	9e01      	ldr	r6, [sp, #4]
 80080e0:	4637      	mov	r7, r6
 80080e2:	2800      	cmp	r0, #0
 80080e4:	f040 8243 	bne.w	800856e <_dtoa_r+0x956>
 80080e8:	9d00      	ldr	r5, [sp, #0]
 80080ea:	2331      	movs	r3, #49	; 0x31
 80080ec:	f805 3b01 	strb.w	r3, [r5], #1
 80080f0:	f10a 0a01 	add.w	sl, sl, #1
 80080f4:	e23f      	b.n	8008576 <_dtoa_r+0x95e>
 80080f6:	07f2      	lsls	r2, r6, #31
 80080f8:	d505      	bpl.n	8008106 <_dtoa_r+0x4ee>
 80080fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080fe:	f7f8 fa9b 	bl	8000638 <__aeabi_dmul>
 8008102:	3501      	adds	r5, #1
 8008104:	2301      	movs	r3, #1
 8008106:	1076      	asrs	r6, r6, #1
 8008108:	3708      	adds	r7, #8
 800810a:	e76c      	b.n	8007fe6 <_dtoa_r+0x3ce>
 800810c:	2502      	movs	r5, #2
 800810e:	e76f      	b.n	8007ff0 <_dtoa_r+0x3d8>
 8008110:	9b01      	ldr	r3, [sp, #4]
 8008112:	f8cd a01c 	str.w	sl, [sp, #28]
 8008116:	930c      	str	r3, [sp, #48]	; 0x30
 8008118:	e78d      	b.n	8008036 <_dtoa_r+0x41e>
 800811a:	9900      	ldr	r1, [sp, #0]
 800811c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800811e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008120:	4b4e      	ldr	r3, [pc, #312]	; (800825c <_dtoa_r+0x644>)
 8008122:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008126:	4401      	add	r1, r0
 8008128:	9102      	str	r1, [sp, #8]
 800812a:	9908      	ldr	r1, [sp, #32]
 800812c:	eeb0 8a47 	vmov.f32	s16, s14
 8008130:	eef0 8a67 	vmov.f32	s17, s15
 8008134:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008138:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800813c:	2900      	cmp	r1, #0
 800813e:	d045      	beq.n	80081cc <_dtoa_r+0x5b4>
 8008140:	494c      	ldr	r1, [pc, #304]	; (8008274 <_dtoa_r+0x65c>)
 8008142:	2000      	movs	r0, #0
 8008144:	f7f8 fba2 	bl	800088c <__aeabi_ddiv>
 8008148:	ec53 2b18 	vmov	r2, r3, d8
 800814c:	f7f8 f8bc 	bl	80002c8 <__aeabi_dsub>
 8008150:	9d00      	ldr	r5, [sp, #0]
 8008152:	ec41 0b18 	vmov	d8, r0, r1
 8008156:	4639      	mov	r1, r7
 8008158:	4630      	mov	r0, r6
 800815a:	f7f8 fd1d 	bl	8000b98 <__aeabi_d2iz>
 800815e:	900c      	str	r0, [sp, #48]	; 0x30
 8008160:	f7f8 fa00 	bl	8000564 <__aeabi_i2d>
 8008164:	4602      	mov	r2, r0
 8008166:	460b      	mov	r3, r1
 8008168:	4630      	mov	r0, r6
 800816a:	4639      	mov	r1, r7
 800816c:	f7f8 f8ac 	bl	80002c8 <__aeabi_dsub>
 8008170:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008172:	3330      	adds	r3, #48	; 0x30
 8008174:	f805 3b01 	strb.w	r3, [r5], #1
 8008178:	ec53 2b18 	vmov	r2, r3, d8
 800817c:	4606      	mov	r6, r0
 800817e:	460f      	mov	r7, r1
 8008180:	f7f8 fccc 	bl	8000b1c <__aeabi_dcmplt>
 8008184:	2800      	cmp	r0, #0
 8008186:	d165      	bne.n	8008254 <_dtoa_r+0x63c>
 8008188:	4632      	mov	r2, r6
 800818a:	463b      	mov	r3, r7
 800818c:	4935      	ldr	r1, [pc, #212]	; (8008264 <_dtoa_r+0x64c>)
 800818e:	2000      	movs	r0, #0
 8008190:	f7f8 f89a 	bl	80002c8 <__aeabi_dsub>
 8008194:	ec53 2b18 	vmov	r2, r3, d8
 8008198:	f7f8 fcc0 	bl	8000b1c <__aeabi_dcmplt>
 800819c:	2800      	cmp	r0, #0
 800819e:	f040 80b9 	bne.w	8008314 <_dtoa_r+0x6fc>
 80081a2:	9b02      	ldr	r3, [sp, #8]
 80081a4:	429d      	cmp	r5, r3
 80081a6:	f43f af75 	beq.w	8008094 <_dtoa_r+0x47c>
 80081aa:	4b2f      	ldr	r3, [pc, #188]	; (8008268 <_dtoa_r+0x650>)
 80081ac:	ec51 0b18 	vmov	r0, r1, d8
 80081b0:	2200      	movs	r2, #0
 80081b2:	f7f8 fa41 	bl	8000638 <__aeabi_dmul>
 80081b6:	4b2c      	ldr	r3, [pc, #176]	; (8008268 <_dtoa_r+0x650>)
 80081b8:	ec41 0b18 	vmov	d8, r0, r1
 80081bc:	2200      	movs	r2, #0
 80081be:	4630      	mov	r0, r6
 80081c0:	4639      	mov	r1, r7
 80081c2:	f7f8 fa39 	bl	8000638 <__aeabi_dmul>
 80081c6:	4606      	mov	r6, r0
 80081c8:	460f      	mov	r7, r1
 80081ca:	e7c4      	b.n	8008156 <_dtoa_r+0x53e>
 80081cc:	ec51 0b17 	vmov	r0, r1, d7
 80081d0:	f7f8 fa32 	bl	8000638 <__aeabi_dmul>
 80081d4:	9b02      	ldr	r3, [sp, #8]
 80081d6:	9d00      	ldr	r5, [sp, #0]
 80081d8:	930c      	str	r3, [sp, #48]	; 0x30
 80081da:	ec41 0b18 	vmov	d8, r0, r1
 80081de:	4639      	mov	r1, r7
 80081e0:	4630      	mov	r0, r6
 80081e2:	f7f8 fcd9 	bl	8000b98 <__aeabi_d2iz>
 80081e6:	9011      	str	r0, [sp, #68]	; 0x44
 80081e8:	f7f8 f9bc 	bl	8000564 <__aeabi_i2d>
 80081ec:	4602      	mov	r2, r0
 80081ee:	460b      	mov	r3, r1
 80081f0:	4630      	mov	r0, r6
 80081f2:	4639      	mov	r1, r7
 80081f4:	f7f8 f868 	bl	80002c8 <__aeabi_dsub>
 80081f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80081fa:	3330      	adds	r3, #48	; 0x30
 80081fc:	f805 3b01 	strb.w	r3, [r5], #1
 8008200:	9b02      	ldr	r3, [sp, #8]
 8008202:	429d      	cmp	r5, r3
 8008204:	4606      	mov	r6, r0
 8008206:	460f      	mov	r7, r1
 8008208:	f04f 0200 	mov.w	r2, #0
 800820c:	d134      	bne.n	8008278 <_dtoa_r+0x660>
 800820e:	4b19      	ldr	r3, [pc, #100]	; (8008274 <_dtoa_r+0x65c>)
 8008210:	ec51 0b18 	vmov	r0, r1, d8
 8008214:	f7f8 f85a 	bl	80002cc <__adddf3>
 8008218:	4602      	mov	r2, r0
 800821a:	460b      	mov	r3, r1
 800821c:	4630      	mov	r0, r6
 800821e:	4639      	mov	r1, r7
 8008220:	f7f8 fc9a 	bl	8000b58 <__aeabi_dcmpgt>
 8008224:	2800      	cmp	r0, #0
 8008226:	d175      	bne.n	8008314 <_dtoa_r+0x6fc>
 8008228:	ec53 2b18 	vmov	r2, r3, d8
 800822c:	4911      	ldr	r1, [pc, #68]	; (8008274 <_dtoa_r+0x65c>)
 800822e:	2000      	movs	r0, #0
 8008230:	f7f8 f84a 	bl	80002c8 <__aeabi_dsub>
 8008234:	4602      	mov	r2, r0
 8008236:	460b      	mov	r3, r1
 8008238:	4630      	mov	r0, r6
 800823a:	4639      	mov	r1, r7
 800823c:	f7f8 fc6e 	bl	8000b1c <__aeabi_dcmplt>
 8008240:	2800      	cmp	r0, #0
 8008242:	f43f af27 	beq.w	8008094 <_dtoa_r+0x47c>
 8008246:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008248:	1e6b      	subs	r3, r5, #1
 800824a:	930c      	str	r3, [sp, #48]	; 0x30
 800824c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008250:	2b30      	cmp	r3, #48	; 0x30
 8008252:	d0f8      	beq.n	8008246 <_dtoa_r+0x62e>
 8008254:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008258:	e04a      	b.n	80082f0 <_dtoa_r+0x6d8>
 800825a:	bf00      	nop
 800825c:	0800ac10 	.word	0x0800ac10
 8008260:	0800abe8 	.word	0x0800abe8
 8008264:	3ff00000 	.word	0x3ff00000
 8008268:	40240000 	.word	0x40240000
 800826c:	401c0000 	.word	0x401c0000
 8008270:	40140000 	.word	0x40140000
 8008274:	3fe00000 	.word	0x3fe00000
 8008278:	4baf      	ldr	r3, [pc, #700]	; (8008538 <_dtoa_r+0x920>)
 800827a:	f7f8 f9dd 	bl	8000638 <__aeabi_dmul>
 800827e:	4606      	mov	r6, r0
 8008280:	460f      	mov	r7, r1
 8008282:	e7ac      	b.n	80081de <_dtoa_r+0x5c6>
 8008284:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008288:	9d00      	ldr	r5, [sp, #0]
 800828a:	4642      	mov	r2, r8
 800828c:	464b      	mov	r3, r9
 800828e:	4630      	mov	r0, r6
 8008290:	4639      	mov	r1, r7
 8008292:	f7f8 fafb 	bl	800088c <__aeabi_ddiv>
 8008296:	f7f8 fc7f 	bl	8000b98 <__aeabi_d2iz>
 800829a:	9002      	str	r0, [sp, #8]
 800829c:	f7f8 f962 	bl	8000564 <__aeabi_i2d>
 80082a0:	4642      	mov	r2, r8
 80082a2:	464b      	mov	r3, r9
 80082a4:	f7f8 f9c8 	bl	8000638 <__aeabi_dmul>
 80082a8:	4602      	mov	r2, r0
 80082aa:	460b      	mov	r3, r1
 80082ac:	4630      	mov	r0, r6
 80082ae:	4639      	mov	r1, r7
 80082b0:	f7f8 f80a 	bl	80002c8 <__aeabi_dsub>
 80082b4:	9e02      	ldr	r6, [sp, #8]
 80082b6:	9f01      	ldr	r7, [sp, #4]
 80082b8:	3630      	adds	r6, #48	; 0x30
 80082ba:	f805 6b01 	strb.w	r6, [r5], #1
 80082be:	9e00      	ldr	r6, [sp, #0]
 80082c0:	1bae      	subs	r6, r5, r6
 80082c2:	42b7      	cmp	r7, r6
 80082c4:	4602      	mov	r2, r0
 80082c6:	460b      	mov	r3, r1
 80082c8:	d137      	bne.n	800833a <_dtoa_r+0x722>
 80082ca:	f7f7 ffff 	bl	80002cc <__adddf3>
 80082ce:	4642      	mov	r2, r8
 80082d0:	464b      	mov	r3, r9
 80082d2:	4606      	mov	r6, r0
 80082d4:	460f      	mov	r7, r1
 80082d6:	f7f8 fc3f 	bl	8000b58 <__aeabi_dcmpgt>
 80082da:	b9c8      	cbnz	r0, 8008310 <_dtoa_r+0x6f8>
 80082dc:	4642      	mov	r2, r8
 80082de:	464b      	mov	r3, r9
 80082e0:	4630      	mov	r0, r6
 80082e2:	4639      	mov	r1, r7
 80082e4:	f7f8 fc10 	bl	8000b08 <__aeabi_dcmpeq>
 80082e8:	b110      	cbz	r0, 80082f0 <_dtoa_r+0x6d8>
 80082ea:	9b02      	ldr	r3, [sp, #8]
 80082ec:	07d9      	lsls	r1, r3, #31
 80082ee:	d40f      	bmi.n	8008310 <_dtoa_r+0x6f8>
 80082f0:	4620      	mov	r0, r4
 80082f2:	4659      	mov	r1, fp
 80082f4:	f000 fe58 	bl	8008fa8 <_Bfree>
 80082f8:	2300      	movs	r3, #0
 80082fa:	702b      	strb	r3, [r5, #0]
 80082fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80082fe:	f10a 0001 	add.w	r0, sl, #1
 8008302:	6018      	str	r0, [r3, #0]
 8008304:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008306:	2b00      	cmp	r3, #0
 8008308:	f43f acd8 	beq.w	8007cbc <_dtoa_r+0xa4>
 800830c:	601d      	str	r5, [r3, #0]
 800830e:	e4d5      	b.n	8007cbc <_dtoa_r+0xa4>
 8008310:	f8cd a01c 	str.w	sl, [sp, #28]
 8008314:	462b      	mov	r3, r5
 8008316:	461d      	mov	r5, r3
 8008318:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800831c:	2a39      	cmp	r2, #57	; 0x39
 800831e:	d108      	bne.n	8008332 <_dtoa_r+0x71a>
 8008320:	9a00      	ldr	r2, [sp, #0]
 8008322:	429a      	cmp	r2, r3
 8008324:	d1f7      	bne.n	8008316 <_dtoa_r+0x6fe>
 8008326:	9a07      	ldr	r2, [sp, #28]
 8008328:	9900      	ldr	r1, [sp, #0]
 800832a:	3201      	adds	r2, #1
 800832c:	9207      	str	r2, [sp, #28]
 800832e:	2230      	movs	r2, #48	; 0x30
 8008330:	700a      	strb	r2, [r1, #0]
 8008332:	781a      	ldrb	r2, [r3, #0]
 8008334:	3201      	adds	r2, #1
 8008336:	701a      	strb	r2, [r3, #0]
 8008338:	e78c      	b.n	8008254 <_dtoa_r+0x63c>
 800833a:	4b7f      	ldr	r3, [pc, #508]	; (8008538 <_dtoa_r+0x920>)
 800833c:	2200      	movs	r2, #0
 800833e:	f7f8 f97b 	bl	8000638 <__aeabi_dmul>
 8008342:	2200      	movs	r2, #0
 8008344:	2300      	movs	r3, #0
 8008346:	4606      	mov	r6, r0
 8008348:	460f      	mov	r7, r1
 800834a:	f7f8 fbdd 	bl	8000b08 <__aeabi_dcmpeq>
 800834e:	2800      	cmp	r0, #0
 8008350:	d09b      	beq.n	800828a <_dtoa_r+0x672>
 8008352:	e7cd      	b.n	80082f0 <_dtoa_r+0x6d8>
 8008354:	9a08      	ldr	r2, [sp, #32]
 8008356:	2a00      	cmp	r2, #0
 8008358:	f000 80c4 	beq.w	80084e4 <_dtoa_r+0x8cc>
 800835c:	9a05      	ldr	r2, [sp, #20]
 800835e:	2a01      	cmp	r2, #1
 8008360:	f300 80a8 	bgt.w	80084b4 <_dtoa_r+0x89c>
 8008364:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008366:	2a00      	cmp	r2, #0
 8008368:	f000 80a0 	beq.w	80084ac <_dtoa_r+0x894>
 800836c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008370:	9e06      	ldr	r6, [sp, #24]
 8008372:	4645      	mov	r5, r8
 8008374:	9a04      	ldr	r2, [sp, #16]
 8008376:	2101      	movs	r1, #1
 8008378:	441a      	add	r2, r3
 800837a:	4620      	mov	r0, r4
 800837c:	4498      	add	r8, r3
 800837e:	9204      	str	r2, [sp, #16]
 8008380:	f000 ff18 	bl	80091b4 <__i2b>
 8008384:	4607      	mov	r7, r0
 8008386:	2d00      	cmp	r5, #0
 8008388:	dd0b      	ble.n	80083a2 <_dtoa_r+0x78a>
 800838a:	9b04      	ldr	r3, [sp, #16]
 800838c:	2b00      	cmp	r3, #0
 800838e:	dd08      	ble.n	80083a2 <_dtoa_r+0x78a>
 8008390:	42ab      	cmp	r3, r5
 8008392:	9a04      	ldr	r2, [sp, #16]
 8008394:	bfa8      	it	ge
 8008396:	462b      	movge	r3, r5
 8008398:	eba8 0803 	sub.w	r8, r8, r3
 800839c:	1aed      	subs	r5, r5, r3
 800839e:	1ad3      	subs	r3, r2, r3
 80083a0:	9304      	str	r3, [sp, #16]
 80083a2:	9b06      	ldr	r3, [sp, #24]
 80083a4:	b1fb      	cbz	r3, 80083e6 <_dtoa_r+0x7ce>
 80083a6:	9b08      	ldr	r3, [sp, #32]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	f000 809f 	beq.w	80084ec <_dtoa_r+0x8d4>
 80083ae:	2e00      	cmp	r6, #0
 80083b0:	dd11      	ble.n	80083d6 <_dtoa_r+0x7be>
 80083b2:	4639      	mov	r1, r7
 80083b4:	4632      	mov	r2, r6
 80083b6:	4620      	mov	r0, r4
 80083b8:	f000 ffb8 	bl	800932c <__pow5mult>
 80083bc:	465a      	mov	r2, fp
 80083be:	4601      	mov	r1, r0
 80083c0:	4607      	mov	r7, r0
 80083c2:	4620      	mov	r0, r4
 80083c4:	f000 ff0c 	bl	80091e0 <__multiply>
 80083c8:	4659      	mov	r1, fp
 80083ca:	9007      	str	r0, [sp, #28]
 80083cc:	4620      	mov	r0, r4
 80083ce:	f000 fdeb 	bl	8008fa8 <_Bfree>
 80083d2:	9b07      	ldr	r3, [sp, #28]
 80083d4:	469b      	mov	fp, r3
 80083d6:	9b06      	ldr	r3, [sp, #24]
 80083d8:	1b9a      	subs	r2, r3, r6
 80083da:	d004      	beq.n	80083e6 <_dtoa_r+0x7ce>
 80083dc:	4659      	mov	r1, fp
 80083de:	4620      	mov	r0, r4
 80083e0:	f000 ffa4 	bl	800932c <__pow5mult>
 80083e4:	4683      	mov	fp, r0
 80083e6:	2101      	movs	r1, #1
 80083e8:	4620      	mov	r0, r4
 80083ea:	f000 fee3 	bl	80091b4 <__i2b>
 80083ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	4606      	mov	r6, r0
 80083f4:	dd7c      	ble.n	80084f0 <_dtoa_r+0x8d8>
 80083f6:	461a      	mov	r2, r3
 80083f8:	4601      	mov	r1, r0
 80083fa:	4620      	mov	r0, r4
 80083fc:	f000 ff96 	bl	800932c <__pow5mult>
 8008400:	9b05      	ldr	r3, [sp, #20]
 8008402:	2b01      	cmp	r3, #1
 8008404:	4606      	mov	r6, r0
 8008406:	dd76      	ble.n	80084f6 <_dtoa_r+0x8de>
 8008408:	2300      	movs	r3, #0
 800840a:	9306      	str	r3, [sp, #24]
 800840c:	6933      	ldr	r3, [r6, #16]
 800840e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008412:	6918      	ldr	r0, [r3, #16]
 8008414:	f000 fe7e 	bl	8009114 <__hi0bits>
 8008418:	f1c0 0020 	rsb	r0, r0, #32
 800841c:	9b04      	ldr	r3, [sp, #16]
 800841e:	4418      	add	r0, r3
 8008420:	f010 001f 	ands.w	r0, r0, #31
 8008424:	f000 8086 	beq.w	8008534 <_dtoa_r+0x91c>
 8008428:	f1c0 0320 	rsb	r3, r0, #32
 800842c:	2b04      	cmp	r3, #4
 800842e:	dd7f      	ble.n	8008530 <_dtoa_r+0x918>
 8008430:	f1c0 001c 	rsb	r0, r0, #28
 8008434:	9b04      	ldr	r3, [sp, #16]
 8008436:	4403      	add	r3, r0
 8008438:	4480      	add	r8, r0
 800843a:	4405      	add	r5, r0
 800843c:	9304      	str	r3, [sp, #16]
 800843e:	f1b8 0f00 	cmp.w	r8, #0
 8008442:	dd05      	ble.n	8008450 <_dtoa_r+0x838>
 8008444:	4659      	mov	r1, fp
 8008446:	4642      	mov	r2, r8
 8008448:	4620      	mov	r0, r4
 800844a:	f000 ffc9 	bl	80093e0 <__lshift>
 800844e:	4683      	mov	fp, r0
 8008450:	9b04      	ldr	r3, [sp, #16]
 8008452:	2b00      	cmp	r3, #0
 8008454:	dd05      	ble.n	8008462 <_dtoa_r+0x84a>
 8008456:	4631      	mov	r1, r6
 8008458:	461a      	mov	r2, r3
 800845a:	4620      	mov	r0, r4
 800845c:	f000 ffc0 	bl	80093e0 <__lshift>
 8008460:	4606      	mov	r6, r0
 8008462:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008464:	2b00      	cmp	r3, #0
 8008466:	d069      	beq.n	800853c <_dtoa_r+0x924>
 8008468:	4631      	mov	r1, r6
 800846a:	4658      	mov	r0, fp
 800846c:	f001 f824 	bl	80094b8 <__mcmp>
 8008470:	2800      	cmp	r0, #0
 8008472:	da63      	bge.n	800853c <_dtoa_r+0x924>
 8008474:	2300      	movs	r3, #0
 8008476:	4659      	mov	r1, fp
 8008478:	220a      	movs	r2, #10
 800847a:	4620      	mov	r0, r4
 800847c:	f000 fdb6 	bl	8008fec <__multadd>
 8008480:	9b08      	ldr	r3, [sp, #32]
 8008482:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008486:	4683      	mov	fp, r0
 8008488:	2b00      	cmp	r3, #0
 800848a:	f000 818f 	beq.w	80087ac <_dtoa_r+0xb94>
 800848e:	4639      	mov	r1, r7
 8008490:	2300      	movs	r3, #0
 8008492:	220a      	movs	r2, #10
 8008494:	4620      	mov	r0, r4
 8008496:	f000 fda9 	bl	8008fec <__multadd>
 800849a:	f1b9 0f00 	cmp.w	r9, #0
 800849e:	4607      	mov	r7, r0
 80084a0:	f300 808e 	bgt.w	80085c0 <_dtoa_r+0x9a8>
 80084a4:	9b05      	ldr	r3, [sp, #20]
 80084a6:	2b02      	cmp	r3, #2
 80084a8:	dc50      	bgt.n	800854c <_dtoa_r+0x934>
 80084aa:	e089      	b.n	80085c0 <_dtoa_r+0x9a8>
 80084ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80084ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80084b2:	e75d      	b.n	8008370 <_dtoa_r+0x758>
 80084b4:	9b01      	ldr	r3, [sp, #4]
 80084b6:	1e5e      	subs	r6, r3, #1
 80084b8:	9b06      	ldr	r3, [sp, #24]
 80084ba:	42b3      	cmp	r3, r6
 80084bc:	bfbf      	itttt	lt
 80084be:	9b06      	ldrlt	r3, [sp, #24]
 80084c0:	9606      	strlt	r6, [sp, #24]
 80084c2:	1af2      	sublt	r2, r6, r3
 80084c4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80084c6:	bfb6      	itet	lt
 80084c8:	189b      	addlt	r3, r3, r2
 80084ca:	1b9e      	subge	r6, r3, r6
 80084cc:	930d      	strlt	r3, [sp, #52]	; 0x34
 80084ce:	9b01      	ldr	r3, [sp, #4]
 80084d0:	bfb8      	it	lt
 80084d2:	2600      	movlt	r6, #0
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	bfb5      	itete	lt
 80084d8:	eba8 0503 	sublt.w	r5, r8, r3
 80084dc:	9b01      	ldrge	r3, [sp, #4]
 80084de:	2300      	movlt	r3, #0
 80084e0:	4645      	movge	r5, r8
 80084e2:	e747      	b.n	8008374 <_dtoa_r+0x75c>
 80084e4:	9e06      	ldr	r6, [sp, #24]
 80084e6:	9f08      	ldr	r7, [sp, #32]
 80084e8:	4645      	mov	r5, r8
 80084ea:	e74c      	b.n	8008386 <_dtoa_r+0x76e>
 80084ec:	9a06      	ldr	r2, [sp, #24]
 80084ee:	e775      	b.n	80083dc <_dtoa_r+0x7c4>
 80084f0:	9b05      	ldr	r3, [sp, #20]
 80084f2:	2b01      	cmp	r3, #1
 80084f4:	dc18      	bgt.n	8008528 <_dtoa_r+0x910>
 80084f6:	9b02      	ldr	r3, [sp, #8]
 80084f8:	b9b3      	cbnz	r3, 8008528 <_dtoa_r+0x910>
 80084fa:	9b03      	ldr	r3, [sp, #12]
 80084fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008500:	b9a3      	cbnz	r3, 800852c <_dtoa_r+0x914>
 8008502:	9b03      	ldr	r3, [sp, #12]
 8008504:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008508:	0d1b      	lsrs	r3, r3, #20
 800850a:	051b      	lsls	r3, r3, #20
 800850c:	b12b      	cbz	r3, 800851a <_dtoa_r+0x902>
 800850e:	9b04      	ldr	r3, [sp, #16]
 8008510:	3301      	adds	r3, #1
 8008512:	9304      	str	r3, [sp, #16]
 8008514:	f108 0801 	add.w	r8, r8, #1
 8008518:	2301      	movs	r3, #1
 800851a:	9306      	str	r3, [sp, #24]
 800851c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800851e:	2b00      	cmp	r3, #0
 8008520:	f47f af74 	bne.w	800840c <_dtoa_r+0x7f4>
 8008524:	2001      	movs	r0, #1
 8008526:	e779      	b.n	800841c <_dtoa_r+0x804>
 8008528:	2300      	movs	r3, #0
 800852a:	e7f6      	b.n	800851a <_dtoa_r+0x902>
 800852c:	9b02      	ldr	r3, [sp, #8]
 800852e:	e7f4      	b.n	800851a <_dtoa_r+0x902>
 8008530:	d085      	beq.n	800843e <_dtoa_r+0x826>
 8008532:	4618      	mov	r0, r3
 8008534:	301c      	adds	r0, #28
 8008536:	e77d      	b.n	8008434 <_dtoa_r+0x81c>
 8008538:	40240000 	.word	0x40240000
 800853c:	9b01      	ldr	r3, [sp, #4]
 800853e:	2b00      	cmp	r3, #0
 8008540:	dc38      	bgt.n	80085b4 <_dtoa_r+0x99c>
 8008542:	9b05      	ldr	r3, [sp, #20]
 8008544:	2b02      	cmp	r3, #2
 8008546:	dd35      	ble.n	80085b4 <_dtoa_r+0x99c>
 8008548:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800854c:	f1b9 0f00 	cmp.w	r9, #0
 8008550:	d10d      	bne.n	800856e <_dtoa_r+0x956>
 8008552:	4631      	mov	r1, r6
 8008554:	464b      	mov	r3, r9
 8008556:	2205      	movs	r2, #5
 8008558:	4620      	mov	r0, r4
 800855a:	f000 fd47 	bl	8008fec <__multadd>
 800855e:	4601      	mov	r1, r0
 8008560:	4606      	mov	r6, r0
 8008562:	4658      	mov	r0, fp
 8008564:	f000 ffa8 	bl	80094b8 <__mcmp>
 8008568:	2800      	cmp	r0, #0
 800856a:	f73f adbd 	bgt.w	80080e8 <_dtoa_r+0x4d0>
 800856e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008570:	9d00      	ldr	r5, [sp, #0]
 8008572:	ea6f 0a03 	mvn.w	sl, r3
 8008576:	f04f 0800 	mov.w	r8, #0
 800857a:	4631      	mov	r1, r6
 800857c:	4620      	mov	r0, r4
 800857e:	f000 fd13 	bl	8008fa8 <_Bfree>
 8008582:	2f00      	cmp	r7, #0
 8008584:	f43f aeb4 	beq.w	80082f0 <_dtoa_r+0x6d8>
 8008588:	f1b8 0f00 	cmp.w	r8, #0
 800858c:	d005      	beq.n	800859a <_dtoa_r+0x982>
 800858e:	45b8      	cmp	r8, r7
 8008590:	d003      	beq.n	800859a <_dtoa_r+0x982>
 8008592:	4641      	mov	r1, r8
 8008594:	4620      	mov	r0, r4
 8008596:	f000 fd07 	bl	8008fa8 <_Bfree>
 800859a:	4639      	mov	r1, r7
 800859c:	4620      	mov	r0, r4
 800859e:	f000 fd03 	bl	8008fa8 <_Bfree>
 80085a2:	e6a5      	b.n	80082f0 <_dtoa_r+0x6d8>
 80085a4:	2600      	movs	r6, #0
 80085a6:	4637      	mov	r7, r6
 80085a8:	e7e1      	b.n	800856e <_dtoa_r+0x956>
 80085aa:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80085ac:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80085b0:	4637      	mov	r7, r6
 80085b2:	e599      	b.n	80080e8 <_dtoa_r+0x4d0>
 80085b4:	9b08      	ldr	r3, [sp, #32]
 80085b6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	f000 80fd 	beq.w	80087ba <_dtoa_r+0xba2>
 80085c0:	2d00      	cmp	r5, #0
 80085c2:	dd05      	ble.n	80085d0 <_dtoa_r+0x9b8>
 80085c4:	4639      	mov	r1, r7
 80085c6:	462a      	mov	r2, r5
 80085c8:	4620      	mov	r0, r4
 80085ca:	f000 ff09 	bl	80093e0 <__lshift>
 80085ce:	4607      	mov	r7, r0
 80085d0:	9b06      	ldr	r3, [sp, #24]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d05c      	beq.n	8008690 <_dtoa_r+0xa78>
 80085d6:	6879      	ldr	r1, [r7, #4]
 80085d8:	4620      	mov	r0, r4
 80085da:	f000 fca5 	bl	8008f28 <_Balloc>
 80085de:	4605      	mov	r5, r0
 80085e0:	b928      	cbnz	r0, 80085ee <_dtoa_r+0x9d6>
 80085e2:	4b80      	ldr	r3, [pc, #512]	; (80087e4 <_dtoa_r+0xbcc>)
 80085e4:	4602      	mov	r2, r0
 80085e6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80085ea:	f7ff bb2e 	b.w	8007c4a <_dtoa_r+0x32>
 80085ee:	693a      	ldr	r2, [r7, #16]
 80085f0:	3202      	adds	r2, #2
 80085f2:	0092      	lsls	r2, r2, #2
 80085f4:	f107 010c 	add.w	r1, r7, #12
 80085f8:	300c      	adds	r0, #12
 80085fa:	f000 fc87 	bl	8008f0c <memcpy>
 80085fe:	2201      	movs	r2, #1
 8008600:	4629      	mov	r1, r5
 8008602:	4620      	mov	r0, r4
 8008604:	f000 feec 	bl	80093e0 <__lshift>
 8008608:	9b00      	ldr	r3, [sp, #0]
 800860a:	3301      	adds	r3, #1
 800860c:	9301      	str	r3, [sp, #4]
 800860e:	9b00      	ldr	r3, [sp, #0]
 8008610:	444b      	add	r3, r9
 8008612:	9307      	str	r3, [sp, #28]
 8008614:	9b02      	ldr	r3, [sp, #8]
 8008616:	f003 0301 	and.w	r3, r3, #1
 800861a:	46b8      	mov	r8, r7
 800861c:	9306      	str	r3, [sp, #24]
 800861e:	4607      	mov	r7, r0
 8008620:	9b01      	ldr	r3, [sp, #4]
 8008622:	4631      	mov	r1, r6
 8008624:	3b01      	subs	r3, #1
 8008626:	4658      	mov	r0, fp
 8008628:	9302      	str	r3, [sp, #8]
 800862a:	f7ff fa67 	bl	8007afc <quorem>
 800862e:	4603      	mov	r3, r0
 8008630:	3330      	adds	r3, #48	; 0x30
 8008632:	9004      	str	r0, [sp, #16]
 8008634:	4641      	mov	r1, r8
 8008636:	4658      	mov	r0, fp
 8008638:	9308      	str	r3, [sp, #32]
 800863a:	f000 ff3d 	bl	80094b8 <__mcmp>
 800863e:	463a      	mov	r2, r7
 8008640:	4681      	mov	r9, r0
 8008642:	4631      	mov	r1, r6
 8008644:	4620      	mov	r0, r4
 8008646:	f000 ff53 	bl	80094f0 <__mdiff>
 800864a:	68c2      	ldr	r2, [r0, #12]
 800864c:	9b08      	ldr	r3, [sp, #32]
 800864e:	4605      	mov	r5, r0
 8008650:	bb02      	cbnz	r2, 8008694 <_dtoa_r+0xa7c>
 8008652:	4601      	mov	r1, r0
 8008654:	4658      	mov	r0, fp
 8008656:	f000 ff2f 	bl	80094b8 <__mcmp>
 800865a:	9b08      	ldr	r3, [sp, #32]
 800865c:	4602      	mov	r2, r0
 800865e:	4629      	mov	r1, r5
 8008660:	4620      	mov	r0, r4
 8008662:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8008666:	f000 fc9f 	bl	8008fa8 <_Bfree>
 800866a:	9b05      	ldr	r3, [sp, #20]
 800866c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800866e:	9d01      	ldr	r5, [sp, #4]
 8008670:	ea43 0102 	orr.w	r1, r3, r2
 8008674:	9b06      	ldr	r3, [sp, #24]
 8008676:	430b      	orrs	r3, r1
 8008678:	9b08      	ldr	r3, [sp, #32]
 800867a:	d10d      	bne.n	8008698 <_dtoa_r+0xa80>
 800867c:	2b39      	cmp	r3, #57	; 0x39
 800867e:	d029      	beq.n	80086d4 <_dtoa_r+0xabc>
 8008680:	f1b9 0f00 	cmp.w	r9, #0
 8008684:	dd01      	ble.n	800868a <_dtoa_r+0xa72>
 8008686:	9b04      	ldr	r3, [sp, #16]
 8008688:	3331      	adds	r3, #49	; 0x31
 800868a:	9a02      	ldr	r2, [sp, #8]
 800868c:	7013      	strb	r3, [r2, #0]
 800868e:	e774      	b.n	800857a <_dtoa_r+0x962>
 8008690:	4638      	mov	r0, r7
 8008692:	e7b9      	b.n	8008608 <_dtoa_r+0x9f0>
 8008694:	2201      	movs	r2, #1
 8008696:	e7e2      	b.n	800865e <_dtoa_r+0xa46>
 8008698:	f1b9 0f00 	cmp.w	r9, #0
 800869c:	db06      	blt.n	80086ac <_dtoa_r+0xa94>
 800869e:	9905      	ldr	r1, [sp, #20]
 80086a0:	ea41 0909 	orr.w	r9, r1, r9
 80086a4:	9906      	ldr	r1, [sp, #24]
 80086a6:	ea59 0101 	orrs.w	r1, r9, r1
 80086aa:	d120      	bne.n	80086ee <_dtoa_r+0xad6>
 80086ac:	2a00      	cmp	r2, #0
 80086ae:	ddec      	ble.n	800868a <_dtoa_r+0xa72>
 80086b0:	4659      	mov	r1, fp
 80086b2:	2201      	movs	r2, #1
 80086b4:	4620      	mov	r0, r4
 80086b6:	9301      	str	r3, [sp, #4]
 80086b8:	f000 fe92 	bl	80093e0 <__lshift>
 80086bc:	4631      	mov	r1, r6
 80086be:	4683      	mov	fp, r0
 80086c0:	f000 fefa 	bl	80094b8 <__mcmp>
 80086c4:	2800      	cmp	r0, #0
 80086c6:	9b01      	ldr	r3, [sp, #4]
 80086c8:	dc02      	bgt.n	80086d0 <_dtoa_r+0xab8>
 80086ca:	d1de      	bne.n	800868a <_dtoa_r+0xa72>
 80086cc:	07da      	lsls	r2, r3, #31
 80086ce:	d5dc      	bpl.n	800868a <_dtoa_r+0xa72>
 80086d0:	2b39      	cmp	r3, #57	; 0x39
 80086d2:	d1d8      	bne.n	8008686 <_dtoa_r+0xa6e>
 80086d4:	9a02      	ldr	r2, [sp, #8]
 80086d6:	2339      	movs	r3, #57	; 0x39
 80086d8:	7013      	strb	r3, [r2, #0]
 80086da:	462b      	mov	r3, r5
 80086dc:	461d      	mov	r5, r3
 80086de:	3b01      	subs	r3, #1
 80086e0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80086e4:	2a39      	cmp	r2, #57	; 0x39
 80086e6:	d050      	beq.n	800878a <_dtoa_r+0xb72>
 80086e8:	3201      	adds	r2, #1
 80086ea:	701a      	strb	r2, [r3, #0]
 80086ec:	e745      	b.n	800857a <_dtoa_r+0x962>
 80086ee:	2a00      	cmp	r2, #0
 80086f0:	dd03      	ble.n	80086fa <_dtoa_r+0xae2>
 80086f2:	2b39      	cmp	r3, #57	; 0x39
 80086f4:	d0ee      	beq.n	80086d4 <_dtoa_r+0xabc>
 80086f6:	3301      	adds	r3, #1
 80086f8:	e7c7      	b.n	800868a <_dtoa_r+0xa72>
 80086fa:	9a01      	ldr	r2, [sp, #4]
 80086fc:	9907      	ldr	r1, [sp, #28]
 80086fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008702:	428a      	cmp	r2, r1
 8008704:	d02a      	beq.n	800875c <_dtoa_r+0xb44>
 8008706:	4659      	mov	r1, fp
 8008708:	2300      	movs	r3, #0
 800870a:	220a      	movs	r2, #10
 800870c:	4620      	mov	r0, r4
 800870e:	f000 fc6d 	bl	8008fec <__multadd>
 8008712:	45b8      	cmp	r8, r7
 8008714:	4683      	mov	fp, r0
 8008716:	f04f 0300 	mov.w	r3, #0
 800871a:	f04f 020a 	mov.w	r2, #10
 800871e:	4641      	mov	r1, r8
 8008720:	4620      	mov	r0, r4
 8008722:	d107      	bne.n	8008734 <_dtoa_r+0xb1c>
 8008724:	f000 fc62 	bl	8008fec <__multadd>
 8008728:	4680      	mov	r8, r0
 800872a:	4607      	mov	r7, r0
 800872c:	9b01      	ldr	r3, [sp, #4]
 800872e:	3301      	adds	r3, #1
 8008730:	9301      	str	r3, [sp, #4]
 8008732:	e775      	b.n	8008620 <_dtoa_r+0xa08>
 8008734:	f000 fc5a 	bl	8008fec <__multadd>
 8008738:	4639      	mov	r1, r7
 800873a:	4680      	mov	r8, r0
 800873c:	2300      	movs	r3, #0
 800873e:	220a      	movs	r2, #10
 8008740:	4620      	mov	r0, r4
 8008742:	f000 fc53 	bl	8008fec <__multadd>
 8008746:	4607      	mov	r7, r0
 8008748:	e7f0      	b.n	800872c <_dtoa_r+0xb14>
 800874a:	f1b9 0f00 	cmp.w	r9, #0
 800874e:	9a00      	ldr	r2, [sp, #0]
 8008750:	bfcc      	ite	gt
 8008752:	464d      	movgt	r5, r9
 8008754:	2501      	movle	r5, #1
 8008756:	4415      	add	r5, r2
 8008758:	f04f 0800 	mov.w	r8, #0
 800875c:	4659      	mov	r1, fp
 800875e:	2201      	movs	r2, #1
 8008760:	4620      	mov	r0, r4
 8008762:	9301      	str	r3, [sp, #4]
 8008764:	f000 fe3c 	bl	80093e0 <__lshift>
 8008768:	4631      	mov	r1, r6
 800876a:	4683      	mov	fp, r0
 800876c:	f000 fea4 	bl	80094b8 <__mcmp>
 8008770:	2800      	cmp	r0, #0
 8008772:	dcb2      	bgt.n	80086da <_dtoa_r+0xac2>
 8008774:	d102      	bne.n	800877c <_dtoa_r+0xb64>
 8008776:	9b01      	ldr	r3, [sp, #4]
 8008778:	07db      	lsls	r3, r3, #31
 800877a:	d4ae      	bmi.n	80086da <_dtoa_r+0xac2>
 800877c:	462b      	mov	r3, r5
 800877e:	461d      	mov	r5, r3
 8008780:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008784:	2a30      	cmp	r2, #48	; 0x30
 8008786:	d0fa      	beq.n	800877e <_dtoa_r+0xb66>
 8008788:	e6f7      	b.n	800857a <_dtoa_r+0x962>
 800878a:	9a00      	ldr	r2, [sp, #0]
 800878c:	429a      	cmp	r2, r3
 800878e:	d1a5      	bne.n	80086dc <_dtoa_r+0xac4>
 8008790:	f10a 0a01 	add.w	sl, sl, #1
 8008794:	2331      	movs	r3, #49	; 0x31
 8008796:	e779      	b.n	800868c <_dtoa_r+0xa74>
 8008798:	4b13      	ldr	r3, [pc, #76]	; (80087e8 <_dtoa_r+0xbd0>)
 800879a:	f7ff baaf 	b.w	8007cfc <_dtoa_r+0xe4>
 800879e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	f47f aa86 	bne.w	8007cb2 <_dtoa_r+0x9a>
 80087a6:	4b11      	ldr	r3, [pc, #68]	; (80087ec <_dtoa_r+0xbd4>)
 80087a8:	f7ff baa8 	b.w	8007cfc <_dtoa_r+0xe4>
 80087ac:	f1b9 0f00 	cmp.w	r9, #0
 80087b0:	dc03      	bgt.n	80087ba <_dtoa_r+0xba2>
 80087b2:	9b05      	ldr	r3, [sp, #20]
 80087b4:	2b02      	cmp	r3, #2
 80087b6:	f73f aec9 	bgt.w	800854c <_dtoa_r+0x934>
 80087ba:	9d00      	ldr	r5, [sp, #0]
 80087bc:	4631      	mov	r1, r6
 80087be:	4658      	mov	r0, fp
 80087c0:	f7ff f99c 	bl	8007afc <quorem>
 80087c4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80087c8:	f805 3b01 	strb.w	r3, [r5], #1
 80087cc:	9a00      	ldr	r2, [sp, #0]
 80087ce:	1aaa      	subs	r2, r5, r2
 80087d0:	4591      	cmp	r9, r2
 80087d2:	ddba      	ble.n	800874a <_dtoa_r+0xb32>
 80087d4:	4659      	mov	r1, fp
 80087d6:	2300      	movs	r3, #0
 80087d8:	220a      	movs	r2, #10
 80087da:	4620      	mov	r0, r4
 80087dc:	f000 fc06 	bl	8008fec <__multadd>
 80087e0:	4683      	mov	fp, r0
 80087e2:	e7eb      	b.n	80087bc <_dtoa_r+0xba4>
 80087e4:	0800aaf4 	.word	0x0800aaf4
 80087e8:	0800a8f4 	.word	0x0800a8f4
 80087ec:	0800aa71 	.word	0x0800aa71

080087f0 <rshift>:
 80087f0:	6903      	ldr	r3, [r0, #16]
 80087f2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80087f6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80087fa:	ea4f 1261 	mov.w	r2, r1, asr #5
 80087fe:	f100 0414 	add.w	r4, r0, #20
 8008802:	dd45      	ble.n	8008890 <rshift+0xa0>
 8008804:	f011 011f 	ands.w	r1, r1, #31
 8008808:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800880c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008810:	d10c      	bne.n	800882c <rshift+0x3c>
 8008812:	f100 0710 	add.w	r7, r0, #16
 8008816:	4629      	mov	r1, r5
 8008818:	42b1      	cmp	r1, r6
 800881a:	d334      	bcc.n	8008886 <rshift+0x96>
 800881c:	1a9b      	subs	r3, r3, r2
 800881e:	009b      	lsls	r3, r3, #2
 8008820:	1eea      	subs	r2, r5, #3
 8008822:	4296      	cmp	r6, r2
 8008824:	bf38      	it	cc
 8008826:	2300      	movcc	r3, #0
 8008828:	4423      	add	r3, r4
 800882a:	e015      	b.n	8008858 <rshift+0x68>
 800882c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008830:	f1c1 0820 	rsb	r8, r1, #32
 8008834:	40cf      	lsrs	r7, r1
 8008836:	f105 0e04 	add.w	lr, r5, #4
 800883a:	46a1      	mov	r9, r4
 800883c:	4576      	cmp	r6, lr
 800883e:	46f4      	mov	ip, lr
 8008840:	d815      	bhi.n	800886e <rshift+0x7e>
 8008842:	1a9b      	subs	r3, r3, r2
 8008844:	009a      	lsls	r2, r3, #2
 8008846:	3a04      	subs	r2, #4
 8008848:	3501      	adds	r5, #1
 800884a:	42ae      	cmp	r6, r5
 800884c:	bf38      	it	cc
 800884e:	2200      	movcc	r2, #0
 8008850:	18a3      	adds	r3, r4, r2
 8008852:	50a7      	str	r7, [r4, r2]
 8008854:	b107      	cbz	r7, 8008858 <rshift+0x68>
 8008856:	3304      	adds	r3, #4
 8008858:	1b1a      	subs	r2, r3, r4
 800885a:	42a3      	cmp	r3, r4
 800885c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008860:	bf08      	it	eq
 8008862:	2300      	moveq	r3, #0
 8008864:	6102      	str	r2, [r0, #16]
 8008866:	bf08      	it	eq
 8008868:	6143      	streq	r3, [r0, #20]
 800886a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800886e:	f8dc c000 	ldr.w	ip, [ip]
 8008872:	fa0c fc08 	lsl.w	ip, ip, r8
 8008876:	ea4c 0707 	orr.w	r7, ip, r7
 800887a:	f849 7b04 	str.w	r7, [r9], #4
 800887e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008882:	40cf      	lsrs	r7, r1
 8008884:	e7da      	b.n	800883c <rshift+0x4c>
 8008886:	f851 cb04 	ldr.w	ip, [r1], #4
 800888a:	f847 cf04 	str.w	ip, [r7, #4]!
 800888e:	e7c3      	b.n	8008818 <rshift+0x28>
 8008890:	4623      	mov	r3, r4
 8008892:	e7e1      	b.n	8008858 <rshift+0x68>

08008894 <__hexdig_fun>:
 8008894:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008898:	2b09      	cmp	r3, #9
 800889a:	d802      	bhi.n	80088a2 <__hexdig_fun+0xe>
 800889c:	3820      	subs	r0, #32
 800889e:	b2c0      	uxtb	r0, r0
 80088a0:	4770      	bx	lr
 80088a2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80088a6:	2b05      	cmp	r3, #5
 80088a8:	d801      	bhi.n	80088ae <__hexdig_fun+0x1a>
 80088aa:	3847      	subs	r0, #71	; 0x47
 80088ac:	e7f7      	b.n	800889e <__hexdig_fun+0xa>
 80088ae:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80088b2:	2b05      	cmp	r3, #5
 80088b4:	d801      	bhi.n	80088ba <__hexdig_fun+0x26>
 80088b6:	3827      	subs	r0, #39	; 0x27
 80088b8:	e7f1      	b.n	800889e <__hexdig_fun+0xa>
 80088ba:	2000      	movs	r0, #0
 80088bc:	4770      	bx	lr
	...

080088c0 <__gethex>:
 80088c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088c4:	ed2d 8b02 	vpush	{d8}
 80088c8:	b089      	sub	sp, #36	; 0x24
 80088ca:	ee08 0a10 	vmov	s16, r0
 80088ce:	9304      	str	r3, [sp, #16]
 80088d0:	4bbc      	ldr	r3, [pc, #752]	; (8008bc4 <__gethex+0x304>)
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	9301      	str	r3, [sp, #4]
 80088d6:	4618      	mov	r0, r3
 80088d8:	468b      	mov	fp, r1
 80088da:	4690      	mov	r8, r2
 80088dc:	f7f7 fc98 	bl	8000210 <strlen>
 80088e0:	9b01      	ldr	r3, [sp, #4]
 80088e2:	f8db 2000 	ldr.w	r2, [fp]
 80088e6:	4403      	add	r3, r0
 80088e8:	4682      	mov	sl, r0
 80088ea:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80088ee:	9305      	str	r3, [sp, #20]
 80088f0:	1c93      	adds	r3, r2, #2
 80088f2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80088f6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80088fa:	32fe      	adds	r2, #254	; 0xfe
 80088fc:	18d1      	adds	r1, r2, r3
 80088fe:	461f      	mov	r7, r3
 8008900:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008904:	9100      	str	r1, [sp, #0]
 8008906:	2830      	cmp	r0, #48	; 0x30
 8008908:	d0f8      	beq.n	80088fc <__gethex+0x3c>
 800890a:	f7ff ffc3 	bl	8008894 <__hexdig_fun>
 800890e:	4604      	mov	r4, r0
 8008910:	2800      	cmp	r0, #0
 8008912:	d13a      	bne.n	800898a <__gethex+0xca>
 8008914:	9901      	ldr	r1, [sp, #4]
 8008916:	4652      	mov	r2, sl
 8008918:	4638      	mov	r0, r7
 800891a:	f001 f9ed 	bl	8009cf8 <strncmp>
 800891e:	4605      	mov	r5, r0
 8008920:	2800      	cmp	r0, #0
 8008922:	d168      	bne.n	80089f6 <__gethex+0x136>
 8008924:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008928:	eb07 060a 	add.w	r6, r7, sl
 800892c:	f7ff ffb2 	bl	8008894 <__hexdig_fun>
 8008930:	2800      	cmp	r0, #0
 8008932:	d062      	beq.n	80089fa <__gethex+0x13a>
 8008934:	4633      	mov	r3, r6
 8008936:	7818      	ldrb	r0, [r3, #0]
 8008938:	2830      	cmp	r0, #48	; 0x30
 800893a:	461f      	mov	r7, r3
 800893c:	f103 0301 	add.w	r3, r3, #1
 8008940:	d0f9      	beq.n	8008936 <__gethex+0x76>
 8008942:	f7ff ffa7 	bl	8008894 <__hexdig_fun>
 8008946:	2301      	movs	r3, #1
 8008948:	fab0 f480 	clz	r4, r0
 800894c:	0964      	lsrs	r4, r4, #5
 800894e:	4635      	mov	r5, r6
 8008950:	9300      	str	r3, [sp, #0]
 8008952:	463a      	mov	r2, r7
 8008954:	4616      	mov	r6, r2
 8008956:	3201      	adds	r2, #1
 8008958:	7830      	ldrb	r0, [r6, #0]
 800895a:	f7ff ff9b 	bl	8008894 <__hexdig_fun>
 800895e:	2800      	cmp	r0, #0
 8008960:	d1f8      	bne.n	8008954 <__gethex+0x94>
 8008962:	9901      	ldr	r1, [sp, #4]
 8008964:	4652      	mov	r2, sl
 8008966:	4630      	mov	r0, r6
 8008968:	f001 f9c6 	bl	8009cf8 <strncmp>
 800896c:	b980      	cbnz	r0, 8008990 <__gethex+0xd0>
 800896e:	b94d      	cbnz	r5, 8008984 <__gethex+0xc4>
 8008970:	eb06 050a 	add.w	r5, r6, sl
 8008974:	462a      	mov	r2, r5
 8008976:	4616      	mov	r6, r2
 8008978:	3201      	adds	r2, #1
 800897a:	7830      	ldrb	r0, [r6, #0]
 800897c:	f7ff ff8a 	bl	8008894 <__hexdig_fun>
 8008980:	2800      	cmp	r0, #0
 8008982:	d1f8      	bne.n	8008976 <__gethex+0xb6>
 8008984:	1bad      	subs	r5, r5, r6
 8008986:	00ad      	lsls	r5, r5, #2
 8008988:	e004      	b.n	8008994 <__gethex+0xd4>
 800898a:	2400      	movs	r4, #0
 800898c:	4625      	mov	r5, r4
 800898e:	e7e0      	b.n	8008952 <__gethex+0x92>
 8008990:	2d00      	cmp	r5, #0
 8008992:	d1f7      	bne.n	8008984 <__gethex+0xc4>
 8008994:	7833      	ldrb	r3, [r6, #0]
 8008996:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800899a:	2b50      	cmp	r3, #80	; 0x50
 800899c:	d13b      	bne.n	8008a16 <__gethex+0x156>
 800899e:	7873      	ldrb	r3, [r6, #1]
 80089a0:	2b2b      	cmp	r3, #43	; 0x2b
 80089a2:	d02c      	beq.n	80089fe <__gethex+0x13e>
 80089a4:	2b2d      	cmp	r3, #45	; 0x2d
 80089a6:	d02e      	beq.n	8008a06 <__gethex+0x146>
 80089a8:	1c71      	adds	r1, r6, #1
 80089aa:	f04f 0900 	mov.w	r9, #0
 80089ae:	7808      	ldrb	r0, [r1, #0]
 80089b0:	f7ff ff70 	bl	8008894 <__hexdig_fun>
 80089b4:	1e43      	subs	r3, r0, #1
 80089b6:	b2db      	uxtb	r3, r3
 80089b8:	2b18      	cmp	r3, #24
 80089ba:	d82c      	bhi.n	8008a16 <__gethex+0x156>
 80089bc:	f1a0 0210 	sub.w	r2, r0, #16
 80089c0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80089c4:	f7ff ff66 	bl	8008894 <__hexdig_fun>
 80089c8:	1e43      	subs	r3, r0, #1
 80089ca:	b2db      	uxtb	r3, r3
 80089cc:	2b18      	cmp	r3, #24
 80089ce:	d91d      	bls.n	8008a0c <__gethex+0x14c>
 80089d0:	f1b9 0f00 	cmp.w	r9, #0
 80089d4:	d000      	beq.n	80089d8 <__gethex+0x118>
 80089d6:	4252      	negs	r2, r2
 80089d8:	4415      	add	r5, r2
 80089da:	f8cb 1000 	str.w	r1, [fp]
 80089de:	b1e4      	cbz	r4, 8008a1a <__gethex+0x15a>
 80089e0:	9b00      	ldr	r3, [sp, #0]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	bf14      	ite	ne
 80089e6:	2700      	movne	r7, #0
 80089e8:	2706      	moveq	r7, #6
 80089ea:	4638      	mov	r0, r7
 80089ec:	b009      	add	sp, #36	; 0x24
 80089ee:	ecbd 8b02 	vpop	{d8}
 80089f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089f6:	463e      	mov	r6, r7
 80089f8:	4625      	mov	r5, r4
 80089fa:	2401      	movs	r4, #1
 80089fc:	e7ca      	b.n	8008994 <__gethex+0xd4>
 80089fe:	f04f 0900 	mov.w	r9, #0
 8008a02:	1cb1      	adds	r1, r6, #2
 8008a04:	e7d3      	b.n	80089ae <__gethex+0xee>
 8008a06:	f04f 0901 	mov.w	r9, #1
 8008a0a:	e7fa      	b.n	8008a02 <__gethex+0x142>
 8008a0c:	230a      	movs	r3, #10
 8008a0e:	fb03 0202 	mla	r2, r3, r2, r0
 8008a12:	3a10      	subs	r2, #16
 8008a14:	e7d4      	b.n	80089c0 <__gethex+0x100>
 8008a16:	4631      	mov	r1, r6
 8008a18:	e7df      	b.n	80089da <__gethex+0x11a>
 8008a1a:	1bf3      	subs	r3, r6, r7
 8008a1c:	3b01      	subs	r3, #1
 8008a1e:	4621      	mov	r1, r4
 8008a20:	2b07      	cmp	r3, #7
 8008a22:	dc0b      	bgt.n	8008a3c <__gethex+0x17c>
 8008a24:	ee18 0a10 	vmov	r0, s16
 8008a28:	f000 fa7e 	bl	8008f28 <_Balloc>
 8008a2c:	4604      	mov	r4, r0
 8008a2e:	b940      	cbnz	r0, 8008a42 <__gethex+0x182>
 8008a30:	4b65      	ldr	r3, [pc, #404]	; (8008bc8 <__gethex+0x308>)
 8008a32:	4602      	mov	r2, r0
 8008a34:	21de      	movs	r1, #222	; 0xde
 8008a36:	4865      	ldr	r0, [pc, #404]	; (8008bcc <__gethex+0x30c>)
 8008a38:	f001 f97e 	bl	8009d38 <__assert_func>
 8008a3c:	3101      	adds	r1, #1
 8008a3e:	105b      	asrs	r3, r3, #1
 8008a40:	e7ee      	b.n	8008a20 <__gethex+0x160>
 8008a42:	f100 0914 	add.w	r9, r0, #20
 8008a46:	f04f 0b00 	mov.w	fp, #0
 8008a4a:	f1ca 0301 	rsb	r3, sl, #1
 8008a4e:	f8cd 9008 	str.w	r9, [sp, #8]
 8008a52:	f8cd b000 	str.w	fp, [sp]
 8008a56:	9306      	str	r3, [sp, #24]
 8008a58:	42b7      	cmp	r7, r6
 8008a5a:	d340      	bcc.n	8008ade <__gethex+0x21e>
 8008a5c:	9802      	ldr	r0, [sp, #8]
 8008a5e:	9b00      	ldr	r3, [sp, #0]
 8008a60:	f840 3b04 	str.w	r3, [r0], #4
 8008a64:	eba0 0009 	sub.w	r0, r0, r9
 8008a68:	1080      	asrs	r0, r0, #2
 8008a6a:	0146      	lsls	r6, r0, #5
 8008a6c:	6120      	str	r0, [r4, #16]
 8008a6e:	4618      	mov	r0, r3
 8008a70:	f000 fb50 	bl	8009114 <__hi0bits>
 8008a74:	1a30      	subs	r0, r6, r0
 8008a76:	f8d8 6000 	ldr.w	r6, [r8]
 8008a7a:	42b0      	cmp	r0, r6
 8008a7c:	dd63      	ble.n	8008b46 <__gethex+0x286>
 8008a7e:	1b87      	subs	r7, r0, r6
 8008a80:	4639      	mov	r1, r7
 8008a82:	4620      	mov	r0, r4
 8008a84:	f000 feea 	bl	800985c <__any_on>
 8008a88:	4682      	mov	sl, r0
 8008a8a:	b1a8      	cbz	r0, 8008ab8 <__gethex+0x1f8>
 8008a8c:	1e7b      	subs	r3, r7, #1
 8008a8e:	1159      	asrs	r1, r3, #5
 8008a90:	f003 021f 	and.w	r2, r3, #31
 8008a94:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008a98:	f04f 0a01 	mov.w	sl, #1
 8008a9c:	fa0a f202 	lsl.w	r2, sl, r2
 8008aa0:	420a      	tst	r2, r1
 8008aa2:	d009      	beq.n	8008ab8 <__gethex+0x1f8>
 8008aa4:	4553      	cmp	r3, sl
 8008aa6:	dd05      	ble.n	8008ab4 <__gethex+0x1f4>
 8008aa8:	1eb9      	subs	r1, r7, #2
 8008aaa:	4620      	mov	r0, r4
 8008aac:	f000 fed6 	bl	800985c <__any_on>
 8008ab0:	2800      	cmp	r0, #0
 8008ab2:	d145      	bne.n	8008b40 <__gethex+0x280>
 8008ab4:	f04f 0a02 	mov.w	sl, #2
 8008ab8:	4639      	mov	r1, r7
 8008aba:	4620      	mov	r0, r4
 8008abc:	f7ff fe98 	bl	80087f0 <rshift>
 8008ac0:	443d      	add	r5, r7
 8008ac2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008ac6:	42ab      	cmp	r3, r5
 8008ac8:	da4c      	bge.n	8008b64 <__gethex+0x2a4>
 8008aca:	ee18 0a10 	vmov	r0, s16
 8008ace:	4621      	mov	r1, r4
 8008ad0:	f000 fa6a 	bl	8008fa8 <_Bfree>
 8008ad4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	6013      	str	r3, [r2, #0]
 8008ada:	27a3      	movs	r7, #163	; 0xa3
 8008adc:	e785      	b.n	80089ea <__gethex+0x12a>
 8008ade:	1e73      	subs	r3, r6, #1
 8008ae0:	9a05      	ldr	r2, [sp, #20]
 8008ae2:	9303      	str	r3, [sp, #12]
 8008ae4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008ae8:	4293      	cmp	r3, r2
 8008aea:	d019      	beq.n	8008b20 <__gethex+0x260>
 8008aec:	f1bb 0f20 	cmp.w	fp, #32
 8008af0:	d107      	bne.n	8008b02 <__gethex+0x242>
 8008af2:	9b02      	ldr	r3, [sp, #8]
 8008af4:	9a00      	ldr	r2, [sp, #0]
 8008af6:	f843 2b04 	str.w	r2, [r3], #4
 8008afa:	9302      	str	r3, [sp, #8]
 8008afc:	2300      	movs	r3, #0
 8008afe:	9300      	str	r3, [sp, #0]
 8008b00:	469b      	mov	fp, r3
 8008b02:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008b06:	f7ff fec5 	bl	8008894 <__hexdig_fun>
 8008b0a:	9b00      	ldr	r3, [sp, #0]
 8008b0c:	f000 000f 	and.w	r0, r0, #15
 8008b10:	fa00 f00b 	lsl.w	r0, r0, fp
 8008b14:	4303      	orrs	r3, r0
 8008b16:	9300      	str	r3, [sp, #0]
 8008b18:	f10b 0b04 	add.w	fp, fp, #4
 8008b1c:	9b03      	ldr	r3, [sp, #12]
 8008b1e:	e00d      	b.n	8008b3c <__gethex+0x27c>
 8008b20:	9b03      	ldr	r3, [sp, #12]
 8008b22:	9a06      	ldr	r2, [sp, #24]
 8008b24:	4413      	add	r3, r2
 8008b26:	42bb      	cmp	r3, r7
 8008b28:	d3e0      	bcc.n	8008aec <__gethex+0x22c>
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	9901      	ldr	r1, [sp, #4]
 8008b2e:	9307      	str	r3, [sp, #28]
 8008b30:	4652      	mov	r2, sl
 8008b32:	f001 f8e1 	bl	8009cf8 <strncmp>
 8008b36:	9b07      	ldr	r3, [sp, #28]
 8008b38:	2800      	cmp	r0, #0
 8008b3a:	d1d7      	bne.n	8008aec <__gethex+0x22c>
 8008b3c:	461e      	mov	r6, r3
 8008b3e:	e78b      	b.n	8008a58 <__gethex+0x198>
 8008b40:	f04f 0a03 	mov.w	sl, #3
 8008b44:	e7b8      	b.n	8008ab8 <__gethex+0x1f8>
 8008b46:	da0a      	bge.n	8008b5e <__gethex+0x29e>
 8008b48:	1a37      	subs	r7, r6, r0
 8008b4a:	4621      	mov	r1, r4
 8008b4c:	ee18 0a10 	vmov	r0, s16
 8008b50:	463a      	mov	r2, r7
 8008b52:	f000 fc45 	bl	80093e0 <__lshift>
 8008b56:	1bed      	subs	r5, r5, r7
 8008b58:	4604      	mov	r4, r0
 8008b5a:	f100 0914 	add.w	r9, r0, #20
 8008b5e:	f04f 0a00 	mov.w	sl, #0
 8008b62:	e7ae      	b.n	8008ac2 <__gethex+0x202>
 8008b64:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008b68:	42a8      	cmp	r0, r5
 8008b6a:	dd72      	ble.n	8008c52 <__gethex+0x392>
 8008b6c:	1b45      	subs	r5, r0, r5
 8008b6e:	42ae      	cmp	r6, r5
 8008b70:	dc36      	bgt.n	8008be0 <__gethex+0x320>
 8008b72:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008b76:	2b02      	cmp	r3, #2
 8008b78:	d02a      	beq.n	8008bd0 <__gethex+0x310>
 8008b7a:	2b03      	cmp	r3, #3
 8008b7c:	d02c      	beq.n	8008bd8 <__gethex+0x318>
 8008b7e:	2b01      	cmp	r3, #1
 8008b80:	d115      	bne.n	8008bae <__gethex+0x2ee>
 8008b82:	42ae      	cmp	r6, r5
 8008b84:	d113      	bne.n	8008bae <__gethex+0x2ee>
 8008b86:	2e01      	cmp	r6, #1
 8008b88:	d10b      	bne.n	8008ba2 <__gethex+0x2e2>
 8008b8a:	9a04      	ldr	r2, [sp, #16]
 8008b8c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008b90:	6013      	str	r3, [r2, #0]
 8008b92:	2301      	movs	r3, #1
 8008b94:	6123      	str	r3, [r4, #16]
 8008b96:	f8c9 3000 	str.w	r3, [r9]
 8008b9a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008b9c:	2762      	movs	r7, #98	; 0x62
 8008b9e:	601c      	str	r4, [r3, #0]
 8008ba0:	e723      	b.n	80089ea <__gethex+0x12a>
 8008ba2:	1e71      	subs	r1, r6, #1
 8008ba4:	4620      	mov	r0, r4
 8008ba6:	f000 fe59 	bl	800985c <__any_on>
 8008baa:	2800      	cmp	r0, #0
 8008bac:	d1ed      	bne.n	8008b8a <__gethex+0x2ca>
 8008bae:	ee18 0a10 	vmov	r0, s16
 8008bb2:	4621      	mov	r1, r4
 8008bb4:	f000 f9f8 	bl	8008fa8 <_Bfree>
 8008bb8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008bba:	2300      	movs	r3, #0
 8008bbc:	6013      	str	r3, [r2, #0]
 8008bbe:	2750      	movs	r7, #80	; 0x50
 8008bc0:	e713      	b.n	80089ea <__gethex+0x12a>
 8008bc2:	bf00      	nop
 8008bc4:	0800ab70 	.word	0x0800ab70
 8008bc8:	0800aaf4 	.word	0x0800aaf4
 8008bcc:	0800ab05 	.word	0x0800ab05
 8008bd0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d1eb      	bne.n	8008bae <__gethex+0x2ee>
 8008bd6:	e7d8      	b.n	8008b8a <__gethex+0x2ca>
 8008bd8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d1d5      	bne.n	8008b8a <__gethex+0x2ca>
 8008bde:	e7e6      	b.n	8008bae <__gethex+0x2ee>
 8008be0:	1e6f      	subs	r7, r5, #1
 8008be2:	f1ba 0f00 	cmp.w	sl, #0
 8008be6:	d131      	bne.n	8008c4c <__gethex+0x38c>
 8008be8:	b127      	cbz	r7, 8008bf4 <__gethex+0x334>
 8008bea:	4639      	mov	r1, r7
 8008bec:	4620      	mov	r0, r4
 8008bee:	f000 fe35 	bl	800985c <__any_on>
 8008bf2:	4682      	mov	sl, r0
 8008bf4:	117b      	asrs	r3, r7, #5
 8008bf6:	2101      	movs	r1, #1
 8008bf8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008bfc:	f007 071f 	and.w	r7, r7, #31
 8008c00:	fa01 f707 	lsl.w	r7, r1, r7
 8008c04:	421f      	tst	r7, r3
 8008c06:	4629      	mov	r1, r5
 8008c08:	4620      	mov	r0, r4
 8008c0a:	bf18      	it	ne
 8008c0c:	f04a 0a02 	orrne.w	sl, sl, #2
 8008c10:	1b76      	subs	r6, r6, r5
 8008c12:	f7ff fded 	bl	80087f0 <rshift>
 8008c16:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008c1a:	2702      	movs	r7, #2
 8008c1c:	f1ba 0f00 	cmp.w	sl, #0
 8008c20:	d048      	beq.n	8008cb4 <__gethex+0x3f4>
 8008c22:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008c26:	2b02      	cmp	r3, #2
 8008c28:	d015      	beq.n	8008c56 <__gethex+0x396>
 8008c2a:	2b03      	cmp	r3, #3
 8008c2c:	d017      	beq.n	8008c5e <__gethex+0x39e>
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	d109      	bne.n	8008c46 <__gethex+0x386>
 8008c32:	f01a 0f02 	tst.w	sl, #2
 8008c36:	d006      	beq.n	8008c46 <__gethex+0x386>
 8008c38:	f8d9 0000 	ldr.w	r0, [r9]
 8008c3c:	ea4a 0a00 	orr.w	sl, sl, r0
 8008c40:	f01a 0f01 	tst.w	sl, #1
 8008c44:	d10e      	bne.n	8008c64 <__gethex+0x3a4>
 8008c46:	f047 0710 	orr.w	r7, r7, #16
 8008c4a:	e033      	b.n	8008cb4 <__gethex+0x3f4>
 8008c4c:	f04f 0a01 	mov.w	sl, #1
 8008c50:	e7d0      	b.n	8008bf4 <__gethex+0x334>
 8008c52:	2701      	movs	r7, #1
 8008c54:	e7e2      	b.n	8008c1c <__gethex+0x35c>
 8008c56:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008c58:	f1c3 0301 	rsb	r3, r3, #1
 8008c5c:	9315      	str	r3, [sp, #84]	; 0x54
 8008c5e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d0f0      	beq.n	8008c46 <__gethex+0x386>
 8008c64:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008c68:	f104 0314 	add.w	r3, r4, #20
 8008c6c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008c70:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008c74:	f04f 0c00 	mov.w	ip, #0
 8008c78:	4618      	mov	r0, r3
 8008c7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c7e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008c82:	d01c      	beq.n	8008cbe <__gethex+0x3fe>
 8008c84:	3201      	adds	r2, #1
 8008c86:	6002      	str	r2, [r0, #0]
 8008c88:	2f02      	cmp	r7, #2
 8008c8a:	f104 0314 	add.w	r3, r4, #20
 8008c8e:	d13f      	bne.n	8008d10 <__gethex+0x450>
 8008c90:	f8d8 2000 	ldr.w	r2, [r8]
 8008c94:	3a01      	subs	r2, #1
 8008c96:	42b2      	cmp	r2, r6
 8008c98:	d10a      	bne.n	8008cb0 <__gethex+0x3f0>
 8008c9a:	1171      	asrs	r1, r6, #5
 8008c9c:	2201      	movs	r2, #1
 8008c9e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008ca2:	f006 061f 	and.w	r6, r6, #31
 8008ca6:	fa02 f606 	lsl.w	r6, r2, r6
 8008caa:	421e      	tst	r6, r3
 8008cac:	bf18      	it	ne
 8008cae:	4617      	movne	r7, r2
 8008cb0:	f047 0720 	orr.w	r7, r7, #32
 8008cb4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008cb6:	601c      	str	r4, [r3, #0]
 8008cb8:	9b04      	ldr	r3, [sp, #16]
 8008cba:	601d      	str	r5, [r3, #0]
 8008cbc:	e695      	b.n	80089ea <__gethex+0x12a>
 8008cbe:	4299      	cmp	r1, r3
 8008cc0:	f843 cc04 	str.w	ip, [r3, #-4]
 8008cc4:	d8d8      	bhi.n	8008c78 <__gethex+0x3b8>
 8008cc6:	68a3      	ldr	r3, [r4, #8]
 8008cc8:	459b      	cmp	fp, r3
 8008cca:	db19      	blt.n	8008d00 <__gethex+0x440>
 8008ccc:	6861      	ldr	r1, [r4, #4]
 8008cce:	ee18 0a10 	vmov	r0, s16
 8008cd2:	3101      	adds	r1, #1
 8008cd4:	f000 f928 	bl	8008f28 <_Balloc>
 8008cd8:	4681      	mov	r9, r0
 8008cda:	b918      	cbnz	r0, 8008ce4 <__gethex+0x424>
 8008cdc:	4b1a      	ldr	r3, [pc, #104]	; (8008d48 <__gethex+0x488>)
 8008cde:	4602      	mov	r2, r0
 8008ce0:	2184      	movs	r1, #132	; 0x84
 8008ce2:	e6a8      	b.n	8008a36 <__gethex+0x176>
 8008ce4:	6922      	ldr	r2, [r4, #16]
 8008ce6:	3202      	adds	r2, #2
 8008ce8:	f104 010c 	add.w	r1, r4, #12
 8008cec:	0092      	lsls	r2, r2, #2
 8008cee:	300c      	adds	r0, #12
 8008cf0:	f000 f90c 	bl	8008f0c <memcpy>
 8008cf4:	4621      	mov	r1, r4
 8008cf6:	ee18 0a10 	vmov	r0, s16
 8008cfa:	f000 f955 	bl	8008fa8 <_Bfree>
 8008cfe:	464c      	mov	r4, r9
 8008d00:	6923      	ldr	r3, [r4, #16]
 8008d02:	1c5a      	adds	r2, r3, #1
 8008d04:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008d08:	6122      	str	r2, [r4, #16]
 8008d0a:	2201      	movs	r2, #1
 8008d0c:	615a      	str	r2, [r3, #20]
 8008d0e:	e7bb      	b.n	8008c88 <__gethex+0x3c8>
 8008d10:	6922      	ldr	r2, [r4, #16]
 8008d12:	455a      	cmp	r2, fp
 8008d14:	dd0b      	ble.n	8008d2e <__gethex+0x46e>
 8008d16:	2101      	movs	r1, #1
 8008d18:	4620      	mov	r0, r4
 8008d1a:	f7ff fd69 	bl	80087f0 <rshift>
 8008d1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008d22:	3501      	adds	r5, #1
 8008d24:	42ab      	cmp	r3, r5
 8008d26:	f6ff aed0 	blt.w	8008aca <__gethex+0x20a>
 8008d2a:	2701      	movs	r7, #1
 8008d2c:	e7c0      	b.n	8008cb0 <__gethex+0x3f0>
 8008d2e:	f016 061f 	ands.w	r6, r6, #31
 8008d32:	d0fa      	beq.n	8008d2a <__gethex+0x46a>
 8008d34:	449a      	add	sl, r3
 8008d36:	f1c6 0620 	rsb	r6, r6, #32
 8008d3a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008d3e:	f000 f9e9 	bl	8009114 <__hi0bits>
 8008d42:	42b0      	cmp	r0, r6
 8008d44:	dbe7      	blt.n	8008d16 <__gethex+0x456>
 8008d46:	e7f0      	b.n	8008d2a <__gethex+0x46a>
 8008d48:	0800aaf4 	.word	0x0800aaf4

08008d4c <L_shift>:
 8008d4c:	f1c2 0208 	rsb	r2, r2, #8
 8008d50:	0092      	lsls	r2, r2, #2
 8008d52:	b570      	push	{r4, r5, r6, lr}
 8008d54:	f1c2 0620 	rsb	r6, r2, #32
 8008d58:	6843      	ldr	r3, [r0, #4]
 8008d5a:	6804      	ldr	r4, [r0, #0]
 8008d5c:	fa03 f506 	lsl.w	r5, r3, r6
 8008d60:	432c      	orrs	r4, r5
 8008d62:	40d3      	lsrs	r3, r2
 8008d64:	6004      	str	r4, [r0, #0]
 8008d66:	f840 3f04 	str.w	r3, [r0, #4]!
 8008d6a:	4288      	cmp	r0, r1
 8008d6c:	d3f4      	bcc.n	8008d58 <L_shift+0xc>
 8008d6e:	bd70      	pop	{r4, r5, r6, pc}

08008d70 <__match>:
 8008d70:	b530      	push	{r4, r5, lr}
 8008d72:	6803      	ldr	r3, [r0, #0]
 8008d74:	3301      	adds	r3, #1
 8008d76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d7a:	b914      	cbnz	r4, 8008d82 <__match+0x12>
 8008d7c:	6003      	str	r3, [r0, #0]
 8008d7e:	2001      	movs	r0, #1
 8008d80:	bd30      	pop	{r4, r5, pc}
 8008d82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d86:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008d8a:	2d19      	cmp	r5, #25
 8008d8c:	bf98      	it	ls
 8008d8e:	3220      	addls	r2, #32
 8008d90:	42a2      	cmp	r2, r4
 8008d92:	d0f0      	beq.n	8008d76 <__match+0x6>
 8008d94:	2000      	movs	r0, #0
 8008d96:	e7f3      	b.n	8008d80 <__match+0x10>

08008d98 <__hexnan>:
 8008d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d9c:	680b      	ldr	r3, [r1, #0]
 8008d9e:	6801      	ldr	r1, [r0, #0]
 8008da0:	115e      	asrs	r6, r3, #5
 8008da2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008da6:	f013 031f 	ands.w	r3, r3, #31
 8008daa:	b087      	sub	sp, #28
 8008dac:	bf18      	it	ne
 8008dae:	3604      	addne	r6, #4
 8008db0:	2500      	movs	r5, #0
 8008db2:	1f37      	subs	r7, r6, #4
 8008db4:	4682      	mov	sl, r0
 8008db6:	4690      	mov	r8, r2
 8008db8:	9301      	str	r3, [sp, #4]
 8008dba:	f846 5c04 	str.w	r5, [r6, #-4]
 8008dbe:	46b9      	mov	r9, r7
 8008dc0:	463c      	mov	r4, r7
 8008dc2:	9502      	str	r5, [sp, #8]
 8008dc4:	46ab      	mov	fp, r5
 8008dc6:	784a      	ldrb	r2, [r1, #1]
 8008dc8:	1c4b      	adds	r3, r1, #1
 8008dca:	9303      	str	r3, [sp, #12]
 8008dcc:	b342      	cbz	r2, 8008e20 <__hexnan+0x88>
 8008dce:	4610      	mov	r0, r2
 8008dd0:	9105      	str	r1, [sp, #20]
 8008dd2:	9204      	str	r2, [sp, #16]
 8008dd4:	f7ff fd5e 	bl	8008894 <__hexdig_fun>
 8008dd8:	2800      	cmp	r0, #0
 8008dda:	d14f      	bne.n	8008e7c <__hexnan+0xe4>
 8008ddc:	9a04      	ldr	r2, [sp, #16]
 8008dde:	9905      	ldr	r1, [sp, #20]
 8008de0:	2a20      	cmp	r2, #32
 8008de2:	d818      	bhi.n	8008e16 <__hexnan+0x7e>
 8008de4:	9b02      	ldr	r3, [sp, #8]
 8008de6:	459b      	cmp	fp, r3
 8008de8:	dd13      	ble.n	8008e12 <__hexnan+0x7a>
 8008dea:	454c      	cmp	r4, r9
 8008dec:	d206      	bcs.n	8008dfc <__hexnan+0x64>
 8008dee:	2d07      	cmp	r5, #7
 8008df0:	dc04      	bgt.n	8008dfc <__hexnan+0x64>
 8008df2:	462a      	mov	r2, r5
 8008df4:	4649      	mov	r1, r9
 8008df6:	4620      	mov	r0, r4
 8008df8:	f7ff ffa8 	bl	8008d4c <L_shift>
 8008dfc:	4544      	cmp	r4, r8
 8008dfe:	d950      	bls.n	8008ea2 <__hexnan+0x10a>
 8008e00:	2300      	movs	r3, #0
 8008e02:	f1a4 0904 	sub.w	r9, r4, #4
 8008e06:	f844 3c04 	str.w	r3, [r4, #-4]
 8008e0a:	f8cd b008 	str.w	fp, [sp, #8]
 8008e0e:	464c      	mov	r4, r9
 8008e10:	461d      	mov	r5, r3
 8008e12:	9903      	ldr	r1, [sp, #12]
 8008e14:	e7d7      	b.n	8008dc6 <__hexnan+0x2e>
 8008e16:	2a29      	cmp	r2, #41	; 0x29
 8008e18:	d156      	bne.n	8008ec8 <__hexnan+0x130>
 8008e1a:	3102      	adds	r1, #2
 8008e1c:	f8ca 1000 	str.w	r1, [sl]
 8008e20:	f1bb 0f00 	cmp.w	fp, #0
 8008e24:	d050      	beq.n	8008ec8 <__hexnan+0x130>
 8008e26:	454c      	cmp	r4, r9
 8008e28:	d206      	bcs.n	8008e38 <__hexnan+0xa0>
 8008e2a:	2d07      	cmp	r5, #7
 8008e2c:	dc04      	bgt.n	8008e38 <__hexnan+0xa0>
 8008e2e:	462a      	mov	r2, r5
 8008e30:	4649      	mov	r1, r9
 8008e32:	4620      	mov	r0, r4
 8008e34:	f7ff ff8a 	bl	8008d4c <L_shift>
 8008e38:	4544      	cmp	r4, r8
 8008e3a:	d934      	bls.n	8008ea6 <__hexnan+0x10e>
 8008e3c:	f1a8 0204 	sub.w	r2, r8, #4
 8008e40:	4623      	mov	r3, r4
 8008e42:	f853 1b04 	ldr.w	r1, [r3], #4
 8008e46:	f842 1f04 	str.w	r1, [r2, #4]!
 8008e4a:	429f      	cmp	r7, r3
 8008e4c:	d2f9      	bcs.n	8008e42 <__hexnan+0xaa>
 8008e4e:	1b3b      	subs	r3, r7, r4
 8008e50:	f023 0303 	bic.w	r3, r3, #3
 8008e54:	3304      	adds	r3, #4
 8008e56:	3401      	adds	r4, #1
 8008e58:	3e03      	subs	r6, #3
 8008e5a:	42b4      	cmp	r4, r6
 8008e5c:	bf88      	it	hi
 8008e5e:	2304      	movhi	r3, #4
 8008e60:	4443      	add	r3, r8
 8008e62:	2200      	movs	r2, #0
 8008e64:	f843 2b04 	str.w	r2, [r3], #4
 8008e68:	429f      	cmp	r7, r3
 8008e6a:	d2fb      	bcs.n	8008e64 <__hexnan+0xcc>
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	b91b      	cbnz	r3, 8008e78 <__hexnan+0xe0>
 8008e70:	4547      	cmp	r7, r8
 8008e72:	d127      	bne.n	8008ec4 <__hexnan+0x12c>
 8008e74:	2301      	movs	r3, #1
 8008e76:	603b      	str	r3, [r7, #0]
 8008e78:	2005      	movs	r0, #5
 8008e7a:	e026      	b.n	8008eca <__hexnan+0x132>
 8008e7c:	3501      	adds	r5, #1
 8008e7e:	2d08      	cmp	r5, #8
 8008e80:	f10b 0b01 	add.w	fp, fp, #1
 8008e84:	dd06      	ble.n	8008e94 <__hexnan+0xfc>
 8008e86:	4544      	cmp	r4, r8
 8008e88:	d9c3      	bls.n	8008e12 <__hexnan+0x7a>
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	f844 3c04 	str.w	r3, [r4, #-4]
 8008e90:	2501      	movs	r5, #1
 8008e92:	3c04      	subs	r4, #4
 8008e94:	6822      	ldr	r2, [r4, #0]
 8008e96:	f000 000f 	and.w	r0, r0, #15
 8008e9a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8008e9e:	6022      	str	r2, [r4, #0]
 8008ea0:	e7b7      	b.n	8008e12 <__hexnan+0x7a>
 8008ea2:	2508      	movs	r5, #8
 8008ea4:	e7b5      	b.n	8008e12 <__hexnan+0x7a>
 8008ea6:	9b01      	ldr	r3, [sp, #4]
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d0df      	beq.n	8008e6c <__hexnan+0xd4>
 8008eac:	f04f 32ff 	mov.w	r2, #4294967295
 8008eb0:	f1c3 0320 	rsb	r3, r3, #32
 8008eb4:	fa22 f303 	lsr.w	r3, r2, r3
 8008eb8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008ebc:	401a      	ands	r2, r3
 8008ebe:	f846 2c04 	str.w	r2, [r6, #-4]
 8008ec2:	e7d3      	b.n	8008e6c <__hexnan+0xd4>
 8008ec4:	3f04      	subs	r7, #4
 8008ec6:	e7d1      	b.n	8008e6c <__hexnan+0xd4>
 8008ec8:	2004      	movs	r0, #4
 8008eca:	b007      	add	sp, #28
 8008ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008ed0 <_localeconv_r>:
 8008ed0:	4800      	ldr	r0, [pc, #0]	; (8008ed4 <_localeconv_r+0x4>)
 8008ed2:	4770      	bx	lr
 8008ed4:	20000184 	.word	0x20000184

08008ed8 <malloc>:
 8008ed8:	4b02      	ldr	r3, [pc, #8]	; (8008ee4 <malloc+0xc>)
 8008eda:	4601      	mov	r1, r0
 8008edc:	6818      	ldr	r0, [r3, #0]
 8008ede:	f000 bd3d 	b.w	800995c <_malloc_r>
 8008ee2:	bf00      	nop
 8008ee4:	2000002c 	.word	0x2000002c

08008ee8 <__ascii_mbtowc>:
 8008ee8:	b082      	sub	sp, #8
 8008eea:	b901      	cbnz	r1, 8008eee <__ascii_mbtowc+0x6>
 8008eec:	a901      	add	r1, sp, #4
 8008eee:	b142      	cbz	r2, 8008f02 <__ascii_mbtowc+0x1a>
 8008ef0:	b14b      	cbz	r3, 8008f06 <__ascii_mbtowc+0x1e>
 8008ef2:	7813      	ldrb	r3, [r2, #0]
 8008ef4:	600b      	str	r3, [r1, #0]
 8008ef6:	7812      	ldrb	r2, [r2, #0]
 8008ef8:	1e10      	subs	r0, r2, #0
 8008efa:	bf18      	it	ne
 8008efc:	2001      	movne	r0, #1
 8008efe:	b002      	add	sp, #8
 8008f00:	4770      	bx	lr
 8008f02:	4610      	mov	r0, r2
 8008f04:	e7fb      	b.n	8008efe <__ascii_mbtowc+0x16>
 8008f06:	f06f 0001 	mvn.w	r0, #1
 8008f0a:	e7f8      	b.n	8008efe <__ascii_mbtowc+0x16>

08008f0c <memcpy>:
 8008f0c:	440a      	add	r2, r1
 8008f0e:	4291      	cmp	r1, r2
 8008f10:	f100 33ff 	add.w	r3, r0, #4294967295
 8008f14:	d100      	bne.n	8008f18 <memcpy+0xc>
 8008f16:	4770      	bx	lr
 8008f18:	b510      	push	{r4, lr}
 8008f1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f1e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f22:	4291      	cmp	r1, r2
 8008f24:	d1f9      	bne.n	8008f1a <memcpy+0xe>
 8008f26:	bd10      	pop	{r4, pc}

08008f28 <_Balloc>:
 8008f28:	b570      	push	{r4, r5, r6, lr}
 8008f2a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008f2c:	4604      	mov	r4, r0
 8008f2e:	460d      	mov	r5, r1
 8008f30:	b976      	cbnz	r6, 8008f50 <_Balloc+0x28>
 8008f32:	2010      	movs	r0, #16
 8008f34:	f7ff ffd0 	bl	8008ed8 <malloc>
 8008f38:	4602      	mov	r2, r0
 8008f3a:	6260      	str	r0, [r4, #36]	; 0x24
 8008f3c:	b920      	cbnz	r0, 8008f48 <_Balloc+0x20>
 8008f3e:	4b18      	ldr	r3, [pc, #96]	; (8008fa0 <_Balloc+0x78>)
 8008f40:	4818      	ldr	r0, [pc, #96]	; (8008fa4 <_Balloc+0x7c>)
 8008f42:	2166      	movs	r1, #102	; 0x66
 8008f44:	f000 fef8 	bl	8009d38 <__assert_func>
 8008f48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f4c:	6006      	str	r6, [r0, #0]
 8008f4e:	60c6      	str	r6, [r0, #12]
 8008f50:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008f52:	68f3      	ldr	r3, [r6, #12]
 8008f54:	b183      	cbz	r3, 8008f78 <_Balloc+0x50>
 8008f56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f58:	68db      	ldr	r3, [r3, #12]
 8008f5a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008f5e:	b9b8      	cbnz	r0, 8008f90 <_Balloc+0x68>
 8008f60:	2101      	movs	r1, #1
 8008f62:	fa01 f605 	lsl.w	r6, r1, r5
 8008f66:	1d72      	adds	r2, r6, #5
 8008f68:	0092      	lsls	r2, r2, #2
 8008f6a:	4620      	mov	r0, r4
 8008f6c:	f000 fc97 	bl	800989e <_calloc_r>
 8008f70:	b160      	cbz	r0, 8008f8c <_Balloc+0x64>
 8008f72:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008f76:	e00e      	b.n	8008f96 <_Balloc+0x6e>
 8008f78:	2221      	movs	r2, #33	; 0x21
 8008f7a:	2104      	movs	r1, #4
 8008f7c:	4620      	mov	r0, r4
 8008f7e:	f000 fc8e 	bl	800989e <_calloc_r>
 8008f82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f84:	60f0      	str	r0, [r6, #12]
 8008f86:	68db      	ldr	r3, [r3, #12]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d1e4      	bne.n	8008f56 <_Balloc+0x2e>
 8008f8c:	2000      	movs	r0, #0
 8008f8e:	bd70      	pop	{r4, r5, r6, pc}
 8008f90:	6802      	ldr	r2, [r0, #0]
 8008f92:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008f96:	2300      	movs	r3, #0
 8008f98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008f9c:	e7f7      	b.n	8008f8e <_Balloc+0x66>
 8008f9e:	bf00      	nop
 8008fa0:	0800aa7e 	.word	0x0800aa7e
 8008fa4:	0800ab84 	.word	0x0800ab84

08008fa8 <_Bfree>:
 8008fa8:	b570      	push	{r4, r5, r6, lr}
 8008faa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008fac:	4605      	mov	r5, r0
 8008fae:	460c      	mov	r4, r1
 8008fb0:	b976      	cbnz	r6, 8008fd0 <_Bfree+0x28>
 8008fb2:	2010      	movs	r0, #16
 8008fb4:	f7ff ff90 	bl	8008ed8 <malloc>
 8008fb8:	4602      	mov	r2, r0
 8008fba:	6268      	str	r0, [r5, #36]	; 0x24
 8008fbc:	b920      	cbnz	r0, 8008fc8 <_Bfree+0x20>
 8008fbe:	4b09      	ldr	r3, [pc, #36]	; (8008fe4 <_Bfree+0x3c>)
 8008fc0:	4809      	ldr	r0, [pc, #36]	; (8008fe8 <_Bfree+0x40>)
 8008fc2:	218a      	movs	r1, #138	; 0x8a
 8008fc4:	f000 feb8 	bl	8009d38 <__assert_func>
 8008fc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008fcc:	6006      	str	r6, [r0, #0]
 8008fce:	60c6      	str	r6, [r0, #12]
 8008fd0:	b13c      	cbz	r4, 8008fe2 <_Bfree+0x3a>
 8008fd2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008fd4:	6862      	ldr	r2, [r4, #4]
 8008fd6:	68db      	ldr	r3, [r3, #12]
 8008fd8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008fdc:	6021      	str	r1, [r4, #0]
 8008fde:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008fe2:	bd70      	pop	{r4, r5, r6, pc}
 8008fe4:	0800aa7e 	.word	0x0800aa7e
 8008fe8:	0800ab84 	.word	0x0800ab84

08008fec <__multadd>:
 8008fec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ff0:	690e      	ldr	r6, [r1, #16]
 8008ff2:	4607      	mov	r7, r0
 8008ff4:	4698      	mov	r8, r3
 8008ff6:	460c      	mov	r4, r1
 8008ff8:	f101 0014 	add.w	r0, r1, #20
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	6805      	ldr	r5, [r0, #0]
 8009000:	b2a9      	uxth	r1, r5
 8009002:	fb02 8101 	mla	r1, r2, r1, r8
 8009006:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800900a:	0c2d      	lsrs	r5, r5, #16
 800900c:	fb02 c505 	mla	r5, r2, r5, ip
 8009010:	b289      	uxth	r1, r1
 8009012:	3301      	adds	r3, #1
 8009014:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009018:	429e      	cmp	r6, r3
 800901a:	f840 1b04 	str.w	r1, [r0], #4
 800901e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009022:	dcec      	bgt.n	8008ffe <__multadd+0x12>
 8009024:	f1b8 0f00 	cmp.w	r8, #0
 8009028:	d022      	beq.n	8009070 <__multadd+0x84>
 800902a:	68a3      	ldr	r3, [r4, #8]
 800902c:	42b3      	cmp	r3, r6
 800902e:	dc19      	bgt.n	8009064 <__multadd+0x78>
 8009030:	6861      	ldr	r1, [r4, #4]
 8009032:	4638      	mov	r0, r7
 8009034:	3101      	adds	r1, #1
 8009036:	f7ff ff77 	bl	8008f28 <_Balloc>
 800903a:	4605      	mov	r5, r0
 800903c:	b928      	cbnz	r0, 800904a <__multadd+0x5e>
 800903e:	4602      	mov	r2, r0
 8009040:	4b0d      	ldr	r3, [pc, #52]	; (8009078 <__multadd+0x8c>)
 8009042:	480e      	ldr	r0, [pc, #56]	; (800907c <__multadd+0x90>)
 8009044:	21b5      	movs	r1, #181	; 0xb5
 8009046:	f000 fe77 	bl	8009d38 <__assert_func>
 800904a:	6922      	ldr	r2, [r4, #16]
 800904c:	3202      	adds	r2, #2
 800904e:	f104 010c 	add.w	r1, r4, #12
 8009052:	0092      	lsls	r2, r2, #2
 8009054:	300c      	adds	r0, #12
 8009056:	f7ff ff59 	bl	8008f0c <memcpy>
 800905a:	4621      	mov	r1, r4
 800905c:	4638      	mov	r0, r7
 800905e:	f7ff ffa3 	bl	8008fa8 <_Bfree>
 8009062:	462c      	mov	r4, r5
 8009064:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009068:	3601      	adds	r6, #1
 800906a:	f8c3 8014 	str.w	r8, [r3, #20]
 800906e:	6126      	str	r6, [r4, #16]
 8009070:	4620      	mov	r0, r4
 8009072:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009076:	bf00      	nop
 8009078:	0800aaf4 	.word	0x0800aaf4
 800907c:	0800ab84 	.word	0x0800ab84

08009080 <__s2b>:
 8009080:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009084:	460c      	mov	r4, r1
 8009086:	4615      	mov	r5, r2
 8009088:	461f      	mov	r7, r3
 800908a:	2209      	movs	r2, #9
 800908c:	3308      	adds	r3, #8
 800908e:	4606      	mov	r6, r0
 8009090:	fb93 f3f2 	sdiv	r3, r3, r2
 8009094:	2100      	movs	r1, #0
 8009096:	2201      	movs	r2, #1
 8009098:	429a      	cmp	r2, r3
 800909a:	db09      	blt.n	80090b0 <__s2b+0x30>
 800909c:	4630      	mov	r0, r6
 800909e:	f7ff ff43 	bl	8008f28 <_Balloc>
 80090a2:	b940      	cbnz	r0, 80090b6 <__s2b+0x36>
 80090a4:	4602      	mov	r2, r0
 80090a6:	4b19      	ldr	r3, [pc, #100]	; (800910c <__s2b+0x8c>)
 80090a8:	4819      	ldr	r0, [pc, #100]	; (8009110 <__s2b+0x90>)
 80090aa:	21ce      	movs	r1, #206	; 0xce
 80090ac:	f000 fe44 	bl	8009d38 <__assert_func>
 80090b0:	0052      	lsls	r2, r2, #1
 80090b2:	3101      	adds	r1, #1
 80090b4:	e7f0      	b.n	8009098 <__s2b+0x18>
 80090b6:	9b08      	ldr	r3, [sp, #32]
 80090b8:	6143      	str	r3, [r0, #20]
 80090ba:	2d09      	cmp	r5, #9
 80090bc:	f04f 0301 	mov.w	r3, #1
 80090c0:	6103      	str	r3, [r0, #16]
 80090c2:	dd16      	ble.n	80090f2 <__s2b+0x72>
 80090c4:	f104 0909 	add.w	r9, r4, #9
 80090c8:	46c8      	mov	r8, r9
 80090ca:	442c      	add	r4, r5
 80090cc:	f818 3b01 	ldrb.w	r3, [r8], #1
 80090d0:	4601      	mov	r1, r0
 80090d2:	3b30      	subs	r3, #48	; 0x30
 80090d4:	220a      	movs	r2, #10
 80090d6:	4630      	mov	r0, r6
 80090d8:	f7ff ff88 	bl	8008fec <__multadd>
 80090dc:	45a0      	cmp	r8, r4
 80090de:	d1f5      	bne.n	80090cc <__s2b+0x4c>
 80090e0:	f1a5 0408 	sub.w	r4, r5, #8
 80090e4:	444c      	add	r4, r9
 80090e6:	1b2d      	subs	r5, r5, r4
 80090e8:	1963      	adds	r3, r4, r5
 80090ea:	42bb      	cmp	r3, r7
 80090ec:	db04      	blt.n	80090f8 <__s2b+0x78>
 80090ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090f2:	340a      	adds	r4, #10
 80090f4:	2509      	movs	r5, #9
 80090f6:	e7f6      	b.n	80090e6 <__s2b+0x66>
 80090f8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80090fc:	4601      	mov	r1, r0
 80090fe:	3b30      	subs	r3, #48	; 0x30
 8009100:	220a      	movs	r2, #10
 8009102:	4630      	mov	r0, r6
 8009104:	f7ff ff72 	bl	8008fec <__multadd>
 8009108:	e7ee      	b.n	80090e8 <__s2b+0x68>
 800910a:	bf00      	nop
 800910c:	0800aaf4 	.word	0x0800aaf4
 8009110:	0800ab84 	.word	0x0800ab84

08009114 <__hi0bits>:
 8009114:	0c03      	lsrs	r3, r0, #16
 8009116:	041b      	lsls	r3, r3, #16
 8009118:	b9d3      	cbnz	r3, 8009150 <__hi0bits+0x3c>
 800911a:	0400      	lsls	r0, r0, #16
 800911c:	2310      	movs	r3, #16
 800911e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009122:	bf04      	itt	eq
 8009124:	0200      	lsleq	r0, r0, #8
 8009126:	3308      	addeq	r3, #8
 8009128:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800912c:	bf04      	itt	eq
 800912e:	0100      	lsleq	r0, r0, #4
 8009130:	3304      	addeq	r3, #4
 8009132:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009136:	bf04      	itt	eq
 8009138:	0080      	lsleq	r0, r0, #2
 800913a:	3302      	addeq	r3, #2
 800913c:	2800      	cmp	r0, #0
 800913e:	db05      	blt.n	800914c <__hi0bits+0x38>
 8009140:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009144:	f103 0301 	add.w	r3, r3, #1
 8009148:	bf08      	it	eq
 800914a:	2320      	moveq	r3, #32
 800914c:	4618      	mov	r0, r3
 800914e:	4770      	bx	lr
 8009150:	2300      	movs	r3, #0
 8009152:	e7e4      	b.n	800911e <__hi0bits+0xa>

08009154 <__lo0bits>:
 8009154:	6803      	ldr	r3, [r0, #0]
 8009156:	f013 0207 	ands.w	r2, r3, #7
 800915a:	4601      	mov	r1, r0
 800915c:	d00b      	beq.n	8009176 <__lo0bits+0x22>
 800915e:	07da      	lsls	r2, r3, #31
 8009160:	d424      	bmi.n	80091ac <__lo0bits+0x58>
 8009162:	0798      	lsls	r0, r3, #30
 8009164:	bf49      	itett	mi
 8009166:	085b      	lsrmi	r3, r3, #1
 8009168:	089b      	lsrpl	r3, r3, #2
 800916a:	2001      	movmi	r0, #1
 800916c:	600b      	strmi	r3, [r1, #0]
 800916e:	bf5c      	itt	pl
 8009170:	600b      	strpl	r3, [r1, #0]
 8009172:	2002      	movpl	r0, #2
 8009174:	4770      	bx	lr
 8009176:	b298      	uxth	r0, r3
 8009178:	b9b0      	cbnz	r0, 80091a8 <__lo0bits+0x54>
 800917a:	0c1b      	lsrs	r3, r3, #16
 800917c:	2010      	movs	r0, #16
 800917e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009182:	bf04      	itt	eq
 8009184:	0a1b      	lsreq	r3, r3, #8
 8009186:	3008      	addeq	r0, #8
 8009188:	071a      	lsls	r2, r3, #28
 800918a:	bf04      	itt	eq
 800918c:	091b      	lsreq	r3, r3, #4
 800918e:	3004      	addeq	r0, #4
 8009190:	079a      	lsls	r2, r3, #30
 8009192:	bf04      	itt	eq
 8009194:	089b      	lsreq	r3, r3, #2
 8009196:	3002      	addeq	r0, #2
 8009198:	07da      	lsls	r2, r3, #31
 800919a:	d403      	bmi.n	80091a4 <__lo0bits+0x50>
 800919c:	085b      	lsrs	r3, r3, #1
 800919e:	f100 0001 	add.w	r0, r0, #1
 80091a2:	d005      	beq.n	80091b0 <__lo0bits+0x5c>
 80091a4:	600b      	str	r3, [r1, #0]
 80091a6:	4770      	bx	lr
 80091a8:	4610      	mov	r0, r2
 80091aa:	e7e8      	b.n	800917e <__lo0bits+0x2a>
 80091ac:	2000      	movs	r0, #0
 80091ae:	4770      	bx	lr
 80091b0:	2020      	movs	r0, #32
 80091b2:	4770      	bx	lr

080091b4 <__i2b>:
 80091b4:	b510      	push	{r4, lr}
 80091b6:	460c      	mov	r4, r1
 80091b8:	2101      	movs	r1, #1
 80091ba:	f7ff feb5 	bl	8008f28 <_Balloc>
 80091be:	4602      	mov	r2, r0
 80091c0:	b928      	cbnz	r0, 80091ce <__i2b+0x1a>
 80091c2:	4b05      	ldr	r3, [pc, #20]	; (80091d8 <__i2b+0x24>)
 80091c4:	4805      	ldr	r0, [pc, #20]	; (80091dc <__i2b+0x28>)
 80091c6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80091ca:	f000 fdb5 	bl	8009d38 <__assert_func>
 80091ce:	2301      	movs	r3, #1
 80091d0:	6144      	str	r4, [r0, #20]
 80091d2:	6103      	str	r3, [r0, #16]
 80091d4:	bd10      	pop	{r4, pc}
 80091d6:	bf00      	nop
 80091d8:	0800aaf4 	.word	0x0800aaf4
 80091dc:	0800ab84 	.word	0x0800ab84

080091e0 <__multiply>:
 80091e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091e4:	4614      	mov	r4, r2
 80091e6:	690a      	ldr	r2, [r1, #16]
 80091e8:	6923      	ldr	r3, [r4, #16]
 80091ea:	429a      	cmp	r2, r3
 80091ec:	bfb8      	it	lt
 80091ee:	460b      	movlt	r3, r1
 80091f0:	460d      	mov	r5, r1
 80091f2:	bfbc      	itt	lt
 80091f4:	4625      	movlt	r5, r4
 80091f6:	461c      	movlt	r4, r3
 80091f8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80091fc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009200:	68ab      	ldr	r3, [r5, #8]
 8009202:	6869      	ldr	r1, [r5, #4]
 8009204:	eb0a 0709 	add.w	r7, sl, r9
 8009208:	42bb      	cmp	r3, r7
 800920a:	b085      	sub	sp, #20
 800920c:	bfb8      	it	lt
 800920e:	3101      	addlt	r1, #1
 8009210:	f7ff fe8a 	bl	8008f28 <_Balloc>
 8009214:	b930      	cbnz	r0, 8009224 <__multiply+0x44>
 8009216:	4602      	mov	r2, r0
 8009218:	4b42      	ldr	r3, [pc, #264]	; (8009324 <__multiply+0x144>)
 800921a:	4843      	ldr	r0, [pc, #268]	; (8009328 <__multiply+0x148>)
 800921c:	f240 115d 	movw	r1, #349	; 0x15d
 8009220:	f000 fd8a 	bl	8009d38 <__assert_func>
 8009224:	f100 0614 	add.w	r6, r0, #20
 8009228:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800922c:	4633      	mov	r3, r6
 800922e:	2200      	movs	r2, #0
 8009230:	4543      	cmp	r3, r8
 8009232:	d31e      	bcc.n	8009272 <__multiply+0x92>
 8009234:	f105 0c14 	add.w	ip, r5, #20
 8009238:	f104 0314 	add.w	r3, r4, #20
 800923c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009240:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009244:	9202      	str	r2, [sp, #8]
 8009246:	ebac 0205 	sub.w	r2, ip, r5
 800924a:	3a15      	subs	r2, #21
 800924c:	f022 0203 	bic.w	r2, r2, #3
 8009250:	3204      	adds	r2, #4
 8009252:	f105 0115 	add.w	r1, r5, #21
 8009256:	458c      	cmp	ip, r1
 8009258:	bf38      	it	cc
 800925a:	2204      	movcc	r2, #4
 800925c:	9201      	str	r2, [sp, #4]
 800925e:	9a02      	ldr	r2, [sp, #8]
 8009260:	9303      	str	r3, [sp, #12]
 8009262:	429a      	cmp	r2, r3
 8009264:	d808      	bhi.n	8009278 <__multiply+0x98>
 8009266:	2f00      	cmp	r7, #0
 8009268:	dc55      	bgt.n	8009316 <__multiply+0x136>
 800926a:	6107      	str	r7, [r0, #16]
 800926c:	b005      	add	sp, #20
 800926e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009272:	f843 2b04 	str.w	r2, [r3], #4
 8009276:	e7db      	b.n	8009230 <__multiply+0x50>
 8009278:	f8b3 a000 	ldrh.w	sl, [r3]
 800927c:	f1ba 0f00 	cmp.w	sl, #0
 8009280:	d020      	beq.n	80092c4 <__multiply+0xe4>
 8009282:	f105 0e14 	add.w	lr, r5, #20
 8009286:	46b1      	mov	r9, r6
 8009288:	2200      	movs	r2, #0
 800928a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800928e:	f8d9 b000 	ldr.w	fp, [r9]
 8009292:	b2a1      	uxth	r1, r4
 8009294:	fa1f fb8b 	uxth.w	fp, fp
 8009298:	fb0a b101 	mla	r1, sl, r1, fp
 800929c:	4411      	add	r1, r2
 800929e:	f8d9 2000 	ldr.w	r2, [r9]
 80092a2:	0c24      	lsrs	r4, r4, #16
 80092a4:	0c12      	lsrs	r2, r2, #16
 80092a6:	fb0a 2404 	mla	r4, sl, r4, r2
 80092aa:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80092ae:	b289      	uxth	r1, r1
 80092b0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80092b4:	45f4      	cmp	ip, lr
 80092b6:	f849 1b04 	str.w	r1, [r9], #4
 80092ba:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80092be:	d8e4      	bhi.n	800928a <__multiply+0xaa>
 80092c0:	9901      	ldr	r1, [sp, #4]
 80092c2:	5072      	str	r2, [r6, r1]
 80092c4:	9a03      	ldr	r2, [sp, #12]
 80092c6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80092ca:	3304      	adds	r3, #4
 80092cc:	f1b9 0f00 	cmp.w	r9, #0
 80092d0:	d01f      	beq.n	8009312 <__multiply+0x132>
 80092d2:	6834      	ldr	r4, [r6, #0]
 80092d4:	f105 0114 	add.w	r1, r5, #20
 80092d8:	46b6      	mov	lr, r6
 80092da:	f04f 0a00 	mov.w	sl, #0
 80092de:	880a      	ldrh	r2, [r1, #0]
 80092e0:	f8be b002 	ldrh.w	fp, [lr, #2]
 80092e4:	fb09 b202 	mla	r2, r9, r2, fp
 80092e8:	4492      	add	sl, r2
 80092ea:	b2a4      	uxth	r4, r4
 80092ec:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80092f0:	f84e 4b04 	str.w	r4, [lr], #4
 80092f4:	f851 4b04 	ldr.w	r4, [r1], #4
 80092f8:	f8be 2000 	ldrh.w	r2, [lr]
 80092fc:	0c24      	lsrs	r4, r4, #16
 80092fe:	fb09 2404 	mla	r4, r9, r4, r2
 8009302:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009306:	458c      	cmp	ip, r1
 8009308:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800930c:	d8e7      	bhi.n	80092de <__multiply+0xfe>
 800930e:	9a01      	ldr	r2, [sp, #4]
 8009310:	50b4      	str	r4, [r6, r2]
 8009312:	3604      	adds	r6, #4
 8009314:	e7a3      	b.n	800925e <__multiply+0x7e>
 8009316:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800931a:	2b00      	cmp	r3, #0
 800931c:	d1a5      	bne.n	800926a <__multiply+0x8a>
 800931e:	3f01      	subs	r7, #1
 8009320:	e7a1      	b.n	8009266 <__multiply+0x86>
 8009322:	bf00      	nop
 8009324:	0800aaf4 	.word	0x0800aaf4
 8009328:	0800ab84 	.word	0x0800ab84

0800932c <__pow5mult>:
 800932c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009330:	4615      	mov	r5, r2
 8009332:	f012 0203 	ands.w	r2, r2, #3
 8009336:	4606      	mov	r6, r0
 8009338:	460f      	mov	r7, r1
 800933a:	d007      	beq.n	800934c <__pow5mult+0x20>
 800933c:	4c25      	ldr	r4, [pc, #148]	; (80093d4 <__pow5mult+0xa8>)
 800933e:	3a01      	subs	r2, #1
 8009340:	2300      	movs	r3, #0
 8009342:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009346:	f7ff fe51 	bl	8008fec <__multadd>
 800934a:	4607      	mov	r7, r0
 800934c:	10ad      	asrs	r5, r5, #2
 800934e:	d03d      	beq.n	80093cc <__pow5mult+0xa0>
 8009350:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009352:	b97c      	cbnz	r4, 8009374 <__pow5mult+0x48>
 8009354:	2010      	movs	r0, #16
 8009356:	f7ff fdbf 	bl	8008ed8 <malloc>
 800935a:	4602      	mov	r2, r0
 800935c:	6270      	str	r0, [r6, #36]	; 0x24
 800935e:	b928      	cbnz	r0, 800936c <__pow5mult+0x40>
 8009360:	4b1d      	ldr	r3, [pc, #116]	; (80093d8 <__pow5mult+0xac>)
 8009362:	481e      	ldr	r0, [pc, #120]	; (80093dc <__pow5mult+0xb0>)
 8009364:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009368:	f000 fce6 	bl	8009d38 <__assert_func>
 800936c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009370:	6004      	str	r4, [r0, #0]
 8009372:	60c4      	str	r4, [r0, #12]
 8009374:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009378:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800937c:	b94c      	cbnz	r4, 8009392 <__pow5mult+0x66>
 800937e:	f240 2171 	movw	r1, #625	; 0x271
 8009382:	4630      	mov	r0, r6
 8009384:	f7ff ff16 	bl	80091b4 <__i2b>
 8009388:	2300      	movs	r3, #0
 800938a:	f8c8 0008 	str.w	r0, [r8, #8]
 800938e:	4604      	mov	r4, r0
 8009390:	6003      	str	r3, [r0, #0]
 8009392:	f04f 0900 	mov.w	r9, #0
 8009396:	07eb      	lsls	r3, r5, #31
 8009398:	d50a      	bpl.n	80093b0 <__pow5mult+0x84>
 800939a:	4639      	mov	r1, r7
 800939c:	4622      	mov	r2, r4
 800939e:	4630      	mov	r0, r6
 80093a0:	f7ff ff1e 	bl	80091e0 <__multiply>
 80093a4:	4639      	mov	r1, r7
 80093a6:	4680      	mov	r8, r0
 80093a8:	4630      	mov	r0, r6
 80093aa:	f7ff fdfd 	bl	8008fa8 <_Bfree>
 80093ae:	4647      	mov	r7, r8
 80093b0:	106d      	asrs	r5, r5, #1
 80093b2:	d00b      	beq.n	80093cc <__pow5mult+0xa0>
 80093b4:	6820      	ldr	r0, [r4, #0]
 80093b6:	b938      	cbnz	r0, 80093c8 <__pow5mult+0x9c>
 80093b8:	4622      	mov	r2, r4
 80093ba:	4621      	mov	r1, r4
 80093bc:	4630      	mov	r0, r6
 80093be:	f7ff ff0f 	bl	80091e0 <__multiply>
 80093c2:	6020      	str	r0, [r4, #0]
 80093c4:	f8c0 9000 	str.w	r9, [r0]
 80093c8:	4604      	mov	r4, r0
 80093ca:	e7e4      	b.n	8009396 <__pow5mult+0x6a>
 80093cc:	4638      	mov	r0, r7
 80093ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093d2:	bf00      	nop
 80093d4:	0800acd8 	.word	0x0800acd8
 80093d8:	0800aa7e 	.word	0x0800aa7e
 80093dc:	0800ab84 	.word	0x0800ab84

080093e0 <__lshift>:
 80093e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093e4:	460c      	mov	r4, r1
 80093e6:	6849      	ldr	r1, [r1, #4]
 80093e8:	6923      	ldr	r3, [r4, #16]
 80093ea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80093ee:	68a3      	ldr	r3, [r4, #8]
 80093f0:	4607      	mov	r7, r0
 80093f2:	4691      	mov	r9, r2
 80093f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80093f8:	f108 0601 	add.w	r6, r8, #1
 80093fc:	42b3      	cmp	r3, r6
 80093fe:	db0b      	blt.n	8009418 <__lshift+0x38>
 8009400:	4638      	mov	r0, r7
 8009402:	f7ff fd91 	bl	8008f28 <_Balloc>
 8009406:	4605      	mov	r5, r0
 8009408:	b948      	cbnz	r0, 800941e <__lshift+0x3e>
 800940a:	4602      	mov	r2, r0
 800940c:	4b28      	ldr	r3, [pc, #160]	; (80094b0 <__lshift+0xd0>)
 800940e:	4829      	ldr	r0, [pc, #164]	; (80094b4 <__lshift+0xd4>)
 8009410:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009414:	f000 fc90 	bl	8009d38 <__assert_func>
 8009418:	3101      	adds	r1, #1
 800941a:	005b      	lsls	r3, r3, #1
 800941c:	e7ee      	b.n	80093fc <__lshift+0x1c>
 800941e:	2300      	movs	r3, #0
 8009420:	f100 0114 	add.w	r1, r0, #20
 8009424:	f100 0210 	add.w	r2, r0, #16
 8009428:	4618      	mov	r0, r3
 800942a:	4553      	cmp	r3, sl
 800942c:	db33      	blt.n	8009496 <__lshift+0xb6>
 800942e:	6920      	ldr	r0, [r4, #16]
 8009430:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009434:	f104 0314 	add.w	r3, r4, #20
 8009438:	f019 091f 	ands.w	r9, r9, #31
 800943c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009440:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009444:	d02b      	beq.n	800949e <__lshift+0xbe>
 8009446:	f1c9 0e20 	rsb	lr, r9, #32
 800944a:	468a      	mov	sl, r1
 800944c:	2200      	movs	r2, #0
 800944e:	6818      	ldr	r0, [r3, #0]
 8009450:	fa00 f009 	lsl.w	r0, r0, r9
 8009454:	4302      	orrs	r2, r0
 8009456:	f84a 2b04 	str.w	r2, [sl], #4
 800945a:	f853 2b04 	ldr.w	r2, [r3], #4
 800945e:	459c      	cmp	ip, r3
 8009460:	fa22 f20e 	lsr.w	r2, r2, lr
 8009464:	d8f3      	bhi.n	800944e <__lshift+0x6e>
 8009466:	ebac 0304 	sub.w	r3, ip, r4
 800946a:	3b15      	subs	r3, #21
 800946c:	f023 0303 	bic.w	r3, r3, #3
 8009470:	3304      	adds	r3, #4
 8009472:	f104 0015 	add.w	r0, r4, #21
 8009476:	4584      	cmp	ip, r0
 8009478:	bf38      	it	cc
 800947a:	2304      	movcc	r3, #4
 800947c:	50ca      	str	r2, [r1, r3]
 800947e:	b10a      	cbz	r2, 8009484 <__lshift+0xa4>
 8009480:	f108 0602 	add.w	r6, r8, #2
 8009484:	3e01      	subs	r6, #1
 8009486:	4638      	mov	r0, r7
 8009488:	612e      	str	r6, [r5, #16]
 800948a:	4621      	mov	r1, r4
 800948c:	f7ff fd8c 	bl	8008fa8 <_Bfree>
 8009490:	4628      	mov	r0, r5
 8009492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009496:	f842 0f04 	str.w	r0, [r2, #4]!
 800949a:	3301      	adds	r3, #1
 800949c:	e7c5      	b.n	800942a <__lshift+0x4a>
 800949e:	3904      	subs	r1, #4
 80094a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80094a4:	f841 2f04 	str.w	r2, [r1, #4]!
 80094a8:	459c      	cmp	ip, r3
 80094aa:	d8f9      	bhi.n	80094a0 <__lshift+0xc0>
 80094ac:	e7ea      	b.n	8009484 <__lshift+0xa4>
 80094ae:	bf00      	nop
 80094b0:	0800aaf4 	.word	0x0800aaf4
 80094b4:	0800ab84 	.word	0x0800ab84

080094b8 <__mcmp>:
 80094b8:	b530      	push	{r4, r5, lr}
 80094ba:	6902      	ldr	r2, [r0, #16]
 80094bc:	690c      	ldr	r4, [r1, #16]
 80094be:	1b12      	subs	r2, r2, r4
 80094c0:	d10e      	bne.n	80094e0 <__mcmp+0x28>
 80094c2:	f100 0314 	add.w	r3, r0, #20
 80094c6:	3114      	adds	r1, #20
 80094c8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80094cc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80094d0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80094d4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80094d8:	42a5      	cmp	r5, r4
 80094da:	d003      	beq.n	80094e4 <__mcmp+0x2c>
 80094dc:	d305      	bcc.n	80094ea <__mcmp+0x32>
 80094de:	2201      	movs	r2, #1
 80094e0:	4610      	mov	r0, r2
 80094e2:	bd30      	pop	{r4, r5, pc}
 80094e4:	4283      	cmp	r3, r0
 80094e6:	d3f3      	bcc.n	80094d0 <__mcmp+0x18>
 80094e8:	e7fa      	b.n	80094e0 <__mcmp+0x28>
 80094ea:	f04f 32ff 	mov.w	r2, #4294967295
 80094ee:	e7f7      	b.n	80094e0 <__mcmp+0x28>

080094f0 <__mdiff>:
 80094f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094f4:	460c      	mov	r4, r1
 80094f6:	4606      	mov	r6, r0
 80094f8:	4611      	mov	r1, r2
 80094fa:	4620      	mov	r0, r4
 80094fc:	4617      	mov	r7, r2
 80094fe:	f7ff ffdb 	bl	80094b8 <__mcmp>
 8009502:	1e05      	subs	r5, r0, #0
 8009504:	d110      	bne.n	8009528 <__mdiff+0x38>
 8009506:	4629      	mov	r1, r5
 8009508:	4630      	mov	r0, r6
 800950a:	f7ff fd0d 	bl	8008f28 <_Balloc>
 800950e:	b930      	cbnz	r0, 800951e <__mdiff+0x2e>
 8009510:	4b39      	ldr	r3, [pc, #228]	; (80095f8 <__mdiff+0x108>)
 8009512:	4602      	mov	r2, r0
 8009514:	f240 2132 	movw	r1, #562	; 0x232
 8009518:	4838      	ldr	r0, [pc, #224]	; (80095fc <__mdiff+0x10c>)
 800951a:	f000 fc0d 	bl	8009d38 <__assert_func>
 800951e:	2301      	movs	r3, #1
 8009520:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009524:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009528:	bfa4      	itt	ge
 800952a:	463b      	movge	r3, r7
 800952c:	4627      	movge	r7, r4
 800952e:	4630      	mov	r0, r6
 8009530:	6879      	ldr	r1, [r7, #4]
 8009532:	bfa6      	itte	ge
 8009534:	461c      	movge	r4, r3
 8009536:	2500      	movge	r5, #0
 8009538:	2501      	movlt	r5, #1
 800953a:	f7ff fcf5 	bl	8008f28 <_Balloc>
 800953e:	b920      	cbnz	r0, 800954a <__mdiff+0x5a>
 8009540:	4b2d      	ldr	r3, [pc, #180]	; (80095f8 <__mdiff+0x108>)
 8009542:	4602      	mov	r2, r0
 8009544:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009548:	e7e6      	b.n	8009518 <__mdiff+0x28>
 800954a:	693e      	ldr	r6, [r7, #16]
 800954c:	60c5      	str	r5, [r0, #12]
 800954e:	6925      	ldr	r5, [r4, #16]
 8009550:	f107 0114 	add.w	r1, r7, #20
 8009554:	f104 0914 	add.w	r9, r4, #20
 8009558:	f100 0e14 	add.w	lr, r0, #20
 800955c:	f107 0210 	add.w	r2, r7, #16
 8009560:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8009564:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8009568:	46f2      	mov	sl, lr
 800956a:	2700      	movs	r7, #0
 800956c:	f859 3b04 	ldr.w	r3, [r9], #4
 8009570:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009574:	fa1f f883 	uxth.w	r8, r3
 8009578:	fa17 f78b 	uxtah	r7, r7, fp
 800957c:	0c1b      	lsrs	r3, r3, #16
 800957e:	eba7 0808 	sub.w	r8, r7, r8
 8009582:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009586:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800958a:	fa1f f888 	uxth.w	r8, r8
 800958e:	141f      	asrs	r7, r3, #16
 8009590:	454d      	cmp	r5, r9
 8009592:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009596:	f84a 3b04 	str.w	r3, [sl], #4
 800959a:	d8e7      	bhi.n	800956c <__mdiff+0x7c>
 800959c:	1b2b      	subs	r3, r5, r4
 800959e:	3b15      	subs	r3, #21
 80095a0:	f023 0303 	bic.w	r3, r3, #3
 80095a4:	3304      	adds	r3, #4
 80095a6:	3415      	adds	r4, #21
 80095a8:	42a5      	cmp	r5, r4
 80095aa:	bf38      	it	cc
 80095ac:	2304      	movcc	r3, #4
 80095ae:	4419      	add	r1, r3
 80095b0:	4473      	add	r3, lr
 80095b2:	469e      	mov	lr, r3
 80095b4:	460d      	mov	r5, r1
 80095b6:	4565      	cmp	r5, ip
 80095b8:	d30e      	bcc.n	80095d8 <__mdiff+0xe8>
 80095ba:	f10c 0203 	add.w	r2, ip, #3
 80095be:	1a52      	subs	r2, r2, r1
 80095c0:	f022 0203 	bic.w	r2, r2, #3
 80095c4:	3903      	subs	r1, #3
 80095c6:	458c      	cmp	ip, r1
 80095c8:	bf38      	it	cc
 80095ca:	2200      	movcc	r2, #0
 80095cc:	441a      	add	r2, r3
 80095ce:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80095d2:	b17b      	cbz	r3, 80095f4 <__mdiff+0x104>
 80095d4:	6106      	str	r6, [r0, #16]
 80095d6:	e7a5      	b.n	8009524 <__mdiff+0x34>
 80095d8:	f855 8b04 	ldr.w	r8, [r5], #4
 80095dc:	fa17 f488 	uxtah	r4, r7, r8
 80095e0:	1422      	asrs	r2, r4, #16
 80095e2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80095e6:	b2a4      	uxth	r4, r4
 80095e8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80095ec:	f84e 4b04 	str.w	r4, [lr], #4
 80095f0:	1417      	asrs	r7, r2, #16
 80095f2:	e7e0      	b.n	80095b6 <__mdiff+0xc6>
 80095f4:	3e01      	subs	r6, #1
 80095f6:	e7ea      	b.n	80095ce <__mdiff+0xde>
 80095f8:	0800aaf4 	.word	0x0800aaf4
 80095fc:	0800ab84 	.word	0x0800ab84

08009600 <__ulp>:
 8009600:	b082      	sub	sp, #8
 8009602:	ed8d 0b00 	vstr	d0, [sp]
 8009606:	9b01      	ldr	r3, [sp, #4]
 8009608:	4912      	ldr	r1, [pc, #72]	; (8009654 <__ulp+0x54>)
 800960a:	4019      	ands	r1, r3
 800960c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009610:	2900      	cmp	r1, #0
 8009612:	dd05      	ble.n	8009620 <__ulp+0x20>
 8009614:	2200      	movs	r2, #0
 8009616:	460b      	mov	r3, r1
 8009618:	ec43 2b10 	vmov	d0, r2, r3
 800961c:	b002      	add	sp, #8
 800961e:	4770      	bx	lr
 8009620:	4249      	negs	r1, r1
 8009622:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8009626:	ea4f 5021 	mov.w	r0, r1, asr #20
 800962a:	f04f 0200 	mov.w	r2, #0
 800962e:	f04f 0300 	mov.w	r3, #0
 8009632:	da04      	bge.n	800963e <__ulp+0x3e>
 8009634:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009638:	fa41 f300 	asr.w	r3, r1, r0
 800963c:	e7ec      	b.n	8009618 <__ulp+0x18>
 800963e:	f1a0 0114 	sub.w	r1, r0, #20
 8009642:	291e      	cmp	r1, #30
 8009644:	bfda      	itte	le
 8009646:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800964a:	fa20 f101 	lsrle.w	r1, r0, r1
 800964e:	2101      	movgt	r1, #1
 8009650:	460a      	mov	r2, r1
 8009652:	e7e1      	b.n	8009618 <__ulp+0x18>
 8009654:	7ff00000 	.word	0x7ff00000

08009658 <__b2d>:
 8009658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800965a:	6905      	ldr	r5, [r0, #16]
 800965c:	f100 0714 	add.w	r7, r0, #20
 8009660:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009664:	1f2e      	subs	r6, r5, #4
 8009666:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800966a:	4620      	mov	r0, r4
 800966c:	f7ff fd52 	bl	8009114 <__hi0bits>
 8009670:	f1c0 0320 	rsb	r3, r0, #32
 8009674:	280a      	cmp	r0, #10
 8009676:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80096f4 <__b2d+0x9c>
 800967a:	600b      	str	r3, [r1, #0]
 800967c:	dc14      	bgt.n	80096a8 <__b2d+0x50>
 800967e:	f1c0 0e0b 	rsb	lr, r0, #11
 8009682:	fa24 f10e 	lsr.w	r1, r4, lr
 8009686:	42b7      	cmp	r7, r6
 8009688:	ea41 030c 	orr.w	r3, r1, ip
 800968c:	bf34      	ite	cc
 800968e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009692:	2100      	movcs	r1, #0
 8009694:	3015      	adds	r0, #21
 8009696:	fa04 f000 	lsl.w	r0, r4, r0
 800969a:	fa21 f10e 	lsr.w	r1, r1, lr
 800969e:	ea40 0201 	orr.w	r2, r0, r1
 80096a2:	ec43 2b10 	vmov	d0, r2, r3
 80096a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096a8:	42b7      	cmp	r7, r6
 80096aa:	bf3a      	itte	cc
 80096ac:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80096b0:	f1a5 0608 	subcc.w	r6, r5, #8
 80096b4:	2100      	movcs	r1, #0
 80096b6:	380b      	subs	r0, #11
 80096b8:	d017      	beq.n	80096ea <__b2d+0x92>
 80096ba:	f1c0 0c20 	rsb	ip, r0, #32
 80096be:	fa04 f500 	lsl.w	r5, r4, r0
 80096c2:	42be      	cmp	r6, r7
 80096c4:	fa21 f40c 	lsr.w	r4, r1, ip
 80096c8:	ea45 0504 	orr.w	r5, r5, r4
 80096cc:	bf8c      	ite	hi
 80096ce:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80096d2:	2400      	movls	r4, #0
 80096d4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80096d8:	fa01 f000 	lsl.w	r0, r1, r0
 80096dc:	fa24 f40c 	lsr.w	r4, r4, ip
 80096e0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80096e4:	ea40 0204 	orr.w	r2, r0, r4
 80096e8:	e7db      	b.n	80096a2 <__b2d+0x4a>
 80096ea:	ea44 030c 	orr.w	r3, r4, ip
 80096ee:	460a      	mov	r2, r1
 80096f0:	e7d7      	b.n	80096a2 <__b2d+0x4a>
 80096f2:	bf00      	nop
 80096f4:	3ff00000 	.word	0x3ff00000

080096f8 <__d2b>:
 80096f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80096fc:	4689      	mov	r9, r1
 80096fe:	2101      	movs	r1, #1
 8009700:	ec57 6b10 	vmov	r6, r7, d0
 8009704:	4690      	mov	r8, r2
 8009706:	f7ff fc0f 	bl	8008f28 <_Balloc>
 800970a:	4604      	mov	r4, r0
 800970c:	b930      	cbnz	r0, 800971c <__d2b+0x24>
 800970e:	4602      	mov	r2, r0
 8009710:	4b25      	ldr	r3, [pc, #148]	; (80097a8 <__d2b+0xb0>)
 8009712:	4826      	ldr	r0, [pc, #152]	; (80097ac <__d2b+0xb4>)
 8009714:	f240 310a 	movw	r1, #778	; 0x30a
 8009718:	f000 fb0e 	bl	8009d38 <__assert_func>
 800971c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009720:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009724:	bb35      	cbnz	r5, 8009774 <__d2b+0x7c>
 8009726:	2e00      	cmp	r6, #0
 8009728:	9301      	str	r3, [sp, #4]
 800972a:	d028      	beq.n	800977e <__d2b+0x86>
 800972c:	4668      	mov	r0, sp
 800972e:	9600      	str	r6, [sp, #0]
 8009730:	f7ff fd10 	bl	8009154 <__lo0bits>
 8009734:	9900      	ldr	r1, [sp, #0]
 8009736:	b300      	cbz	r0, 800977a <__d2b+0x82>
 8009738:	9a01      	ldr	r2, [sp, #4]
 800973a:	f1c0 0320 	rsb	r3, r0, #32
 800973e:	fa02 f303 	lsl.w	r3, r2, r3
 8009742:	430b      	orrs	r3, r1
 8009744:	40c2      	lsrs	r2, r0
 8009746:	6163      	str	r3, [r4, #20]
 8009748:	9201      	str	r2, [sp, #4]
 800974a:	9b01      	ldr	r3, [sp, #4]
 800974c:	61a3      	str	r3, [r4, #24]
 800974e:	2b00      	cmp	r3, #0
 8009750:	bf14      	ite	ne
 8009752:	2202      	movne	r2, #2
 8009754:	2201      	moveq	r2, #1
 8009756:	6122      	str	r2, [r4, #16]
 8009758:	b1d5      	cbz	r5, 8009790 <__d2b+0x98>
 800975a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800975e:	4405      	add	r5, r0
 8009760:	f8c9 5000 	str.w	r5, [r9]
 8009764:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009768:	f8c8 0000 	str.w	r0, [r8]
 800976c:	4620      	mov	r0, r4
 800976e:	b003      	add	sp, #12
 8009770:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009774:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009778:	e7d5      	b.n	8009726 <__d2b+0x2e>
 800977a:	6161      	str	r1, [r4, #20]
 800977c:	e7e5      	b.n	800974a <__d2b+0x52>
 800977e:	a801      	add	r0, sp, #4
 8009780:	f7ff fce8 	bl	8009154 <__lo0bits>
 8009784:	9b01      	ldr	r3, [sp, #4]
 8009786:	6163      	str	r3, [r4, #20]
 8009788:	2201      	movs	r2, #1
 800978a:	6122      	str	r2, [r4, #16]
 800978c:	3020      	adds	r0, #32
 800978e:	e7e3      	b.n	8009758 <__d2b+0x60>
 8009790:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009794:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009798:	f8c9 0000 	str.w	r0, [r9]
 800979c:	6918      	ldr	r0, [r3, #16]
 800979e:	f7ff fcb9 	bl	8009114 <__hi0bits>
 80097a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80097a6:	e7df      	b.n	8009768 <__d2b+0x70>
 80097a8:	0800aaf4 	.word	0x0800aaf4
 80097ac:	0800ab84 	.word	0x0800ab84

080097b0 <__ratio>:
 80097b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097b4:	4688      	mov	r8, r1
 80097b6:	4669      	mov	r1, sp
 80097b8:	4681      	mov	r9, r0
 80097ba:	f7ff ff4d 	bl	8009658 <__b2d>
 80097be:	a901      	add	r1, sp, #4
 80097c0:	4640      	mov	r0, r8
 80097c2:	ec55 4b10 	vmov	r4, r5, d0
 80097c6:	f7ff ff47 	bl	8009658 <__b2d>
 80097ca:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80097ce:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80097d2:	eba3 0c02 	sub.w	ip, r3, r2
 80097d6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80097da:	1a9b      	subs	r3, r3, r2
 80097dc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80097e0:	ec51 0b10 	vmov	r0, r1, d0
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	bfd6      	itet	le
 80097e8:	460a      	movle	r2, r1
 80097ea:	462a      	movgt	r2, r5
 80097ec:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80097f0:	468b      	mov	fp, r1
 80097f2:	462f      	mov	r7, r5
 80097f4:	bfd4      	ite	le
 80097f6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80097fa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80097fe:	4620      	mov	r0, r4
 8009800:	ee10 2a10 	vmov	r2, s0
 8009804:	465b      	mov	r3, fp
 8009806:	4639      	mov	r1, r7
 8009808:	f7f7 f840 	bl	800088c <__aeabi_ddiv>
 800980c:	ec41 0b10 	vmov	d0, r0, r1
 8009810:	b003      	add	sp, #12
 8009812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009816 <__copybits>:
 8009816:	3901      	subs	r1, #1
 8009818:	b570      	push	{r4, r5, r6, lr}
 800981a:	1149      	asrs	r1, r1, #5
 800981c:	6914      	ldr	r4, [r2, #16]
 800981e:	3101      	adds	r1, #1
 8009820:	f102 0314 	add.w	r3, r2, #20
 8009824:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009828:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800982c:	1f05      	subs	r5, r0, #4
 800982e:	42a3      	cmp	r3, r4
 8009830:	d30c      	bcc.n	800984c <__copybits+0x36>
 8009832:	1aa3      	subs	r3, r4, r2
 8009834:	3b11      	subs	r3, #17
 8009836:	f023 0303 	bic.w	r3, r3, #3
 800983a:	3211      	adds	r2, #17
 800983c:	42a2      	cmp	r2, r4
 800983e:	bf88      	it	hi
 8009840:	2300      	movhi	r3, #0
 8009842:	4418      	add	r0, r3
 8009844:	2300      	movs	r3, #0
 8009846:	4288      	cmp	r0, r1
 8009848:	d305      	bcc.n	8009856 <__copybits+0x40>
 800984a:	bd70      	pop	{r4, r5, r6, pc}
 800984c:	f853 6b04 	ldr.w	r6, [r3], #4
 8009850:	f845 6f04 	str.w	r6, [r5, #4]!
 8009854:	e7eb      	b.n	800982e <__copybits+0x18>
 8009856:	f840 3b04 	str.w	r3, [r0], #4
 800985a:	e7f4      	b.n	8009846 <__copybits+0x30>

0800985c <__any_on>:
 800985c:	f100 0214 	add.w	r2, r0, #20
 8009860:	6900      	ldr	r0, [r0, #16]
 8009862:	114b      	asrs	r3, r1, #5
 8009864:	4298      	cmp	r0, r3
 8009866:	b510      	push	{r4, lr}
 8009868:	db11      	blt.n	800988e <__any_on+0x32>
 800986a:	dd0a      	ble.n	8009882 <__any_on+0x26>
 800986c:	f011 011f 	ands.w	r1, r1, #31
 8009870:	d007      	beq.n	8009882 <__any_on+0x26>
 8009872:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009876:	fa24 f001 	lsr.w	r0, r4, r1
 800987a:	fa00 f101 	lsl.w	r1, r0, r1
 800987e:	428c      	cmp	r4, r1
 8009880:	d10b      	bne.n	800989a <__any_on+0x3e>
 8009882:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009886:	4293      	cmp	r3, r2
 8009888:	d803      	bhi.n	8009892 <__any_on+0x36>
 800988a:	2000      	movs	r0, #0
 800988c:	bd10      	pop	{r4, pc}
 800988e:	4603      	mov	r3, r0
 8009890:	e7f7      	b.n	8009882 <__any_on+0x26>
 8009892:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009896:	2900      	cmp	r1, #0
 8009898:	d0f5      	beq.n	8009886 <__any_on+0x2a>
 800989a:	2001      	movs	r0, #1
 800989c:	e7f6      	b.n	800988c <__any_on+0x30>

0800989e <_calloc_r>:
 800989e:	b513      	push	{r0, r1, r4, lr}
 80098a0:	434a      	muls	r2, r1
 80098a2:	4611      	mov	r1, r2
 80098a4:	9201      	str	r2, [sp, #4]
 80098a6:	f000 f859 	bl	800995c <_malloc_r>
 80098aa:	4604      	mov	r4, r0
 80098ac:	b118      	cbz	r0, 80098b6 <_calloc_r+0x18>
 80098ae:	9a01      	ldr	r2, [sp, #4]
 80098b0:	2100      	movs	r1, #0
 80098b2:	f7fc fbc7 	bl	8006044 <memset>
 80098b6:	4620      	mov	r0, r4
 80098b8:	b002      	add	sp, #8
 80098ba:	bd10      	pop	{r4, pc}

080098bc <_free_r>:
 80098bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80098be:	2900      	cmp	r1, #0
 80098c0:	d048      	beq.n	8009954 <_free_r+0x98>
 80098c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098c6:	9001      	str	r0, [sp, #4]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	f1a1 0404 	sub.w	r4, r1, #4
 80098ce:	bfb8      	it	lt
 80098d0:	18e4      	addlt	r4, r4, r3
 80098d2:	f000 fa7b 	bl	8009dcc <__malloc_lock>
 80098d6:	4a20      	ldr	r2, [pc, #128]	; (8009958 <_free_r+0x9c>)
 80098d8:	9801      	ldr	r0, [sp, #4]
 80098da:	6813      	ldr	r3, [r2, #0]
 80098dc:	4615      	mov	r5, r2
 80098de:	b933      	cbnz	r3, 80098ee <_free_r+0x32>
 80098e0:	6063      	str	r3, [r4, #4]
 80098e2:	6014      	str	r4, [r2, #0]
 80098e4:	b003      	add	sp, #12
 80098e6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80098ea:	f000 ba75 	b.w	8009dd8 <__malloc_unlock>
 80098ee:	42a3      	cmp	r3, r4
 80098f0:	d90b      	bls.n	800990a <_free_r+0x4e>
 80098f2:	6821      	ldr	r1, [r4, #0]
 80098f4:	1862      	adds	r2, r4, r1
 80098f6:	4293      	cmp	r3, r2
 80098f8:	bf04      	itt	eq
 80098fa:	681a      	ldreq	r2, [r3, #0]
 80098fc:	685b      	ldreq	r3, [r3, #4]
 80098fe:	6063      	str	r3, [r4, #4]
 8009900:	bf04      	itt	eq
 8009902:	1852      	addeq	r2, r2, r1
 8009904:	6022      	streq	r2, [r4, #0]
 8009906:	602c      	str	r4, [r5, #0]
 8009908:	e7ec      	b.n	80098e4 <_free_r+0x28>
 800990a:	461a      	mov	r2, r3
 800990c:	685b      	ldr	r3, [r3, #4]
 800990e:	b10b      	cbz	r3, 8009914 <_free_r+0x58>
 8009910:	42a3      	cmp	r3, r4
 8009912:	d9fa      	bls.n	800990a <_free_r+0x4e>
 8009914:	6811      	ldr	r1, [r2, #0]
 8009916:	1855      	adds	r5, r2, r1
 8009918:	42a5      	cmp	r5, r4
 800991a:	d10b      	bne.n	8009934 <_free_r+0x78>
 800991c:	6824      	ldr	r4, [r4, #0]
 800991e:	4421      	add	r1, r4
 8009920:	1854      	adds	r4, r2, r1
 8009922:	42a3      	cmp	r3, r4
 8009924:	6011      	str	r1, [r2, #0]
 8009926:	d1dd      	bne.n	80098e4 <_free_r+0x28>
 8009928:	681c      	ldr	r4, [r3, #0]
 800992a:	685b      	ldr	r3, [r3, #4]
 800992c:	6053      	str	r3, [r2, #4]
 800992e:	4421      	add	r1, r4
 8009930:	6011      	str	r1, [r2, #0]
 8009932:	e7d7      	b.n	80098e4 <_free_r+0x28>
 8009934:	d902      	bls.n	800993c <_free_r+0x80>
 8009936:	230c      	movs	r3, #12
 8009938:	6003      	str	r3, [r0, #0]
 800993a:	e7d3      	b.n	80098e4 <_free_r+0x28>
 800993c:	6825      	ldr	r5, [r4, #0]
 800993e:	1961      	adds	r1, r4, r5
 8009940:	428b      	cmp	r3, r1
 8009942:	bf04      	itt	eq
 8009944:	6819      	ldreq	r1, [r3, #0]
 8009946:	685b      	ldreq	r3, [r3, #4]
 8009948:	6063      	str	r3, [r4, #4]
 800994a:	bf04      	itt	eq
 800994c:	1949      	addeq	r1, r1, r5
 800994e:	6021      	streq	r1, [r4, #0]
 8009950:	6054      	str	r4, [r2, #4]
 8009952:	e7c7      	b.n	80098e4 <_free_r+0x28>
 8009954:	b003      	add	sp, #12
 8009956:	bd30      	pop	{r4, r5, pc}
 8009958:	20000230 	.word	0x20000230

0800995c <_malloc_r>:
 800995c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800995e:	1ccd      	adds	r5, r1, #3
 8009960:	f025 0503 	bic.w	r5, r5, #3
 8009964:	3508      	adds	r5, #8
 8009966:	2d0c      	cmp	r5, #12
 8009968:	bf38      	it	cc
 800996a:	250c      	movcc	r5, #12
 800996c:	2d00      	cmp	r5, #0
 800996e:	4606      	mov	r6, r0
 8009970:	db01      	blt.n	8009976 <_malloc_r+0x1a>
 8009972:	42a9      	cmp	r1, r5
 8009974:	d903      	bls.n	800997e <_malloc_r+0x22>
 8009976:	230c      	movs	r3, #12
 8009978:	6033      	str	r3, [r6, #0]
 800997a:	2000      	movs	r0, #0
 800997c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800997e:	f000 fa25 	bl	8009dcc <__malloc_lock>
 8009982:	4921      	ldr	r1, [pc, #132]	; (8009a08 <_malloc_r+0xac>)
 8009984:	680a      	ldr	r2, [r1, #0]
 8009986:	4614      	mov	r4, r2
 8009988:	b99c      	cbnz	r4, 80099b2 <_malloc_r+0x56>
 800998a:	4f20      	ldr	r7, [pc, #128]	; (8009a0c <_malloc_r+0xb0>)
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	b923      	cbnz	r3, 800999a <_malloc_r+0x3e>
 8009990:	4621      	mov	r1, r4
 8009992:	4630      	mov	r0, r6
 8009994:	f000 f9a0 	bl	8009cd8 <_sbrk_r>
 8009998:	6038      	str	r0, [r7, #0]
 800999a:	4629      	mov	r1, r5
 800999c:	4630      	mov	r0, r6
 800999e:	f000 f99b 	bl	8009cd8 <_sbrk_r>
 80099a2:	1c43      	adds	r3, r0, #1
 80099a4:	d123      	bne.n	80099ee <_malloc_r+0x92>
 80099a6:	230c      	movs	r3, #12
 80099a8:	6033      	str	r3, [r6, #0]
 80099aa:	4630      	mov	r0, r6
 80099ac:	f000 fa14 	bl	8009dd8 <__malloc_unlock>
 80099b0:	e7e3      	b.n	800997a <_malloc_r+0x1e>
 80099b2:	6823      	ldr	r3, [r4, #0]
 80099b4:	1b5b      	subs	r3, r3, r5
 80099b6:	d417      	bmi.n	80099e8 <_malloc_r+0x8c>
 80099b8:	2b0b      	cmp	r3, #11
 80099ba:	d903      	bls.n	80099c4 <_malloc_r+0x68>
 80099bc:	6023      	str	r3, [r4, #0]
 80099be:	441c      	add	r4, r3
 80099c0:	6025      	str	r5, [r4, #0]
 80099c2:	e004      	b.n	80099ce <_malloc_r+0x72>
 80099c4:	6863      	ldr	r3, [r4, #4]
 80099c6:	42a2      	cmp	r2, r4
 80099c8:	bf0c      	ite	eq
 80099ca:	600b      	streq	r3, [r1, #0]
 80099cc:	6053      	strne	r3, [r2, #4]
 80099ce:	4630      	mov	r0, r6
 80099d0:	f000 fa02 	bl	8009dd8 <__malloc_unlock>
 80099d4:	f104 000b 	add.w	r0, r4, #11
 80099d8:	1d23      	adds	r3, r4, #4
 80099da:	f020 0007 	bic.w	r0, r0, #7
 80099de:	1ac2      	subs	r2, r0, r3
 80099e0:	d0cc      	beq.n	800997c <_malloc_r+0x20>
 80099e2:	1a1b      	subs	r3, r3, r0
 80099e4:	50a3      	str	r3, [r4, r2]
 80099e6:	e7c9      	b.n	800997c <_malloc_r+0x20>
 80099e8:	4622      	mov	r2, r4
 80099ea:	6864      	ldr	r4, [r4, #4]
 80099ec:	e7cc      	b.n	8009988 <_malloc_r+0x2c>
 80099ee:	1cc4      	adds	r4, r0, #3
 80099f0:	f024 0403 	bic.w	r4, r4, #3
 80099f4:	42a0      	cmp	r0, r4
 80099f6:	d0e3      	beq.n	80099c0 <_malloc_r+0x64>
 80099f8:	1a21      	subs	r1, r4, r0
 80099fa:	4630      	mov	r0, r6
 80099fc:	f000 f96c 	bl	8009cd8 <_sbrk_r>
 8009a00:	3001      	adds	r0, #1
 8009a02:	d1dd      	bne.n	80099c0 <_malloc_r+0x64>
 8009a04:	e7cf      	b.n	80099a6 <_malloc_r+0x4a>
 8009a06:	bf00      	nop
 8009a08:	20000230 	.word	0x20000230
 8009a0c:	20000234 	.word	0x20000234

08009a10 <__ssputs_r>:
 8009a10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a14:	688e      	ldr	r6, [r1, #8]
 8009a16:	429e      	cmp	r6, r3
 8009a18:	4682      	mov	sl, r0
 8009a1a:	460c      	mov	r4, r1
 8009a1c:	4690      	mov	r8, r2
 8009a1e:	461f      	mov	r7, r3
 8009a20:	d838      	bhi.n	8009a94 <__ssputs_r+0x84>
 8009a22:	898a      	ldrh	r2, [r1, #12]
 8009a24:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009a28:	d032      	beq.n	8009a90 <__ssputs_r+0x80>
 8009a2a:	6825      	ldr	r5, [r4, #0]
 8009a2c:	6909      	ldr	r1, [r1, #16]
 8009a2e:	eba5 0901 	sub.w	r9, r5, r1
 8009a32:	6965      	ldr	r5, [r4, #20]
 8009a34:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009a38:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009a3c:	3301      	adds	r3, #1
 8009a3e:	444b      	add	r3, r9
 8009a40:	106d      	asrs	r5, r5, #1
 8009a42:	429d      	cmp	r5, r3
 8009a44:	bf38      	it	cc
 8009a46:	461d      	movcc	r5, r3
 8009a48:	0553      	lsls	r3, r2, #21
 8009a4a:	d531      	bpl.n	8009ab0 <__ssputs_r+0xa0>
 8009a4c:	4629      	mov	r1, r5
 8009a4e:	f7ff ff85 	bl	800995c <_malloc_r>
 8009a52:	4606      	mov	r6, r0
 8009a54:	b950      	cbnz	r0, 8009a6c <__ssputs_r+0x5c>
 8009a56:	230c      	movs	r3, #12
 8009a58:	f8ca 3000 	str.w	r3, [sl]
 8009a5c:	89a3      	ldrh	r3, [r4, #12]
 8009a5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a62:	81a3      	strh	r3, [r4, #12]
 8009a64:	f04f 30ff 	mov.w	r0, #4294967295
 8009a68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a6c:	6921      	ldr	r1, [r4, #16]
 8009a6e:	464a      	mov	r2, r9
 8009a70:	f7ff fa4c 	bl	8008f0c <memcpy>
 8009a74:	89a3      	ldrh	r3, [r4, #12]
 8009a76:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009a7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a7e:	81a3      	strh	r3, [r4, #12]
 8009a80:	6126      	str	r6, [r4, #16]
 8009a82:	6165      	str	r5, [r4, #20]
 8009a84:	444e      	add	r6, r9
 8009a86:	eba5 0509 	sub.w	r5, r5, r9
 8009a8a:	6026      	str	r6, [r4, #0]
 8009a8c:	60a5      	str	r5, [r4, #8]
 8009a8e:	463e      	mov	r6, r7
 8009a90:	42be      	cmp	r6, r7
 8009a92:	d900      	bls.n	8009a96 <__ssputs_r+0x86>
 8009a94:	463e      	mov	r6, r7
 8009a96:	4632      	mov	r2, r6
 8009a98:	6820      	ldr	r0, [r4, #0]
 8009a9a:	4641      	mov	r1, r8
 8009a9c:	f000 f97c 	bl	8009d98 <memmove>
 8009aa0:	68a3      	ldr	r3, [r4, #8]
 8009aa2:	6822      	ldr	r2, [r4, #0]
 8009aa4:	1b9b      	subs	r3, r3, r6
 8009aa6:	4432      	add	r2, r6
 8009aa8:	60a3      	str	r3, [r4, #8]
 8009aaa:	6022      	str	r2, [r4, #0]
 8009aac:	2000      	movs	r0, #0
 8009aae:	e7db      	b.n	8009a68 <__ssputs_r+0x58>
 8009ab0:	462a      	mov	r2, r5
 8009ab2:	f000 f997 	bl	8009de4 <_realloc_r>
 8009ab6:	4606      	mov	r6, r0
 8009ab8:	2800      	cmp	r0, #0
 8009aba:	d1e1      	bne.n	8009a80 <__ssputs_r+0x70>
 8009abc:	6921      	ldr	r1, [r4, #16]
 8009abe:	4650      	mov	r0, sl
 8009ac0:	f7ff fefc 	bl	80098bc <_free_r>
 8009ac4:	e7c7      	b.n	8009a56 <__ssputs_r+0x46>
	...

08009ac8 <_svfiprintf_r>:
 8009ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009acc:	4698      	mov	r8, r3
 8009ace:	898b      	ldrh	r3, [r1, #12]
 8009ad0:	061b      	lsls	r3, r3, #24
 8009ad2:	b09d      	sub	sp, #116	; 0x74
 8009ad4:	4607      	mov	r7, r0
 8009ad6:	460d      	mov	r5, r1
 8009ad8:	4614      	mov	r4, r2
 8009ada:	d50e      	bpl.n	8009afa <_svfiprintf_r+0x32>
 8009adc:	690b      	ldr	r3, [r1, #16]
 8009ade:	b963      	cbnz	r3, 8009afa <_svfiprintf_r+0x32>
 8009ae0:	2140      	movs	r1, #64	; 0x40
 8009ae2:	f7ff ff3b 	bl	800995c <_malloc_r>
 8009ae6:	6028      	str	r0, [r5, #0]
 8009ae8:	6128      	str	r0, [r5, #16]
 8009aea:	b920      	cbnz	r0, 8009af6 <_svfiprintf_r+0x2e>
 8009aec:	230c      	movs	r3, #12
 8009aee:	603b      	str	r3, [r7, #0]
 8009af0:	f04f 30ff 	mov.w	r0, #4294967295
 8009af4:	e0d1      	b.n	8009c9a <_svfiprintf_r+0x1d2>
 8009af6:	2340      	movs	r3, #64	; 0x40
 8009af8:	616b      	str	r3, [r5, #20]
 8009afa:	2300      	movs	r3, #0
 8009afc:	9309      	str	r3, [sp, #36]	; 0x24
 8009afe:	2320      	movs	r3, #32
 8009b00:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009b04:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b08:	2330      	movs	r3, #48	; 0x30
 8009b0a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009cb4 <_svfiprintf_r+0x1ec>
 8009b0e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009b12:	f04f 0901 	mov.w	r9, #1
 8009b16:	4623      	mov	r3, r4
 8009b18:	469a      	mov	sl, r3
 8009b1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b1e:	b10a      	cbz	r2, 8009b24 <_svfiprintf_r+0x5c>
 8009b20:	2a25      	cmp	r2, #37	; 0x25
 8009b22:	d1f9      	bne.n	8009b18 <_svfiprintf_r+0x50>
 8009b24:	ebba 0b04 	subs.w	fp, sl, r4
 8009b28:	d00b      	beq.n	8009b42 <_svfiprintf_r+0x7a>
 8009b2a:	465b      	mov	r3, fp
 8009b2c:	4622      	mov	r2, r4
 8009b2e:	4629      	mov	r1, r5
 8009b30:	4638      	mov	r0, r7
 8009b32:	f7ff ff6d 	bl	8009a10 <__ssputs_r>
 8009b36:	3001      	adds	r0, #1
 8009b38:	f000 80aa 	beq.w	8009c90 <_svfiprintf_r+0x1c8>
 8009b3c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b3e:	445a      	add	r2, fp
 8009b40:	9209      	str	r2, [sp, #36]	; 0x24
 8009b42:	f89a 3000 	ldrb.w	r3, [sl]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	f000 80a2 	beq.w	8009c90 <_svfiprintf_r+0x1c8>
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	f04f 32ff 	mov.w	r2, #4294967295
 8009b52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b56:	f10a 0a01 	add.w	sl, sl, #1
 8009b5a:	9304      	str	r3, [sp, #16]
 8009b5c:	9307      	str	r3, [sp, #28]
 8009b5e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009b62:	931a      	str	r3, [sp, #104]	; 0x68
 8009b64:	4654      	mov	r4, sl
 8009b66:	2205      	movs	r2, #5
 8009b68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b6c:	4851      	ldr	r0, [pc, #324]	; (8009cb4 <_svfiprintf_r+0x1ec>)
 8009b6e:	f7f6 fb57 	bl	8000220 <memchr>
 8009b72:	9a04      	ldr	r2, [sp, #16]
 8009b74:	b9d8      	cbnz	r0, 8009bae <_svfiprintf_r+0xe6>
 8009b76:	06d0      	lsls	r0, r2, #27
 8009b78:	bf44      	itt	mi
 8009b7a:	2320      	movmi	r3, #32
 8009b7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b80:	0711      	lsls	r1, r2, #28
 8009b82:	bf44      	itt	mi
 8009b84:	232b      	movmi	r3, #43	; 0x2b
 8009b86:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b8a:	f89a 3000 	ldrb.w	r3, [sl]
 8009b8e:	2b2a      	cmp	r3, #42	; 0x2a
 8009b90:	d015      	beq.n	8009bbe <_svfiprintf_r+0xf6>
 8009b92:	9a07      	ldr	r2, [sp, #28]
 8009b94:	4654      	mov	r4, sl
 8009b96:	2000      	movs	r0, #0
 8009b98:	f04f 0c0a 	mov.w	ip, #10
 8009b9c:	4621      	mov	r1, r4
 8009b9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ba2:	3b30      	subs	r3, #48	; 0x30
 8009ba4:	2b09      	cmp	r3, #9
 8009ba6:	d94e      	bls.n	8009c46 <_svfiprintf_r+0x17e>
 8009ba8:	b1b0      	cbz	r0, 8009bd8 <_svfiprintf_r+0x110>
 8009baa:	9207      	str	r2, [sp, #28]
 8009bac:	e014      	b.n	8009bd8 <_svfiprintf_r+0x110>
 8009bae:	eba0 0308 	sub.w	r3, r0, r8
 8009bb2:	fa09 f303 	lsl.w	r3, r9, r3
 8009bb6:	4313      	orrs	r3, r2
 8009bb8:	9304      	str	r3, [sp, #16]
 8009bba:	46a2      	mov	sl, r4
 8009bbc:	e7d2      	b.n	8009b64 <_svfiprintf_r+0x9c>
 8009bbe:	9b03      	ldr	r3, [sp, #12]
 8009bc0:	1d19      	adds	r1, r3, #4
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	9103      	str	r1, [sp, #12]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	bfbb      	ittet	lt
 8009bca:	425b      	neglt	r3, r3
 8009bcc:	f042 0202 	orrlt.w	r2, r2, #2
 8009bd0:	9307      	strge	r3, [sp, #28]
 8009bd2:	9307      	strlt	r3, [sp, #28]
 8009bd4:	bfb8      	it	lt
 8009bd6:	9204      	strlt	r2, [sp, #16]
 8009bd8:	7823      	ldrb	r3, [r4, #0]
 8009bda:	2b2e      	cmp	r3, #46	; 0x2e
 8009bdc:	d10c      	bne.n	8009bf8 <_svfiprintf_r+0x130>
 8009bde:	7863      	ldrb	r3, [r4, #1]
 8009be0:	2b2a      	cmp	r3, #42	; 0x2a
 8009be2:	d135      	bne.n	8009c50 <_svfiprintf_r+0x188>
 8009be4:	9b03      	ldr	r3, [sp, #12]
 8009be6:	1d1a      	adds	r2, r3, #4
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	9203      	str	r2, [sp, #12]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	bfb8      	it	lt
 8009bf0:	f04f 33ff 	movlt.w	r3, #4294967295
 8009bf4:	3402      	adds	r4, #2
 8009bf6:	9305      	str	r3, [sp, #20]
 8009bf8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009cc4 <_svfiprintf_r+0x1fc>
 8009bfc:	7821      	ldrb	r1, [r4, #0]
 8009bfe:	2203      	movs	r2, #3
 8009c00:	4650      	mov	r0, sl
 8009c02:	f7f6 fb0d 	bl	8000220 <memchr>
 8009c06:	b140      	cbz	r0, 8009c1a <_svfiprintf_r+0x152>
 8009c08:	2340      	movs	r3, #64	; 0x40
 8009c0a:	eba0 000a 	sub.w	r0, r0, sl
 8009c0e:	fa03 f000 	lsl.w	r0, r3, r0
 8009c12:	9b04      	ldr	r3, [sp, #16]
 8009c14:	4303      	orrs	r3, r0
 8009c16:	3401      	adds	r4, #1
 8009c18:	9304      	str	r3, [sp, #16]
 8009c1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c1e:	4826      	ldr	r0, [pc, #152]	; (8009cb8 <_svfiprintf_r+0x1f0>)
 8009c20:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009c24:	2206      	movs	r2, #6
 8009c26:	f7f6 fafb 	bl	8000220 <memchr>
 8009c2a:	2800      	cmp	r0, #0
 8009c2c:	d038      	beq.n	8009ca0 <_svfiprintf_r+0x1d8>
 8009c2e:	4b23      	ldr	r3, [pc, #140]	; (8009cbc <_svfiprintf_r+0x1f4>)
 8009c30:	bb1b      	cbnz	r3, 8009c7a <_svfiprintf_r+0x1b2>
 8009c32:	9b03      	ldr	r3, [sp, #12]
 8009c34:	3307      	adds	r3, #7
 8009c36:	f023 0307 	bic.w	r3, r3, #7
 8009c3a:	3308      	adds	r3, #8
 8009c3c:	9303      	str	r3, [sp, #12]
 8009c3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c40:	4433      	add	r3, r6
 8009c42:	9309      	str	r3, [sp, #36]	; 0x24
 8009c44:	e767      	b.n	8009b16 <_svfiprintf_r+0x4e>
 8009c46:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c4a:	460c      	mov	r4, r1
 8009c4c:	2001      	movs	r0, #1
 8009c4e:	e7a5      	b.n	8009b9c <_svfiprintf_r+0xd4>
 8009c50:	2300      	movs	r3, #0
 8009c52:	3401      	adds	r4, #1
 8009c54:	9305      	str	r3, [sp, #20]
 8009c56:	4619      	mov	r1, r3
 8009c58:	f04f 0c0a 	mov.w	ip, #10
 8009c5c:	4620      	mov	r0, r4
 8009c5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c62:	3a30      	subs	r2, #48	; 0x30
 8009c64:	2a09      	cmp	r2, #9
 8009c66:	d903      	bls.n	8009c70 <_svfiprintf_r+0x1a8>
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d0c5      	beq.n	8009bf8 <_svfiprintf_r+0x130>
 8009c6c:	9105      	str	r1, [sp, #20]
 8009c6e:	e7c3      	b.n	8009bf8 <_svfiprintf_r+0x130>
 8009c70:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c74:	4604      	mov	r4, r0
 8009c76:	2301      	movs	r3, #1
 8009c78:	e7f0      	b.n	8009c5c <_svfiprintf_r+0x194>
 8009c7a:	ab03      	add	r3, sp, #12
 8009c7c:	9300      	str	r3, [sp, #0]
 8009c7e:	462a      	mov	r2, r5
 8009c80:	4b0f      	ldr	r3, [pc, #60]	; (8009cc0 <_svfiprintf_r+0x1f8>)
 8009c82:	a904      	add	r1, sp, #16
 8009c84:	4638      	mov	r0, r7
 8009c86:	f7fc fa85 	bl	8006194 <_printf_float>
 8009c8a:	1c42      	adds	r2, r0, #1
 8009c8c:	4606      	mov	r6, r0
 8009c8e:	d1d6      	bne.n	8009c3e <_svfiprintf_r+0x176>
 8009c90:	89ab      	ldrh	r3, [r5, #12]
 8009c92:	065b      	lsls	r3, r3, #25
 8009c94:	f53f af2c 	bmi.w	8009af0 <_svfiprintf_r+0x28>
 8009c98:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009c9a:	b01d      	add	sp, #116	; 0x74
 8009c9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ca0:	ab03      	add	r3, sp, #12
 8009ca2:	9300      	str	r3, [sp, #0]
 8009ca4:	462a      	mov	r2, r5
 8009ca6:	4b06      	ldr	r3, [pc, #24]	; (8009cc0 <_svfiprintf_r+0x1f8>)
 8009ca8:	a904      	add	r1, sp, #16
 8009caa:	4638      	mov	r0, r7
 8009cac:	f7fc fd16 	bl	80066dc <_printf_i>
 8009cb0:	e7eb      	b.n	8009c8a <_svfiprintf_r+0x1c2>
 8009cb2:	bf00      	nop
 8009cb4:	0800ace4 	.word	0x0800ace4
 8009cb8:	0800acee 	.word	0x0800acee
 8009cbc:	08006195 	.word	0x08006195
 8009cc0:	08009a11 	.word	0x08009a11
 8009cc4:	0800acea 	.word	0x0800acea

08009cc8 <nan>:
 8009cc8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009cd0 <nan+0x8>
 8009ccc:	4770      	bx	lr
 8009cce:	bf00      	nop
 8009cd0:	00000000 	.word	0x00000000
 8009cd4:	7ff80000 	.word	0x7ff80000

08009cd8 <_sbrk_r>:
 8009cd8:	b538      	push	{r3, r4, r5, lr}
 8009cda:	4d06      	ldr	r5, [pc, #24]	; (8009cf4 <_sbrk_r+0x1c>)
 8009cdc:	2300      	movs	r3, #0
 8009cde:	4604      	mov	r4, r0
 8009ce0:	4608      	mov	r0, r1
 8009ce2:	602b      	str	r3, [r5, #0]
 8009ce4:	f7f9 fae0 	bl	80032a8 <_sbrk>
 8009ce8:	1c43      	adds	r3, r0, #1
 8009cea:	d102      	bne.n	8009cf2 <_sbrk_r+0x1a>
 8009cec:	682b      	ldr	r3, [r5, #0]
 8009cee:	b103      	cbz	r3, 8009cf2 <_sbrk_r+0x1a>
 8009cf0:	6023      	str	r3, [r4, #0]
 8009cf2:	bd38      	pop	{r3, r4, r5, pc}
 8009cf4:	200004a0 	.word	0x200004a0

08009cf8 <strncmp>:
 8009cf8:	b510      	push	{r4, lr}
 8009cfa:	b16a      	cbz	r2, 8009d18 <strncmp+0x20>
 8009cfc:	3901      	subs	r1, #1
 8009cfe:	1884      	adds	r4, r0, r2
 8009d00:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009d04:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	d103      	bne.n	8009d14 <strncmp+0x1c>
 8009d0c:	42a0      	cmp	r0, r4
 8009d0e:	d001      	beq.n	8009d14 <strncmp+0x1c>
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d1f5      	bne.n	8009d00 <strncmp+0x8>
 8009d14:	1a98      	subs	r0, r3, r2
 8009d16:	bd10      	pop	{r4, pc}
 8009d18:	4610      	mov	r0, r2
 8009d1a:	e7fc      	b.n	8009d16 <strncmp+0x1e>

08009d1c <__ascii_wctomb>:
 8009d1c:	b149      	cbz	r1, 8009d32 <__ascii_wctomb+0x16>
 8009d1e:	2aff      	cmp	r2, #255	; 0xff
 8009d20:	bf85      	ittet	hi
 8009d22:	238a      	movhi	r3, #138	; 0x8a
 8009d24:	6003      	strhi	r3, [r0, #0]
 8009d26:	700a      	strbls	r2, [r1, #0]
 8009d28:	f04f 30ff 	movhi.w	r0, #4294967295
 8009d2c:	bf98      	it	ls
 8009d2e:	2001      	movls	r0, #1
 8009d30:	4770      	bx	lr
 8009d32:	4608      	mov	r0, r1
 8009d34:	4770      	bx	lr
	...

08009d38 <__assert_func>:
 8009d38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009d3a:	4614      	mov	r4, r2
 8009d3c:	461a      	mov	r2, r3
 8009d3e:	4b09      	ldr	r3, [pc, #36]	; (8009d64 <__assert_func+0x2c>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	4605      	mov	r5, r0
 8009d44:	68d8      	ldr	r0, [r3, #12]
 8009d46:	b14c      	cbz	r4, 8009d5c <__assert_func+0x24>
 8009d48:	4b07      	ldr	r3, [pc, #28]	; (8009d68 <__assert_func+0x30>)
 8009d4a:	9100      	str	r1, [sp, #0]
 8009d4c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009d50:	4906      	ldr	r1, [pc, #24]	; (8009d6c <__assert_func+0x34>)
 8009d52:	462b      	mov	r3, r5
 8009d54:	f000 f80e 	bl	8009d74 <fiprintf>
 8009d58:	f000 fa84 	bl	800a264 <abort>
 8009d5c:	4b04      	ldr	r3, [pc, #16]	; (8009d70 <__assert_func+0x38>)
 8009d5e:	461c      	mov	r4, r3
 8009d60:	e7f3      	b.n	8009d4a <__assert_func+0x12>
 8009d62:	bf00      	nop
 8009d64:	2000002c 	.word	0x2000002c
 8009d68:	0800acf5 	.word	0x0800acf5
 8009d6c:	0800ad02 	.word	0x0800ad02
 8009d70:	0800ad30 	.word	0x0800ad30

08009d74 <fiprintf>:
 8009d74:	b40e      	push	{r1, r2, r3}
 8009d76:	b503      	push	{r0, r1, lr}
 8009d78:	4601      	mov	r1, r0
 8009d7a:	ab03      	add	r3, sp, #12
 8009d7c:	4805      	ldr	r0, [pc, #20]	; (8009d94 <fiprintf+0x20>)
 8009d7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d82:	6800      	ldr	r0, [r0, #0]
 8009d84:	9301      	str	r3, [sp, #4]
 8009d86:	f000 f87d 	bl	8009e84 <_vfiprintf_r>
 8009d8a:	b002      	add	sp, #8
 8009d8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d90:	b003      	add	sp, #12
 8009d92:	4770      	bx	lr
 8009d94:	2000002c 	.word	0x2000002c

08009d98 <memmove>:
 8009d98:	4288      	cmp	r0, r1
 8009d9a:	b510      	push	{r4, lr}
 8009d9c:	eb01 0402 	add.w	r4, r1, r2
 8009da0:	d902      	bls.n	8009da8 <memmove+0x10>
 8009da2:	4284      	cmp	r4, r0
 8009da4:	4623      	mov	r3, r4
 8009da6:	d807      	bhi.n	8009db8 <memmove+0x20>
 8009da8:	1e43      	subs	r3, r0, #1
 8009daa:	42a1      	cmp	r1, r4
 8009dac:	d008      	beq.n	8009dc0 <memmove+0x28>
 8009dae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009db2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009db6:	e7f8      	b.n	8009daa <memmove+0x12>
 8009db8:	4402      	add	r2, r0
 8009dba:	4601      	mov	r1, r0
 8009dbc:	428a      	cmp	r2, r1
 8009dbe:	d100      	bne.n	8009dc2 <memmove+0x2a>
 8009dc0:	bd10      	pop	{r4, pc}
 8009dc2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009dc6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009dca:	e7f7      	b.n	8009dbc <memmove+0x24>

08009dcc <__malloc_lock>:
 8009dcc:	4801      	ldr	r0, [pc, #4]	; (8009dd4 <__malloc_lock+0x8>)
 8009dce:	f000 bc09 	b.w	800a5e4 <__retarget_lock_acquire_recursive>
 8009dd2:	bf00      	nop
 8009dd4:	200004a8 	.word	0x200004a8

08009dd8 <__malloc_unlock>:
 8009dd8:	4801      	ldr	r0, [pc, #4]	; (8009de0 <__malloc_unlock+0x8>)
 8009dda:	f000 bc04 	b.w	800a5e6 <__retarget_lock_release_recursive>
 8009dde:	bf00      	nop
 8009de0:	200004a8 	.word	0x200004a8

08009de4 <_realloc_r>:
 8009de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009de6:	4607      	mov	r7, r0
 8009de8:	4614      	mov	r4, r2
 8009dea:	460e      	mov	r6, r1
 8009dec:	b921      	cbnz	r1, 8009df8 <_realloc_r+0x14>
 8009dee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009df2:	4611      	mov	r1, r2
 8009df4:	f7ff bdb2 	b.w	800995c <_malloc_r>
 8009df8:	b922      	cbnz	r2, 8009e04 <_realloc_r+0x20>
 8009dfa:	f7ff fd5f 	bl	80098bc <_free_r>
 8009dfe:	4625      	mov	r5, r4
 8009e00:	4628      	mov	r0, r5
 8009e02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e04:	f000 fc54 	bl	800a6b0 <_malloc_usable_size_r>
 8009e08:	42a0      	cmp	r0, r4
 8009e0a:	d20f      	bcs.n	8009e2c <_realloc_r+0x48>
 8009e0c:	4621      	mov	r1, r4
 8009e0e:	4638      	mov	r0, r7
 8009e10:	f7ff fda4 	bl	800995c <_malloc_r>
 8009e14:	4605      	mov	r5, r0
 8009e16:	2800      	cmp	r0, #0
 8009e18:	d0f2      	beq.n	8009e00 <_realloc_r+0x1c>
 8009e1a:	4631      	mov	r1, r6
 8009e1c:	4622      	mov	r2, r4
 8009e1e:	f7ff f875 	bl	8008f0c <memcpy>
 8009e22:	4631      	mov	r1, r6
 8009e24:	4638      	mov	r0, r7
 8009e26:	f7ff fd49 	bl	80098bc <_free_r>
 8009e2a:	e7e9      	b.n	8009e00 <_realloc_r+0x1c>
 8009e2c:	4635      	mov	r5, r6
 8009e2e:	e7e7      	b.n	8009e00 <_realloc_r+0x1c>

08009e30 <__sfputc_r>:
 8009e30:	6893      	ldr	r3, [r2, #8]
 8009e32:	3b01      	subs	r3, #1
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	b410      	push	{r4}
 8009e38:	6093      	str	r3, [r2, #8]
 8009e3a:	da08      	bge.n	8009e4e <__sfputc_r+0x1e>
 8009e3c:	6994      	ldr	r4, [r2, #24]
 8009e3e:	42a3      	cmp	r3, r4
 8009e40:	db01      	blt.n	8009e46 <__sfputc_r+0x16>
 8009e42:	290a      	cmp	r1, #10
 8009e44:	d103      	bne.n	8009e4e <__sfputc_r+0x1e>
 8009e46:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e4a:	f000 b94b 	b.w	800a0e4 <__swbuf_r>
 8009e4e:	6813      	ldr	r3, [r2, #0]
 8009e50:	1c58      	adds	r0, r3, #1
 8009e52:	6010      	str	r0, [r2, #0]
 8009e54:	7019      	strb	r1, [r3, #0]
 8009e56:	4608      	mov	r0, r1
 8009e58:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e5c:	4770      	bx	lr

08009e5e <__sfputs_r>:
 8009e5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e60:	4606      	mov	r6, r0
 8009e62:	460f      	mov	r7, r1
 8009e64:	4614      	mov	r4, r2
 8009e66:	18d5      	adds	r5, r2, r3
 8009e68:	42ac      	cmp	r4, r5
 8009e6a:	d101      	bne.n	8009e70 <__sfputs_r+0x12>
 8009e6c:	2000      	movs	r0, #0
 8009e6e:	e007      	b.n	8009e80 <__sfputs_r+0x22>
 8009e70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e74:	463a      	mov	r2, r7
 8009e76:	4630      	mov	r0, r6
 8009e78:	f7ff ffda 	bl	8009e30 <__sfputc_r>
 8009e7c:	1c43      	adds	r3, r0, #1
 8009e7e:	d1f3      	bne.n	8009e68 <__sfputs_r+0xa>
 8009e80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009e84 <_vfiprintf_r>:
 8009e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e88:	460d      	mov	r5, r1
 8009e8a:	b09d      	sub	sp, #116	; 0x74
 8009e8c:	4614      	mov	r4, r2
 8009e8e:	4698      	mov	r8, r3
 8009e90:	4606      	mov	r6, r0
 8009e92:	b118      	cbz	r0, 8009e9c <_vfiprintf_r+0x18>
 8009e94:	6983      	ldr	r3, [r0, #24]
 8009e96:	b90b      	cbnz	r3, 8009e9c <_vfiprintf_r+0x18>
 8009e98:	f000 fb06 	bl	800a4a8 <__sinit>
 8009e9c:	4b89      	ldr	r3, [pc, #548]	; (800a0c4 <_vfiprintf_r+0x240>)
 8009e9e:	429d      	cmp	r5, r3
 8009ea0:	d11b      	bne.n	8009eda <_vfiprintf_r+0x56>
 8009ea2:	6875      	ldr	r5, [r6, #4]
 8009ea4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ea6:	07d9      	lsls	r1, r3, #31
 8009ea8:	d405      	bmi.n	8009eb6 <_vfiprintf_r+0x32>
 8009eaa:	89ab      	ldrh	r3, [r5, #12]
 8009eac:	059a      	lsls	r2, r3, #22
 8009eae:	d402      	bmi.n	8009eb6 <_vfiprintf_r+0x32>
 8009eb0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009eb2:	f000 fb97 	bl	800a5e4 <__retarget_lock_acquire_recursive>
 8009eb6:	89ab      	ldrh	r3, [r5, #12]
 8009eb8:	071b      	lsls	r3, r3, #28
 8009eba:	d501      	bpl.n	8009ec0 <_vfiprintf_r+0x3c>
 8009ebc:	692b      	ldr	r3, [r5, #16]
 8009ebe:	b9eb      	cbnz	r3, 8009efc <_vfiprintf_r+0x78>
 8009ec0:	4629      	mov	r1, r5
 8009ec2:	4630      	mov	r0, r6
 8009ec4:	f000 f960 	bl	800a188 <__swsetup_r>
 8009ec8:	b1c0      	cbz	r0, 8009efc <_vfiprintf_r+0x78>
 8009eca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ecc:	07dc      	lsls	r4, r3, #31
 8009ece:	d50e      	bpl.n	8009eee <_vfiprintf_r+0x6a>
 8009ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ed4:	b01d      	add	sp, #116	; 0x74
 8009ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eda:	4b7b      	ldr	r3, [pc, #492]	; (800a0c8 <_vfiprintf_r+0x244>)
 8009edc:	429d      	cmp	r5, r3
 8009ede:	d101      	bne.n	8009ee4 <_vfiprintf_r+0x60>
 8009ee0:	68b5      	ldr	r5, [r6, #8]
 8009ee2:	e7df      	b.n	8009ea4 <_vfiprintf_r+0x20>
 8009ee4:	4b79      	ldr	r3, [pc, #484]	; (800a0cc <_vfiprintf_r+0x248>)
 8009ee6:	429d      	cmp	r5, r3
 8009ee8:	bf08      	it	eq
 8009eea:	68f5      	ldreq	r5, [r6, #12]
 8009eec:	e7da      	b.n	8009ea4 <_vfiprintf_r+0x20>
 8009eee:	89ab      	ldrh	r3, [r5, #12]
 8009ef0:	0598      	lsls	r0, r3, #22
 8009ef2:	d4ed      	bmi.n	8009ed0 <_vfiprintf_r+0x4c>
 8009ef4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ef6:	f000 fb76 	bl	800a5e6 <__retarget_lock_release_recursive>
 8009efa:	e7e9      	b.n	8009ed0 <_vfiprintf_r+0x4c>
 8009efc:	2300      	movs	r3, #0
 8009efe:	9309      	str	r3, [sp, #36]	; 0x24
 8009f00:	2320      	movs	r3, #32
 8009f02:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009f06:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f0a:	2330      	movs	r3, #48	; 0x30
 8009f0c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a0d0 <_vfiprintf_r+0x24c>
 8009f10:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009f14:	f04f 0901 	mov.w	r9, #1
 8009f18:	4623      	mov	r3, r4
 8009f1a:	469a      	mov	sl, r3
 8009f1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f20:	b10a      	cbz	r2, 8009f26 <_vfiprintf_r+0xa2>
 8009f22:	2a25      	cmp	r2, #37	; 0x25
 8009f24:	d1f9      	bne.n	8009f1a <_vfiprintf_r+0x96>
 8009f26:	ebba 0b04 	subs.w	fp, sl, r4
 8009f2a:	d00b      	beq.n	8009f44 <_vfiprintf_r+0xc0>
 8009f2c:	465b      	mov	r3, fp
 8009f2e:	4622      	mov	r2, r4
 8009f30:	4629      	mov	r1, r5
 8009f32:	4630      	mov	r0, r6
 8009f34:	f7ff ff93 	bl	8009e5e <__sfputs_r>
 8009f38:	3001      	adds	r0, #1
 8009f3a:	f000 80aa 	beq.w	800a092 <_vfiprintf_r+0x20e>
 8009f3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f40:	445a      	add	r2, fp
 8009f42:	9209      	str	r2, [sp, #36]	; 0x24
 8009f44:	f89a 3000 	ldrb.w	r3, [sl]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	f000 80a2 	beq.w	800a092 <_vfiprintf_r+0x20e>
 8009f4e:	2300      	movs	r3, #0
 8009f50:	f04f 32ff 	mov.w	r2, #4294967295
 8009f54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f58:	f10a 0a01 	add.w	sl, sl, #1
 8009f5c:	9304      	str	r3, [sp, #16]
 8009f5e:	9307      	str	r3, [sp, #28]
 8009f60:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009f64:	931a      	str	r3, [sp, #104]	; 0x68
 8009f66:	4654      	mov	r4, sl
 8009f68:	2205      	movs	r2, #5
 8009f6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f6e:	4858      	ldr	r0, [pc, #352]	; (800a0d0 <_vfiprintf_r+0x24c>)
 8009f70:	f7f6 f956 	bl	8000220 <memchr>
 8009f74:	9a04      	ldr	r2, [sp, #16]
 8009f76:	b9d8      	cbnz	r0, 8009fb0 <_vfiprintf_r+0x12c>
 8009f78:	06d1      	lsls	r1, r2, #27
 8009f7a:	bf44      	itt	mi
 8009f7c:	2320      	movmi	r3, #32
 8009f7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f82:	0713      	lsls	r3, r2, #28
 8009f84:	bf44      	itt	mi
 8009f86:	232b      	movmi	r3, #43	; 0x2b
 8009f88:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f8c:	f89a 3000 	ldrb.w	r3, [sl]
 8009f90:	2b2a      	cmp	r3, #42	; 0x2a
 8009f92:	d015      	beq.n	8009fc0 <_vfiprintf_r+0x13c>
 8009f94:	9a07      	ldr	r2, [sp, #28]
 8009f96:	4654      	mov	r4, sl
 8009f98:	2000      	movs	r0, #0
 8009f9a:	f04f 0c0a 	mov.w	ip, #10
 8009f9e:	4621      	mov	r1, r4
 8009fa0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009fa4:	3b30      	subs	r3, #48	; 0x30
 8009fa6:	2b09      	cmp	r3, #9
 8009fa8:	d94e      	bls.n	800a048 <_vfiprintf_r+0x1c4>
 8009faa:	b1b0      	cbz	r0, 8009fda <_vfiprintf_r+0x156>
 8009fac:	9207      	str	r2, [sp, #28]
 8009fae:	e014      	b.n	8009fda <_vfiprintf_r+0x156>
 8009fb0:	eba0 0308 	sub.w	r3, r0, r8
 8009fb4:	fa09 f303 	lsl.w	r3, r9, r3
 8009fb8:	4313      	orrs	r3, r2
 8009fba:	9304      	str	r3, [sp, #16]
 8009fbc:	46a2      	mov	sl, r4
 8009fbe:	e7d2      	b.n	8009f66 <_vfiprintf_r+0xe2>
 8009fc0:	9b03      	ldr	r3, [sp, #12]
 8009fc2:	1d19      	adds	r1, r3, #4
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	9103      	str	r1, [sp, #12]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	bfbb      	ittet	lt
 8009fcc:	425b      	neglt	r3, r3
 8009fce:	f042 0202 	orrlt.w	r2, r2, #2
 8009fd2:	9307      	strge	r3, [sp, #28]
 8009fd4:	9307      	strlt	r3, [sp, #28]
 8009fd6:	bfb8      	it	lt
 8009fd8:	9204      	strlt	r2, [sp, #16]
 8009fda:	7823      	ldrb	r3, [r4, #0]
 8009fdc:	2b2e      	cmp	r3, #46	; 0x2e
 8009fde:	d10c      	bne.n	8009ffa <_vfiprintf_r+0x176>
 8009fe0:	7863      	ldrb	r3, [r4, #1]
 8009fe2:	2b2a      	cmp	r3, #42	; 0x2a
 8009fe4:	d135      	bne.n	800a052 <_vfiprintf_r+0x1ce>
 8009fe6:	9b03      	ldr	r3, [sp, #12]
 8009fe8:	1d1a      	adds	r2, r3, #4
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	9203      	str	r2, [sp, #12]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	bfb8      	it	lt
 8009ff2:	f04f 33ff 	movlt.w	r3, #4294967295
 8009ff6:	3402      	adds	r4, #2
 8009ff8:	9305      	str	r3, [sp, #20]
 8009ffa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a0e0 <_vfiprintf_r+0x25c>
 8009ffe:	7821      	ldrb	r1, [r4, #0]
 800a000:	2203      	movs	r2, #3
 800a002:	4650      	mov	r0, sl
 800a004:	f7f6 f90c 	bl	8000220 <memchr>
 800a008:	b140      	cbz	r0, 800a01c <_vfiprintf_r+0x198>
 800a00a:	2340      	movs	r3, #64	; 0x40
 800a00c:	eba0 000a 	sub.w	r0, r0, sl
 800a010:	fa03 f000 	lsl.w	r0, r3, r0
 800a014:	9b04      	ldr	r3, [sp, #16]
 800a016:	4303      	orrs	r3, r0
 800a018:	3401      	adds	r4, #1
 800a01a:	9304      	str	r3, [sp, #16]
 800a01c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a020:	482c      	ldr	r0, [pc, #176]	; (800a0d4 <_vfiprintf_r+0x250>)
 800a022:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a026:	2206      	movs	r2, #6
 800a028:	f7f6 f8fa 	bl	8000220 <memchr>
 800a02c:	2800      	cmp	r0, #0
 800a02e:	d03f      	beq.n	800a0b0 <_vfiprintf_r+0x22c>
 800a030:	4b29      	ldr	r3, [pc, #164]	; (800a0d8 <_vfiprintf_r+0x254>)
 800a032:	bb1b      	cbnz	r3, 800a07c <_vfiprintf_r+0x1f8>
 800a034:	9b03      	ldr	r3, [sp, #12]
 800a036:	3307      	adds	r3, #7
 800a038:	f023 0307 	bic.w	r3, r3, #7
 800a03c:	3308      	adds	r3, #8
 800a03e:	9303      	str	r3, [sp, #12]
 800a040:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a042:	443b      	add	r3, r7
 800a044:	9309      	str	r3, [sp, #36]	; 0x24
 800a046:	e767      	b.n	8009f18 <_vfiprintf_r+0x94>
 800a048:	fb0c 3202 	mla	r2, ip, r2, r3
 800a04c:	460c      	mov	r4, r1
 800a04e:	2001      	movs	r0, #1
 800a050:	e7a5      	b.n	8009f9e <_vfiprintf_r+0x11a>
 800a052:	2300      	movs	r3, #0
 800a054:	3401      	adds	r4, #1
 800a056:	9305      	str	r3, [sp, #20]
 800a058:	4619      	mov	r1, r3
 800a05a:	f04f 0c0a 	mov.w	ip, #10
 800a05e:	4620      	mov	r0, r4
 800a060:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a064:	3a30      	subs	r2, #48	; 0x30
 800a066:	2a09      	cmp	r2, #9
 800a068:	d903      	bls.n	800a072 <_vfiprintf_r+0x1ee>
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d0c5      	beq.n	8009ffa <_vfiprintf_r+0x176>
 800a06e:	9105      	str	r1, [sp, #20]
 800a070:	e7c3      	b.n	8009ffa <_vfiprintf_r+0x176>
 800a072:	fb0c 2101 	mla	r1, ip, r1, r2
 800a076:	4604      	mov	r4, r0
 800a078:	2301      	movs	r3, #1
 800a07a:	e7f0      	b.n	800a05e <_vfiprintf_r+0x1da>
 800a07c:	ab03      	add	r3, sp, #12
 800a07e:	9300      	str	r3, [sp, #0]
 800a080:	462a      	mov	r2, r5
 800a082:	4b16      	ldr	r3, [pc, #88]	; (800a0dc <_vfiprintf_r+0x258>)
 800a084:	a904      	add	r1, sp, #16
 800a086:	4630      	mov	r0, r6
 800a088:	f7fc f884 	bl	8006194 <_printf_float>
 800a08c:	4607      	mov	r7, r0
 800a08e:	1c78      	adds	r0, r7, #1
 800a090:	d1d6      	bne.n	800a040 <_vfiprintf_r+0x1bc>
 800a092:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a094:	07d9      	lsls	r1, r3, #31
 800a096:	d405      	bmi.n	800a0a4 <_vfiprintf_r+0x220>
 800a098:	89ab      	ldrh	r3, [r5, #12]
 800a09a:	059a      	lsls	r2, r3, #22
 800a09c:	d402      	bmi.n	800a0a4 <_vfiprintf_r+0x220>
 800a09e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a0a0:	f000 faa1 	bl	800a5e6 <__retarget_lock_release_recursive>
 800a0a4:	89ab      	ldrh	r3, [r5, #12]
 800a0a6:	065b      	lsls	r3, r3, #25
 800a0a8:	f53f af12 	bmi.w	8009ed0 <_vfiprintf_r+0x4c>
 800a0ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a0ae:	e711      	b.n	8009ed4 <_vfiprintf_r+0x50>
 800a0b0:	ab03      	add	r3, sp, #12
 800a0b2:	9300      	str	r3, [sp, #0]
 800a0b4:	462a      	mov	r2, r5
 800a0b6:	4b09      	ldr	r3, [pc, #36]	; (800a0dc <_vfiprintf_r+0x258>)
 800a0b8:	a904      	add	r1, sp, #16
 800a0ba:	4630      	mov	r0, r6
 800a0bc:	f7fc fb0e 	bl	80066dc <_printf_i>
 800a0c0:	e7e4      	b.n	800a08c <_vfiprintf_r+0x208>
 800a0c2:	bf00      	nop
 800a0c4:	0800ad54 	.word	0x0800ad54
 800a0c8:	0800ad74 	.word	0x0800ad74
 800a0cc:	0800ad34 	.word	0x0800ad34
 800a0d0:	0800ace4 	.word	0x0800ace4
 800a0d4:	0800acee 	.word	0x0800acee
 800a0d8:	08006195 	.word	0x08006195
 800a0dc:	08009e5f 	.word	0x08009e5f
 800a0e0:	0800acea 	.word	0x0800acea

0800a0e4 <__swbuf_r>:
 800a0e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0e6:	460e      	mov	r6, r1
 800a0e8:	4614      	mov	r4, r2
 800a0ea:	4605      	mov	r5, r0
 800a0ec:	b118      	cbz	r0, 800a0f6 <__swbuf_r+0x12>
 800a0ee:	6983      	ldr	r3, [r0, #24]
 800a0f0:	b90b      	cbnz	r3, 800a0f6 <__swbuf_r+0x12>
 800a0f2:	f000 f9d9 	bl	800a4a8 <__sinit>
 800a0f6:	4b21      	ldr	r3, [pc, #132]	; (800a17c <__swbuf_r+0x98>)
 800a0f8:	429c      	cmp	r4, r3
 800a0fa:	d12b      	bne.n	800a154 <__swbuf_r+0x70>
 800a0fc:	686c      	ldr	r4, [r5, #4]
 800a0fe:	69a3      	ldr	r3, [r4, #24]
 800a100:	60a3      	str	r3, [r4, #8]
 800a102:	89a3      	ldrh	r3, [r4, #12]
 800a104:	071a      	lsls	r2, r3, #28
 800a106:	d52f      	bpl.n	800a168 <__swbuf_r+0x84>
 800a108:	6923      	ldr	r3, [r4, #16]
 800a10a:	b36b      	cbz	r3, 800a168 <__swbuf_r+0x84>
 800a10c:	6923      	ldr	r3, [r4, #16]
 800a10e:	6820      	ldr	r0, [r4, #0]
 800a110:	1ac0      	subs	r0, r0, r3
 800a112:	6963      	ldr	r3, [r4, #20]
 800a114:	b2f6      	uxtb	r6, r6
 800a116:	4283      	cmp	r3, r0
 800a118:	4637      	mov	r7, r6
 800a11a:	dc04      	bgt.n	800a126 <__swbuf_r+0x42>
 800a11c:	4621      	mov	r1, r4
 800a11e:	4628      	mov	r0, r5
 800a120:	f000 f92e 	bl	800a380 <_fflush_r>
 800a124:	bb30      	cbnz	r0, 800a174 <__swbuf_r+0x90>
 800a126:	68a3      	ldr	r3, [r4, #8]
 800a128:	3b01      	subs	r3, #1
 800a12a:	60a3      	str	r3, [r4, #8]
 800a12c:	6823      	ldr	r3, [r4, #0]
 800a12e:	1c5a      	adds	r2, r3, #1
 800a130:	6022      	str	r2, [r4, #0]
 800a132:	701e      	strb	r6, [r3, #0]
 800a134:	6963      	ldr	r3, [r4, #20]
 800a136:	3001      	adds	r0, #1
 800a138:	4283      	cmp	r3, r0
 800a13a:	d004      	beq.n	800a146 <__swbuf_r+0x62>
 800a13c:	89a3      	ldrh	r3, [r4, #12]
 800a13e:	07db      	lsls	r3, r3, #31
 800a140:	d506      	bpl.n	800a150 <__swbuf_r+0x6c>
 800a142:	2e0a      	cmp	r6, #10
 800a144:	d104      	bne.n	800a150 <__swbuf_r+0x6c>
 800a146:	4621      	mov	r1, r4
 800a148:	4628      	mov	r0, r5
 800a14a:	f000 f919 	bl	800a380 <_fflush_r>
 800a14e:	b988      	cbnz	r0, 800a174 <__swbuf_r+0x90>
 800a150:	4638      	mov	r0, r7
 800a152:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a154:	4b0a      	ldr	r3, [pc, #40]	; (800a180 <__swbuf_r+0x9c>)
 800a156:	429c      	cmp	r4, r3
 800a158:	d101      	bne.n	800a15e <__swbuf_r+0x7a>
 800a15a:	68ac      	ldr	r4, [r5, #8]
 800a15c:	e7cf      	b.n	800a0fe <__swbuf_r+0x1a>
 800a15e:	4b09      	ldr	r3, [pc, #36]	; (800a184 <__swbuf_r+0xa0>)
 800a160:	429c      	cmp	r4, r3
 800a162:	bf08      	it	eq
 800a164:	68ec      	ldreq	r4, [r5, #12]
 800a166:	e7ca      	b.n	800a0fe <__swbuf_r+0x1a>
 800a168:	4621      	mov	r1, r4
 800a16a:	4628      	mov	r0, r5
 800a16c:	f000 f80c 	bl	800a188 <__swsetup_r>
 800a170:	2800      	cmp	r0, #0
 800a172:	d0cb      	beq.n	800a10c <__swbuf_r+0x28>
 800a174:	f04f 37ff 	mov.w	r7, #4294967295
 800a178:	e7ea      	b.n	800a150 <__swbuf_r+0x6c>
 800a17a:	bf00      	nop
 800a17c:	0800ad54 	.word	0x0800ad54
 800a180:	0800ad74 	.word	0x0800ad74
 800a184:	0800ad34 	.word	0x0800ad34

0800a188 <__swsetup_r>:
 800a188:	4b32      	ldr	r3, [pc, #200]	; (800a254 <__swsetup_r+0xcc>)
 800a18a:	b570      	push	{r4, r5, r6, lr}
 800a18c:	681d      	ldr	r5, [r3, #0]
 800a18e:	4606      	mov	r6, r0
 800a190:	460c      	mov	r4, r1
 800a192:	b125      	cbz	r5, 800a19e <__swsetup_r+0x16>
 800a194:	69ab      	ldr	r3, [r5, #24]
 800a196:	b913      	cbnz	r3, 800a19e <__swsetup_r+0x16>
 800a198:	4628      	mov	r0, r5
 800a19a:	f000 f985 	bl	800a4a8 <__sinit>
 800a19e:	4b2e      	ldr	r3, [pc, #184]	; (800a258 <__swsetup_r+0xd0>)
 800a1a0:	429c      	cmp	r4, r3
 800a1a2:	d10f      	bne.n	800a1c4 <__swsetup_r+0x3c>
 800a1a4:	686c      	ldr	r4, [r5, #4]
 800a1a6:	89a3      	ldrh	r3, [r4, #12]
 800a1a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a1ac:	0719      	lsls	r1, r3, #28
 800a1ae:	d42c      	bmi.n	800a20a <__swsetup_r+0x82>
 800a1b0:	06dd      	lsls	r5, r3, #27
 800a1b2:	d411      	bmi.n	800a1d8 <__swsetup_r+0x50>
 800a1b4:	2309      	movs	r3, #9
 800a1b6:	6033      	str	r3, [r6, #0]
 800a1b8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a1bc:	81a3      	strh	r3, [r4, #12]
 800a1be:	f04f 30ff 	mov.w	r0, #4294967295
 800a1c2:	e03e      	b.n	800a242 <__swsetup_r+0xba>
 800a1c4:	4b25      	ldr	r3, [pc, #148]	; (800a25c <__swsetup_r+0xd4>)
 800a1c6:	429c      	cmp	r4, r3
 800a1c8:	d101      	bne.n	800a1ce <__swsetup_r+0x46>
 800a1ca:	68ac      	ldr	r4, [r5, #8]
 800a1cc:	e7eb      	b.n	800a1a6 <__swsetup_r+0x1e>
 800a1ce:	4b24      	ldr	r3, [pc, #144]	; (800a260 <__swsetup_r+0xd8>)
 800a1d0:	429c      	cmp	r4, r3
 800a1d2:	bf08      	it	eq
 800a1d4:	68ec      	ldreq	r4, [r5, #12]
 800a1d6:	e7e6      	b.n	800a1a6 <__swsetup_r+0x1e>
 800a1d8:	0758      	lsls	r0, r3, #29
 800a1da:	d512      	bpl.n	800a202 <__swsetup_r+0x7a>
 800a1dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a1de:	b141      	cbz	r1, 800a1f2 <__swsetup_r+0x6a>
 800a1e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a1e4:	4299      	cmp	r1, r3
 800a1e6:	d002      	beq.n	800a1ee <__swsetup_r+0x66>
 800a1e8:	4630      	mov	r0, r6
 800a1ea:	f7ff fb67 	bl	80098bc <_free_r>
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	6363      	str	r3, [r4, #52]	; 0x34
 800a1f2:	89a3      	ldrh	r3, [r4, #12]
 800a1f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a1f8:	81a3      	strh	r3, [r4, #12]
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	6063      	str	r3, [r4, #4]
 800a1fe:	6923      	ldr	r3, [r4, #16]
 800a200:	6023      	str	r3, [r4, #0]
 800a202:	89a3      	ldrh	r3, [r4, #12]
 800a204:	f043 0308 	orr.w	r3, r3, #8
 800a208:	81a3      	strh	r3, [r4, #12]
 800a20a:	6923      	ldr	r3, [r4, #16]
 800a20c:	b94b      	cbnz	r3, 800a222 <__swsetup_r+0x9a>
 800a20e:	89a3      	ldrh	r3, [r4, #12]
 800a210:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a214:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a218:	d003      	beq.n	800a222 <__swsetup_r+0x9a>
 800a21a:	4621      	mov	r1, r4
 800a21c:	4630      	mov	r0, r6
 800a21e:	f000 fa07 	bl	800a630 <__smakebuf_r>
 800a222:	89a0      	ldrh	r0, [r4, #12]
 800a224:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a228:	f010 0301 	ands.w	r3, r0, #1
 800a22c:	d00a      	beq.n	800a244 <__swsetup_r+0xbc>
 800a22e:	2300      	movs	r3, #0
 800a230:	60a3      	str	r3, [r4, #8]
 800a232:	6963      	ldr	r3, [r4, #20]
 800a234:	425b      	negs	r3, r3
 800a236:	61a3      	str	r3, [r4, #24]
 800a238:	6923      	ldr	r3, [r4, #16]
 800a23a:	b943      	cbnz	r3, 800a24e <__swsetup_r+0xc6>
 800a23c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a240:	d1ba      	bne.n	800a1b8 <__swsetup_r+0x30>
 800a242:	bd70      	pop	{r4, r5, r6, pc}
 800a244:	0781      	lsls	r1, r0, #30
 800a246:	bf58      	it	pl
 800a248:	6963      	ldrpl	r3, [r4, #20]
 800a24a:	60a3      	str	r3, [r4, #8]
 800a24c:	e7f4      	b.n	800a238 <__swsetup_r+0xb0>
 800a24e:	2000      	movs	r0, #0
 800a250:	e7f7      	b.n	800a242 <__swsetup_r+0xba>
 800a252:	bf00      	nop
 800a254:	2000002c 	.word	0x2000002c
 800a258:	0800ad54 	.word	0x0800ad54
 800a25c:	0800ad74 	.word	0x0800ad74
 800a260:	0800ad34 	.word	0x0800ad34

0800a264 <abort>:
 800a264:	b508      	push	{r3, lr}
 800a266:	2006      	movs	r0, #6
 800a268:	f000 fa52 	bl	800a710 <raise>
 800a26c:	2001      	movs	r0, #1
 800a26e:	f7f8 ffa3 	bl	80031b8 <_exit>
	...

0800a274 <__sflush_r>:
 800a274:	898a      	ldrh	r2, [r1, #12]
 800a276:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a27a:	4605      	mov	r5, r0
 800a27c:	0710      	lsls	r0, r2, #28
 800a27e:	460c      	mov	r4, r1
 800a280:	d458      	bmi.n	800a334 <__sflush_r+0xc0>
 800a282:	684b      	ldr	r3, [r1, #4]
 800a284:	2b00      	cmp	r3, #0
 800a286:	dc05      	bgt.n	800a294 <__sflush_r+0x20>
 800a288:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	dc02      	bgt.n	800a294 <__sflush_r+0x20>
 800a28e:	2000      	movs	r0, #0
 800a290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a294:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a296:	2e00      	cmp	r6, #0
 800a298:	d0f9      	beq.n	800a28e <__sflush_r+0x1a>
 800a29a:	2300      	movs	r3, #0
 800a29c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a2a0:	682f      	ldr	r7, [r5, #0]
 800a2a2:	602b      	str	r3, [r5, #0]
 800a2a4:	d032      	beq.n	800a30c <__sflush_r+0x98>
 800a2a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a2a8:	89a3      	ldrh	r3, [r4, #12]
 800a2aa:	075a      	lsls	r2, r3, #29
 800a2ac:	d505      	bpl.n	800a2ba <__sflush_r+0x46>
 800a2ae:	6863      	ldr	r3, [r4, #4]
 800a2b0:	1ac0      	subs	r0, r0, r3
 800a2b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a2b4:	b10b      	cbz	r3, 800a2ba <__sflush_r+0x46>
 800a2b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a2b8:	1ac0      	subs	r0, r0, r3
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	4602      	mov	r2, r0
 800a2be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a2c0:	6a21      	ldr	r1, [r4, #32]
 800a2c2:	4628      	mov	r0, r5
 800a2c4:	47b0      	blx	r6
 800a2c6:	1c43      	adds	r3, r0, #1
 800a2c8:	89a3      	ldrh	r3, [r4, #12]
 800a2ca:	d106      	bne.n	800a2da <__sflush_r+0x66>
 800a2cc:	6829      	ldr	r1, [r5, #0]
 800a2ce:	291d      	cmp	r1, #29
 800a2d0:	d82c      	bhi.n	800a32c <__sflush_r+0xb8>
 800a2d2:	4a2a      	ldr	r2, [pc, #168]	; (800a37c <__sflush_r+0x108>)
 800a2d4:	40ca      	lsrs	r2, r1
 800a2d6:	07d6      	lsls	r6, r2, #31
 800a2d8:	d528      	bpl.n	800a32c <__sflush_r+0xb8>
 800a2da:	2200      	movs	r2, #0
 800a2dc:	6062      	str	r2, [r4, #4]
 800a2de:	04d9      	lsls	r1, r3, #19
 800a2e0:	6922      	ldr	r2, [r4, #16]
 800a2e2:	6022      	str	r2, [r4, #0]
 800a2e4:	d504      	bpl.n	800a2f0 <__sflush_r+0x7c>
 800a2e6:	1c42      	adds	r2, r0, #1
 800a2e8:	d101      	bne.n	800a2ee <__sflush_r+0x7a>
 800a2ea:	682b      	ldr	r3, [r5, #0]
 800a2ec:	b903      	cbnz	r3, 800a2f0 <__sflush_r+0x7c>
 800a2ee:	6560      	str	r0, [r4, #84]	; 0x54
 800a2f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a2f2:	602f      	str	r7, [r5, #0]
 800a2f4:	2900      	cmp	r1, #0
 800a2f6:	d0ca      	beq.n	800a28e <__sflush_r+0x1a>
 800a2f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a2fc:	4299      	cmp	r1, r3
 800a2fe:	d002      	beq.n	800a306 <__sflush_r+0x92>
 800a300:	4628      	mov	r0, r5
 800a302:	f7ff fadb 	bl	80098bc <_free_r>
 800a306:	2000      	movs	r0, #0
 800a308:	6360      	str	r0, [r4, #52]	; 0x34
 800a30a:	e7c1      	b.n	800a290 <__sflush_r+0x1c>
 800a30c:	6a21      	ldr	r1, [r4, #32]
 800a30e:	2301      	movs	r3, #1
 800a310:	4628      	mov	r0, r5
 800a312:	47b0      	blx	r6
 800a314:	1c41      	adds	r1, r0, #1
 800a316:	d1c7      	bne.n	800a2a8 <__sflush_r+0x34>
 800a318:	682b      	ldr	r3, [r5, #0]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d0c4      	beq.n	800a2a8 <__sflush_r+0x34>
 800a31e:	2b1d      	cmp	r3, #29
 800a320:	d001      	beq.n	800a326 <__sflush_r+0xb2>
 800a322:	2b16      	cmp	r3, #22
 800a324:	d101      	bne.n	800a32a <__sflush_r+0xb6>
 800a326:	602f      	str	r7, [r5, #0]
 800a328:	e7b1      	b.n	800a28e <__sflush_r+0x1a>
 800a32a:	89a3      	ldrh	r3, [r4, #12]
 800a32c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a330:	81a3      	strh	r3, [r4, #12]
 800a332:	e7ad      	b.n	800a290 <__sflush_r+0x1c>
 800a334:	690f      	ldr	r7, [r1, #16]
 800a336:	2f00      	cmp	r7, #0
 800a338:	d0a9      	beq.n	800a28e <__sflush_r+0x1a>
 800a33a:	0793      	lsls	r3, r2, #30
 800a33c:	680e      	ldr	r6, [r1, #0]
 800a33e:	bf08      	it	eq
 800a340:	694b      	ldreq	r3, [r1, #20]
 800a342:	600f      	str	r7, [r1, #0]
 800a344:	bf18      	it	ne
 800a346:	2300      	movne	r3, #0
 800a348:	eba6 0807 	sub.w	r8, r6, r7
 800a34c:	608b      	str	r3, [r1, #8]
 800a34e:	f1b8 0f00 	cmp.w	r8, #0
 800a352:	dd9c      	ble.n	800a28e <__sflush_r+0x1a>
 800a354:	6a21      	ldr	r1, [r4, #32]
 800a356:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a358:	4643      	mov	r3, r8
 800a35a:	463a      	mov	r2, r7
 800a35c:	4628      	mov	r0, r5
 800a35e:	47b0      	blx	r6
 800a360:	2800      	cmp	r0, #0
 800a362:	dc06      	bgt.n	800a372 <__sflush_r+0xfe>
 800a364:	89a3      	ldrh	r3, [r4, #12]
 800a366:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a36a:	81a3      	strh	r3, [r4, #12]
 800a36c:	f04f 30ff 	mov.w	r0, #4294967295
 800a370:	e78e      	b.n	800a290 <__sflush_r+0x1c>
 800a372:	4407      	add	r7, r0
 800a374:	eba8 0800 	sub.w	r8, r8, r0
 800a378:	e7e9      	b.n	800a34e <__sflush_r+0xda>
 800a37a:	bf00      	nop
 800a37c:	20400001 	.word	0x20400001

0800a380 <_fflush_r>:
 800a380:	b538      	push	{r3, r4, r5, lr}
 800a382:	690b      	ldr	r3, [r1, #16]
 800a384:	4605      	mov	r5, r0
 800a386:	460c      	mov	r4, r1
 800a388:	b913      	cbnz	r3, 800a390 <_fflush_r+0x10>
 800a38a:	2500      	movs	r5, #0
 800a38c:	4628      	mov	r0, r5
 800a38e:	bd38      	pop	{r3, r4, r5, pc}
 800a390:	b118      	cbz	r0, 800a39a <_fflush_r+0x1a>
 800a392:	6983      	ldr	r3, [r0, #24]
 800a394:	b90b      	cbnz	r3, 800a39a <_fflush_r+0x1a>
 800a396:	f000 f887 	bl	800a4a8 <__sinit>
 800a39a:	4b14      	ldr	r3, [pc, #80]	; (800a3ec <_fflush_r+0x6c>)
 800a39c:	429c      	cmp	r4, r3
 800a39e:	d11b      	bne.n	800a3d8 <_fflush_r+0x58>
 800a3a0:	686c      	ldr	r4, [r5, #4]
 800a3a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d0ef      	beq.n	800a38a <_fflush_r+0xa>
 800a3aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a3ac:	07d0      	lsls	r0, r2, #31
 800a3ae:	d404      	bmi.n	800a3ba <_fflush_r+0x3a>
 800a3b0:	0599      	lsls	r1, r3, #22
 800a3b2:	d402      	bmi.n	800a3ba <_fflush_r+0x3a>
 800a3b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a3b6:	f000 f915 	bl	800a5e4 <__retarget_lock_acquire_recursive>
 800a3ba:	4628      	mov	r0, r5
 800a3bc:	4621      	mov	r1, r4
 800a3be:	f7ff ff59 	bl	800a274 <__sflush_r>
 800a3c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a3c4:	07da      	lsls	r2, r3, #31
 800a3c6:	4605      	mov	r5, r0
 800a3c8:	d4e0      	bmi.n	800a38c <_fflush_r+0xc>
 800a3ca:	89a3      	ldrh	r3, [r4, #12]
 800a3cc:	059b      	lsls	r3, r3, #22
 800a3ce:	d4dd      	bmi.n	800a38c <_fflush_r+0xc>
 800a3d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a3d2:	f000 f908 	bl	800a5e6 <__retarget_lock_release_recursive>
 800a3d6:	e7d9      	b.n	800a38c <_fflush_r+0xc>
 800a3d8:	4b05      	ldr	r3, [pc, #20]	; (800a3f0 <_fflush_r+0x70>)
 800a3da:	429c      	cmp	r4, r3
 800a3dc:	d101      	bne.n	800a3e2 <_fflush_r+0x62>
 800a3de:	68ac      	ldr	r4, [r5, #8]
 800a3e0:	e7df      	b.n	800a3a2 <_fflush_r+0x22>
 800a3e2:	4b04      	ldr	r3, [pc, #16]	; (800a3f4 <_fflush_r+0x74>)
 800a3e4:	429c      	cmp	r4, r3
 800a3e6:	bf08      	it	eq
 800a3e8:	68ec      	ldreq	r4, [r5, #12]
 800a3ea:	e7da      	b.n	800a3a2 <_fflush_r+0x22>
 800a3ec:	0800ad54 	.word	0x0800ad54
 800a3f0:	0800ad74 	.word	0x0800ad74
 800a3f4:	0800ad34 	.word	0x0800ad34

0800a3f8 <std>:
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	b510      	push	{r4, lr}
 800a3fc:	4604      	mov	r4, r0
 800a3fe:	e9c0 3300 	strd	r3, r3, [r0]
 800a402:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a406:	6083      	str	r3, [r0, #8]
 800a408:	8181      	strh	r1, [r0, #12]
 800a40a:	6643      	str	r3, [r0, #100]	; 0x64
 800a40c:	81c2      	strh	r2, [r0, #14]
 800a40e:	6183      	str	r3, [r0, #24]
 800a410:	4619      	mov	r1, r3
 800a412:	2208      	movs	r2, #8
 800a414:	305c      	adds	r0, #92	; 0x5c
 800a416:	f7fb fe15 	bl	8006044 <memset>
 800a41a:	4b05      	ldr	r3, [pc, #20]	; (800a430 <std+0x38>)
 800a41c:	6263      	str	r3, [r4, #36]	; 0x24
 800a41e:	4b05      	ldr	r3, [pc, #20]	; (800a434 <std+0x3c>)
 800a420:	62a3      	str	r3, [r4, #40]	; 0x28
 800a422:	4b05      	ldr	r3, [pc, #20]	; (800a438 <std+0x40>)
 800a424:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a426:	4b05      	ldr	r3, [pc, #20]	; (800a43c <std+0x44>)
 800a428:	6224      	str	r4, [r4, #32]
 800a42a:	6323      	str	r3, [r4, #48]	; 0x30
 800a42c:	bd10      	pop	{r4, pc}
 800a42e:	bf00      	nop
 800a430:	0800a749 	.word	0x0800a749
 800a434:	0800a76b 	.word	0x0800a76b
 800a438:	0800a7a3 	.word	0x0800a7a3
 800a43c:	0800a7c7 	.word	0x0800a7c7

0800a440 <_cleanup_r>:
 800a440:	4901      	ldr	r1, [pc, #4]	; (800a448 <_cleanup_r+0x8>)
 800a442:	f000 b8af 	b.w	800a5a4 <_fwalk_reent>
 800a446:	bf00      	nop
 800a448:	0800a381 	.word	0x0800a381

0800a44c <__sfmoreglue>:
 800a44c:	b570      	push	{r4, r5, r6, lr}
 800a44e:	1e4a      	subs	r2, r1, #1
 800a450:	2568      	movs	r5, #104	; 0x68
 800a452:	4355      	muls	r5, r2
 800a454:	460e      	mov	r6, r1
 800a456:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a45a:	f7ff fa7f 	bl	800995c <_malloc_r>
 800a45e:	4604      	mov	r4, r0
 800a460:	b140      	cbz	r0, 800a474 <__sfmoreglue+0x28>
 800a462:	2100      	movs	r1, #0
 800a464:	e9c0 1600 	strd	r1, r6, [r0]
 800a468:	300c      	adds	r0, #12
 800a46a:	60a0      	str	r0, [r4, #8]
 800a46c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a470:	f7fb fde8 	bl	8006044 <memset>
 800a474:	4620      	mov	r0, r4
 800a476:	bd70      	pop	{r4, r5, r6, pc}

0800a478 <__sfp_lock_acquire>:
 800a478:	4801      	ldr	r0, [pc, #4]	; (800a480 <__sfp_lock_acquire+0x8>)
 800a47a:	f000 b8b3 	b.w	800a5e4 <__retarget_lock_acquire_recursive>
 800a47e:	bf00      	nop
 800a480:	200004ac 	.word	0x200004ac

0800a484 <__sfp_lock_release>:
 800a484:	4801      	ldr	r0, [pc, #4]	; (800a48c <__sfp_lock_release+0x8>)
 800a486:	f000 b8ae 	b.w	800a5e6 <__retarget_lock_release_recursive>
 800a48a:	bf00      	nop
 800a48c:	200004ac 	.word	0x200004ac

0800a490 <__sinit_lock_acquire>:
 800a490:	4801      	ldr	r0, [pc, #4]	; (800a498 <__sinit_lock_acquire+0x8>)
 800a492:	f000 b8a7 	b.w	800a5e4 <__retarget_lock_acquire_recursive>
 800a496:	bf00      	nop
 800a498:	200004a7 	.word	0x200004a7

0800a49c <__sinit_lock_release>:
 800a49c:	4801      	ldr	r0, [pc, #4]	; (800a4a4 <__sinit_lock_release+0x8>)
 800a49e:	f000 b8a2 	b.w	800a5e6 <__retarget_lock_release_recursive>
 800a4a2:	bf00      	nop
 800a4a4:	200004a7 	.word	0x200004a7

0800a4a8 <__sinit>:
 800a4a8:	b510      	push	{r4, lr}
 800a4aa:	4604      	mov	r4, r0
 800a4ac:	f7ff fff0 	bl	800a490 <__sinit_lock_acquire>
 800a4b0:	69a3      	ldr	r3, [r4, #24]
 800a4b2:	b11b      	cbz	r3, 800a4bc <__sinit+0x14>
 800a4b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4b8:	f7ff bff0 	b.w	800a49c <__sinit_lock_release>
 800a4bc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a4c0:	6523      	str	r3, [r4, #80]	; 0x50
 800a4c2:	4b13      	ldr	r3, [pc, #76]	; (800a510 <__sinit+0x68>)
 800a4c4:	4a13      	ldr	r2, [pc, #76]	; (800a514 <__sinit+0x6c>)
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	62a2      	str	r2, [r4, #40]	; 0x28
 800a4ca:	42a3      	cmp	r3, r4
 800a4cc:	bf04      	itt	eq
 800a4ce:	2301      	moveq	r3, #1
 800a4d0:	61a3      	streq	r3, [r4, #24]
 800a4d2:	4620      	mov	r0, r4
 800a4d4:	f000 f820 	bl	800a518 <__sfp>
 800a4d8:	6060      	str	r0, [r4, #4]
 800a4da:	4620      	mov	r0, r4
 800a4dc:	f000 f81c 	bl	800a518 <__sfp>
 800a4e0:	60a0      	str	r0, [r4, #8]
 800a4e2:	4620      	mov	r0, r4
 800a4e4:	f000 f818 	bl	800a518 <__sfp>
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	60e0      	str	r0, [r4, #12]
 800a4ec:	2104      	movs	r1, #4
 800a4ee:	6860      	ldr	r0, [r4, #4]
 800a4f0:	f7ff ff82 	bl	800a3f8 <std>
 800a4f4:	68a0      	ldr	r0, [r4, #8]
 800a4f6:	2201      	movs	r2, #1
 800a4f8:	2109      	movs	r1, #9
 800a4fa:	f7ff ff7d 	bl	800a3f8 <std>
 800a4fe:	68e0      	ldr	r0, [r4, #12]
 800a500:	2202      	movs	r2, #2
 800a502:	2112      	movs	r1, #18
 800a504:	f7ff ff78 	bl	800a3f8 <std>
 800a508:	2301      	movs	r3, #1
 800a50a:	61a3      	str	r3, [r4, #24]
 800a50c:	e7d2      	b.n	800a4b4 <__sinit+0xc>
 800a50e:	bf00      	nop
 800a510:	0800a8e0 	.word	0x0800a8e0
 800a514:	0800a441 	.word	0x0800a441

0800a518 <__sfp>:
 800a518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a51a:	4607      	mov	r7, r0
 800a51c:	f7ff ffac 	bl	800a478 <__sfp_lock_acquire>
 800a520:	4b1e      	ldr	r3, [pc, #120]	; (800a59c <__sfp+0x84>)
 800a522:	681e      	ldr	r6, [r3, #0]
 800a524:	69b3      	ldr	r3, [r6, #24]
 800a526:	b913      	cbnz	r3, 800a52e <__sfp+0x16>
 800a528:	4630      	mov	r0, r6
 800a52a:	f7ff ffbd 	bl	800a4a8 <__sinit>
 800a52e:	3648      	adds	r6, #72	; 0x48
 800a530:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a534:	3b01      	subs	r3, #1
 800a536:	d503      	bpl.n	800a540 <__sfp+0x28>
 800a538:	6833      	ldr	r3, [r6, #0]
 800a53a:	b30b      	cbz	r3, 800a580 <__sfp+0x68>
 800a53c:	6836      	ldr	r6, [r6, #0]
 800a53e:	e7f7      	b.n	800a530 <__sfp+0x18>
 800a540:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a544:	b9d5      	cbnz	r5, 800a57c <__sfp+0x64>
 800a546:	4b16      	ldr	r3, [pc, #88]	; (800a5a0 <__sfp+0x88>)
 800a548:	60e3      	str	r3, [r4, #12]
 800a54a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a54e:	6665      	str	r5, [r4, #100]	; 0x64
 800a550:	f000 f847 	bl	800a5e2 <__retarget_lock_init_recursive>
 800a554:	f7ff ff96 	bl	800a484 <__sfp_lock_release>
 800a558:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a55c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a560:	6025      	str	r5, [r4, #0]
 800a562:	61a5      	str	r5, [r4, #24]
 800a564:	2208      	movs	r2, #8
 800a566:	4629      	mov	r1, r5
 800a568:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a56c:	f7fb fd6a 	bl	8006044 <memset>
 800a570:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a574:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a578:	4620      	mov	r0, r4
 800a57a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a57c:	3468      	adds	r4, #104	; 0x68
 800a57e:	e7d9      	b.n	800a534 <__sfp+0x1c>
 800a580:	2104      	movs	r1, #4
 800a582:	4638      	mov	r0, r7
 800a584:	f7ff ff62 	bl	800a44c <__sfmoreglue>
 800a588:	4604      	mov	r4, r0
 800a58a:	6030      	str	r0, [r6, #0]
 800a58c:	2800      	cmp	r0, #0
 800a58e:	d1d5      	bne.n	800a53c <__sfp+0x24>
 800a590:	f7ff ff78 	bl	800a484 <__sfp_lock_release>
 800a594:	230c      	movs	r3, #12
 800a596:	603b      	str	r3, [r7, #0]
 800a598:	e7ee      	b.n	800a578 <__sfp+0x60>
 800a59a:	bf00      	nop
 800a59c:	0800a8e0 	.word	0x0800a8e0
 800a5a0:	ffff0001 	.word	0xffff0001

0800a5a4 <_fwalk_reent>:
 800a5a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5a8:	4606      	mov	r6, r0
 800a5aa:	4688      	mov	r8, r1
 800a5ac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a5b0:	2700      	movs	r7, #0
 800a5b2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a5b6:	f1b9 0901 	subs.w	r9, r9, #1
 800a5ba:	d505      	bpl.n	800a5c8 <_fwalk_reent+0x24>
 800a5bc:	6824      	ldr	r4, [r4, #0]
 800a5be:	2c00      	cmp	r4, #0
 800a5c0:	d1f7      	bne.n	800a5b2 <_fwalk_reent+0xe>
 800a5c2:	4638      	mov	r0, r7
 800a5c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5c8:	89ab      	ldrh	r3, [r5, #12]
 800a5ca:	2b01      	cmp	r3, #1
 800a5cc:	d907      	bls.n	800a5de <_fwalk_reent+0x3a>
 800a5ce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a5d2:	3301      	adds	r3, #1
 800a5d4:	d003      	beq.n	800a5de <_fwalk_reent+0x3a>
 800a5d6:	4629      	mov	r1, r5
 800a5d8:	4630      	mov	r0, r6
 800a5da:	47c0      	blx	r8
 800a5dc:	4307      	orrs	r7, r0
 800a5de:	3568      	adds	r5, #104	; 0x68
 800a5e0:	e7e9      	b.n	800a5b6 <_fwalk_reent+0x12>

0800a5e2 <__retarget_lock_init_recursive>:
 800a5e2:	4770      	bx	lr

0800a5e4 <__retarget_lock_acquire_recursive>:
 800a5e4:	4770      	bx	lr

0800a5e6 <__retarget_lock_release_recursive>:
 800a5e6:	4770      	bx	lr

0800a5e8 <__swhatbuf_r>:
 800a5e8:	b570      	push	{r4, r5, r6, lr}
 800a5ea:	460e      	mov	r6, r1
 800a5ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5f0:	2900      	cmp	r1, #0
 800a5f2:	b096      	sub	sp, #88	; 0x58
 800a5f4:	4614      	mov	r4, r2
 800a5f6:	461d      	mov	r5, r3
 800a5f8:	da07      	bge.n	800a60a <__swhatbuf_r+0x22>
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	602b      	str	r3, [r5, #0]
 800a5fe:	89b3      	ldrh	r3, [r6, #12]
 800a600:	061a      	lsls	r2, r3, #24
 800a602:	d410      	bmi.n	800a626 <__swhatbuf_r+0x3e>
 800a604:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a608:	e00e      	b.n	800a628 <__swhatbuf_r+0x40>
 800a60a:	466a      	mov	r2, sp
 800a60c:	f000 f902 	bl	800a814 <_fstat_r>
 800a610:	2800      	cmp	r0, #0
 800a612:	dbf2      	blt.n	800a5fa <__swhatbuf_r+0x12>
 800a614:	9a01      	ldr	r2, [sp, #4]
 800a616:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a61a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a61e:	425a      	negs	r2, r3
 800a620:	415a      	adcs	r2, r3
 800a622:	602a      	str	r2, [r5, #0]
 800a624:	e7ee      	b.n	800a604 <__swhatbuf_r+0x1c>
 800a626:	2340      	movs	r3, #64	; 0x40
 800a628:	2000      	movs	r0, #0
 800a62a:	6023      	str	r3, [r4, #0]
 800a62c:	b016      	add	sp, #88	; 0x58
 800a62e:	bd70      	pop	{r4, r5, r6, pc}

0800a630 <__smakebuf_r>:
 800a630:	898b      	ldrh	r3, [r1, #12]
 800a632:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a634:	079d      	lsls	r5, r3, #30
 800a636:	4606      	mov	r6, r0
 800a638:	460c      	mov	r4, r1
 800a63a:	d507      	bpl.n	800a64c <__smakebuf_r+0x1c>
 800a63c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a640:	6023      	str	r3, [r4, #0]
 800a642:	6123      	str	r3, [r4, #16]
 800a644:	2301      	movs	r3, #1
 800a646:	6163      	str	r3, [r4, #20]
 800a648:	b002      	add	sp, #8
 800a64a:	bd70      	pop	{r4, r5, r6, pc}
 800a64c:	ab01      	add	r3, sp, #4
 800a64e:	466a      	mov	r2, sp
 800a650:	f7ff ffca 	bl	800a5e8 <__swhatbuf_r>
 800a654:	9900      	ldr	r1, [sp, #0]
 800a656:	4605      	mov	r5, r0
 800a658:	4630      	mov	r0, r6
 800a65a:	f7ff f97f 	bl	800995c <_malloc_r>
 800a65e:	b948      	cbnz	r0, 800a674 <__smakebuf_r+0x44>
 800a660:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a664:	059a      	lsls	r2, r3, #22
 800a666:	d4ef      	bmi.n	800a648 <__smakebuf_r+0x18>
 800a668:	f023 0303 	bic.w	r3, r3, #3
 800a66c:	f043 0302 	orr.w	r3, r3, #2
 800a670:	81a3      	strh	r3, [r4, #12]
 800a672:	e7e3      	b.n	800a63c <__smakebuf_r+0xc>
 800a674:	4b0d      	ldr	r3, [pc, #52]	; (800a6ac <__smakebuf_r+0x7c>)
 800a676:	62b3      	str	r3, [r6, #40]	; 0x28
 800a678:	89a3      	ldrh	r3, [r4, #12]
 800a67a:	6020      	str	r0, [r4, #0]
 800a67c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a680:	81a3      	strh	r3, [r4, #12]
 800a682:	9b00      	ldr	r3, [sp, #0]
 800a684:	6163      	str	r3, [r4, #20]
 800a686:	9b01      	ldr	r3, [sp, #4]
 800a688:	6120      	str	r0, [r4, #16]
 800a68a:	b15b      	cbz	r3, 800a6a4 <__smakebuf_r+0x74>
 800a68c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a690:	4630      	mov	r0, r6
 800a692:	f000 f8d1 	bl	800a838 <_isatty_r>
 800a696:	b128      	cbz	r0, 800a6a4 <__smakebuf_r+0x74>
 800a698:	89a3      	ldrh	r3, [r4, #12]
 800a69a:	f023 0303 	bic.w	r3, r3, #3
 800a69e:	f043 0301 	orr.w	r3, r3, #1
 800a6a2:	81a3      	strh	r3, [r4, #12]
 800a6a4:	89a0      	ldrh	r0, [r4, #12]
 800a6a6:	4305      	orrs	r5, r0
 800a6a8:	81a5      	strh	r5, [r4, #12]
 800a6aa:	e7cd      	b.n	800a648 <__smakebuf_r+0x18>
 800a6ac:	0800a441 	.word	0x0800a441

0800a6b0 <_malloc_usable_size_r>:
 800a6b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a6b4:	1f18      	subs	r0, r3, #4
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	bfbc      	itt	lt
 800a6ba:	580b      	ldrlt	r3, [r1, r0]
 800a6bc:	18c0      	addlt	r0, r0, r3
 800a6be:	4770      	bx	lr

0800a6c0 <_raise_r>:
 800a6c0:	291f      	cmp	r1, #31
 800a6c2:	b538      	push	{r3, r4, r5, lr}
 800a6c4:	4604      	mov	r4, r0
 800a6c6:	460d      	mov	r5, r1
 800a6c8:	d904      	bls.n	800a6d4 <_raise_r+0x14>
 800a6ca:	2316      	movs	r3, #22
 800a6cc:	6003      	str	r3, [r0, #0]
 800a6ce:	f04f 30ff 	mov.w	r0, #4294967295
 800a6d2:	bd38      	pop	{r3, r4, r5, pc}
 800a6d4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a6d6:	b112      	cbz	r2, 800a6de <_raise_r+0x1e>
 800a6d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a6dc:	b94b      	cbnz	r3, 800a6f2 <_raise_r+0x32>
 800a6de:	4620      	mov	r0, r4
 800a6e0:	f000 f830 	bl	800a744 <_getpid_r>
 800a6e4:	462a      	mov	r2, r5
 800a6e6:	4601      	mov	r1, r0
 800a6e8:	4620      	mov	r0, r4
 800a6ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a6ee:	f000 b817 	b.w	800a720 <_kill_r>
 800a6f2:	2b01      	cmp	r3, #1
 800a6f4:	d00a      	beq.n	800a70c <_raise_r+0x4c>
 800a6f6:	1c59      	adds	r1, r3, #1
 800a6f8:	d103      	bne.n	800a702 <_raise_r+0x42>
 800a6fa:	2316      	movs	r3, #22
 800a6fc:	6003      	str	r3, [r0, #0]
 800a6fe:	2001      	movs	r0, #1
 800a700:	e7e7      	b.n	800a6d2 <_raise_r+0x12>
 800a702:	2400      	movs	r4, #0
 800a704:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a708:	4628      	mov	r0, r5
 800a70a:	4798      	blx	r3
 800a70c:	2000      	movs	r0, #0
 800a70e:	e7e0      	b.n	800a6d2 <_raise_r+0x12>

0800a710 <raise>:
 800a710:	4b02      	ldr	r3, [pc, #8]	; (800a71c <raise+0xc>)
 800a712:	4601      	mov	r1, r0
 800a714:	6818      	ldr	r0, [r3, #0]
 800a716:	f7ff bfd3 	b.w	800a6c0 <_raise_r>
 800a71a:	bf00      	nop
 800a71c:	2000002c 	.word	0x2000002c

0800a720 <_kill_r>:
 800a720:	b538      	push	{r3, r4, r5, lr}
 800a722:	4d07      	ldr	r5, [pc, #28]	; (800a740 <_kill_r+0x20>)
 800a724:	2300      	movs	r3, #0
 800a726:	4604      	mov	r4, r0
 800a728:	4608      	mov	r0, r1
 800a72a:	4611      	mov	r1, r2
 800a72c:	602b      	str	r3, [r5, #0]
 800a72e:	f7f8 fd33 	bl	8003198 <_kill>
 800a732:	1c43      	adds	r3, r0, #1
 800a734:	d102      	bne.n	800a73c <_kill_r+0x1c>
 800a736:	682b      	ldr	r3, [r5, #0]
 800a738:	b103      	cbz	r3, 800a73c <_kill_r+0x1c>
 800a73a:	6023      	str	r3, [r4, #0]
 800a73c:	bd38      	pop	{r3, r4, r5, pc}
 800a73e:	bf00      	nop
 800a740:	200004a0 	.word	0x200004a0

0800a744 <_getpid_r>:
 800a744:	f7f8 bd20 	b.w	8003188 <_getpid>

0800a748 <__sread>:
 800a748:	b510      	push	{r4, lr}
 800a74a:	460c      	mov	r4, r1
 800a74c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a750:	f000 f894 	bl	800a87c <_read_r>
 800a754:	2800      	cmp	r0, #0
 800a756:	bfab      	itete	ge
 800a758:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a75a:	89a3      	ldrhlt	r3, [r4, #12]
 800a75c:	181b      	addge	r3, r3, r0
 800a75e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a762:	bfac      	ite	ge
 800a764:	6563      	strge	r3, [r4, #84]	; 0x54
 800a766:	81a3      	strhlt	r3, [r4, #12]
 800a768:	bd10      	pop	{r4, pc}

0800a76a <__swrite>:
 800a76a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a76e:	461f      	mov	r7, r3
 800a770:	898b      	ldrh	r3, [r1, #12]
 800a772:	05db      	lsls	r3, r3, #23
 800a774:	4605      	mov	r5, r0
 800a776:	460c      	mov	r4, r1
 800a778:	4616      	mov	r6, r2
 800a77a:	d505      	bpl.n	800a788 <__swrite+0x1e>
 800a77c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a780:	2302      	movs	r3, #2
 800a782:	2200      	movs	r2, #0
 800a784:	f000 f868 	bl	800a858 <_lseek_r>
 800a788:	89a3      	ldrh	r3, [r4, #12]
 800a78a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a78e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a792:	81a3      	strh	r3, [r4, #12]
 800a794:	4632      	mov	r2, r6
 800a796:	463b      	mov	r3, r7
 800a798:	4628      	mov	r0, r5
 800a79a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a79e:	f000 b817 	b.w	800a7d0 <_write_r>

0800a7a2 <__sseek>:
 800a7a2:	b510      	push	{r4, lr}
 800a7a4:	460c      	mov	r4, r1
 800a7a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7aa:	f000 f855 	bl	800a858 <_lseek_r>
 800a7ae:	1c43      	adds	r3, r0, #1
 800a7b0:	89a3      	ldrh	r3, [r4, #12]
 800a7b2:	bf15      	itete	ne
 800a7b4:	6560      	strne	r0, [r4, #84]	; 0x54
 800a7b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a7ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a7be:	81a3      	strheq	r3, [r4, #12]
 800a7c0:	bf18      	it	ne
 800a7c2:	81a3      	strhne	r3, [r4, #12]
 800a7c4:	bd10      	pop	{r4, pc}

0800a7c6 <__sclose>:
 800a7c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7ca:	f000 b813 	b.w	800a7f4 <_close_r>
	...

0800a7d0 <_write_r>:
 800a7d0:	b538      	push	{r3, r4, r5, lr}
 800a7d2:	4d07      	ldr	r5, [pc, #28]	; (800a7f0 <_write_r+0x20>)
 800a7d4:	4604      	mov	r4, r0
 800a7d6:	4608      	mov	r0, r1
 800a7d8:	4611      	mov	r1, r2
 800a7da:	2200      	movs	r2, #0
 800a7dc:	602a      	str	r2, [r5, #0]
 800a7de:	461a      	mov	r2, r3
 800a7e0:	f7f8 fd11 	bl	8003206 <_write>
 800a7e4:	1c43      	adds	r3, r0, #1
 800a7e6:	d102      	bne.n	800a7ee <_write_r+0x1e>
 800a7e8:	682b      	ldr	r3, [r5, #0]
 800a7ea:	b103      	cbz	r3, 800a7ee <_write_r+0x1e>
 800a7ec:	6023      	str	r3, [r4, #0]
 800a7ee:	bd38      	pop	{r3, r4, r5, pc}
 800a7f0:	200004a0 	.word	0x200004a0

0800a7f4 <_close_r>:
 800a7f4:	b538      	push	{r3, r4, r5, lr}
 800a7f6:	4d06      	ldr	r5, [pc, #24]	; (800a810 <_close_r+0x1c>)
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	4604      	mov	r4, r0
 800a7fc:	4608      	mov	r0, r1
 800a7fe:	602b      	str	r3, [r5, #0]
 800a800:	f7f8 fd1d 	bl	800323e <_close>
 800a804:	1c43      	adds	r3, r0, #1
 800a806:	d102      	bne.n	800a80e <_close_r+0x1a>
 800a808:	682b      	ldr	r3, [r5, #0]
 800a80a:	b103      	cbz	r3, 800a80e <_close_r+0x1a>
 800a80c:	6023      	str	r3, [r4, #0]
 800a80e:	bd38      	pop	{r3, r4, r5, pc}
 800a810:	200004a0 	.word	0x200004a0

0800a814 <_fstat_r>:
 800a814:	b538      	push	{r3, r4, r5, lr}
 800a816:	4d07      	ldr	r5, [pc, #28]	; (800a834 <_fstat_r+0x20>)
 800a818:	2300      	movs	r3, #0
 800a81a:	4604      	mov	r4, r0
 800a81c:	4608      	mov	r0, r1
 800a81e:	4611      	mov	r1, r2
 800a820:	602b      	str	r3, [r5, #0]
 800a822:	f7f8 fd18 	bl	8003256 <_fstat>
 800a826:	1c43      	adds	r3, r0, #1
 800a828:	d102      	bne.n	800a830 <_fstat_r+0x1c>
 800a82a:	682b      	ldr	r3, [r5, #0]
 800a82c:	b103      	cbz	r3, 800a830 <_fstat_r+0x1c>
 800a82e:	6023      	str	r3, [r4, #0]
 800a830:	bd38      	pop	{r3, r4, r5, pc}
 800a832:	bf00      	nop
 800a834:	200004a0 	.word	0x200004a0

0800a838 <_isatty_r>:
 800a838:	b538      	push	{r3, r4, r5, lr}
 800a83a:	4d06      	ldr	r5, [pc, #24]	; (800a854 <_isatty_r+0x1c>)
 800a83c:	2300      	movs	r3, #0
 800a83e:	4604      	mov	r4, r0
 800a840:	4608      	mov	r0, r1
 800a842:	602b      	str	r3, [r5, #0]
 800a844:	f7f8 fd17 	bl	8003276 <_isatty>
 800a848:	1c43      	adds	r3, r0, #1
 800a84a:	d102      	bne.n	800a852 <_isatty_r+0x1a>
 800a84c:	682b      	ldr	r3, [r5, #0]
 800a84e:	b103      	cbz	r3, 800a852 <_isatty_r+0x1a>
 800a850:	6023      	str	r3, [r4, #0]
 800a852:	bd38      	pop	{r3, r4, r5, pc}
 800a854:	200004a0 	.word	0x200004a0

0800a858 <_lseek_r>:
 800a858:	b538      	push	{r3, r4, r5, lr}
 800a85a:	4d07      	ldr	r5, [pc, #28]	; (800a878 <_lseek_r+0x20>)
 800a85c:	4604      	mov	r4, r0
 800a85e:	4608      	mov	r0, r1
 800a860:	4611      	mov	r1, r2
 800a862:	2200      	movs	r2, #0
 800a864:	602a      	str	r2, [r5, #0]
 800a866:	461a      	mov	r2, r3
 800a868:	f7f8 fd10 	bl	800328c <_lseek>
 800a86c:	1c43      	adds	r3, r0, #1
 800a86e:	d102      	bne.n	800a876 <_lseek_r+0x1e>
 800a870:	682b      	ldr	r3, [r5, #0]
 800a872:	b103      	cbz	r3, 800a876 <_lseek_r+0x1e>
 800a874:	6023      	str	r3, [r4, #0]
 800a876:	bd38      	pop	{r3, r4, r5, pc}
 800a878:	200004a0 	.word	0x200004a0

0800a87c <_read_r>:
 800a87c:	b538      	push	{r3, r4, r5, lr}
 800a87e:	4d07      	ldr	r5, [pc, #28]	; (800a89c <_read_r+0x20>)
 800a880:	4604      	mov	r4, r0
 800a882:	4608      	mov	r0, r1
 800a884:	4611      	mov	r1, r2
 800a886:	2200      	movs	r2, #0
 800a888:	602a      	str	r2, [r5, #0]
 800a88a:	461a      	mov	r2, r3
 800a88c:	f7f8 fc9e 	bl	80031cc <_read>
 800a890:	1c43      	adds	r3, r0, #1
 800a892:	d102      	bne.n	800a89a <_read_r+0x1e>
 800a894:	682b      	ldr	r3, [r5, #0]
 800a896:	b103      	cbz	r3, 800a89a <_read_r+0x1e>
 800a898:	6023      	str	r3, [r4, #0]
 800a89a:	bd38      	pop	{r3, r4, r5, pc}
 800a89c:	200004a0 	.word	0x200004a0

0800a8a0 <_init>:
 800a8a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8a2:	bf00      	nop
 800a8a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8a6:	bc08      	pop	{r3}
 800a8a8:	469e      	mov	lr, r3
 800a8aa:	4770      	bx	lr

0800a8ac <_fini>:
 800a8ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8ae:	bf00      	nop
 800a8b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8b2:	bc08      	pop	{r3}
 800a8b4:	469e      	mov	lr, r3
 800a8b6:	4770      	bx	lr
