OPT_DESIGN_PATH=E:/repositories/RTL_FPGA/VHDL/shift_register/sim_shift_reg/work/@_opt
