// Seed: 1383621511
module module_0 (
    id_1
);
  output wire id_1;
  tri0 id_3;
  assign id_3 = 1 & 1;
  assign id_2 = 1;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    output wand id_7,
    input tri0 id_8
    , id_13,
    output wand id_9,
    output tri id_10,
    output wire id_11
);
  wire id_14;
  wire id_15;
  module_0(
      id_14
  );
  assign id_11 = 1 == 1 ? 1'b0 : "" ? id_4 : id_8 != 1;
endmodule
