[
{"recid":0,"Severity":"Info","Status":"uninspected","Check":"always_signal_assign_large","Alias":"","Message":"Always block has more signal assignments than the specified limit. Total count 10, Specified limit 5, Module alsu_seq, File D:/Github/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Line 35.","Module":"alsu_seq","Category":"Rtl Design Style","UniqueModuleName":"alsu_seq_1395898582","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.6.1.3","ID":"bf963b87","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:35","argList":"1=10!@!2=5!@!3=alsu_seq","argFileList":"4=0","argSignalList":"","argInstanceList":"","argLineList":"5=35","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":1,"Severity":"Warning","Status":"uninspected","Check":"seq_block_has_duplicate_assign","Alias":"","Message":"Signal is assigned more than once in a sequential block. Signal out, Module alsu_seq, File D:/Github/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Total Assigns Count 2, First Assign at Line 79, Second Assign at Line 81.","Module":"alsu_seq","Category":"Rtl Design Style","UniqueModuleName":"alsu_seq_1395898582","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.2.3.3","ID":"ceaa948c","IsNew":"0","instanceList":"","signalList":"0","fileLineList":"0:79,0:81","argList":"3=alsu_seq!@!1=2","argFileList":"4=0","argSignalList":"6=0","argInstanceList":"","argLineList":"7=79!@!8=81","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":2,"Severity":"Info","Status":"uninspected","Check":"async_reset_active_high","Alias":"","Message":"Asynchronous reset is active high. Reset rst, Module alsu_seq, File D:/Github/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Line 36.","Module":"alsu_seq","Category":"Clock","UniqueModuleName":"alsu_seq_1395898582","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"2.3.6.2","ID":"a04ce7b8","IsNew":"0","instanceList":"","signalList":"1","fileLineList":"0:36","argList":"3=alsu_seq","argFileList":"4=0","argSignalList":"9=1","argInstanceList":"","argLineList":"5=36","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":"a04ce7b8_1@4:0:5:64!a04ce7b8_2@4:0:5:73"},
{"recid":3,"Severity":"Info","Status":"uninspected","Check":"async_reset_active_high","Alias":"","Message":"Asynchronous reset is active high. Reset rst, Module alsu_seq, File D:/Github/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Line 64.","Module":"alsu_seq","Category":"Clock","UniqueModuleName":"alsu_seq_1395898582","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"2.3.6.2","ID":"a04ce7b8_1","IsNew":"0","instanceList":"","signalList":"1","fileLineList":"0:64","argList":"3=alsu_seq","argFileList":"4=0","argSignalList":"9=1","argInstanceList":"","argLineList":"5=64","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"1","secondaryBackRef":""},
{"recid":4,"Severity":"Info","Status":"uninspected","Check":"async_reset_active_high","Alias":"","Message":"Asynchronous reset is active high. Reset rst, Module alsu_seq, File D:/Github/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Line 73.","Module":"alsu_seq","Category":"Clock","UniqueModuleName":"alsu_seq_1395898582","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"2.3.6.2","ID":"a04ce7b8_2","IsNew":"0","instanceList":"","signalList":"1","fileLineList":"0:73","argList":"3=alsu_seq","argFileList":"4=0","argSignalList":"9=1","argInstanceList":"","argLineList":"5=73","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"1","secondaryBackRef":""}]
