// Seed: 1156653779
`timescale 1ps / 1ps
module module_0 #(
    parameter id_3 = 32'd30,
    parameter id_5 = 32'd62
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6
);
  input id_6;
  input _id_5;
  input id_4;
  input _id_3;
  output id_2;
  input id_1;
  always id_6[id_3+:1][id_5 : 1] <= 1'b0;
  logic id_7, id_8;
  initial id_6 <= 1 * 1'b0;
  logic id_9;
  assign id_2 = 1;
  integer id_10 = id_7;
  logic id_11, id_12;
  logic id_13;
  logic id_14;
  logic id_15 = 1, id_16, id_17;
  logic id_18;
  type_26(
      1
  );
endmodule
`default_nettype wire
