#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000195402a8fb0 .scope module, "tb_JK" "tb_JK" 2 5;
 .timescale -9 -12;
v000001954030a990_0 .var "J", 0 0;
v000001954030a850_0 .var "K", 0 0;
v000001954030a8f0_0 .net "Q", 0 0, v00000195402b9d20_0;  1 drivers
v000001954030af30_0 .net "Q1", 0 0, v0000019540282e40_0;  1 drivers
v000001954030ac10_0 .var "clk", 0 0;
v000001954030a2b0_0 .net "nQ", 0 0, L_000001954030a210;  1 drivers
v000001954030adf0_0 .net "nQ1", 0 0, L_00000195402bf970;  1 drivers
v000001954030acb0_0 .var "res", 0 0;
S_00000195402b9b90 .scope module, "DUT1" "JKpov" 2 11, 3 1 0, S_00000195402a8fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "J";
    .port_info 1 /INPUT 1 "K";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "nQ";
    .port_info 5 /INPUT 1 "res";
v00000195402a9140_0 .net "J", 0 0, v000001954030a990_0;  1 drivers
v00000195402ab430_0 .net "K", 0 0, v000001954030a850_0;  1 drivers
v00000195402b9d20_0 .var "Q", 0 0;
v00000195402b9dc0_0 .net "clk", 0 0, v000001954030ac10_0;  1 drivers
v00000195402b9e60_0 .net "nQ", 0 0, L_000001954030a210;  alias, 1 drivers
v00000195402b9f00_0 .net "res", 0 0, v000001954030acb0_0;  1 drivers
E_00000195402aa530/0 .event negedge, v00000195402b9f00_0;
E_00000195402aa530/1 .event posedge, v00000195402b9dc0_0;
E_00000195402aa530 .event/or E_00000195402aa530/0, E_00000195402aa530/1;
L_000001954030a210 .reduce/nor v00000195402b9d20_0;
S_0000019540282a80 .scope module, "DUT2" "JK" 2 12, 4 2 0, S_00000195402a8fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "J";
    .port_info 1 /INPUT 1 "K";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "nQ";
    .port_info 5 /INPUT 1 "res";
L_00000195402bf430 .functor AND 1, L_00000195402bf970, v000001954030a990_0, C4<1>, C4<1>;
L_00000195402bf580 .functor NOT 1, v000001954030a850_0, C4<0>, C4<0>, C4<0>;
L_00000195402bf5f0 .functor AND 1, v0000019540282e40_0, L_00000195402bf580, C4<1>, C4<1>;
L_00000195402bf9e0 .functor OR 1, L_00000195402bf430, L_00000195402bf5f0, C4<0>, C4<0>;
v000001954030a5d0_0 .net "D", 0 0, L_00000195402bf9e0;  1 drivers
v000001954030a490_0 .net "J", 0 0, v000001954030a990_0;  alias, 1 drivers
v000001954030a670_0 .net "K", 0 0, v000001954030a850_0;  alias, 1 drivers
v000001954030a710_0 .net "Q", 0 0, v0000019540282e40_0;  alias, 1 drivers
v000001954030a7b0_0 .net *"_ivl_0", 0 0, L_00000195402bf430;  1 drivers
v000001954030a530_0 .net *"_ivl_2", 0 0, L_00000195402bf580;  1 drivers
v000001954030a3f0_0 .net *"_ivl_4", 0 0, L_00000195402bf5f0;  1 drivers
v000001954030ab70_0 .net "clk", 0 0, v000001954030ac10_0;  alias, 1 drivers
v000001954030aad0_0 .net "nQ", 0 0, L_00000195402bf970;  alias, 1 drivers
v000001954030a170_0 .net "res", 0 0, v000001954030acb0_0;  alias, 1 drivers
S_0000019540282c10 .scope module, "DUT1" "dff" 4 11, 5 1 0, S_0000019540282a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "res";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "nQ";
L_00000195402bf970 .functor NOT 1, v0000019540282e40_0, C4<0>, C4<0>, C4<0>;
v0000019540282da0_0 .net "D", 0 0, L_00000195402bf9e0;  alias, 1 drivers
v0000019540282e40_0 .var "Q", 0 0;
v00000195402b6f80_0 .net "clk", 0 0, v000001954030ac10_0;  alias, 1 drivers
v00000195402b7020_0 .net "nQ", 0 0, L_00000195402bf970;  alias, 1 drivers
v000001954030aa30_0 .net "res", 0 0, v000001954030acb0_0;  alias, 1 drivers
    .scope S_00000195402b9b90;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000195402b9d20_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000195402b9b90;
T_1 ;
    %wait E_00000195402aa530;
    %load/vec4 v00000195402b9f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195402b9d20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000195402a9140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.4, 4;
    %load/vec4 v00000195402ab430_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000195402b9d20_0;
    %assign/vec4 v00000195402b9d20_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000195402a9140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.7, 4;
    %load/vec4 v00000195402ab430_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000195402b9d20_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v00000195402a9140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.10, 4;
    %load/vec4 v00000195402ab430_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000195402b9d20_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v00000195402b9d20_0;
    %inv;
    %assign/vec4 v00000195402b9d20_0, 0;
T_1.9 ;
T_1.6 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000019540282c10;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019540282e40_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000019540282c10;
T_3 ;
    %wait E_00000195402aa530;
    %load/vec4 v000001954030aa30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019540282e40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000019540282da0_0;
    %assign/vec4 v0000019540282e40_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000195402a8fb0;
T_4 ;
    %vpi_call 2 15 "$display", "Running testbench" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001954030ac10_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v000001954030ac10_0;
    %inv;
    %store/vec4 v000001954030ac10_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_00000195402a8fb0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001954030acb0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v000001954030acb0_0;
    %inv;
    %store/vec4 v000001954030acb0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
    .scope S_00000195402a8fb0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001954030a990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001954030a850_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001954030a990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001954030a850_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001954030a990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001954030a850_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001954030a990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001954030a850_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001954030a990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001954030a850_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_00000195402a8fb0;
T_7 ;
    %delay 500000, 0;
    %vpi_call 2 35 "$display", "Testbench is OK!" {0 0 0};
    %delay 500000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000195402a8fb0;
T_8 ;
    %vpi_call 2 40 "$dumpfile", "qqq.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_JK.v";
    "./JKpov.v";
    "./JK.v";
    "./dff.v";
