#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-659-g791c056b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55ea64a2d670 .scope module, "add_shft_mul_tb" "add_shft_mul_tb" 2 1;
 .timescale -9 -12;
v0x55ea64a82ff0_0 .var "a", 3 0;
v0x55ea64a830d0_0 .var "b", 3 0;
v0x55ea64a83190_0 .net "c", 7 0, v0x55ea64a82760_0;  1 drivers
v0x55ea64a83230_0 .var "clk", 0 0;
v0x55ea64a832d0_0 .net "done", 0 0, L_0x55ea64a89550;  1 drivers
v0x55ea64a83370_0 .var "rst", 0 0;
v0x55ea64a83410_0 .var "start", 0 0;
E_0x55ea64a38fb0 .event posedge, v0x55ea64a82b10_0;
S_0x55ea649f7440 .scope module, "mult0" "add_shft_mul" 2 9, 3 3 0, S_0x55ea64a2d670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /OUTPUT 8 "c";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "done";
L_0x7f04427e3330 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x55ea64a82410_0 .net/2u *"_s6", 3 0, L_0x7f04427e3330;  1 drivers
v0x55ea64a82510_0 .net "a", 3 0, v0x55ea64a82ff0_0;  1 drivers
v0x55ea64a825d0_0 .var "aux_sumy_v2", 7 0;
v0x55ea64a82670_0 .net "b", 3 0, v0x55ea64a830d0_0;  1 drivers
v0x55ea64a82760_0 .var "c", 7 0;
v0x55ea64a82890_0 .net "clk", 0 0, v0x55ea64a83230_0;  1 drivers
v0x55ea64a82930_0 .net "complement1_finish_nr1", 0 0, v0x55ea64a81de0_0;  1 drivers
v0x55ea64a829d0_0 .var "complement_result_sel", 0 0;
v0x55ea64a82a70_0 .var "counter", 3 0;
v0x55ea64a82b10_0 .net "done", 0 0, L_0x55ea64a89550;  alias, 1 drivers
v0x55ea64a82bd0_0 .net "first_nr_aux", 3 0, v0x55ea64a7a770_0;  1 drivers
v0x55ea64a82c90_0 .net "resulty", 7 0, v0x55ea64a820e0_0;  1 drivers
v0x55ea64a82d30_0 .net "rst", 0 0, v0x55ea64a83370_0;  1 drivers
v0x55ea64a82dd0_0 .net "second_nr_aux", 3 0, v0x55ea64a7ab20_0;  1 drivers
v0x55ea64a82e70_0 .net "start", 0 0, v0x55ea64a83410_0;  1 drivers
E_0x55ea649ec700 .event posedge, v0x55ea64a464c0_0;
L_0x55ea64a89550 .cmp/eq 4, v0x55ea64a82a70_0, L_0x7f04427e3330;
S_0x55ea649fd3a0 .scope module, "comple2" "complement_to_2" 3 25, 4 3 0, S_0x55ea649f7440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "first_nr_reg";
    .port_info 3 /INPUT 4 "second_nr_reg";
    .port_info 4 /INPUT 1 "complement1_sel";
    .port_info 5 /OUTPUT 4 "first_nr";
    .port_info 6 /OUTPUT 4 "second_nr";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7f04427e3060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ea64a7a220_0 .net "ci", 0 0, L_0x7f04427e3060;  1 drivers
v0x55ea64a7a2e0_0 .net "clk", 0 0, v0x55ea64a83230_0;  alias, 1 drivers
v0x55ea64a7a3a0_0 .var "complement1_finish", 0 0;
v0x55ea64a7a470_0 .net "complement1_finish_nr1", 0 0, v0x55ea64a764e0_0;  1 drivers
v0x55ea64a7a540_0 .net "complement1_finish_nr2", 0 0, v0x55ea64a79ba0_0;  1 drivers
L_0x7f04427e31c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ea64a7a5e0_0 .net "complement1_sel", 0 0, L_0x7f04427e31c8;  1 drivers
L_0x7f04427e3018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55ea64a7a680_0 .net "dumb_0", 3 0, L_0x7f04427e3018;  1 drivers
v0x55ea64a7a770_0 .var "first_nr", 3 0;
v0x55ea64a7a810_0 .net "first_nr_aux", 3 0, v0x55ea64a767e0_0;  1 drivers
v0x55ea64a7a8d0_0 .net "first_nr_reg", 3 0, v0x55ea64a82ff0_0;  alias, 1 drivers
v0x55ea64a7a970_0 .net "rst", 0 0, v0x55ea64a83370_0;  alias, 1 drivers
v0x55ea64a7ab20_0 .var "second_nr", 3 0;
v0x55ea64a7abe0_0 .net "second_nr_aux", 3 0, v0x55ea64a79e60_0;  1 drivers
v0x55ea64a7acd0_0 .net "second_nr_reg", 3 0, v0x55ea64a830d0_0;  alias, 1 drivers
S_0x55ea64a2ca80 .scope module, "complement_first_nr" "full_adder_4bits_XOR" 4 26, 5 3 0, S_0x55ea649fd3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f04427e30f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55ea64a64320 .functor XOR 4, v0x55ea64a82ff0_0, L_0x7f04427e30f0, C4<0000>, C4<0000>;
o0x7f044282c888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55ea64a759a0_0 name=_s35
v0x55ea64a75aa0_0 .net *"_s7", 0 0, L_0x55ea64a83630;  1 drivers
v0x55ea64a75b80_0 .net *"_s9", 2 0, L_0x55ea64a83720;  1 drivers
v0x55ea64a75c40_0 .net "a", 3 0, v0x55ea64a82ff0_0;  alias, 1 drivers
v0x55ea64a75d20_0 .net "a_xor", 3 0, L_0x55ea64a64320;  1 drivers
v0x55ea64a75e50_0 .net "aux1", 0 0, L_0x55ea64a49d90;  1 drivers
v0x55ea64a75f40_0 .net "aux2", 0 0, L_0x55ea64a84030;  1 drivers
v0x55ea64a76030_0 .net "aux3", 0 0, L_0x55ea64a845e0;  1 drivers
v0x55ea64a760d0_0 .net "aux_xor", 3 0, L_0x7f04427e30f0;  1 drivers
v0x55ea64a76220_0 .net "b", 3 0, L_0x7f04427e3018;  alias, 1 drivers
v0x55ea64a76300_0 .net "ci", 0 0, L_0x7f04427e3060;  alias, 1 drivers
v0x55ea64a763a0_0 .net "clk", 0 0, v0x55ea64a83230_0;  alias, 1 drivers
o0x7f044282c9d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ea64a76440_0 .net "co", 0 0, o0x7f044282c9d8;  0 drivers
v0x55ea64a764e0_0 .var "complement1_finish", 0 0;
v0x55ea64a765a0_0 .net "complement1_sel", 0 0, L_0x7f04427e31c8;  alias, 1 drivers
L_0x7f04427e30a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55ea64a76660_0 .net "dumby", 3 0, L_0x7f04427e30a8;  1 drivers
v0x55ea64a76740_0 .net "rst", 0 0, v0x55ea64a83370_0;  alias, 1 drivers
v0x55ea64a767e0_0 .var "sum", 3 0;
v0x55ea64a768c0_0 .net "sum_aux", 3 0, L_0x55ea64a89640;  1 drivers
v0x55ea64a769a0_0 .net "sum_aux_v2", 3 0, L_0x55ea64a837f0;  1 drivers
E_0x55ea64a63d30 .event posedge, v0x55ea64a74010_0, v0x55ea64a464c0_0;
L_0x55ea64a83630 .part L_0x7f04427e30a8, 3, 1;
L_0x55ea64a83720 .part L_0x55ea64a89640, 0, 3;
L_0x55ea64a837f0 .concat [ 3 1 0 0], L_0x55ea64a83720, L_0x55ea64a83630;
L_0x55ea64a83b80 .part L_0x55ea64a64320, 0, 1;
L_0x55ea64a83ca0 .part L_0x7f04427e3018, 0, 1;
L_0x55ea64a84140 .part L_0x55ea64a64320, 1, 1;
L_0x55ea64a84220 .part L_0x7f04427e3018, 1, 1;
L_0x55ea64a84740 .part L_0x55ea64a64320, 2, 1;
L_0x55ea64a848c0 .part L_0x7f04427e3018, 2, 1;
L_0x55ea64a89640 .concat [ 1 1 1 1], L_0x55ea64a5c660, L_0x55ea64a83f90, L_0x55ea64a84540, o0x7f044282c888;
S_0x55ea64a5ba60 .scope module, "adder0" "full_adder" 5 30, 6 3 0, S_0x55ea64a2ca80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55ea64a64640 .functor XOR 1, L_0x55ea64a83b80, L_0x55ea64a83ca0, C4<0>, C4<0>;
L_0x55ea64a64bb0 .functor AND 1, L_0x55ea64a64640, L_0x7f04427e3060, C4<1>, C4<1>;
L_0x55ea64a5dec0 .functor AND 1, L_0x55ea64a83b80, L_0x55ea64a83ca0, C4<1>, C4<1>;
L_0x55ea64a5c660 .functor XOR 1, L_0x55ea64a64640, L_0x7f04427e3060, C4<0>, C4<0>;
L_0x55ea64a49d90 .functor OR 1, L_0x55ea64a64bb0, L_0x55ea64a5dec0, C4<0>, C4<0>;
v0x55ea64a259a0_0 .net "a", 0 0, L_0x55ea64a83b80;  1 drivers
v0x55ea64a3f490_0 .net "b", 0 0, L_0x55ea64a83ca0;  1 drivers
v0x55ea64a48630_0 .net "ci", 0 0, L_0x7f04427e3060;  alias, 1 drivers
v0x55ea64a464c0_0 .net "clk", 0 0, v0x55ea64a83230_0;  alias, 1 drivers
v0x55ea64a44350_0 .net "co", 0 0, L_0x55ea64a49d90;  alias, 1 drivers
v0x55ea64a3d320_0 .net "out_and1", 0 0, L_0x55ea64a64bb0;  1 drivers
v0x55ea64a3b1b0_0 .net "out_and2", 0 0, L_0x55ea64a5dec0;  1 drivers
v0x55ea64a73f50_0 .net "out_xor", 0 0, L_0x55ea64a64640;  1 drivers
v0x55ea64a74010_0 .net "rst", 0 0, v0x55ea64a83370_0;  alias, 1 drivers
v0x55ea64a74160_0 .net "sum", 0 0, L_0x55ea64a5c660;  1 drivers
S_0x55ea64a74300 .scope module, "adder1" "full_adder" 5 40, 6 3 0, S_0x55ea64a2ca80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55ea64a494f0 .functor XOR 1, L_0x55ea64a84140, L_0x55ea64a84220, C4<0>, C4<0>;
L_0x55ea64a83dd0 .functor AND 1, L_0x55ea64a494f0, L_0x55ea64a49d90, C4<1>, C4<1>;
L_0x55ea64a83ed0 .functor AND 1, L_0x55ea64a84140, L_0x55ea64a84220, C4<1>, C4<1>;
L_0x55ea64a83f90 .functor XOR 1, L_0x55ea64a494f0, L_0x55ea64a49d90, C4<0>, C4<0>;
L_0x55ea64a84030 .functor OR 1, L_0x55ea64a83dd0, L_0x55ea64a83ed0, C4<0>, C4<0>;
v0x55ea64a74560_0 .net "a", 0 0, L_0x55ea64a84140;  1 drivers
v0x55ea64a74620_0 .net "b", 0 0, L_0x55ea64a84220;  1 drivers
v0x55ea64a746e0_0 .net "ci", 0 0, L_0x55ea64a49d90;  alias, 1 drivers
v0x55ea64a74780_0 .net "clk", 0 0, v0x55ea64a83230_0;  alias, 1 drivers
v0x55ea64a74820_0 .net "co", 0 0, L_0x55ea64a84030;  alias, 1 drivers
v0x55ea64a74910_0 .net "out_and1", 0 0, L_0x55ea64a83dd0;  1 drivers
v0x55ea64a749b0_0 .net "out_and2", 0 0, L_0x55ea64a83ed0;  1 drivers
v0x55ea64a74a50_0 .net "out_xor", 0 0, L_0x55ea64a494f0;  1 drivers
v0x55ea64a74b10_0 .net "rst", 0 0, v0x55ea64a83370_0;  alias, 1 drivers
v0x55ea64a74c40_0 .net "sum", 0 0, L_0x55ea64a83f90;  1 drivers
S_0x55ea64a74e00 .scope module, "adder2" "full_adder" 5 50, 6 3 0, S_0x55ea64a2ca80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55ea64a842c0 .functor XOR 1, L_0x55ea64a84740, L_0x55ea64a848c0, C4<0>, C4<0>;
L_0x55ea64a84330 .functor AND 1, L_0x55ea64a842c0, L_0x55ea64a84030, C4<1>, C4<1>;
L_0x55ea64a84480 .functor AND 1, L_0x55ea64a84740, L_0x55ea64a848c0, C4<1>, C4<1>;
L_0x55ea64a84540 .functor XOR 1, L_0x55ea64a842c0, L_0x55ea64a84030, C4<0>, C4<0>;
L_0x55ea64a845e0 .functor OR 1, L_0x55ea64a84330, L_0x55ea64a84480, C4<0>, C4<0>;
v0x55ea64a75040_0 .net "a", 0 0, L_0x55ea64a84740;  1 drivers
v0x55ea64a75100_0 .net "b", 0 0, L_0x55ea64a848c0;  1 drivers
v0x55ea64a751c0_0 .net "ci", 0 0, L_0x55ea64a84030;  alias, 1 drivers
v0x55ea64a75290_0 .net "clk", 0 0, v0x55ea64a83230_0;  alias, 1 drivers
v0x55ea64a75380_0 .net "co", 0 0, L_0x55ea64a845e0;  alias, 1 drivers
v0x55ea64a75470_0 .net "out_and1", 0 0, L_0x55ea64a84330;  1 drivers
v0x55ea64a75510_0 .net "out_and2", 0 0, L_0x55ea64a84480;  1 drivers
v0x55ea64a755d0_0 .net "out_xor", 0 0, L_0x55ea64a842c0;  1 drivers
v0x55ea64a75690_0 .net "rst", 0 0, v0x55ea64a83370_0;  alias, 1 drivers
v0x55ea64a757c0_0 .net "sum", 0 0, L_0x55ea64a84540;  1 drivers
S_0x55ea64a76ba0 .scope module, "complement_second_nr" "full_adder_4bits_XOR" 4 38, 5 3 0, S_0x55ea649fd3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f04427e3180 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55ea64a84960 .functor XOR 4, v0x55ea64a830d0_0, L_0x7f04427e3180, C4<0000>, C4<0000>;
o0x7f044282d4b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55ea64a790d0_0 name=_s35
v0x55ea64a791d0_0 .net *"_s7", 0 0, L_0x55ea64a84a60;  1 drivers
v0x55ea64a792b0_0 .net *"_s9", 2 0, L_0x55ea64a84b50;  1 drivers
v0x55ea64a79370_0 .net "a", 3 0, v0x55ea64a830d0_0;  alias, 1 drivers
v0x55ea64a79450_0 .net "a_xor", 3 0, L_0x55ea64a84960;  1 drivers
v0x55ea64a79530_0 .net "aux1", 0 0, L_0x55ea64a85070;  1 drivers
v0x55ea64a79620_0 .net "aux2", 0 0, L_0x55ea64a855d0;  1 drivers
v0x55ea64a79710_0 .net "aux3", 0 0, L_0x55ea64a85c00;  1 drivers
v0x55ea64a797b0_0 .net "aux_xor", 3 0, L_0x7f04427e3180;  1 drivers
v0x55ea64a79900_0 .net "b", 3 0, L_0x7f04427e3018;  alias, 1 drivers
v0x55ea64a799c0_0 .net "ci", 0 0, L_0x7f04427e3060;  alias, 1 drivers
v0x55ea64a79a60_0 .net "clk", 0 0, v0x55ea64a83230_0;  alias, 1 drivers
o0x7f044282d5d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ea64a79b00_0 .net "co", 0 0, o0x7f044282d5d8;  0 drivers
v0x55ea64a79ba0_0 .var "complement1_finish", 0 0;
v0x55ea64a79c60_0 .net "complement1_sel", 0 0, L_0x7f04427e31c8;  alias, 1 drivers
L_0x7f04427e3138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55ea64a79d00_0 .net "dumby", 3 0, L_0x7f04427e3138;  1 drivers
v0x55ea64a79dc0_0 .net "rst", 0 0, v0x55ea64a83370_0;  alias, 1 drivers
v0x55ea64a79e60_0 .var "sum", 3 0;
v0x55ea64a79f40_0 .net "sum_aux", 3 0, L_0x55ea64a89880;  1 drivers
v0x55ea64a7a020_0 .net "sum_aux_v2", 3 0, L_0x55ea64a84bf0;  1 drivers
L_0x55ea64a84a60 .part L_0x7f04427e3138, 3, 1;
L_0x55ea64a84b50 .part L_0x55ea64a89880, 0, 3;
L_0x55ea64a84bf0 .concat [ 3 1 0 0], L_0x55ea64a84b50, L_0x55ea64a84a60;
L_0x55ea64a85180 .part L_0x55ea64a84960, 0, 1;
L_0x55ea64a852a0 .part L_0x7f04427e3018, 0, 1;
L_0x55ea64a856e0 .part L_0x55ea64a84960, 1, 1;
L_0x55ea64a857c0 .part L_0x7f04427e3018, 1, 1;
L_0x55ea64a85d60 .part L_0x55ea64a84960, 2, 1;
L_0x55ea64a85ee0 .part L_0x7f04427e3018, 2, 1;
L_0x55ea64a89880 .concat [ 1 1 1 1], L_0x55ea64a84fd0, L_0x55ea64a85530, L_0x55ea64a85b60, o0x7f044282d4b8;
S_0x55ea64a76e80 .scope module, "adder0" "full_adder" 5 30, 6 3 0, S_0x55ea64a76ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55ea64a84d30 .functor XOR 1, L_0x55ea64a85180, L_0x55ea64a852a0, C4<0>, C4<0>;
L_0x55ea64a84dd0 .functor AND 1, L_0x55ea64a84d30, L_0x7f04427e3060, C4<1>, C4<1>;
L_0x55ea64a84ec0 .functor AND 1, L_0x55ea64a85180, L_0x55ea64a852a0, C4<1>, C4<1>;
L_0x55ea64a84fd0 .functor XOR 1, L_0x55ea64a84d30, L_0x7f04427e3060, C4<0>, C4<0>;
L_0x55ea64a85070 .functor OR 1, L_0x55ea64a84dd0, L_0x55ea64a84ec0, C4<0>, C4<0>;
v0x55ea64a77110_0 .net "a", 0 0, L_0x55ea64a85180;  1 drivers
v0x55ea64a771f0_0 .net "b", 0 0, L_0x55ea64a852a0;  1 drivers
v0x55ea64a772b0_0 .net "ci", 0 0, L_0x7f04427e3060;  alias, 1 drivers
v0x55ea64a773a0_0 .net "clk", 0 0, v0x55ea64a83230_0;  alias, 1 drivers
v0x55ea64a77440_0 .net "co", 0 0, L_0x55ea64a85070;  alias, 1 drivers
v0x55ea64a774e0_0 .net "out_and1", 0 0, L_0x55ea64a84dd0;  1 drivers
v0x55ea64a775a0_0 .net "out_and2", 0 0, L_0x55ea64a84ec0;  1 drivers
v0x55ea64a77660_0 .net "out_xor", 0 0, L_0x55ea64a84d30;  1 drivers
v0x55ea64a77720_0 .net "rst", 0 0, v0x55ea64a83370_0;  alias, 1 drivers
v0x55ea64a778e0_0 .net "sum", 0 0, L_0x55ea64a84fd0;  1 drivers
S_0x55ea64a77ac0 .scope module, "adder1" "full_adder" 5 40, 6 3 0, S_0x55ea64a76ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55ea64a85340 .functor XOR 1, L_0x55ea64a856e0, L_0x55ea64a857c0, C4<0>, C4<0>;
L_0x55ea64a853b0 .functor AND 1, L_0x55ea64a85340, L_0x55ea64a85070, C4<1>, C4<1>;
L_0x55ea64a85470 .functor AND 1, L_0x55ea64a856e0, L_0x55ea64a857c0, C4<1>, C4<1>;
L_0x55ea64a85530 .functor XOR 1, L_0x55ea64a85340, L_0x55ea64a85070, C4<0>, C4<0>;
L_0x55ea64a855d0 .functor OR 1, L_0x55ea64a853b0, L_0x55ea64a85470, C4<0>, C4<0>;
v0x55ea64a77d20_0 .net "a", 0 0, L_0x55ea64a856e0;  1 drivers
v0x55ea64a77de0_0 .net "b", 0 0, L_0x55ea64a857c0;  1 drivers
v0x55ea64a77ea0_0 .net "ci", 0 0, L_0x55ea64a85070;  alias, 1 drivers
v0x55ea64a77f40_0 .net "clk", 0 0, v0x55ea64a83230_0;  alias, 1 drivers
v0x55ea64a77fe0_0 .net "co", 0 0, L_0x55ea64a855d0;  alias, 1 drivers
v0x55ea64a78080_0 .net "out_and1", 0 0, L_0x55ea64a853b0;  1 drivers
v0x55ea64a78120_0 .net "out_and2", 0 0, L_0x55ea64a85470;  1 drivers
v0x55ea64a781e0_0 .net "out_xor", 0 0, L_0x55ea64a85340;  1 drivers
v0x55ea64a782a0_0 .net "rst", 0 0, v0x55ea64a83370_0;  alias, 1 drivers
v0x55ea64a783d0_0 .net "sum", 0 0, L_0x55ea64a85530;  1 drivers
S_0x55ea64a785b0 .scope module, "adder2" "full_adder" 5 50, 6 3 0, S_0x55ea64a76ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55ea64a85970 .functor XOR 1, L_0x55ea64a85d60, L_0x55ea64a85ee0, C4<0>, C4<0>;
L_0x55ea64a859e0 .functor AND 1, L_0x55ea64a85970, L_0x55ea64a855d0, C4<1>, C4<1>;
L_0x55ea64a85aa0 .functor AND 1, L_0x55ea64a85d60, L_0x55ea64a85ee0, C4<1>, C4<1>;
L_0x55ea64a85b60 .functor XOR 1, L_0x55ea64a85970, L_0x55ea64a855d0, C4<0>, C4<0>;
L_0x55ea64a85c00 .functor OR 1, L_0x55ea64a859e0, L_0x55ea64a85aa0, C4<0>, C4<0>;
v0x55ea64a787f0_0 .net "a", 0 0, L_0x55ea64a85d60;  1 drivers
v0x55ea64a788b0_0 .net "b", 0 0, L_0x55ea64a85ee0;  1 drivers
v0x55ea64a78970_0 .net "ci", 0 0, L_0x55ea64a855d0;  alias, 1 drivers
v0x55ea64a78a10_0 .net "clk", 0 0, v0x55ea64a83230_0;  alias, 1 drivers
v0x55ea64a78ab0_0 .net "co", 0 0, L_0x55ea64a85c00;  alias, 1 drivers
v0x55ea64a78ba0_0 .net "out_and1", 0 0, L_0x55ea64a859e0;  1 drivers
v0x55ea64a78c40_0 .net "out_and2", 0 0, L_0x55ea64a85aa0;  1 drivers
v0x55ea64a78d00_0 .net "out_xor", 0 0, L_0x55ea64a85970;  1 drivers
v0x55ea64a78dc0_0 .net "rst", 0 0, v0x55ea64a83370_0;  alias, 1 drivers
v0x55ea64a78ef0_0 .net "sum", 0 0, L_0x55ea64a85b60;  1 drivers
S_0x55ea64a7ae80 .scope module, "complement_result" "full_adder_8bits_XOR" 3 36, 7 3 0, S_0x55ea649f7440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 8 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f04427e3258 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x55ea64a86010 .functor XOR 8, v0x55ea64a825d0_0, L_0x7f04427e3258, C4<00000000>, C4<00000000>;
v0x55ea64a81130_0 .net "a", 7 0, v0x55ea64a825d0_0;  1 drivers
v0x55ea64a81230_0 .net "a_xor", 7 0, L_0x55ea64a86010;  1 drivers
v0x55ea64a81310_0 .net "aux1", 0 0, L_0x55ea64a863e0;  1 drivers
v0x55ea64a813b0_0 .net "aux2", 0 0, L_0x55ea64a869a0;  1 drivers
v0x55ea64a814a0_0 .net "aux3", 0 0, L_0x55ea64a86f90;  1 drivers
v0x55ea64a815e0_0 .net "aux4", 0 0, L_0x55ea64a87580;  1 drivers
v0x55ea64a816d0_0 .net "aux5", 0 0, L_0x55ea64a87bb0;  1 drivers
v0x55ea64a817c0_0 .net "aux6", 0 0, L_0x55ea64a88160;  1 drivers
v0x55ea64a818b0_0 .net "aux7", 0 0, L_0x55ea64a88770;  1 drivers
v0x55ea64a819e0_0 .net "aux8", 0 0, L_0x55ea64a88da0;  1 drivers
v0x55ea64a81a80_0 .net "aux_xor", 7 0, L_0x7f04427e3258;  1 drivers
L_0x7f04427e32a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55ea64a81b20_0 .net "b", 7 0, L_0x7f04427e32a0;  1 drivers
L_0x7f04427e32e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ea64a81c00_0 .net "ci", 0 0, L_0x7f04427e32e8;  1 drivers
v0x55ea64a81ca0_0 .net "clk", 0 0, v0x55ea64a83230_0;  alias, 1 drivers
o0x7f044282f0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ea64a81d40_0 .net "co", 0 0, o0x7f044282f0a8;  0 drivers
v0x55ea64a81de0_0 .var "complement1_finish", 0 0;
v0x55ea64a81ea0_0 .net "complement1_sel", 0 0, v0x55ea64a829d0_0;  1 drivers
L_0x7f04427e3210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55ea64a81f60_0 .net "dumby", 7 0, L_0x7f04427e3210;  1 drivers
v0x55ea64a82040_0 .net "rst", 0 0, v0x55ea64a83370_0;  alias, 1 drivers
v0x55ea64a820e0_0 .var "sum", 7 0;
v0x55ea64a821c0_0 .net "sum_aux", 7 0, L_0x55ea64a891e0;  1 drivers
L_0x55ea64a864f0 .part L_0x55ea64a86010, 0, 1;
L_0x55ea64a865e0 .part L_0x7f04427e32a0, 0, 1;
L_0x55ea64a86ab0 .part L_0x55ea64a86010, 1, 1;
L_0x55ea64a86b50 .part L_0x7f04427e32a0, 1, 1;
L_0x55ea64a870a0 .part L_0x55ea64a86010, 2, 1;
L_0x55ea64a871d0 .part L_0x7f04427e32a0, 2, 1;
L_0x55ea64a87690 .part L_0x55ea64a86010, 3, 1;
L_0x55ea64a87730 .part L_0x7f04427e32a0, 3, 1;
L_0x55ea64a87cc0 .part L_0x55ea64a86010, 4, 1;
L_0x55ea64a87d60 .part L_0x7f04427e32a0, 4, 1;
L_0x55ea64a88270 .part L_0x55ea64a86010, 5, 1;
L_0x55ea64a88310 .part L_0x7f04427e32a0, 5, 1;
L_0x55ea64a88880 .part L_0x55ea64a86010, 6, 1;
L_0x55ea64a88a30 .part L_0x7f04427e32a0, 6, 1;
L_0x55ea64a88f00 .part L_0x55ea64a86010, 7, 1;
L_0x55ea64a88fa0 .part L_0x7f04427e32a0, 7, 1;
LS_0x55ea64a891e0_0_0 .concat8 [ 1 1 1 1], L_0x55ea64a86340, L_0x55ea64a86900, L_0x55ea64a86ef0, L_0x55ea64a874e0;
LS_0x55ea64a891e0_0_4 .concat8 [ 1 1 1 1], L_0x55ea64a87b10, L_0x55ea64a880c0, L_0x55ea64a886d0, L_0x55ea64a88d00;
L_0x55ea64a891e0 .concat8 [ 4 4 0 0], LS_0x55ea64a891e0_0_0, LS_0x55ea64a891e0_0_4;
S_0x55ea64a7b160 .scope module, "adder0" "full_adder" 7 35, 6 3 0, S_0x55ea64a7ae80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55ea64a86080 .functor XOR 1, L_0x55ea64a864f0, L_0x55ea64a865e0, C4<0>, C4<0>;
L_0x55ea64a860f0 .functor AND 1, L_0x55ea64a86080, L_0x7f04427e32e8, C4<1>, C4<1>;
L_0x55ea64a86230 .functor AND 1, L_0x55ea64a864f0, L_0x55ea64a865e0, C4<1>, C4<1>;
L_0x55ea64a86340 .functor XOR 1, L_0x55ea64a86080, L_0x7f04427e32e8, C4<0>, C4<0>;
L_0x55ea64a863e0 .functor OR 1, L_0x55ea64a860f0, L_0x55ea64a86230, C4<0>, C4<0>;
v0x55ea64a7b3f0_0 .net "a", 0 0, L_0x55ea64a864f0;  1 drivers
v0x55ea64a7b4d0_0 .net "b", 0 0, L_0x55ea64a865e0;  1 drivers
v0x55ea64a7b590_0 .net "ci", 0 0, L_0x7f04427e32e8;  alias, 1 drivers
v0x55ea64a7b660_0 .net "clk", 0 0, v0x55ea64a83230_0;  alias, 1 drivers
v0x55ea64a7b700_0 .net "co", 0 0, L_0x55ea64a863e0;  alias, 1 drivers
v0x55ea64a7b810_0 .net "out_and1", 0 0, L_0x55ea64a860f0;  1 drivers
v0x55ea64a7b8d0_0 .net "out_and2", 0 0, L_0x55ea64a86230;  1 drivers
v0x55ea64a7b990_0 .net "out_xor", 0 0, L_0x55ea64a86080;  1 drivers
v0x55ea64a7ba50_0 .net "rst", 0 0, v0x55ea64a83370_0;  alias, 1 drivers
v0x55ea64a7baf0_0 .net "sum", 0 0, L_0x55ea64a86340;  1 drivers
S_0x55ea64a7bcd0 .scope module, "adder1" "full_adder" 7 45, 6 3 0, S_0x55ea64a7ae80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55ea64a86680 .functor XOR 1, L_0x55ea64a86ab0, L_0x55ea64a86b50, C4<0>, C4<0>;
L_0x55ea64a866f0 .functor AND 1, L_0x55ea64a86680, L_0x55ea64a863e0, C4<1>, C4<1>;
L_0x55ea64a86840 .functor AND 1, L_0x55ea64a86ab0, L_0x55ea64a86b50, C4<1>, C4<1>;
L_0x55ea64a86900 .functor XOR 1, L_0x55ea64a86680, L_0x55ea64a863e0, C4<0>, C4<0>;
L_0x55ea64a869a0 .functor OR 1, L_0x55ea64a866f0, L_0x55ea64a86840, C4<0>, C4<0>;
v0x55ea64a7bf30_0 .net "a", 0 0, L_0x55ea64a86ab0;  1 drivers
v0x55ea64a7bff0_0 .net "b", 0 0, L_0x55ea64a86b50;  1 drivers
v0x55ea64a7c0b0_0 .net "ci", 0 0, L_0x55ea64a863e0;  alias, 1 drivers
v0x55ea64a7c180_0 .net "clk", 0 0, v0x55ea64a83230_0;  alias, 1 drivers
v0x55ea64a7c220_0 .net "co", 0 0, L_0x55ea64a869a0;  alias, 1 drivers
v0x55ea64a7c310_0 .net "out_and1", 0 0, L_0x55ea64a866f0;  1 drivers
v0x55ea64a7c3b0_0 .net "out_and2", 0 0, L_0x55ea64a86840;  1 drivers
v0x55ea64a7c470_0 .net "out_xor", 0 0, L_0x55ea64a86680;  1 drivers
v0x55ea64a7c530_0 .net "rst", 0 0, v0x55ea64a83370_0;  alias, 1 drivers
v0x55ea64a7c660_0 .net "sum", 0 0, L_0x55ea64a86900;  1 drivers
S_0x55ea64a7c840 .scope module, "adder2" "full_adder" 7 55, 6 3 0, S_0x55ea64a7ae80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55ea64a86c70 .functor XOR 1, L_0x55ea64a870a0, L_0x55ea64a871d0, C4<0>, C4<0>;
L_0x55ea64a86ce0 .functor AND 1, L_0x55ea64a86c70, L_0x55ea64a869a0, C4<1>, C4<1>;
L_0x55ea64a86e30 .functor AND 1, L_0x55ea64a870a0, L_0x55ea64a871d0, C4<1>, C4<1>;
L_0x55ea64a86ef0 .functor XOR 1, L_0x55ea64a86c70, L_0x55ea64a869a0, C4<0>, C4<0>;
L_0x55ea64a86f90 .functor OR 1, L_0x55ea64a86ce0, L_0x55ea64a86e30, C4<0>, C4<0>;
v0x55ea64a7ca80_0 .net "a", 0 0, L_0x55ea64a870a0;  1 drivers
v0x55ea64a7cb40_0 .net "b", 0 0, L_0x55ea64a871d0;  1 drivers
v0x55ea64a7cc00_0 .net "ci", 0 0, L_0x55ea64a869a0;  alias, 1 drivers
v0x55ea64a7cd00_0 .net "clk", 0 0, v0x55ea64a83230_0;  alias, 1 drivers
v0x55ea64a7cda0_0 .net "co", 0 0, L_0x55ea64a86f90;  alias, 1 drivers
v0x55ea64a7ce90_0 .net "out_and1", 0 0, L_0x55ea64a86ce0;  1 drivers
v0x55ea64a7cf30_0 .net "out_and2", 0 0, L_0x55ea64a86e30;  1 drivers
v0x55ea64a7cff0_0 .net "out_xor", 0 0, L_0x55ea64a86c70;  1 drivers
v0x55ea64a7d0b0_0 .net "rst", 0 0, v0x55ea64a83370_0;  alias, 1 drivers
v0x55ea64a7d1e0_0 .net "sum", 0 0, L_0x55ea64a86ef0;  1 drivers
S_0x55ea64a7d3c0 .scope module, "adder3" "full_adder" 7 65, 6 3 0, S_0x55ea64a7ae80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55ea64a872b0 .functor XOR 1, L_0x55ea64a87690, L_0x55ea64a87730, C4<0>, C4<0>;
L_0x55ea64a87320 .functor AND 1, L_0x55ea64a872b0, L_0x55ea64a86f90, C4<1>, C4<1>;
L_0x55ea64a87420 .functor AND 1, L_0x55ea64a87690, L_0x55ea64a87730, C4<1>, C4<1>;
L_0x55ea64a874e0 .functor XOR 1, L_0x55ea64a872b0, L_0x55ea64a86f90, C4<0>, C4<0>;
L_0x55ea64a87580 .functor OR 1, L_0x55ea64a87320, L_0x55ea64a87420, C4<0>, C4<0>;
v0x55ea64a7d600_0 .net "a", 0 0, L_0x55ea64a87690;  1 drivers
v0x55ea64a7d6e0_0 .net "b", 0 0, L_0x55ea64a87730;  1 drivers
v0x55ea64a7d7a0_0 .net "ci", 0 0, L_0x55ea64a86f90;  alias, 1 drivers
v0x55ea64a7d870_0 .net "clk", 0 0, v0x55ea64a83230_0;  alias, 1 drivers
v0x55ea64a7d910_0 .net "co", 0 0, L_0x55ea64a87580;  alias, 1 drivers
v0x55ea64a7da00_0 .net "out_and1", 0 0, L_0x55ea64a87320;  1 drivers
v0x55ea64a7daa0_0 .net "out_and2", 0 0, L_0x55ea64a87420;  1 drivers
v0x55ea64a7db60_0 .net "out_xor", 0 0, L_0x55ea64a872b0;  1 drivers
v0x55ea64a7dc20_0 .net "rst", 0 0, v0x55ea64a83370_0;  alias, 1 drivers
v0x55ea64a7dd50_0 .net "sum", 0 0, L_0x55ea64a874e0;  1 drivers
S_0x55ea64a7df30 .scope module, "adder4" "full_adder" 7 75, 6 3 0, S_0x55ea64a7ae80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55ea64a878b0 .functor XOR 1, L_0x55ea64a87cc0, L_0x55ea64a87d60, C4<0>, C4<0>;
L_0x55ea64a87920 .functor AND 1, L_0x55ea64a878b0, L_0x55ea64a87580, C4<1>, C4<1>;
L_0x55ea64a87a50 .functor AND 1, L_0x55ea64a87cc0, L_0x55ea64a87d60, C4<1>, C4<1>;
L_0x55ea64a87b10 .functor XOR 1, L_0x55ea64a878b0, L_0x55ea64a87580, C4<0>, C4<0>;
L_0x55ea64a87bb0 .functor OR 1, L_0x55ea64a87920, L_0x55ea64a87a50, C4<0>, C4<0>;
v0x55ea64a7e1c0_0 .net "a", 0 0, L_0x55ea64a87cc0;  1 drivers
v0x55ea64a7e2a0_0 .net "b", 0 0, L_0x55ea64a87d60;  1 drivers
v0x55ea64a7e360_0 .net "ci", 0 0, L_0x55ea64a87580;  alias, 1 drivers
v0x55ea64a7e400_0 .net "clk", 0 0, v0x55ea64a83230_0;  alias, 1 drivers
v0x55ea64a7e4a0_0 .net "co", 0 0, L_0x55ea64a87bb0;  alias, 1 drivers
v0x55ea64a7e590_0 .net "out_and1", 0 0, L_0x55ea64a87920;  1 drivers
v0x55ea64a7e630_0 .net "out_and2", 0 0, L_0x55ea64a87a50;  1 drivers
v0x55ea64a7e6f0_0 .net "out_xor", 0 0, L_0x55ea64a878b0;  1 drivers
v0x55ea64a7e7b0_0 .net "rst", 0 0, v0x55ea64a83370_0;  alias, 1 drivers
v0x55ea64a7e8e0_0 .net "sum", 0 0, L_0x55ea64a87b10;  1 drivers
S_0x55ea64a7eac0 .scope module, "adder5" "full_adder" 7 85, 6 3 0, S_0x55ea64a7ae80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55ea64a87e60 .functor XOR 1, L_0x55ea64a88270, L_0x55ea64a88310, C4<0>, C4<0>;
L_0x55ea64a87ed0 .functor AND 1, L_0x55ea64a87e60, L_0x55ea64a87bb0, C4<1>, C4<1>;
L_0x55ea64a88000 .functor AND 1, L_0x55ea64a88270, L_0x55ea64a88310, C4<1>, C4<1>;
L_0x55ea64a880c0 .functor XOR 1, L_0x55ea64a87e60, L_0x55ea64a87bb0, C4<0>, C4<0>;
L_0x55ea64a88160 .functor OR 1, L_0x55ea64a87ed0, L_0x55ea64a88000, C4<0>, C4<0>;
v0x55ea64a7ed00_0 .net "a", 0 0, L_0x55ea64a88270;  1 drivers
v0x55ea64a7ede0_0 .net "b", 0 0, L_0x55ea64a88310;  1 drivers
v0x55ea64a7eea0_0 .net "ci", 0 0, L_0x55ea64a87bb0;  alias, 1 drivers
v0x55ea64a7ef70_0 .net "clk", 0 0, v0x55ea64a83230_0;  alias, 1 drivers
v0x55ea64a7f010_0 .net "co", 0 0, L_0x55ea64a88160;  alias, 1 drivers
v0x55ea64a7f100_0 .net "out_and1", 0 0, L_0x55ea64a87ed0;  1 drivers
v0x55ea64a7f1a0_0 .net "out_and2", 0 0, L_0x55ea64a88000;  1 drivers
v0x55ea64a7f260_0 .net "out_xor", 0 0, L_0x55ea64a87e60;  1 drivers
v0x55ea64a7f320_0 .net "rst", 0 0, v0x55ea64a83370_0;  alias, 1 drivers
v0x55ea64a7f450_0 .net "sum", 0 0, L_0x55ea64a880c0;  1 drivers
S_0x55ea64a7f630 .scope module, "adder6" "full_adder" 7 95, 6 3 0, S_0x55ea64a7ae80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55ea64a88420 .functor XOR 1, L_0x55ea64a88880, L_0x55ea64a88a30, C4<0>, C4<0>;
L_0x55ea64a88490 .functor AND 1, L_0x55ea64a88420, L_0x55ea64a88160, C4<1>, C4<1>;
L_0x55ea64a88610 .functor AND 1, L_0x55ea64a88880, L_0x55ea64a88a30, C4<1>, C4<1>;
L_0x55ea64a886d0 .functor XOR 1, L_0x55ea64a88420, L_0x55ea64a88160, C4<0>, C4<0>;
L_0x55ea64a88770 .functor OR 1, L_0x55ea64a88490, L_0x55ea64a88610, C4<0>, C4<0>;
v0x55ea64a7f870_0 .net "a", 0 0, L_0x55ea64a88880;  1 drivers
v0x55ea64a7f950_0 .net "b", 0 0, L_0x55ea64a88a30;  1 drivers
v0x55ea64a7fa10_0 .net "ci", 0 0, L_0x55ea64a88160;  alias, 1 drivers
v0x55ea64a7fae0_0 .net "clk", 0 0, v0x55ea64a83230_0;  alias, 1 drivers
v0x55ea64a7fb80_0 .net "co", 0 0, L_0x55ea64a88770;  alias, 1 drivers
v0x55ea64a7fc70_0 .net "out_and1", 0 0, L_0x55ea64a88490;  1 drivers
v0x55ea64a7fd10_0 .net "out_and2", 0 0, L_0x55ea64a88610;  1 drivers
v0x55ea64a7fdd0_0 .net "out_xor", 0 0, L_0x55ea64a88420;  1 drivers
v0x55ea64a7fe90_0 .net "rst", 0 0, v0x55ea64a83370_0;  alias, 1 drivers
v0x55ea64a7ffc0_0 .net "sum", 0 0, L_0x55ea64a886d0;  1 drivers
S_0x55ea64a801a0 .scope module, "adder7" "full_adder" 7 105, 6 3 0, S_0x55ea64a7ae80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55ea64a883b0 .functor XOR 1, L_0x55ea64a88f00, L_0x55ea64a88fa0, C4<0>, C4<0>;
L_0x55ea64a88b50 .functor AND 1, L_0x55ea64a883b0, L_0x55ea64a88770, C4<1>, C4<1>;
L_0x55ea64a88c40 .functor AND 1, L_0x55ea64a88f00, L_0x55ea64a88fa0, C4<1>, C4<1>;
L_0x55ea64a88d00 .functor XOR 1, L_0x55ea64a883b0, L_0x55ea64a88770, C4<0>, C4<0>;
L_0x55ea64a88da0 .functor OR 1, L_0x55ea64a88b50, L_0x55ea64a88c40, C4<0>, C4<0>;
v0x55ea64a803e0_0 .net "a", 0 0, L_0x55ea64a88f00;  1 drivers
v0x55ea64a804c0_0 .net "b", 0 0, L_0x55ea64a88fa0;  1 drivers
v0x55ea64a80580_0 .net "ci", 0 0, L_0x55ea64a88770;  alias, 1 drivers
v0x55ea64a80650_0 .net "clk", 0 0, v0x55ea64a83230_0;  alias, 1 drivers
v0x55ea64a80900_0 .net "co", 0 0, L_0x55ea64a88da0;  alias, 1 drivers
v0x55ea64a809f0_0 .net "out_and1", 0 0, L_0x55ea64a88b50;  1 drivers
v0x55ea64a80a90_0 .net "out_and2", 0 0, L_0x55ea64a88c40;  1 drivers
v0x55ea64a80b50_0 .net "out_xor", 0 0, L_0x55ea64a883b0;  1 drivers
v0x55ea64a80c10_0 .net "rst", 0 0, v0x55ea64a83370_0;  alias, 1 drivers
v0x55ea64a80f50_0 .net "sum", 0 0, L_0x55ea64a88d00;  1 drivers
    .scope S_0x55ea64a2ca80;
T_0 ;
    %wait E_0x55ea64a63d30;
    %load/vec4 v0x55ea64a76740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ea64a767e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ea64a764e0_0, 0;
T_0.0 ;
    %load/vec4 v0x55ea64a765a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55ea64a75c40_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x55ea64a75c40_0;
    %assign/vec4 v0x55ea64a767e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ea64a764e0_0, 0;
T_0.4 ;
    %load/vec4 v0x55ea64a75c40_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x55ea64a769a0_0;
    %assign/vec4 v0x55ea64a767e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ea64a764e0_0, 0;
T_0.6 ;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55ea64a76ba0;
T_1 ;
    %wait E_0x55ea64a63d30;
    %load/vec4 v0x55ea64a79dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ea64a79e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ea64a79ba0_0, 0;
T_1.0 ;
    %load/vec4 v0x55ea64a79c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55ea64a79370_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x55ea64a79370_0;
    %assign/vec4 v0x55ea64a79e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ea64a79ba0_0, 0;
T_1.4 ;
    %load/vec4 v0x55ea64a79370_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x55ea64a7a020_0;
    %assign/vec4 v0x55ea64a79e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ea64a79ba0_0, 0;
T_1.6 ;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55ea649fd3a0;
T_2 ;
    %wait E_0x55ea64a63d30;
    %load/vec4 v0x55ea64a7a540_0;
    %load/vec4 v0x55ea64a7a470_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ea64a7a3a0_0, 0;
    %load/vec4 v0x55ea64a7a810_0;
    %assign/vec4 v0x55ea64a7a770_0, 0;
    %load/vec4 v0x55ea64a7abe0_0;
    %assign/vec4 v0x55ea64a7ab20_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55ea64a7ae80;
T_3 ;
    %wait E_0x55ea64a63d30;
    %load/vec4 v0x55ea64a82040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ea64a820e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ea64a81de0_0, 0;
T_3.0 ;
    %load/vec4 v0x55ea64a81ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55ea64a81130_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x55ea64a821c0_0;
    %assign/vec4 v0x55ea64a820e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ea64a81de0_0, 0;
T_3.4 ;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55ea649f7440;
T_4 ;
    %wait E_0x55ea649ec700;
    %load/vec4 v0x55ea64a82d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55ea64a82a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ea64a825d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55ea64a82e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ea64a82a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ea64a825d0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55ea64a82a70_0;
    %cmpi/ne 11, 0, 4;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x55ea64a82a70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55ea64a82a70_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55ea649f7440;
T_5 ;
    %wait E_0x55ea649ec700;
    %load/vec4 v0x55ea64a82a70_0;
    %cmpi/u 4, 0, 4;
    %flag_get/vec4 5;
    %load/vec4 v0x55ea64a82510_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55ea64a82670_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55ea64a825d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55ea64a82670_0;
    %load/vec4 v0x55ea64a82a70_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %load/vec4 v0x55ea64a82510_0;
    %pad/u 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %add;
    %assign/vec4 v0x55ea64a825d0_0, 0;
T_5.0 ;
    %load/vec4 v0x55ea64a82a70_0;
    %cmpi/u 4, 0, 4;
    %flag_get/vec4 5;
    %load/vec4 v0x55ea64a82510_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55ea64a82670_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ea64a829d0_0, 0;
    %load/vec4 v0x55ea64a825d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55ea64a82bd0_0;
    %load/vec4 v0x55ea64a82a70_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_5.6, 8;
    %load/vec4 v0x55ea64a82670_0;
    %pad/u 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %add;
    %assign/vec4 v0x55ea64a825d0_0, 0;
T_5.4 ;
    %load/vec4 v0x55ea64a82a70_0;
    %cmpi/u 4, 0, 4;
    %flag_get/vec4 5;
    %load/vec4 v0x55ea64a82510_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55ea64a82670_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ea64a829d0_0, 0;
    %load/vec4 v0x55ea64a825d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55ea64a82510_0;
    %load/vec4 v0x55ea64a82a70_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_5.10, 8;
    %load/vec4 v0x55ea64a82dd0_0;
    %pad/u 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %add;
    %assign/vec4 v0x55ea64a825d0_0, 0;
T_5.8 ;
    %load/vec4 v0x55ea64a82a70_0;
    %cmpi/u 4, 0, 4;
    %flag_get/vec4 5;
    %load/vec4 v0x55ea64a82510_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55ea64a82670_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x55ea64a825d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55ea64a82bd0_0;
    %load/vec4 v0x55ea64a82a70_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_5.14, 8;
    %load/vec4 v0x55ea64a82dd0_0;
    %pad/u 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %add;
    %assign/vec4 v0x55ea64a825d0_0, 0;
T_5.12 ;
    %load/vec4 v0x55ea64a82b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %load/vec4 v0x55ea64a82510_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ea64a82670_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55ea64a82510_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ea64a82670_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.18, 9;
    %load/vec4 v0x55ea64a82c90_0;
    %assign/vec4 v0x55ea64a82760_0, 0;
T_5.18 ;
    %load/vec4 v0x55ea64a82510_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ea64a82670_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55ea64a82510_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ea64a82670_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.20, 9;
    %load/vec4 v0x55ea64a825d0_0;
    %assign/vec4 v0x55ea64a82760_0, 0;
T_5.20 ;
T_5.16 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55ea64a2d670;
T_6 ;
    %vpi_call 2 22 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea64a83370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea64a83230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea64a83410_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55ea64a82ff0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55ea64a830d0_0, 0, 4;
    %wait E_0x55ea649ec700;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea64a83370_0, 0, 1;
    %delay 5000, 0;
    %wait E_0x55ea649ec700;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea64a83410_0, 0, 1;
    %wait E_0x55ea649ec700;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea64a83410_0, 0, 1;
    %wait E_0x55ea64a38fb0;
    %vpi_call 2 42 "$display", "%d", v0x55ea64a83190_0 {0 0 0};
    %wait E_0x55ea649ec700;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55ea64a2d670;
T_7 ;
    %delay 10000, 0;
    %load/vec4 v0x55ea64a83230_0;
    %inv;
    %store/vec4 v0x55ea64a83230_0, 0, 1;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "signed_shift_mult_tb.v";
    "signed_shfit_mult.v";
    "xcomplement_to_2.v";
    "full_adder_4bits_XOR.v";
    "full_adder.v";
    "full_adder_8bits_XOR.v";
