===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.1063 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2318 ( 16.2%)    0.2318 ( 21.0%)  FIR Parser
    0.9271 ( 64.7%)    0.6008 ( 54.3%)  'firrtl.circuit' Pipeline
    0.1133 (  7.9%)    0.0596 (  5.4%)    'firrtl.module' Pipeline
    0.0998 (  7.0%)    0.0523 (  4.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0134 (  0.9%)    0.0074 (  0.7%)      LowerCHIRRTLPass
    0.0140 (  1.0%)    0.0140 (  1.3%)    InferWidths
    0.0486 (  3.4%)    0.0486 (  4.4%)    InferResets
    0.0021 (  0.1%)    0.0021 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0022 (  0.2%)    0.0022 (  0.2%)    PrefixModules
    0.0542 (  3.8%)    0.0542 (  4.9%)    LowerFIRRTLTypes
    0.5452 ( 38.1%)    0.2726 ( 24.6%)    'firrtl.module' Pipeline
    0.0750 (  5.2%)    0.0390 (  3.5%)      ExpandWhens
    0.0017 (  0.1%)    0.0009 (  0.1%)      RemoveResets
    0.4684 ( 32.7%)    0.2356 ( 21.3%)      Canonicalizer
    0.0185 (  1.3%)    0.0185 (  1.7%)    Inliner
    0.0278 (  1.9%)    0.0278 (  2.5%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0924 (  6.5%)    0.0924 (  8.4%)    'firrtl.module' Pipeline
    0.0924 (  6.5%)    0.0924 (  8.4%)      Canonicalizer
    0.0077 (  0.5%)    0.0077 (  0.7%)    CreateSiFiveMetadata
    0.0026 (  0.2%)    0.0026 (  0.2%)    EmitOMIR
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0825 (  5.8%)    0.0825 (  7.5%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1159 (  8.1%)    0.1159 ( 10.5%)  'hw.module' Pipeline
    0.0127 (  0.9%)    0.0127 (  1.2%)    HWCleanup
    0.0258 (  1.8%)    0.0258 (  2.3%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0624 (  4.4%)    0.0624 (  5.6%)    Canonicalizer
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0141 (  1.0%)    0.0141 (  1.3%)    PrettifyVerilog
    0.0741 (  5.2%)    0.0741 (  6.7%)  ExportVerilog
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.4325 (100.0%)    1.1063 (100.0%)  Total

{
  totalTime: 1.116,
  maxMemory: 67543040
}
