const e=JSON.parse('{"key":"v-d132a97e","path":"/en/train/eda/","title":"EDA Basic","lang":"en-US","frontmatter":{"title":"EDA Basic","index":false},"headers":[{"level":2,"title":"Main Contents","slug":"main-contents","link":"#main-contents","children":[]},{"level":2,"title":"EDA Knowledge Structure","slug":"eda-knowledge-structure","link":"#eda-knowledge-structure","children":[]}],"git":{"createdTime":1723131714000,"updatedTime":1723362163000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":2}]},"readingTime":{"minutes":0.3,"words":90},"filePathRelative":"en/train/eda/README.md","localizedDate":"August 8, 2024","excerpt":"<p>(Mainly introduces the basic concepts, knowledge and skills related to EDA)</p>\\n<h2> <strong>Main Contents</strong></h2>\\n<ul>\\n<li>Basic knowledge of chip design</li>\\n<li>Standard file formats involved in the digital chip design process and corresponding parsers</li>\\n<li>Contents of the chip design process\\n<ul>\\n<li>High-level synthesis, simulation verification, logic synthesis, technology mapping, test synthesis, formal verification, floorplanning, placement, routing, timing and power analysis, physical verification</li>\\n</ul>\\n</li>\\n<li>Explanation of terms and understanding of concepts in chip design</li>\\n<li>Standard cell libraries</li>\\n</ul>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{e as data};
