# Verilog-Gate-Simulator
Application that parses, compiles, simulates the logic design of a structural gate-level netlist in Verilog. The simulation is done by providing input values to the application and then it calculates the output values based on the gate network.
