INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Silviu/AMD_Internship/Tema_ziua1/ProiectMux/ProiectMux.srcs/sim_2/new/tb_8_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_8_s
