{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 06 23:45:13 2023 " "Info: Processing started: Wed Sep 06 23:45:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off One_bit_adder_subtractor -c One_bit_adder_subtractor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off One_bit_adder_subtractor -c One_bit_adder_subtractor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Cin0 Cout1 11.478 ns Longest " "Info: Longest tpd from source pin \"Cin0\" to destination pin \"Cout1\" is 11.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns Cin0 1 PIN PIN_A4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A4; Fanout = 1; PIN Node = 'Cin0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cin0 } "NODE_NAME" } } { "fullproject.bdf" "" { Schematic "C:/Users/hebam/OneDrive/Desktop/One_bit_adder_subtractor/fullproject.bdf" { { 72 152 320 88 "Cin0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.238 ns) + CELL(0.545 ns) 7.656 ns OnebitAlu:inst1\|One_bit_adder_subtractor:inst8\|car~2 2 COMB LCCOMB_X1_Y3_N28 1 " "Info: 2: + IC(6.238 ns) + CELL(0.545 ns) = 7.656 ns; Loc. = LCCOMB_X1_Y3_N28; Fanout = 1; COMB Node = 'OnebitAlu:inst1\|One_bit_adder_subtractor:inst8\|car~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.783 ns" { Cin0 OnebitAlu:inst1|One_bit_adder_subtractor:inst8|car~2 } "NODE_NAME" } } { "One_bit_adder_subtractor.v" "" { Text "C:/Users/hebam/OneDrive/Desktop/One_bit_adder_subtractor/One_bit_adder_subtractor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.178 ns) 8.118 ns OnebitAlu:inst\|One_bit_adder_subtractor:inst8\|car~2 3 COMB LCCOMB_X1_Y3_N22 1 " "Info: 3: + IC(0.284 ns) + CELL(0.178 ns) = 8.118 ns; Loc. = LCCOMB_X1_Y3_N22; Fanout = 1; COMB Node = 'OnebitAlu:inst\|One_bit_adder_subtractor:inst8\|car~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { OnebitAlu:inst1|One_bit_adder_subtractor:inst8|car~2 OnebitAlu:inst|One_bit_adder_subtractor:inst8|car~2 } "NODE_NAME" } } { "One_bit_adder_subtractor.v" "" { Text "C:/Users/hebam/OneDrive/Desktop/One_bit_adder_subtractor/One_bit_adder_subtractor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(2.840 ns) 11.478 ns Cout1 4 PIN PIN_W3 0 " "Info: 4: + IC(0.520 ns) + CELL(2.840 ns) = 11.478 ns; Loc. = PIN_W3; Fanout = 0; PIN Node = 'Cout1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.360 ns" { OnebitAlu:inst|One_bit_adder_subtractor:inst8|car~2 Cout1 } "NODE_NAME" } } { "fullproject.bdf" "" { Schematic "C:/Users/hebam/OneDrive/Desktop/One_bit_adder_subtractor/fullproject.bdf" { { 152 568 744 168 "Cout1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.436 ns ( 38.65 % ) " "Info: Total cell delay = 4.436 ns ( 38.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.042 ns ( 61.35 % ) " "Info: Total interconnect delay = 7.042 ns ( 61.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.478 ns" { Cin0 OnebitAlu:inst1|One_bit_adder_subtractor:inst8|car~2 OnebitAlu:inst|One_bit_adder_subtractor:inst8|car~2 Cout1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.478 ns" { Cin0 {} Cin0~combout {} OnebitAlu:inst1|One_bit_adder_subtractor:inst8|car~2 {} OnebitAlu:inst|One_bit_adder_subtractor:inst8|car~2 {} Cout1 {} } { 0.000ns 0.000ns 6.238ns 0.284ns 0.520ns } { 0.000ns 0.873ns 0.545ns 0.178ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 06 23:45:14 2023 " "Info: Processing ended: Wed Sep 06 23:45:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
