Copyright (c) 2010-2022  Primarius Technologies Co., Ltd. All Rights Reserved.

VERSION 1.22.1 RELEASE 64-bit r79477 BUILD 202411061516
PATH             : /home/public/pre_submission_testcase/verisim/simulator/bin/verisim
MACHINE NAME     : VM-0-39-centos
CPU              : Intel(R) Xeon(R) Platinum 8255C CPU @ 2.50GHz
MEMORY AVAILABLE : 216.259 GB
CPU AVERAGE LOAD : 5.83% (1 minute) 95.23% (5 minutes) 224.89%(15 minutes)
MACHINE OS       : "CentOS Linux release 7.7.1908 (Core)", (null), 3.10.0-1160.119.1.el7.x86_64
USER NAME        : primarius            
PWD              : /home/public/pre_submission_testcase 
PID              : 84406
START TIME       : Mon Nov 11 23:46:01 2024

VERISIM:
  +acc+c \
  gate_80_80_20.v \
  -P ./work/systf.tab \
  ./work/setUpSystemFunc_verisim.cpp \
  -no-mold \
  -work /home/public/case_image/gate_80_80_20.v.work \
  -image image
Checkout License...
Checkout #1 'VeriSim Digital Logic Simulator' feature license(s)
=N:[C/C++] Compiled file ./work/setUpSystemFunc_verisim.cpp
Linking VPI Image vpi_image.so...

Starting Simulation...
Using default typical min/typ/max.
=S:Begin run-time elaboration and static initialization...
=N:Starting event scheduler...
=T:Simulation terminated due to a VPI application request to finish. Time: 0 (/home/primarius/2024-11-07/2024_match/case_big/gate_80_80_20.v:658);
Run directory: /home/public/pre_submission_testcase
  System timescale is 1ns / 1ns
Simulation statistics:
    End time: 0 ticks
    Events processed: 0
      Fast events: 0
    Run time: 0.01 sec
    Garbage collections: 1
    Terminal heap size: 1531904
    Total bytes allocated: 1150208
Random seed: (defaulted to 1)
Checkin license: VERISIM
Times for simulation: run 0.058s, total 0.467s (0.467s)
CPU Usage for simulation: - 0.010s system + 0.020s user = 0.030s total (0.058s, 51.754% cpu)
END TIME         : Mon Nov 11 23:46:02 2024
Memory Usage - RSS: 27.168 MBytes, Peak: 27.355 MBytes, Virtual: 1323.133 MBytes
