

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-3860d9b353b66e89e1a9ca14f6569fffcf247a15_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      0 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
618970edab506f240ecb6d7caa01fc04  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop "
Parsing file _cuobjdump_complete_output_x6sEJE
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d5b, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_DGgMhY"
Running: cat _ptx_DGgMhY | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ZtUWPh
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ZtUWPh --output-file  /dev/null 2> _ptx_DGgMhYinfo"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_DGgMhY _ptx2_ZtUWPh _ptx_DGgMhYinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c0a, fat_cubin_handle = 1
Random number generator seed: 7
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
Input layer size : 18000
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c0a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 876491
gpu_sim_insn = 30888000
gpu_ipc =      35.2405
gpu_tot_sim_cycle = 1098641
gpu_tot_sim_insn = 30888000
gpu_tot_ipc =      28.1147
gpu_tot_issued_cta = 1125
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 11676
partiton_reqs_in_parallel = 19282802
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      17.5515
partiton_reqs_in_parallel_util = 19282802
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 876491
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 54758
partiton_replys_in_parallel_total    = 0
L2_BW  =       5.9215 GB/Sec
L2_BW_total  =       4.7242 GB/Sec
gpu_total_sim_rate=10456

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 642375
	L1I_total_cache_misses = 3249
	L1I_total_cache_miss_rate = 0.0051
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 36000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0498
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 639126
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3249
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 36000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 642375
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1075, 859, 925, 858, 1012, 860, 931, 865, 895, 714, 769, 714, 841, 715, 777, 722, 894, 712, 769, 714, 841, 716, 775, 717, 895, 715, 769, 717, 841, 715, 778, 719, 895, 713, 770, 713, 843, 717, 778, 722, 894, 713, 769, 715, 843, 719, 776, 720, 895, 713, 770, 715, 842, 717, 778, 720, 715, 570, 615, 572, 674, 572, 621, 578, 
gpgpu_n_tot_thrd_icount = 39060000
gpgpu_n_tot_w_icount = 1220625
gpgpu_n_stall_shd_mem = 45378
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27562
gpgpu_n_mem_write_global = 27000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 306000
gpgpu_n_store_insn = 306000
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1152000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 35316
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 5176
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:58398	W0_Idle:3041810	W0_Scoreboard:44867292	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:891000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 220496 {8:27562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2087968 {40:13501,72:4499,136:9000,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2200496 {40:12375,72:5624,136:9563,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 216000 {8:27000,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 158811 
averagemflatency = 40151 
max_icnt2mem_latency = 158551 
max_icnt2sh_latency = 1098640 
mrq_lat_table:9400 	504 	738 	2038 	3257 	3109 	448 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19834 	738 	0 	32 	543 	1929 	1723 	8165 	7068 	10357 	4201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4195 	15888 	55 	0 	602 	0 	0 	0 	32 	566 	1906 	1723 	8261 	6972 	10357 	4201 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7491 	10374 	9172 	546 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	528 	7728 	16848 	1896 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	362 	10 	0 	0 	1 	3 	10 	59 	98 	131 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        94       102        85        85        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        94       102        85        85        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16       102       102        85        85        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16       102       102        85        85        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16       102       102        85        85        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16       102       102       102       102        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16       102       102        94       102        16        16        16        16        16        16        16        16        16        16 
dram[7]:        17        17       102       102        94       102        16        16        16        16        16        16        16        16        16        16 
dram[8]:        17        17       102        93        97       102        16        16        16        16        16        16        16        16        16        16 
dram[9]:        17        17       102       102        94       102        16        16        16        16        16        16        16        16        16        16 
dram[10]:        17        17        94       102        85        85        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    265718    265710    208401    208400    257894    257895    278734    278736    268318    268317    255287    255287    208404    208405    247478    247474 
dram[1]:    265713    265713    208396    208397    257895    257892    278735    278731    268319    268319    255287    255288    208400    208400    247475    247475 
dram[2]:    265713    265715    208404    208402    257892    257894    278732    278732    268309    268316    255287    255276    208403    208400    247475    247475 
dram[3]:    265716    265710    208398    208397    257895    257892    278739    278734    268317    268313    255291    255291    208405    208407    247475    247480 
dram[4]:    265710    265722    208398    208403    257901    257894    278736    278736    268316    268317    255287    255288    208407    208409    247467    247461 
dram[5]:    265713    265713    208403    208400    257894    257894    278740    278740    268312    268316    255295    255295    208399    208401    247475    247476 
dram[6]:    265714    265714    208401    208401    257892    257913    278724    278724    268314    268315    255296    255289    208402    208403    247477    247477 
dram[7]:    265714    265725    208399    208400    257887    257892    278737    278739    268315    268316    255290    255290    208399    208399    247467    247475 
dram[8]:    265710    265711    208401    208396    257926    264289    278739    278739    268315    268315    255292    255294    208401    208401    247476    247475 
dram[9]:    265712    265714    208397    208386    269480    269605    278740    278739    268314    268321    255294    255299    208392    208394    247481    247481 
dram[10]:    265714    265720    208401    208401    266901    266889    278725    278726    268308    268302    255302    255301    208394    208396    247475    247474 
average row accesses per activate:
dram[0]: 16.250000 16.000000 32.000000 33.500000 32.571430 32.142857 16.000000 16.000000 16.000000 16.000000 12.500000 12.500000 10.666667  8.000000  9.000000  7.000000 
dram[1]: 16.000000 16.000000 32.000000 33.599998 25.333334 23.555555 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  7.000000  7.000000 
dram[2]: 16.000000 16.000000 32.799999 33.599998 24.444445 22.555555 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  7.111111  7.111111 
dram[3]: 16.000000 16.000000 32.799999 32.799999 23.444445 23.444445 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  7.111111  7.111111 
dram[4]: 16.000000 16.000000 33.599998 32.799999 23.444445 22.555555 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000  8.000000 10.666667  8.125000  8.125000 
dram[5]: 16.000000 16.000000 33.599998 32.799999 30.142857 30.142857 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  8.125000  7.222222 
dram[6]: 16.000000 16.000000 33.599998 33.599998 29.000000 30.142857 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  7.222222  7.222222 
dram[7]: 16.200001 16.200001 33.599998 33.599998 29.000000 30.142857 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  9.142858  9.000000 
dram[8]: 16.200001 16.200001 33.599998 32.700001 28.285715 30.142857 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  9.000000  9.000000 
dram[9]: 16.200001 16.200001 32.799999 33.599998 27.857143 29.000000 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  9.000000  9.000000 
dram[10]: 16.200001 16.200001 32.799999 33.500000 28.857143 28.857143 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  9.000000  9.000000 
average row locality = 19494/1031 = 18.907856
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        65        64        80        80        68        68        48        48        48        48        50        50        64        64        63        63 
dram[1]:        64        64        80        80        68        68        48        48        48        48        51        51        64        64        63        63 
dram[2]:        64        64        80        80        68        67        48        48        48        48        51        51        64        64        64        64 
dram[3]:        64        64        80        80        67        67        48        48        48        48        51        51        64        64        64        64 
dram[4]:        64        64        80        80        67        67        48        48        48        48        51        51        64        64        65        65 
dram[5]:        64        64        80        80        67        67        48        48        48        48        51        51        64        64        65        65 
dram[6]:        64        64        80        80        67        67        48        48        48        48        51        51        64        64        65        65 
dram[7]:        65        65        80        80        67        67        48        48        48        48        51        51        64        64        64        63 
dram[8]:        65        65        80        80        67        67        48        48        48        48        51        51        64        64        63        63 
dram[9]:        65        65        80        80        67        67        48        48        48        48        51        51        64        64        63        63 
dram[10]:        65        65        80        80        66        66        48        48        48        48        51        51        64        64        63        63 
total reads: 10697
bank skew: 80/48 = 1.67
chip skew: 974/970 = 1.00
number of total write accesses:
dram[0]:         0         0       240       255       160       157         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0       240       256       160       144         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0       248       256       152       136         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0       248       248       144       144         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0       256       248       144       136         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0       256       248       144       144         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0       256       256       136       144         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16       256       256       136       144         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16       256       247       131       144         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16       248       256       128       136         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16       248       255       136       136         0         0         0         0         0         0         0         0         0         0 
total reads: 8797
min_bank_accesses = 0!
chip skew: 824/784 = 1.05
average mf latency per bank:
dram[0]:     148638    151405     93443     90137     72362     71917    161448    161077    147657    150324    124205    124002    187493    188331    176425    175540
dram[1]:     148662    148347     94370     87224     71831     75475    160733    166146    150582    149678    123409    123897    188706    188083    174694    172967
dram[2]:     147353    148383     88304     85802     71317     74736    163148    161317    150638    149459    123865    123471    189288    189131    170063    170372
dram[3]:     150488    149722     88267     85932     73865     76173    161057    159711    148899    148205    122061    122187    190159    189686    172049    171654
dram[4]:     149713    149480     83273     83320     78273     78486    160735    161131    151170    151183    124725    124523    195729    193910    170649    169757
dram[5]:     147795    148795     81968     84611     85818     85775    165864    162760    148512    148095    122471    122476    192169    191377    165892    166796
dram[6]:     149231    148846     82708     80937     85446     79345    163455    163630    148761    151766    123472    123858    195720    197156    168505    166354
dram[7]:     144977    144055     86722     84174     82945     78697    163905    167669    153978    151438    123832    123204    193374    190832    164225    165356
dram[8]:     145639    148103     82175     81994     86272     79847    165950    164501    146764    143153    123605    123206    195057    194589    167356    167223
dram[9]:     150467    148291     87178     84145     87713     82991    162451    159010    146452    146682    123960    125406    190657    190579    165038    165230
dram[10]:     149145    148675     85883     83013     83495     83964    164338    161889    145576    145597    126759    125405    192937    192497    165351    167766
maximum mf latency per bank:
dram[0]:     153589    153604    157215    156188    156214    156211    154673    154689    156222    156231    122332    122350    153571    153573    156152    156188
dram[1]:     153603    153657    156183    156180    156222    156235    154674    154689    158788    158797    122329    122347    153582    153587    156190    156190
dram[2]:     153637    153647    156193    156238    156223    156225    154672    154687    158785    158794    122333    122351    153603    153621    156192    156189
dram[3]:     153628    153620    156207    156241    156225    156227    154678    154675    158786    158786    122327    122329    153603    153621    156185    156200
dram[4]:     153625    153638    156209    156206    156217    156218    154656    152194    158792    158811    122295    122336    153623    153623    156182    156202
dram[5]:     153607    153623    156207    156203    156226    156239    154650    154658    158795    158807    122338    122355    153608    153617    156204    156201
dram[6]:     153596    153622    156185    141674    156226    156239    154648    154670    158791    158803    122342    122355    153603    153578    156177    156197
dram[7]:     153624    153609    144994    142441    156240    156225    154649    154661    158788    158803    122345    122355    153569    153586    156173    156150
dram[8]:     153603    153586    142351    147621    156237    156242    154653    154666    158791    156220    122344    122323    153573    153586    156134    156144
dram[9]:     153593    153604    147611    152835    156213    156225    154647    152127    156221    156232    122333    122345    153577    153587    156134    156147
dram[10]:     153587    153609    156184    156192    156227    156228    154661    154679    156218    156231    122339    122342    153565    153565    156134    156151
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1627514 n_nop=1622648 n_act=93 n_pre=77 n_req=1783 n_rd=3884 n_write=812 bw_util=0.005771
n_activity=15148 dram_eff=0.62
bk0: 260a 1626894i bk1: 256a 1626586i bk2: 320a 1625643i bk3: 320a 1624998i bk4: 272a 1626265i bk5: 272a 1625752i bk6: 192a 1627069i bk7: 192a 1626816i bk8: 192a 1627098i bk9: 192a 1626818i bk10: 200a 1627047i bk11: 200a 1626780i bk12: 256a 1626891i bk13: 256a 1626531i bk14: 252a 1626884i bk15: 252a 1626531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0286787
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1627514 n_nop=1622642 n_act=100 n_pre=84 n_req=1772 n_rd=3888 n_write=800 bw_util=0.005761
n_activity=15222 dram_eff=0.616
bk0: 256a 1626942i bk1: 256a 1626598i bk2: 320a 1625617i bk3: 320a 1624955i bk4: 272a 1626234i bk5: 272a 1625725i bk6: 192a 1627065i bk7: 192a 1626824i bk8: 192a 1627098i bk9: 192a 1626840i bk10: 204a 1627058i bk11: 204a 1626745i bk12: 256a 1626865i bk13: 256a 1626521i bk14: 252a 1626827i bk15: 252a 1626487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0284643
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1627514 n_nop=1622646 n_act=100 n_pre=84 n_req=1765 n_rd=3892 n_write=792 bw_util=0.005756
n_activity=15344 dram_eff=0.6105
bk0: 256a 1626948i bk1: 256a 1626599i bk2: 320a 1625587i bk3: 320a 1625016i bk4: 272a 1626226i bk5: 268a 1625802i bk6: 192a 1627083i bk7: 192a 1626799i bk8: 192a 1627084i bk9: 192a 1626826i bk10: 204a 1627044i bk11: 204a 1626761i bk12: 256a 1626826i bk13: 256a 1626551i bk14: 256a 1626836i bk15: 256a 1626528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0267604
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1627514 n_nop=1622658 n_act=100 n_pre=84 n_req=1756 n_rd=3888 n_write=784 bw_util=0.005741
n_activity=15240 dram_eff=0.6131
bk0: 256a 1626948i bk1: 256a 1626600i bk2: 320a 1625663i bk3: 320a 1625052i bk4: 268a 1626194i bk5: 268a 1625818i bk6: 192a 1627067i bk7: 192a 1626824i bk8: 192a 1627074i bk9: 192a 1626828i bk10: 204a 1627043i bk11: 204a 1626755i bk12: 256a 1626844i bk13: 256a 1626524i bk14: 256a 1626827i bk15: 256a 1626494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0264244
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1627514 n_nop=1622658 n_act=96 n_pre=80 n_req=1758 n_rd=3896 n_write=784 bw_util=0.005751
n_activity=15052 dram_eff=0.6218
bk0: 256a 1626942i bk1: 256a 1626611i bk2: 320a 1625664i bk3: 320a 1624971i bk4: 268a 1626157i bk5: 268a 1625797i bk6: 192a 1627067i bk7: 192a 1626824i bk8: 192a 1627091i bk9: 192a 1626829i bk10: 204a 1627039i bk11: 204a 1626775i bk12: 256a 1626835i bk13: 256a 1626536i bk14: 260a 1626835i bk15: 260a 1626481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0262062
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1627514 n_nop=1622660 n_act=91 n_pre=75 n_req=1766 n_rd=3896 n_write=792 bw_util=0.005761
n_activity=14984 dram_eff=0.6257
bk0: 256a 1626935i bk1: 256a 1626614i bk2: 320a 1625634i bk3: 320a 1625022i bk4: 268a 1626228i bk5: 268a 1625703i bk6: 192a 1627061i bk7: 192a 1626802i bk8: 192a 1627087i bk9: 192a 1626817i bk10: 204a 1627049i bk11: 204a 1626746i bk12: 256a 1626898i bk13: 256a 1626594i bk14: 260a 1626851i bk15: 260a 1626501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0284342
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1627514 n_nop=1622658 n_act=92 n_pre=76 n_req=1766 n_rd=3896 n_write=792 bw_util=0.005761
n_activity=14958 dram_eff=0.6268
bk0: 256a 1626954i bk1: 256a 1626592i bk2: 320a 1625648i bk3: 320a 1624919i bk4: 268a 1626278i bk5: 268a 1625824i bk6: 192a 1627082i bk7: 192a 1626837i bk8: 192a 1627090i bk9: 192a 1626828i bk10: 204a 1627029i bk11: 204a 1626773i bk12: 256a 1626898i bk13: 256a 1626560i bk14: 260a 1626810i bk15: 260a 1626458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0284415
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1627514 n_nop=1622634 n_act=90 n_pre=74 n_req=1797 n_rd=3892 n_write=824 bw_util=0.005795
n_activity=14924 dram_eff=0.632
bk0: 260a 1626834i bk1: 260a 1626470i bk2: 320a 1625615i bk3: 320a 1624909i bk4: 268a 1626235i bk5: 268a 1625854i bk6: 192a 1627074i bk7: 192a 1626823i bk8: 192a 1627097i bk9: 192a 1626810i bk10: 204a 1627039i bk11: 204a 1626757i bk12: 256a 1626903i bk13: 256a 1626552i bk14: 256a 1626856i bk15: 252a 1626552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0323395
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1627514 n_nop=1622652 n_act=90 n_pre=74 n_req=1782 n_rd=3888 n_write=810 bw_util=0.005773
n_activity=15058 dram_eff=0.624
bk0: 260a 1626851i bk1: 260a 1626491i bk2: 320a 1625658i bk3: 320a 1625025i bk4: 268a 1626277i bk5: 268a 1625843i bk6: 192a 1627077i bk7: 192a 1626822i bk8: 192a 1627089i bk9: 192a 1626831i bk10: 204a 1627035i bk11: 204a 1626762i bk12: 256a 1626898i bk13: 256a 1626572i bk14: 252a 1626861i bk15: 252a 1626550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0269239
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1627514 n_nop=1622662 n_act=90 n_pre=74 n_req=1772 n_rd=3888 n_write=800 bw_util=0.005761
n_activity=14965 dram_eff=0.6265
bk0: 260a 1626832i bk1: 260a 1626481i bk2: 320a 1625624i bk3: 320a 1624954i bk4: 268a 1626354i bk5: 268a 1625842i bk6: 192a 1627080i bk7: 192a 1626808i bk8: 192a 1627101i bk9: 192a 1626831i bk10: 204a 1627041i bk11: 204a 1626760i bk12: 256a 1626879i bk13: 256a 1626551i bk14: 252a 1626891i bk15: 252a 1626543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0291248
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1627514 n_nop=1622663 n_act=90 n_pre=74 n_req=1777 n_rd=3880 n_write=807 bw_util=0.00576
n_activity=15087 dram_eff=0.6213
bk0: 260a 1626839i bk1: 260a 1626519i bk2: 320a 1625616i bk3: 320a 1624996i bk4: 264a 1626253i bk5: 264a 1625847i bk6: 192a 1627079i bk7: 192a 1626840i bk8: 192a 1627093i bk9: 192a 1626817i bk10: 204a 1627058i bk11: 204a 1626756i bk12: 256a 1626902i bk13: 256a 1626568i bk14: 252a 1626886i bk15: 252a 1626530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0288016

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2503, Miss = 486, Miss_rate = 0.194, Pending_hits = 1135, Reservation_fails = 0
L2_cache_bank[1]: Access = 2473, Miss = 485, Miss_rate = 0.196, Pending_hits = 1145, Reservation_fails = 0
L2_cache_bank[2]: Access = 2491, Miss = 486, Miss_rate = 0.195, Pending_hits = 1155, Reservation_fails = 0
L2_cache_bank[3]: Access = 2492, Miss = 486, Miss_rate = 0.195, Pending_hits = 1149, Reservation_fails = 0
L2_cache_bank[4]: Access = 2486, Miss = 487, Miss_rate = 0.196, Pending_hits = 1119, Reservation_fails = 0
L2_cache_bank[5]: Access = 2480, Miss = 486, Miss_rate = 0.196, Pending_hits = 1156, Reservation_fails = 0
L2_cache_bank[6]: Access = 2478, Miss = 486, Miss_rate = 0.196, Pending_hits = 1154, Reservation_fails = 0
L2_cache_bank[7]: Access = 2480, Miss = 486, Miss_rate = 0.196, Pending_hits = 1167, Reservation_fails = 0
L2_cache_bank[8]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1185, Reservation_fails = 0
L2_cache_bank[9]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1185, Reservation_fails = 0
L2_cache_bank[10]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1194, Reservation_fails = 0
L2_cache_bank[11]: Access = 2506, Miss = 487, Miss_rate = 0.194, Pending_hits = 1167, Reservation_fails = 0
L2_cache_bank[12]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1166, Reservation_fails = 0
L2_cache_bank[13]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1169, Reservation_fails = 0
L2_cache_bank[14]: Access = 2488, Miss = 487, Miss_rate = 0.196, Pending_hits = 1157, Reservation_fails = 0
L2_cache_bank[15]: Access = 2479, Miss = 486, Miss_rate = 0.196, Pending_hits = 1165, Reservation_fails = 0
L2_cache_bank[16]: Access = 2479, Miss = 486, Miss_rate = 0.196, Pending_hits = 1152, Reservation_fails = 0
L2_cache_bank[17]: Access = 2479, Miss = 486, Miss_rate = 0.196, Pending_hits = 1145, Reservation_fails = 0
L2_cache_bank[18]: Access = 2477, Miss = 486, Miss_rate = 0.196, Pending_hits = 1131, Reservation_fails = 0
L2_cache_bank[19]: Access = 2477, Miss = 486, Miss_rate = 0.196, Pending_hits = 1144, Reservation_fails = 0
L2_cache_bank[20]: Access = 2475, Miss = 485, Miss_rate = 0.196, Pending_hits = 1146, Reservation_fails = 0
L2_cache_bank[21]: Access = 2475, Miss = 485, Miss_rate = 0.196, Pending_hits = 1142, Reservation_fails = 0
L2_total_cache_accesses = 54758
L2_total_cache_misses = 10697
L2_total_cache_miss_rate = 0.1954
L2_total_cache_pending_hits = 25428
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17083
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8234
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 78
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27562
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=117361
icnt_total_pkts_simt_to_mem=113257
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.406
	minimum = 6
	maximum = 141
Network latency average = 13.7801
	minimum = 6
	maximum = 141
Slowest packet = 75382
Flit latency average = 14.784
	minimum = 6
	maximum = 137
Slowest flit = 158237
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00124948
	minimum = 0.00105763 (at node 15)
	maximum = 0.00143071 (at node 36)
Accepted packet rate average = 0.00124948
	minimum = 0.00105763 (at node 15)
	maximum = 0.00143071 (at node 36)
Injected flit rate average = 0.00263115
	minimum = 0.00218941 (at node 15)
	maximum = 0.00310614 (at node 36)
Accepted flit rate average= 0.00263115
	minimum = 0.00226471 (at node 15)
	maximum = 0.00294641 (at node 28)
Injected packet length average = 2.10579
Accepted packet length average = 2.10579
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.406 (1 samples)
	minimum = 6 (1 samples)
	maximum = 141 (1 samples)
Network latency average = 13.7801 (1 samples)
	minimum = 6 (1 samples)
	maximum = 141 (1 samples)
Flit latency average = 14.784 (1 samples)
	minimum = 6 (1 samples)
	maximum = 137 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00124948 (1 samples)
	minimum = 0.00105763 (1 samples)
	maximum = 0.00143071 (1 samples)
Accepted packet rate average = 0.00124948 (1 samples)
	minimum = 0.00105763 (1 samples)
	maximum = 0.00143071 (1 samples)
Injected flit rate average = 0.00263115 (1 samples)
	minimum = 0.00218941 (1 samples)
	maximum = 0.00310614 (1 samples)
Accepted flit rate average = 0.00263115 (1 samples)
	minimum = 0.00226471 (1 samples)
	maximum = 0.00294641 (1 samples)
Injected packet size average = 2.10579 (1 samples)
Accepted packet size average = 2.10579 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 14 sec (2954 sec)
gpgpu_simulation_rate = 10456 (inst/sec)
gpgpu_simulation_rate = 371 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d5b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 1566686
gpu_sim_insn = 15552352
gpu_ipc =       9.9269
gpu_tot_sim_cycle = 2903727
gpu_tot_sim_insn = 46440352
gpu_tot_ipc =      15.9934
gpu_tot_issued_cta = 2250
max_total_param_size = 0
gpu_stall_dramfull = 34279
gpu_stall_icnt2sh    = 15956
partiton_reqs_in_parallel = 34432813
partiton_reqs_in_parallel_total    = 19282802
partiton_level_parallism =      21.9781
partiton_level_parallism_total  =      18.4989
partiton_reqs_in_parallel_util = 34432813
partiton_reqs_in_parallel_util_total    = 19282802
gpu_sim_cycle_parition_util = 1566686
gpu_tot_sim_cycle_parition_util    = 876491
partiton_level_parallism_util =      21.9781
partiton_level_parallism_util_total  =      21.9860
partiton_replys_in_parallel = 127244
partiton_replys_in_parallel_total    = 54758
L2_BW  =       7.6982 GB/Sec
L2_BW_total  =       5.9409 GB/Sec
gpu_total_sim_rate=5315

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 894386
	L1I_total_cache_misses = 6334
	L1I_total_cache_miss_rate = 0.0071
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52344
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 81000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0221
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 888052
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6334
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 52344
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 894386
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1384, 1168, 1230, 1162, 1321, 1169, 1240, 1173, 1204, 1024, 1074, 1019, 1150, 1024, 1086, 1030, 1203, 1020, 1075, 1022, 1150, 1025, 1084, 1024, 1204, 1024, 1076, 1023, 1150, 1023, 1087, 1028, 1204, 1022, 1075, 1019, 1152, 1026, 1087, 1031, 1203, 1022, 1074, 1021, 1152, 1029, 1085, 1030, 1203, 1023, 1076, 1021, 1151, 1026, 1088, 1029, 1024, 880, 919, 877, 983, 882, 929, 888, 
gpgpu_n_tot_thrd_icount = 54612736
gpgpu_n_tot_w_icount = 1706648
gpgpu_n_stall_shd_mem = 257830
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118691
gpgpu_n_mem_write_global = 63002
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2322080
gpgpu_n_store_insn = 882032
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2592000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 230496
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 22448
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:195176	W0_Idle:3130273	W0_Scoreboard:129665326	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185648	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1377000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 949528 {8:118691,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5544176 {40:22503,72:13497,136:27002,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10778136 {40:41626,72:21371,136:55694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 504016 {8:63002,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 179732 
averagemflatency = 40900 
max_icnt2mem_latency = 179460 
max_icnt2sh_latency = 2903726 
mrq_lat_table:27803 	1297 	1672 	3834 	6632 	3870 	448 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	108973 	1090 	194 	400 	1997 	2178 	1913 	8529 	7885 	11988 	36574 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	72926 	34855 	1394 	201 	870 	109 	156 	18 	634 	1811 	2148 	1904 	8641 	7773 	11988 	36574 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	69024 	22093 	24896 	2662 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	528 	7728 	16848 	16614 	21284 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1028 	14 	2 	5 	17 	9 	17 	77 	254 	210 	440 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        94       102        85        85        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        94       102        85        85        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16       102       102        85        85        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16       102       102        85        85        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16       102       102        85        85        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16       102       102       102       102        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16       102       102        94       102        16        16        16        16        16        16        16        16        16        16 
dram[7]:        17        17       102       102        94       102        16        16        16        16        16        16        16        16        16        16 
dram[8]:        17        17       102        93        97       102        16        16        16        16        16        16        16        16        16        16 
dram[9]:        17        17       102       102        94       102        16        16        16        16        16        16        16        16        16        16 
dram[10]:        17        17        94       102        85        85        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    265718    265710    481925    481924    273524    273525    278734    278736    406380    406380    255287    255287    388145    388145    406380    406380 
dram[1]:    265713    265713    481927    481928    273529    273524    278735    278731    406381    406384    255287    255288    388149    388143    406385    406379 
dram[2]:    265713    265715    481921    481921    273526    273526    278732    278732    406376    406376    255287    255276    388144    388144    406378    406380 
dram[3]:    265716    265710    481922    481918    273524    273525    278739    278734    406372    406383    255291    255291    388145    388144    406376    406381 
dram[4]:    265710    265722    481912    481928    273525    273525    278736    278736    406383    406382    255287    255288    388139    388139    406382    406380 
dram[5]:    265713    265713    481926    481927    273532    273535    278740    278740    406389    406376    255295    255295    388133    388149    406387    406387 
dram[6]:    265714    265714    481927    481927    273529    273529    278724    278724    406376    406377    255296    255289    388147    388148    406388    406388 
dram[7]:    265714    265725    481927    481919    273516    273521    278737    278739    406376    406384    255290    255290    388148    388148    406388    406370 
dram[8]:    265710    265711    481926    481927    273522    273523    278739    278739    406384    406383    255292    255294    388154    388139    406385    406385 
dram[9]:    265712    265714    481926    481927    273522    273522    278740    278739    406384    406376    255294    255299    388139    388147    406384    406385 
dram[10]:    265714    265720    481927    481927    273516    273526    278725    278726    406376    406377    255302    255301    388147    388147    406379    406378 
average row accesses per activate:
dram[0]: 10.227273 10.181818  8.218182  8.792453  7.411765  7.230769  4.234043  4.234043 12.800000 12.800000  3.592592  3.592592  4.695652  4.500000  4.886364  4.673913 
dram[1]: 10.181818 10.181818  8.547170  9.530612  7.132075  6.722222  4.234043  4.234043 12.800000 12.800000  3.750000  3.750000  4.500000  4.500000  4.673913  4.673913 
dram[2]: 10.181818 10.181818  9.019608  9.530612  7.551021  7.510638  4.234043  4.234043 12.800000 12.800000  3.750000  3.750000  4.695652  4.886364  4.717391  4.717391 
dram[3]: 10.181818 10.181818  9.019608  9.019608  7.680851  7.680851  4.422222  4.422222 12.800000 12.800000  3.750000  3.750000  4.886364  4.886364  4.931818  4.931818 
dram[4]: 10.181818 10.181818  9.530612  9.019608  7.680851  7.375000  4.422222  4.422222 12.800000 12.800000  3.611111  3.611111  4.886364  5.119048  5.069767  5.069767 
dram[5]: 10.090909 10.571428  9.530612  9.019608  8.022223  8.022223  4.422222  4.422222 12.000000 12.000000  3.611111  3.611111  5.142857  5.142857  5.069767  4.954545 
dram[6]:  9.652174  9.652174  9.530612  9.530612  7.844444  8.022223  4.422222  4.422222 12.000000 12.000000  3.611111  3.611111  5.142857  5.142857  4.954545  4.954545 
dram[7]:  9.958333  9.560000  9.530612  9.530612  7.844444  8.022223  4.234043  4.400000 12.000000 12.000000  3.592592  3.592592  5.142857  5.142857  4.760870  4.954545 
dram[8]:  9.560000  9.958333  8.980769  8.363636  6.980000  7.367347  4.400000  4.400000 12.000000 12.000000  3.482143  3.482143  4.695652  4.695652  4.844444  4.844444 
dram[9]:  9.958333  9.958333  8.679245  9.156863  6.920000  7.080000  4.400000  4.212766 12.000000 12.000000  3.611111  3.611111  4.695652  4.695652  4.954545  4.909091 
dram[10]:  9.560000  9.958333  8.679245  8.811320  6.807693  6.921568  4.422222  4.212766 11.294118 12.000000  3.611111  3.611111  4.695652  4.695652  5.046512  4.909091 
average row locality = 45556/7187 = 6.338667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       177       176       176       176       170       170       160       160       160       160       162       162       176       176       175       175 
dram[1]:       176       176       176       176       170       170       160       160       160       160       163       163       176       176       175       175 
dram[2]:       176       176       176       176       170       169       160       160       160       160       163       163       176       176       176       176 
dram[3]:       176       176       176       176       169       169       160       160       160       160       163       163       176       176       176       176 
dram[4]:       176       176       176       176       169       169       160       160       160       160       163       163       176       176       177       177 
dram[5]:       175       175       176       176       169       169       160       160       160       160       163       163       176       176       177       177 
dram[6]:       175       175       176       176       169       169       160       160       160       160       163       163       176       176       177       177 
dram[7]:       176       176       176       176       169       169       160       160       160       160       162       162       176       176       177       176 
dram[8]:       176       176       176       176       169       169       160       160       160       160       163       163       176       176       176       176 
dram[9]:       176       176       176       176       169       169       160       160       160       160       163       163       176       176       176       175 
dram[10]:       176       176       176       176       169       169       160       160       160       160       163       163       176       176       176       175 
total reads: 29831
bank skew: 177/160 = 1.11
chip skew: 2714/2711 = 1.00
number of total write accesses:
dram[0]:        48        48       276       290       208       206        39        39        32        32        32        32        40        40        40        40 
dram[1]:        48        48       277       291       208       193        39        39        32        32        32        32        40        40        40        40 
dram[2]:        48        48       284       291       200       184        39        39        32        32        32        32        40        39        41        41 
dram[3]:        48        48       284       284       192       192        39        39        32        32        32        32        39        39        41        41 
dram[4]:        48        48       291       284       192       185        39        39        32        32        32        32        39        39        41        41 
dram[5]:        47        47       291       284       192       192        39        39        32        32        32        32        40        40        41        41 
dram[6]:        47        47       291       291       184       192        39        39        32        32        32        32        40        40        41        41 
dram[7]:        63        63       291       291       184       192        39        38        32        32        32        32        40        40        42        42 
dram[8]:        63        63       291       284       180       192        38        38        32        32        32        32        40        40        42        42 
dram[9]:        63        63       284       291       177       185        38        38        32        32        32        32        40        40        42        41 
dram[10]:        63        63       284       291       185       184        39        38        32        32        32        32        40        40        41        41 
total reads: 15725
bank skew: 291/32 = 9.09
chip skew: 1453/1414 = 1.03
average mf latency per bank:
dram[0]:     173003    174449    122852    119828    118483    117933    191716    191703    206417    206080    192384    192587    191942    193038    192278    191632
dram[1]:     176306    175565    123675    117562    117291    120991    192318    193659    207153    207627    193493    193663    192504    191888    191242    190754
dram[2]:     173926    174700    118561    116695    119695    123750    192588    192124    208085    207094    194550    193636    192240    192622    188998    188892
dram[3]:     176112    176263    118944    117212    122257    123437    193113    192163    206283    205728    192022    192647    193277    194383    190557    190228
dram[4]:     175953    173541    114996    115238    123452    124638    194326    195042    207355    207326    193081    193538    196704    195090    190393    190353
dram[5]:     175423    175170    114299    116288    129014    129379    196541    195253    206642    206466    192559    191689    193586    192297    187418    187541
dram[6]:     173865    173239    114889    113751    128462    123445    196658    196142    205936    206696    192447    192674    194727    195577    190036    190114
dram[7]:     169544    168334    117908    115922    126594    123886    196893    198513    208230    207076    192474    192503    193963    191875    187459    187593
dram[8]:     168445    169990    114086    114011    130662    124868    198320    197162    205973    204891    193683    193119    192403    192288    186971    187838
dram[9]:     171618    170342    118192    115966    130889    126689    196120    195042    203732    204586    193084    193980    192683    192574    187003    188862
dram[10]:     171610    170576    117221    114571    127181    129042    196118    195700    205853    206212    194116    193586    192929    192947    221238    188945
maximum mf latency per bank:
dram[0]:     177077    177085    158867    158881    174493    174514    177086    177098    179702    179732    169276    169289    179699    179705    177094    177100
dram[1]:     179701    179710    158855    158881    177091    177100    177097    177098    177094    177097    171870    171877    171880    171883    179695    179704
dram[2]:     179720    179729    158833    158850    177072    177082    177098    177098    179691    179712    169281    169285    179695    179728    177090    177109
dram[3]:     179719    179729    158859    158882    174500    174505    177087    177100    177111    177124    177086    177108    174444    171892    177097    177099
dram[4]:     179716    179727    158853    158861    174501    174506    179699    179704    177091    177107    179676    179697    171873    171890    179675    179672
dram[5]:     179685    158894    158859    158865    174491    174493    177097    177099    177086    177092    169285    169281    174467    174471    177086    177097
dram[6]:     158876    158884    158818    158832    177095    177100    179699    179714    177093    177106    179693    179698    171889    171888    179687    179692
dram[7]:     158853    158862    158853    158877    177067    177080    177090    177099    179694    179724    169276    169286    179697    179699    177099    177104
dram[8]:     158858    158867    158857    158859    174499    174501    177107    177097    179700    179696    171882    171885    179688    179680    177093    177100
dram[9]:     158857    158849    158860    158891    174497    174499    179669    177100    177099    177100    179696    179672    171880    171881    179691    179701
dram[10]:     158855    158878    158858    158866    174513    174498    179694    179724    177086    177098    171881    171884    171895    171878    177091    177096
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4536619 n_nop=4521115 n_act=672 n_pre=656 n_req=4153 n_rd=10844 n_write=3332 bw_util=0.00625
n_activity=48207 dram_eff=0.5881
bk0: 708a 4533403i bk1: 704a 4532173i bk2: 704a 4532409i bk3: 704a 4531342i bk4: 680a 4532497i bk5: 680a 4531241i bk6: 640a 4533356i bk7: 640a 4532405i bk8: 640a 4534123i bk9: 640a 4533111i bk10: 648a 4533700i bk11: 648a 4532816i bk12: 704a 4533261i bk13: 704a 4532223i bk14: 700a 4533265i bk15: 700a 4532198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0151926
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4536619 n_nop=4521125 n_act=669 n_pre=653 n_req=4143 n_rd=10848 n_write=3324 bw_util=0.006248
n_activity=48026 dram_eff=0.5902
bk0: 704a 4533401i bk1: 704a 4532220i bk2: 704a 4532450i bk3: 704a 4531265i bk4: 680a 4532478i bk5: 680a 4531167i bk6: 640a 4533363i bk7: 640a 4532392i bk8: 640a 4534119i bk9: 640a 4533155i bk10: 652a 4533844i bk11: 652a 4532857i bk12: 704a 4533254i bk13: 704a 4532239i bk14: 700a 4533174i bk15: 700a 4532148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.015165
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4536619 n_nop=4521171 n_act=650 n_pre=634 n_req=4135 n_rd=10852 n_write=3312 bw_util=0.006244
n_activity=48040 dram_eff=0.5897
bk0: 704a 4533401i bk1: 704a 4532146i bk2: 704a 4532422i bk3: 704a 4531373i bk4: 680a 4532572i bk5: 676a 4531438i bk6: 640a 4533304i bk7: 640a 4532348i bk8: 640a 4534144i bk9: 640a 4533177i bk10: 652a 4533762i bk11: 652a 4532868i bk12: 704a 4533286i bk13: 704a 4532451i bk14: 704a 4533220i bk15: 704a 4532178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.014662
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4536619 n_nop=4521203 n_act=640 n_pre=624 n_req=4126 n_rd=10848 n_write=3304 bw_util=0.006239
n_activity=47920 dram_eff=0.5907
bk0: 704a 4533313i bk1: 704a 4532197i bk2: 704a 4532572i bk3: 704a 4531345i bk4: 676a 4532605i bk5: 676a 4531501i bk6: 640a 4533441i bk7: 640a 4532453i bk8: 640a 4534148i bk9: 640a 4533165i bk10: 652a 4533746i bk11: 652a 4532819i bk12: 704a 4533441i bk13: 704a 4532325i bk14: 704a 4533237i bk15: 704a 4532203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0145516
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4536619 n_nop=4521197 n_act=639 n_pre=623 n_req=4128 n_rd=10856 n_write=3304 bw_util=0.006243
n_activity=47816 dram_eff=0.5923
bk0: 704a 4533371i bk1: 704a 4532103i bk2: 704a 4532628i bk3: 704a 4531305i bk4: 676a 4532491i bk5: 676a 4531425i bk6: 640a 4533420i bk7: 640a 4532491i bk8: 640a 4534219i bk9: 640a 4533154i bk10: 652a 4533654i bk11: 652a 4532848i bk12: 704a 4533472i bk13: 704a 4532414i bk14: 708a 4533253i bk15: 708a 4532171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0144096
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4536619 n_nop=4521211 n_act=634 n_pre=618 n_req=4133 n_rd=10848 n_write=3308 bw_util=0.006241
n_activity=47922 dram_eff=0.5908
bk0: 700a 4533388i bk1: 700a 4532342i bk2: 704a 4532595i bk3: 704a 4531245i bk4: 676a 4532634i bk5: 676a 4531402i bk6: 640a 4533406i bk7: 640a 4532430i bk8: 640a 4534172i bk9: 640a 4533130i bk10: 652a 4533722i bk11: 652a 4532791i bk12: 704a 4533476i bk13: 704a 4532336i bk14: 708a 4533336i bk15: 708a 4532191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0148117
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4536619 n_nop=4521211 n_act=636 n_pre=620 n_req=4132 n_rd=10848 n_write=3304 bw_util=0.006239
n_activity=47987 dram_eff=0.5898
bk0: 700a 4533494i bk1: 700a 4532183i bk2: 704a 4532593i bk3: 704a 4531268i bk4: 676a 4532684i bk5: 676a 4531478i bk6: 640a 4533489i bk7: 640a 4532429i bk8: 640a 4534022i bk9: 640a 4533096i bk10: 652a 4533735i bk11: 652a 4532888i bk12: 704a 4533406i bk13: 704a 4532352i bk14: 708a 4533184i bk15: 708a 4532160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.014804
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4536619 n_nop=4521165 n_act=643 n_pre=627 n_req=4164 n_rd=10844 n_write=3340 bw_util=0.006253
n_activity=48154 dram_eff=0.5891
bk0: 704a 4533321i bk1: 704a 4532044i bk2: 704a 4532541i bk3: 704a 4531255i bk4: 676a 4532646i bk5: 676a 4531452i bk6: 640a 4533303i bk7: 640a 4532411i bk8: 640a 4534127i bk9: 640a 4533155i bk10: 648a 4533723i bk11: 648a 4532810i bk12: 704a 4533405i bk13: 704a 4532373i bk14: 708a 4533133i bk15: 704a 4532140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0160509
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4536619 n_nop=4521111 n_act=671 n_pre=655 n_req=4153 n_rd=10848 n_write=3334 bw_util=0.006252
n_activity=48484 dram_eff=0.585
bk0: 704a 4533362i bk1: 704a 4532148i bk2: 704a 4532489i bk3: 704a 4531159i bk4: 676a 4532515i bk5: 676a 4531394i bk6: 640a 4533382i bk7: 640a 4532365i bk8: 640a 4534091i bk9: 640a 4533147i bk10: 652a 4533604i bk11: 652a 4532732i bk12: 704a 4533237i bk13: 704a 4532260i bk14: 704a 4533126i bk15: 704a 4532093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0140184
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4536619 n_nop=4521143 n_act=664 n_pre=648 n_req=4141 n_rd=10844 n_write=3320 bw_util=0.006244
n_activity=48413 dram_eff=0.5851
bk0: 704a 4533308i bk1: 704a 4532104i bk2: 704a 4532427i bk3: 704a 4531256i bk4: 676a 4532544i bk5: 676a 4531402i bk6: 640a 4533356i bk7: 640a 4532355i bk8: 640a 4534172i bk9: 640a 4533151i bk10: 652a 4533615i bk11: 652a 4532778i bk12: 704a 4533263i bk13: 704a 4532232i bk14: 704a 4533209i bk15: 700a 4532187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0148295
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4536619 n_nop=4521124 n_act=670 n_pre=654 n_req=4148 n_rd=10844 n_write=3327 bw_util=0.006247
n_activity=48566 dram_eff=0.5836
bk0: 704a 4533301i bk1: 704a 4532159i bk2: 704a 4532451i bk3: 704a 4531196i bk4: 676a 4532388i bk5: 676a 4531408i bk6: 640a 4533414i bk7: 640a 4532359i bk8: 640a 4534136i bk9: 640a 4533107i bk10: 652a 4533652i bk11: 652a 4532757i bk12: 704a 4533274i bk13: 704a 4532283i bk14: 704a 4533327i bk15: 700a 4532150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0147467

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7446, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1902, Reservation_fails = 0
L2_cache_bank[1]: Access = 7415, Miss = 1355, Miss_rate = 0.183, Pending_hits = 1912, Reservation_fails = 0
L2_cache_bank[2]: Access = 7468, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1923, Reservation_fails = 0
L2_cache_bank[3]: Access = 7471, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1917, Reservation_fails = 0
L2_cache_bank[4]: Access = 7465, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1887, Reservation_fails = 0
L2_cache_bank[5]: Access = 7457, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1923, Reservation_fails = 0
L2_cache_bank[6]: Access = 7457, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1921, Reservation_fails = 0
L2_cache_bank[7]: Access = 7459, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1935, Reservation_fails = 0
L2_cache_bank[8]: Access = 7484, Miss = 1357, Miss_rate = 0.181, Pending_hits = 1952, Reservation_fails = 0
L2_cache_bank[9]: Access = 7484, Miss = 1357, Miss_rate = 0.181, Pending_hits = 1952, Reservation_fails = 0
L2_cache_bank[10]: Access = 7481, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1961, Reservation_fails = 0
L2_cache_bank[11]: Access = 7479, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1934, Reservation_fails = 0
L2_cache_bank[12]: Access = 7479, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1932, Reservation_fails = 0
L2_cache_bank[13]: Access = 7476, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1934, Reservation_fails = 0
L2_cache_bank[14]: Access = 7469, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1950, Reservation_fails = 0
L2_cache_bank[15]: Access = 7442, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1930, Reservation_fails = 0
L2_cache_bank[16]: Access = 7448, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1918, Reservation_fails = 0
L2_cache_bank[17]: Access = 7419, Miss = 1356, Miss_rate = 0.183, Pending_hits = 1911, Reservation_fails = 0
L2_cache_bank[18]: Access = 7443, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1899, Reservation_fails = 0
L2_cache_bank[19]: Access = 7418, Miss = 1355, Miss_rate = 0.183, Pending_hits = 1911, Reservation_fails = 0
L2_cache_bank[20]: Access = 25422, Miss = 1356, Miss_rate = 0.053, Pending_hits = 2033, Reservation_fails = 0
L2_cache_bank[21]: Access = 7420, Miss = 1355, Miss_rate = 0.183, Pending_hits = 1910, Reservation_fails = 0
L2_total_cache_accesses = 182002
L2_total_cache_misses = 29831
L2_total_cache_miss_rate = 0.1639
L2_total_cache_pending_hits = 42447
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 54205
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8234
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 157
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118691
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=490326
icnt_total_pkts_simt_to_mem=339507
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 38.5934
	minimum = 6
	maximum = 5448
Network latency average = 24.8626
	minimum = 6
	maximum = 3014
Slowest packet = 110131
Flit latency average = 17.2646
	minimum = 6
	maximum = 3014
Slowest flit = 231345
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00162437
	minimum = 0.00143871 (at node 9)
	maximum = 0.00732342 (at node 48)
Accepted packet rate average = 0.00162437
	minimum = 0.00143871 (at node 9)
	maximum = 0.00732342 (at node 48)
Injected flit rate average = 0.00382473
	minimum = 0.00255189 (at node 9)
	maximum = 0.0328126 (at node 48)
Accepted flit rate average= 0.00382473
	minimum = 0.00301177 (at node 45)
	maximum = 0.00876149 (at node 48)
Injected packet length average = 2.35459
Accepted packet length average = 2.35459
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.4997 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2794.5 (2 samples)
Network latency average = 19.3214 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1577.5 (2 samples)
Flit latency average = 16.0243 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1575.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00143693 (2 samples)
	minimum = 0.00124817 (2 samples)
	maximum = 0.00437707 (2 samples)
Accepted packet rate average = 0.00143693 (2 samples)
	minimum = 0.00124817 (2 samples)
	maximum = 0.00437707 (2 samples)
Injected flit rate average = 0.00322794 (2 samples)
	minimum = 0.00237065 (2 samples)
	maximum = 0.0179594 (2 samples)
Accepted flit rate average = 0.00322794 (2 samples)
	minimum = 0.00263824 (2 samples)
	maximum = 0.00585395 (2 samples)
Injected packet size average = 2.24642 (2 samples)
Accepted packet size average = 2.24642 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 25 min, 36 sec (8736 sec)
gpgpu_simulation_rate = 5315 (inst/sec)
gpgpu_simulation_rate = 332 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 6475 Tlb_hit: 3957 Tlb_miss: 2518 Tlb_hit_rate: 0.611120
Shader1: Tlb_access: 6452 Tlb_hit: 3973 Tlb_miss: 2479 Tlb_hit_rate: 0.615778
Shader2: Tlb_access: 6520 Tlb_hit: 3959 Tlb_miss: 2561 Tlb_hit_rate: 0.607209
Shader3: Tlb_access: 6499 Tlb_hit: 3934 Tlb_miss: 2565 Tlb_hit_rate: 0.605324
Shader4: Tlb_access: 6507 Tlb_hit: 3921 Tlb_miss: 2586 Tlb_hit_rate: 0.602582
Shader5: Tlb_access: 6493 Tlb_hit: 3900 Tlb_miss: 2593 Tlb_hit_rate: 0.600647
Shader6: Tlb_access: 6528 Tlb_hit: 3927 Tlb_miss: 2601 Tlb_hit_rate: 0.601562
Shader7: Tlb_access: 6400 Tlb_hit: 3925 Tlb_miss: 2475 Tlb_hit_rate: 0.613281
Shader8: Tlb_access: 6420 Tlb_hit: 3920 Tlb_miss: 2500 Tlb_hit_rate: 0.610592
Shader9: Tlb_access: 6494 Tlb_hit: 3987 Tlb_miss: 2507 Tlb_hit_rate: 0.613951
Shader10: Tlb_access: 6523 Tlb_hit: 3960 Tlb_miss: 2563 Tlb_hit_rate: 0.607083
Shader11: Tlb_access: 6443 Tlb_hit: 3942 Tlb_miss: 2501 Tlb_hit_rate: 0.611827
Shader12: Tlb_access: 6472 Tlb_hit: 3956 Tlb_miss: 2516 Tlb_hit_rate: 0.611248
Shader13: Tlb_access: 6509 Tlb_hit: 3990 Tlb_miss: 2519 Tlb_hit_rate: 0.612997
Shader14: Tlb_access: 6427 Tlb_hit: 3961 Tlb_miss: 2466 Tlb_hit_rate: 0.616306
Shader15: Tlb_access: 6461 Tlb_hit: 3976 Tlb_miss: 2485 Tlb_hit_rate: 0.615385
Shader16: Tlb_access: 6583 Tlb_hit: 4036 Tlb_miss: 2547 Tlb_hit_rate: 0.613094
Shader17: Tlb_access: 6621 Tlb_hit: 4033 Tlb_miss: 2588 Tlb_hit_rate: 0.609123
Shader18: Tlb_access: 6679 Tlb_hit: 4052 Tlb_miss: 2627 Tlb_hit_rate: 0.606678
Shader19: Tlb_access: 6442 Tlb_hit: 3918 Tlb_miss: 2524 Tlb_hit_rate: 0.608196
Shader20: Tlb_access: 6429 Tlb_hit: 3925 Tlb_miss: 2504 Tlb_hit_rate: 0.610515
Shader21: Tlb_access: 6560 Tlb_hit: 4065 Tlb_miss: 2495 Tlb_hit_rate: 0.619665
Shader22: Tlb_access: 6474 Tlb_hit: 3940 Tlb_miss: 2534 Tlb_hit_rate: 0.608588
Shader23: Tlb_access: 6450 Tlb_hit: 3963 Tlb_miss: 2487 Tlb_hit_rate: 0.614419
Shader24: Tlb_access: 6466 Tlb_hit: 3939 Tlb_miss: 2527 Tlb_hit_rate: 0.609187
Shader25: Tlb_access: 6447 Tlb_hit: 3914 Tlb_miss: 2533 Tlb_hit_rate: 0.607104
Shader26: Tlb_access: 6524 Tlb_hit: 3954 Tlb_miss: 2570 Tlb_hit_rate: 0.606070
Shader27: Tlb_access: 6395 Tlb_hit: 3926 Tlb_miss: 2469 Tlb_hit_rate: 0.613917
Tlb_tot_access: 181693 Tlb_tot_hit: 110853, Tlb_tot_miss: 70840, Tlb_tot_hit_rate: 0.610112
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 188 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader1: Tlb_validate: 178 Tlb_invalidate: 19 Tlb_evict: 0 Tlb_page_evict: 19
Shader2: Tlb_validate: 188 Tlb_invalidate: 19 Tlb_evict: 0 Tlb_page_evict: 19
Shader3: Tlb_validate: 189 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader4: Tlb_validate: 187 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader5: Tlb_validate: 183 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader6: Tlb_validate: 188 Tlb_invalidate: 19 Tlb_evict: 0 Tlb_page_evict: 19
Shader7: Tlb_validate: 177 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader8: Tlb_validate: 178 Tlb_invalidate: 19 Tlb_evict: 0 Tlb_page_evict: 19
Shader9: Tlb_validate: 187 Tlb_invalidate: 19 Tlb_evict: 0 Tlb_page_evict: 19
Shader10: Tlb_validate: 174 Tlb_invalidate: 19 Tlb_evict: 0 Tlb_page_evict: 19
Shader11: Tlb_validate: 176 Tlb_invalidate: 19 Tlb_evict: 0 Tlb_page_evict: 19
Shader12: Tlb_validate: 181 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader13: Tlb_validate: 192 Tlb_invalidate: 19 Tlb_evict: 0 Tlb_page_evict: 19
Shader14: Tlb_validate: 183 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader15: Tlb_validate: 183 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader16: Tlb_validate: 185 Tlb_invalidate: 19 Tlb_evict: 0 Tlb_page_evict: 19
Shader17: Tlb_validate: 185 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader18: Tlb_validate: 185 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader19: Tlb_validate: 182 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader20: Tlb_validate: 178 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader21: Tlb_validate: 186 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader22: Tlb_validate: 179 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader23: Tlb_validate: 174 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader24: Tlb_validate: 165 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader25: Tlb_validate: 172 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader26: Tlb_validate: 182 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader27: Tlb_validate: 176 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Tlb_tot_valiate: 5081 Tlb_invalidate: 505, Tlb_tot_evict: 0, Tlb_tot_evict page: 505
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Page: 787346 Treshed: 1 | Total 1
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 1
========================================Page fault statistics==============================
Shader0: Page_table_access:2518 Page_hit: 24 Page_miss: 2494 Page_hit_rate: 0.009531
Shader1: Page_table_access:2479 Page_hit: 16 Page_miss: 2463 Page_hit_rate: 0.006454
Shader2: Page_table_access:2561 Page_hit: 44 Page_miss: 2517 Page_hit_rate: 0.017181
Shader3: Page_table_access:2565 Page_hit: 24 Page_miss: 2541 Page_hit_rate: 0.009357
Shader4: Page_table_access:2586 Page_hit: 33 Page_miss: 2553 Page_hit_rate: 0.012761
Shader5: Page_table_access:2593 Page_hit: 76 Page_miss: 2517 Page_hit_rate: 0.029310
Shader6: Page_table_access:2601 Page_hit: 42 Page_miss: 2559 Page_hit_rate: 0.016148
Shader7: Page_table_access:2475 Page_hit: 39 Page_miss: 2436 Page_hit_rate: 0.015758
Shader8: Page_table_access:2500 Page_hit: 40 Page_miss: 2460 Page_hit_rate: 0.016000
Shader9: Page_table_access:2507 Page_hit: 18 Page_miss: 2489 Page_hit_rate: 0.007180
Shader10: Page_table_access:2563 Page_hit: 43 Page_miss: 2520 Page_hit_rate: 0.016777
Shader11: Page_table_access:2501 Page_hit: 24 Page_miss: 2477 Page_hit_rate: 0.009596
Shader12: Page_table_access:2516 Page_hit: 25 Page_miss: 2491 Page_hit_rate: 0.009936
Shader13: Page_table_access:2519 Page_hit: 32 Page_miss: 2487 Page_hit_rate: 0.012703
Shader14: Page_table_access:2466 Page_hit: 17 Page_miss: 2449 Page_hit_rate: 0.006894
Shader15: Page_table_access:2485 Page_hit: 40 Page_miss: 2445 Page_hit_rate: 0.016097
Shader16: Page_table_access:2547 Page_hit: 25 Page_miss: 2522 Page_hit_rate: 0.009815
Shader17: Page_table_access:2588 Page_hit: 33 Page_miss: 2555 Page_hit_rate: 0.012751
Shader18: Page_table_access:2627 Page_hit: 50 Page_miss: 2577 Page_hit_rate: 0.019033
Shader19: Page_table_access:2524 Page_hit: 26 Page_miss: 2498 Page_hit_rate: 0.010301
Shader20: Page_table_access:2504 Page_hit: 39 Page_miss: 2465 Page_hit_rate: 0.015575
Shader21: Page_table_access:2495 Page_hit: 11 Page_miss: 2484 Page_hit_rate: 0.004409
Shader22: Page_table_access:2534 Page_hit: 47 Page_miss: 2487 Page_hit_rate: 0.018548
Shader23: Page_table_access:2487 Page_hit: 16 Page_miss: 2471 Page_hit_rate: 0.006433
Shader24: Page_table_access:2527 Page_hit: 17 Page_miss: 2510 Page_hit_rate: 0.006727
Shader25: Page_table_access:2533 Page_hit: 38 Page_miss: 2495 Page_hit_rate: 0.015002
Shader26: Page_table_access:2570 Page_hit: 42 Page_miss: 2528 Page_hit_rate: 0.016342
Shader27: Page_table_access:2469 Page_hit: 36 Page_miss: 2433 Page_hit_rate: 0.014581
Page_talbe_tot_access: 70840 Page_tot_hit: 917, Page_tot_miss 69923, Page_tot_hit_rate: 0.012945 Page_tot_fault: 934 Page_tot_pending: 68989
Total_memory_access_page_fault: 934, Average_latency: 1598770.250000
========================================Page threshing statistics==============================
Page_validate: 934 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.134332
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  1098641 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(591.823792)
F:   223063----T:   225668 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225668----T:   228273 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   228273----T:   230878 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   230878----T:   233483 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   233483----T:   236088 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   236088----T:   238693 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238693----T:   241298 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   241298----T:   243903 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   243903----T:   246508 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246508----T:   249113 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249113----T:   251718 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   251718----T:   254323 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   254323----T:   256928 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   256928----T:   259533 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   259533----T:   262138 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   262138----T:   264743 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   264743----T:   267348 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   267348----T:   269953 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269953----T:   272558 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   272558----T:   275163 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275163----T:   277768 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   277768----T:   280373 	 St: c0022000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   280373----T:   282978 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   282978----T:   285583 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   285583----T:   288188 	 St: c0029000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   288188----T:   290793 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   290793----T:   293398 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   293398----T:   296003 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   296003----T:   298608 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   298608----T:   301213 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   301213----T:   303818 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   303818----T:   306423 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   306423----T:   309028 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   309028----T:   311633 	 St: c002e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   311633----T:   314238 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   314238----T:   316843 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   316843----T:   319448 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   319448----T:   322053 	 St: c0032000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   322053----T:   324658 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   324658----T:   327263 	 St: c0038000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   327263----T:   329868 	 St: c0039000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   329868----T:   332473 	 St: c003a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   332473----T:   335078 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   335078----T:   337683 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   337683----T:   340288 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   340288----T:   342893 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   342893----T:   345498 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   345498----T:   348103 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   348103----T:   350708 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   350708----T:   353313 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   353313----T:   355918 	 St: c003c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   355918----T:   358523 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   358523----T:   361128 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   361128----T:   363733 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   363733----T:   366338 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   366338----T:   368943 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   368943----T:   371548 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   371548----T:   374153 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   374153----T:   376758 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   376758----T:   379363 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   379363----T:   381968 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381968----T:   384573 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   384573----T:   387178 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   387178----T:   389783 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   389783----T:   392388 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   392388----T:   394993 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   394993----T:   397598 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   397598----T:   400203 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   400203----T:   402808 	 St: c0395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   402808----T:   405413 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   405413----T:   408018 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   408018----T:   410623 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   410623----T:   413228 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   413228----T:   415833 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   415833----T:   418438 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   418438----T:   421043 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   421043----T:   423648 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   423648----T:   426253 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   426253----T:   428858 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   428858----T:   431463 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   431463----T:   434068 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   434068----T:   436673 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   436673----T:   439278 	 St: c005e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   439278----T:   441883 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   441883----T:   444488 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   444488----T:   447093 	 St: c005a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   447093----T:   449698 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   449698----T:   452303 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   452303----T:   454908 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   454908----T:   457513 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   457513----T:   460118 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   460118----T:   462723 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   462723----T:   465328 	 St: c0064000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   465328----T:   467933 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   467933----T:   470538 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   470538----T:   473143 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   473143----T:   475748 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   475748----T:   478353 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   478353----T:   480958 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   480958----T:   483563 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   483563----T:   486168 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   486168----T:   488773 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   488773----T:   491378 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   491378----T:   493983 	 St: c006a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   493983----T:   496588 	 St: c006c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   496588----T:   499193 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   499193----T:   501798 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   501798----T:   504403 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   504403----T:   507008 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   507008----T:   509613 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   509613----T:   512218 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   512218----T:   514823 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   514823----T:   517428 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   517428----T:   520033 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   520033----T:   522638 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   522638----T:   525243 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   525243----T:   527848 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   527848----T:   530453 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   530453----T:   533058 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   533058----T:   535663 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   535663----T:   538268 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   538268----T:   540873 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   540873----T:   543478 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   543478----T:   546083 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   546083----T:   548688 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   548688----T:   551293 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   551293----T:   553898 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   553898----T:   556503 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   556503----T:   559108 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   559108----T:   561713 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   561713----T:   564318 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   564318----T:   566923 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   566923----T:   569528 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   569528----T:   572133 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   572133----T:   574738 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   574738----T:   577343 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   577343----T:   579948 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   579948----T:   582553 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   582553----T:   585158 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   585158----T:   587763 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   587763----T:   590368 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   590368----T:   592973 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   592973----T:   595578 	 St: c0397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   595578----T:   598183 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   598183----T:   600788 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   600788----T:   603393 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   603393----T:   605998 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   605998----T:   608603 	 St: c0398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   608603----T:   611208 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   611208----T:   613813 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   613813----T:   616418 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   616418----T:   619023 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   619023----T:   621628 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   621628----T:   624233 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   624233----T:   626838 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   626838----T:   629443 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   629443----T:   632048 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   632048----T:   634653 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   634653----T:   637258 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   637258----T:   639863 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   639863----T:   642468 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   642468----T:   645073 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   645073----T:   647678 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   647678----T:   650283 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   650283----T:   652888 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   652888----T:   655493 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   655493----T:   658098 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   658098----T:   660703 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   660703----T:   663308 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   663308----T:   665913 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   665913----T:   668518 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   668518----T:   671123 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   671123----T:   673728 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   673728----T:   676333 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   676333----T:   678938 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   678938----T:   681543 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   681543----T:   684148 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   684148----T:   686753 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   686753----T:   689358 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   689358----T:   691963 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   691963----T:   694568 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   694568----T:   697173 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   697173----T:   699778 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   699778----T:   702383 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   702383----T:   704988 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   704988----T:   707593 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   707593----T:   710198 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   710198----T:   712803 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   712803----T:   715408 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   715408----T:   718013 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   718013----T:   720618 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   720618----T:   723223 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   723223----T:   725828 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   725828----T:   728433 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   728433----T:   731038 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   731038----T:   733643 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   733643----T:   736248 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   736248----T:   738853 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   738853----T:   741458 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   741458----T:   744063 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   744063----T:   746668 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   746668----T:   749273 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   749273----T:   751878 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   751878----T:   754483 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   754483----T:   757088 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   757088----T:   759693 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   759693----T:   762298 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   762298----T:   764903 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   764903----T:   767508 	 St: c00cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   767508----T:   770113 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   770113----T:   772718 	 St: c00d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   772718----T:   775323 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   775323----T:   777928 	 St: c00cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   777928----T:   780533 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   780533----T:   783138 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   783138----T:   785743 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   785743----T:   788348 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   788348----T:   790953 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   790953----T:   793558 	 St: c039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   793558----T:   796163 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   796163----T:   798768 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   798768----T:   801373 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   801373----T:   803978 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   803978----T:   806583 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   806583----T:   809188 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   809188----T:   811793 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   811793----T:   814398 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   814398----T:   817003 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   817003----T:   819608 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   819608----T:   822213 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   822213----T:   824818 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   824818----T:   827423 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   827423----T:   830028 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   830028----T:   832633 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   832633----T:   835238 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   835238----T:   837843 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   837843----T:   840448 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   840448----T:   843053 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   843053----T:   845658 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   845658----T:   848263 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   848263----T:   850868 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   850868----T:   853473 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   853473----T:   856078 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   856078----T:   858683 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   858683----T:   861288 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   861288----T:   863893 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   863893----T:   866498 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   866498----T:   869103 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   869103----T:   871708 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   871708----T:   874313 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   874313----T:   876918 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   876918----T:   879523 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   879523----T:   882128 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   882128----T:   884733 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   884733----T:   887338 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   887338----T:   889943 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   889943----T:   892548 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   892548----T:   895153 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   895153----T:   897758 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897758----T:   900363 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   900363----T:   902968 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   902968----T:   905573 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   905573----T:   908178 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   908178----T:   910783 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   910783----T:   913388 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   913388----T:   915993 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   915993----T:   918598 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   918598----T:   921203 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   921203----T:   923808 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   923808----T:   926413 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   926413----T:   929018 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   929018----T:   931623 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   931623----T:   934228 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   934228----T:   936833 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   936833----T:   939438 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   939438----T:   942043 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   942043----T:   944648 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   944648----T:   947253 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   947253----T:   949858 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   949858----T:   952463 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   952463----T:   955068 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   955068----T:   957673 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   957673----T:   960278 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   960278----T:   962883 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   962883----T:   965488 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   965488----T:   968093 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   968093----T:   970698 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   970698----T:   973303 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   973303----T:   975908 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   975908----T:   978513 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   978513----T:   981118 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   981118----T:   983723 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   983723----T:   986328 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   986328----T:   988933 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   988933----T:   991538 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   991538----T:   994143 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   994143----T:   996748 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   996748----T:   999353 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   999353----T:  1001958 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1001958----T:  1004563 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1004563----T:  1007168 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1007168----T:  1009773 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1009773----T:  1012378 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1012378----T:  1014983 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1014983----T:  1017588 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1017588----T:  1020193 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1020193----T:  1022798 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1022798----T:  1025403 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1025403----T:  1028008 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1028008----T:  1030613 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1030613----T:  1033218 	 St: c0135000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1033218----T:  1035823 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1035823----T:  1038428 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1038428----T:  1041033 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1041033----T:  1043638 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1043638----T:  1046243 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1046243----T:  1048848 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1048848----T:  1051453 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1051453----T:  1054058 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1054058----T:  1056663 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1056663----T:  1059268 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1059268----T:  1061873 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1061873----T:  1064478 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1064478----T:  1067083 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1067083----T:  1069688 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1069688----T:  1072293 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1072293----T:  1074898 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1074898----T:  1077503 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1077503----T:  1080108 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1080108----T:  1082713 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1082713----T:  1085318 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1085318----T:  1087923 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1087923----T:  1090528 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1090528----T:  1093133 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1093133----T:  1095738 	 St: c03a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1095738----T:  1098343 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1098641----T:  1101246 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1098641----T:  1106881 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1109486----T:  1112091 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1109486----T:  1112286 	 St: 0 Sz: 8192 	 Sm: 0 	 T: device_sync(1.890614)
F:  1337041----T:  2903727 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1057.856812)
F:  1344916----T:  1347521 	 St: c026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1347521----T:  1350126 	 St: c0273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1350126----T:  1352731 	 St: c0274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1352731----T:  1355336 	 St: c027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1355336----T:  1357941 	 St: c0282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1357941----T:  1360546 	 St: c028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1360546----T:  1363151 	 St: c0283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1363151----T:  1365756 	 St: c0291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1365756----T:  1368361 	 St: c0299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1368361----T:  1370966 	 St: c02a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1370966----T:  1373571 	 St: c0292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1373571----T:  1376176 	 St: c026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1376176----T:  1378781 	 St: c0275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1378781----T:  1381386 	 St: c027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1381386----T:  1383991 	 St: c0284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1383991----T:  1386596 	 St: c028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1386596----T:  1389201 	 St: c026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1389201----T:  1391806 	 St: c026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1391806----T:  1394411 	 St: c0293000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1394411----T:  1397016 	 St: c02a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1397016----T:  1399621 	 St: c029a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1399621----T:  1402226 	 St: c0276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1402226----T:  1404831 	 St: c027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1404831----T:  1407436 	 St: c027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1407436----T:  1410041 	 St: c0285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1410041----T:  1412646 	 St: c028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1412646----T:  1415251 	 St: c0294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1415251----T:  1417856 	 St: c029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1417856----T:  1420461 	 St: c02a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1420461----T:  1423066 	 St: c02a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1423066----T:  1425671 	 St: c0267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1425671----T:  1428276 	 St: c0268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1428276----T:  1430881 	 St: c0269000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1430881----T:  1433486 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1433486----T:  1436091 	 St: c0277000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1436091----T:  1438696 	 St: c0271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1438696----T:  1441301 	 St: c026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1441301----T:  1443906 	 St: c0286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1443906----T:  1446511 	 St: c0278000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1446511----T:  1449116 	 St: c0272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1449116----T:  1451721 	 St: c028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1451721----T:  1454326 	 St: c0279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1454326----T:  1456931 	 St: c027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1456931----T:  1459536 	 St: c026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1459536----T:  1462141 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1462141----T:  1464746 	 St: c0287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1464746----T:  1467351 	 St: c027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1467351----T:  1469956 	 St: c029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1469956----T:  1472561 	 St: c0281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1472561----T:  1475166 	 St: c028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1475166----T:  1477771 	 St: c029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1477771----T:  1480376 	 St: c0288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1480376----T:  1482981 	 St: c0295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1482981----T:  1485586 	 St: c0296000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1485586----T:  1488191 	 St: c0289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1488191----T:  1490796 	 St: c028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1490796----T:  1493401 	 St: c0297000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1493401----T:  1496006 	 St: c029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1496006----T:  1498611 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1498611----T:  1501216 	 St: c029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1501216----T:  1503821 	 St: c0298000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1503821----T:  1506426 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1506426----T:  1509031 	 St: c0142000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1509031----T:  1511636 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1511636----T:  1514241 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1514241----T:  1516846 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1516846----T:  1519451 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1519451----T:  1522056 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1522056----T:  1524661 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1524661----T:  1527266 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1527266----T:  1529871 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1529871----T:  1532476 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1532476----T:  1535081 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1535081----T:  1537686 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1537686----T:  1540291 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1540291----T:  1542896 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1542896----T:  1545501 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1545501----T:  1548106 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1548106----T:  1550711 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1550711----T:  1553316 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1553316----T:  1555921 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1555921----T:  1558526 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1558526----T:  1561131 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1561131----T:  1563736 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1563736----T:  1566341 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1566341----T:  1568946 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1568946----T:  1571551 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1571551----T:  1574156 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1574156----T:  1576761 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1576761----T:  1579366 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1579366----T:  1581971 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1581971----T:  1584576 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1584576----T:  1587181 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1587181----T:  1589786 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1589786----T:  1592391 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1592391----T:  1594996 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1594996----T:  1597601 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1597601----T:  1600206 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1600206----T:  1602811 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1602811----T:  1605416 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1605416----T:  1608021 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1608021----T:  1610626 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1610626----T:  1613231 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1613231----T:  1615836 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1615836----T:  1618441 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1618441----T:  1621046 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1621046----T:  1623651 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1623651----T:  1626256 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1626256----T:  1628861 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1628861----T:  1631466 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1631466----T:  1634071 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1634071----T:  1636676 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1636676----T:  1639281 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1639281----T:  1641886 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1641886----T:  1644491 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1644491----T:  1647096 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1647096----T:  1649701 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1649701----T:  1652306 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1652306----T:  1654911 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1654911----T:  1657516 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1657516----T:  1660121 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1660121----T:  1662726 	 St: c02a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1662726----T:  1665331 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1665331----T:  1667936 	 St: c02a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1667936----T:  1670541 	 St: c02a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1670541----T:  1673146 	 St: c02a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1673146----T:  1675751 	 St: c02a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1675751----T:  1678356 	 St: c02a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1678356----T:  1680961 	 St: c02aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1680961----T:  1683566 	 St: c02ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1683566----T:  1686171 	 St: c02ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1686171----T:  1688776 	 St: c02ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1688776----T:  1691381 	 St: c02ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1691381----T:  1693986 	 St: c02af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1693986----T:  1696591 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1696591----T:  1699196 	 St: c02b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1699196----T:  1701801 	 St: c02b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1701801----T:  1704406 	 St: c02b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1704406----T:  1707011 	 St: c02b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1707011----T:  1709616 	 St: c02b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1709616----T:  1712221 	 St: c02b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1712221----T:  1714826 	 St: c02b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1714826----T:  1717431 	 St: c02b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1717431----T:  1720036 	 St: c02b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1720036----T:  1722641 	 St: c02ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1722641----T:  1725246 	 St: c02bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1725246----T:  1727851 	 St: c02bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1727851----T:  1730456 	 St: c02bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1730456----T:  1733061 	 St: c02be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1733061----T:  1735666 	 St: c02bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1735666----T:  1738271 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1738271----T:  1740876 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1740876----T:  1743481 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1743481----T:  1746086 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1746086----T:  1748691 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1748691----T:  1751296 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1751296----T:  1753901 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1753901----T:  1756506 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1756506----T:  1759111 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1759111----T:  1761716 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1761716----T:  1764321 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1764321----T:  1766926 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1766926----T:  1769531 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1769531----T:  1772136 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1772136----T:  1774741 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1774741----T:  1777346 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1777346----T:  1779951 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1779951----T:  1782556 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1782556----T:  1785161 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1785161----T:  1787766 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1787766----T:  1790371 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1790371----T:  1792976 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1792976----T:  1795581 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1795581----T:  1798186 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1798186----T:  1800791 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1800791----T:  1803396 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1803396----T:  1806001 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1806001----T:  1808606 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1808606----T:  1811211 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1811211----T:  1813816 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1813816----T:  1816421 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1816421----T:  1819026 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1819026----T:  1821631 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1821631----T:  1824236 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1824236----T:  1826841 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1826841----T:  1829446 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1829446----T:  1832051 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1832051----T:  1834656 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1834656----T:  1837261 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1837261----T:  1839866 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1839866----T:  1842471 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1842471----T:  1845076 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1845076----T:  1847681 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1847681----T:  1850286 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1850286----T:  1852891 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1852891----T:  1855496 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1855496----T:  1858101 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1858101----T:  1860706 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1860706----T:  1863311 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1863311----T:  1865916 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1865916----T:  1868521 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1868521----T:  1871126 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1871126----T:  1873731 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1873731----T:  1876336 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1876336----T:  1878941 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1878941----T:  1881546 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1881546----T:  1884151 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1884151----T:  1886756 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1886756----T:  1889361 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1889361----T:  1891966 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1891966----T:  1894571 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1894571----T:  1897176 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1897176----T:  1899781 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1899781----T:  1902386 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1902386----T:  1904991 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1904991----T:  1907596 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1907596----T:  1910201 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1910201----T:  1912806 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1912806----T:  1915411 	 St: c019d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1915411----T:  1918016 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1918016----T:  1920621 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1920621----T:  1923226 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1923226----T:  1925831 	 St: c01a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1925831----T:  1928436 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1928436----T:  1931041 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1931041----T:  1933646 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1933646----T:  1936251 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1936251----T:  1938856 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1938856----T:  1941461 	 St: c01a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1941461----T:  1944066 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1944066----T:  1946671 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1946671----T:  1949276 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1949276----T:  1951881 	 St: c01ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1951881----T:  1954486 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1954486----T:  1957091 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1957091----T:  1959696 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1959696----T:  1962301 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1962301----T:  1964906 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1964906----T:  1967511 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1967511----T:  1970116 	 St: c01b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1970116----T:  1972721 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1972721----T:  1975326 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1975326----T:  1977931 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1977931----T:  1980536 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1980536----T:  1983141 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1983141----T:  1985746 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1985746----T:  1988351 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1988351----T:  1990956 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1990956----T:  1993561 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1993561----T:  1996166 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1996166----T:  1998771 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1998771----T:  2001376 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2001376----T:  2003981 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2003981----T:  2006586 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2006586----T:  2009191 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2009191----T:  2011796 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2011796----T:  2014401 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2014401----T:  2017006 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2017006----T:  2019611 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2019611----T:  2022216 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2022216----T:  2024821 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2024821----T:  2027426 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2027426----T:  2030031 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2030031----T:  2032636 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2032636----T:  2035241 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2035241----T:  2037846 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2037846----T:  2040451 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2040451----T:  2043056 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2043056----T:  2045661 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2045661----T:  2048266 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2048266----T:  2050871 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2050871----T:  2053476 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2053476----T:  2056081 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2056081----T:  2058686 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2058686----T:  2061291 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2061291----T:  2063896 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2063896----T:  2066501 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2066501----T:  2069106 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2069106----T:  2071711 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2071711----T:  2074316 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2074316----T:  2076921 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2076921----T:  2079526 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2079526----T:  2082131 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2082131----T:  2084736 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2084736----T:  2087341 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2087341----T:  2089946 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2089946----T:  2092551 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2092551----T:  2095156 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2095156----T:  2097761 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2097761----T:  2100366 	 St: c030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2100366----T:  2102971 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2102971----T:  2105576 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2105576----T:  2108181 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2108181----T:  2110786 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2110786----T:  2113391 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2113391----T:  2115996 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2115996----T:  2118601 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2118601----T:  2121206 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2121206----T:  2123811 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2123811----T:  2126416 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2126416----T:  2129021 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2129021----T:  2131626 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2131626----T:  2134231 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2134231----T:  2136836 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2136836----T:  2139441 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2139441----T:  2142046 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2142046----T:  2144651 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2144651----T:  2147256 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2147256----T:  2149861 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2149861----T:  2152466 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2152466----T:  2155071 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2155071----T:  2157676 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2157676----T:  2160281 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2160281----T:  2162886 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2162886----T:  2165491 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2165491----T:  2168096 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2168096----T:  2170701 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2170701----T:  2173306 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2173306----T:  2175911 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2175911----T:  2178516 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2178516----T:  2181121 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2181121----T:  2183726 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2183726----T:  2186331 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2186331----T:  2188936 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2188936----T:  2191541 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2191541----T:  2194146 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2194146----T:  2196751 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2196751----T:  2199356 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2199356----T:  2201961 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2201961----T:  2204566 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2204566----T:  2207171 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2207171----T:  2209776 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2209776----T:  2212381 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2212381----T:  2214986 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2214986----T:  2217591 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2217591----T:  2220196 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2220196----T:  2222801 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2222801----T:  2225406 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2225406----T:  2228011 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2228011----T:  2230616 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2230616----T:  2233221 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2233221----T:  2235826 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2235826----T:  2238431 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2238431----T:  2241036 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2241036----T:  2243641 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2243641----T:  2246246 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2246246----T:  2248851 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2248851----T:  2251456 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2251456----T:  2254061 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2254061----T:  2256666 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2256666----T:  2259271 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2259271----T:  2261876 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2261876----T:  2264481 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2264481----T:  2267086 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2267086----T:  2269691 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2269691----T:  2272296 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2272296----T:  2274901 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2274901----T:  2277506 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2277506----T:  2280111 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2280111----T:  2282716 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2282716----T:  2285321 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2285321----T:  2287926 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2287926----T:  2290531 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2290531----T:  2293136 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2293136----T:  2295741 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2295741----T:  2298346 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2298346----T:  2300951 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2300951----T:  2303556 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2303556----T:  2306161 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2306161----T:  2308766 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2308766----T:  2311371 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2311371----T:  2313976 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2313976----T:  2316581 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2316581----T:  2319186 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2319186----T:  2321791 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2321791----T:  2324396 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2324396----T:  2327001 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2327001----T:  2329606 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2329606----T:  2332211 	 St: c032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2332211----T:  2334816 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2334816----T:  2337421 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2337421----T:  2340026 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2340026----T:  2342631 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2342631----T:  2345236 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2345236----T:  2347841 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2347841----T:  2350446 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2350446----T:  2353051 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2353051----T:  2355656 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2355656----T:  2358261 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2358261----T:  2360866 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2360866----T:  2363471 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2363471----T:  2366076 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2366076----T:  2368681 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2368681----T:  2371286 	 St: c0339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2371286----T:  2373891 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2373891----T:  2376496 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2376496----T:  2379101 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2379101----T:  2381706 	 St: c033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2381706----T:  2384311 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2384311----T:  2386916 	 St: c033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2386916----T:  2389521 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2389521----T:  2392126 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2392126----T:  2394731 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2394731----T:  2397336 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2397336----T:  2399941 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2399941----T:  2402546 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2402546----T:  2405151 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2405151----T:  2407756 	 St: c0347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2407756----T:  2410361 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2410361----T:  2412966 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2412966----T:  2415571 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2415571----T:  2418176 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2418176----T:  2420781 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2420781----T:  2423386 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2423386----T:  2425991 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2425991----T:  2428596 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2428596----T:  2431201 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2431201----T:  2433806 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2433806----T:  2436411 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2436411----T:  2439016 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2439016----T:  2441621 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2441621----T:  2444226 	 St: c0355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2444226----T:  2446831 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2446831----T:  2449436 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2449436----T:  2452041 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2452041----T:  2454646 	 St: c0359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2454646----T:  2457251 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2457251----T:  2459856 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2459856----T:  2462461 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2462461----T:  2465066 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2465066----T:  2467671 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2467671----T:  2470276 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2470276----T:  2472881 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2472881----T:  2475486 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2475486----T:  2478091 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2478091----T:  2480696 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2480696----T:  2483301 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2483301----T:  2485906 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2485906----T:  2488511 	 St: c01ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2488511----T:  2491116 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2491116----T:  2493721 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2493721----T:  2496326 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2496326----T:  2498931 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2498931----T:  2501536 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2501536----T:  2504141 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2504141----T:  2506746 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2506746----T:  2509351 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2509351----T:  2511956 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2511956----T:  2514561 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2514561----T:  2517166 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2517166----T:  2519771 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2519771----T:  2522376 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2522376----T:  2524981 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2524981----T:  2527586 	 St: c020e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2527586----T:  2530191 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2530191----T:  2532796 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2532796----T:  2535401 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2535401----T:  2538006 	 St: c0212000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2538006----T:  2540611 	 St: c0213000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2540611----T:  2543216 	 St: c0214000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2543216----T:  2545821 	 St: c0215000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2545821----T:  2548426 	 St: c0216000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2548426----T:  2551031 	 St: c0217000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2551031----T:  2553636 	 St: c0218000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2553636----T:  2556241 	 St: c0219000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2556241----T:  2558846 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2558846----T:  2561451 	 St: c021b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2561451----T:  2564056 	 St: c021c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2564056----T:  2566661 	 St: c021d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2566661----T:  2569266 	 St: c021e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2569266----T:  2571871 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2571871----T:  2574476 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2574476----T:  2577081 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2577081----T:  2579686 	 St: c0222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2579686----T:  2582291 	 St: c0223000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2582291----T:  2584896 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2584896----T:  2587501 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2587501----T:  2590106 	 St: c0226000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2590106----T:  2592711 	 St: c0227000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2592711----T:  2595316 	 St: c0228000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2595316----T:  2597921 	 St: c0229000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2597921----T:  2600526 	 St: c022a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2600526----T:  2603131 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2603131----T:  2605736 	 St: c022c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2605736----T:  2608341 	 St: c022d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2608341----T:  2610946 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2610946----T:  2613551 	 St: c022f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2613551----T:  2616156 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2616156----T:  2618761 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2618761----T:  2621366 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2621366----T:  2623971 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2623971----T:  2626576 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2626576----T:  2629181 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2629181----T:  2631786 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2631786----T:  2634391 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2634391----T:  2636996 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2636996----T:  2639601 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2639601----T:  2642206 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2642206----T:  2644811 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2644811----T:  2647416 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2647416----T:  2650021 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2650021----T:  2652626 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2652626----T:  2655231 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2655231----T:  2657836 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2657836----T:  2660441 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2660441----T:  2663046 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2663046----T:  2665651 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2665651----T:  2668256 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2668256----T:  2670861 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2670861----T:  2673466 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2673466----T:  2676071 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2676071----T:  2678676 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2678676----T:  2681281 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2681281----T:  2683886 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2683886----T:  2686491 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2686491----T:  2689096 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2689096----T:  2691701 	 St: c0377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2691701----T:  2694306 	 St: c0378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2694306----T:  2696911 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2696911----T:  2699516 	 St: c037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2699516----T:  2702121 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2702121----T:  2704726 	 St: c037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2704726----T:  2707331 	 St: c037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2707331----T:  2709936 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2709936----T:  2712541 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2712541----T:  2715146 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2715146----T:  2717751 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2717751----T:  2720356 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2720356----T:  2722961 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2722961----T:  2725566 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2725566----T:  2728171 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2728171----T:  2730776 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2730776----T:  2733381 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2733381----T:  2735986 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2735986----T:  2738591 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2738591----T:  2741196 	 St: c038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2741196----T:  2743801 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2743801----T:  2746406 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2746406----T:  2749011 	 St: c038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2749011----T:  2751616 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2751616----T:  2754221 	 St: c038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2754221----T:  2756826 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2756826----T:  2759431 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2759431----T:  2762036 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2762036----T:  2764641 	 St: c0231000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2764641----T:  2767246 	 St: c0232000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2767246----T:  2769851 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2769851----T:  2772456 	 St: c0234000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2772456----T:  2775061 	 St: c0235000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2775061----T:  2777666 	 St: c0236000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2777666----T:  2780271 	 St: c0237000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2780271----T:  2782876 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2782876----T:  2785481 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2785481----T:  2788086 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2788086----T:  2790691 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2790691----T:  2793296 	 St: c023c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2793296----T:  2795901 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2795901----T:  2798506 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2798506----T:  2801111 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2801111----T:  2803716 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2803716----T:  2806321 	 St: c0241000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2806321----T:  2808926 	 St: c0242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2808926----T:  2811531 	 St: c0243000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2811531----T:  2814136 	 St: c0244000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2814136----T:  2816741 	 St: c0245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2816741----T:  2819346 	 St: c0246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2819346----T:  2821951 	 St: c0247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2821951----T:  2824556 	 St: c0248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2824556----T:  2827161 	 St: c0249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2827161----T:  2829766 	 St: c024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2829766----T:  2832371 	 St: c024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2832371----T:  2834976 	 St: c024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2834976----T:  2837581 	 St: c024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2837581----T:  2840186 	 St: c024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2840186----T:  2842791 	 St: c024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2842791----T:  2845396 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2845396----T:  2848001 	 St: c0251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2848001----T:  2850606 	 St: c0252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2850606----T:  2853211 	 St: c0253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2853211----T:  2855816 	 St: c0254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2855816----T:  2858421 	 St: c0255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2858421----T:  2861026 	 St: c0256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2861026----T:  2863631 	 St: c0257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2863631----T:  2866236 	 St: c0258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2866236----T:  2868841 	 St: c0259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2868841----T:  2871446 	 St: c025a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2871446----T:  2874051 	 St: c025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2874051----T:  2876656 	 St: c025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2876656----T:  2879261 	 St: c025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2879261----T:  2881866 	 St: c025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2881866----T:  2884471 	 St: c025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2884471----T:  2887076 	 St: c0260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2887076----T:  2889681 	 St: c0261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2889681----T:  2892286 	 St: c0262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2892286----T:  2894891 	 St: c0263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2894891----T:  2897496 	 St: c0264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2897496----T:  2900101 	 St: c0265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2900101----T:  2902706 	 St: c0266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 2443177(cycle), 1649.680664(us)
Tot_kernel_exec_time_and_fault_time: 64689607(cycle), 43679.679688(us)
Tot_memcpy_h2d_time: 2433070(cycle), 1642.856201(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 2433070(cycle), 1642.856201(us)
Tot_devicesync_time: 16250(cycle), 10.972316(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 16250(cycle), 10.972316(us)
GPGPU-Sim: *** exit detected ***
