-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRxDemodulator/rx_demod_optimized_src_Synchronous_constellation_scrambler.vhd
-- Created: 2024-10-02 09:49:04
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: rx_demod_optimized_src_Synchronous_constellation_scrambler
-- Source Path: HDLRxDemodulator/rx_demodulator_full/constellation_descrambler/sync_constellation_scrambler/Synchronous 
-- constellation scramble
-- Hierarchy Level: 3
-- Model version: 1.65
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY rx_demod_optimized_src_Synchronous_constellation_scrambler IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        valid_in                          :   IN    std_logic;
        init                              :   IN    std_logic_vector(12 DOWNTO 0);  -- boolean [13]
        new_ofdm_symbol                   :   IN    std_logic;
        s1_out                            :   OUT   std_logic;
        s2_out                            :   OUT   std_logic
        );
END rx_demod_optimized_src_Synchronous_constellation_scrambler;


ARCHITECTURE rtl OF rx_demod_optimized_src_Synchronous_constellation_scrambler IS

  -- Signals
  SIGNAL init_2                           : std_logic;
  SIGNAL init_4                           : std_logic;
  SIGNAL init_6                           : std_logic;
  SIGNAL init_8                           : std_logic;
  SIGNAL init_10                          : std_logic;
  SIGNAL init_12                          : std_logic;
  SIGNAL init_1                           : std_logic;
  SIGNAL init_3                           : std_logic;
  SIGNAL init_5                           : std_logic;
  SIGNAL init_7                           : std_logic;
  SIGNAL init_9                           : std_logic;
  SIGNAL init_11                          : std_logic;
  SIGNAL init_0                           : std_logic;
  SIGNAL s1                               : std_logic;
  SIGNAL s1_1                             : std_logic;
  SIGNAL Switch2_out1                     : std_logic;
  SIGNAL Delay2_bypass_delay              : std_logic;  -- ufix1
  SIGNAL Delay2_reg                       : std_logic;  -- ufix1
  SIGNAL Delay2_out1                      : std_logic;
  SIGNAL Switch4_out1                     : std_logic;
  SIGNAL Delay4_bypass_delay              : std_logic;  -- ufix1
  SIGNAL Delay4_reg                       : std_logic;  -- ufix1
  SIGNAL Delay4_out1                      : std_logic;
  SIGNAL Switch6_out1                     : std_logic;
  SIGNAL Delay6_bypass_delay              : std_logic;  -- ufix1
  SIGNAL Delay6_reg                       : std_logic;  -- ufix1
  SIGNAL Delay6_out1                      : std_logic;
  SIGNAL Switch8_out1                     : std_logic;
  SIGNAL Delay8_bypass_delay              : std_logic;  -- ufix1
  SIGNAL Delay8_reg                       : std_logic;  -- ufix1
  SIGNAL Delay8_out1                      : std_logic;
  SIGNAL Switch10_out1                    : std_logic;
  SIGNAL Delay10_bypass_delay             : std_logic;  -- ufix1
  SIGNAL Delay10_reg                      : std_logic;  -- ufix1
  SIGNAL Delay10_out1                     : std_logic;
  SIGNAL Switch12_out1                    : std_logic;
  SIGNAL Delay12_bypass_delay             : std_logic;  -- ufix1
  SIGNAL Delay12_reg                      : std_logic;  -- ufix1
  SIGNAL Delay12_out1                     : std_logic;
  SIGNAL Delay11_out1                     : std_logic;
  SIGNAL XOR3_out1                        : std_logic;
  SIGNAL XOR4_out1                        : std_logic;
  SIGNAL Delay7_out1                      : std_logic;
  SIGNAL XOR5_out1                        : std_logic;
  SIGNAL Switch1_out1                     : std_logic;
  SIGNAL Delay1_bypass_delay              : std_logic;  -- ufix1
  SIGNAL Delay1_reg                       : std_logic;  -- ufix1
  SIGNAL s2                               : std_logic;
  SIGNAL s2_1                             : std_logic;
  SIGNAL Switch3_out1                     : std_logic;
  SIGNAL Delay3_bypass_delay              : std_logic;  -- ufix1
  SIGNAL Delay3_reg                       : std_logic;  -- ufix1
  SIGNAL Delay3_out1                      : std_logic;
  SIGNAL Switch5_out1                     : std_logic;
  SIGNAL Delay5_bypass_delay              : std_logic;  -- ufix1
  SIGNAL Delay5_reg                       : std_logic;  -- ufix1
  SIGNAL Delay5_out1                      : std_logic;
  SIGNAL Switch7_out1                     : std_logic;
  SIGNAL Delay7_bypass_delay              : std_logic;  -- ufix1
  SIGNAL Delay7_reg                       : std_logic;  -- ufix1
  SIGNAL Switch9_out1                     : std_logic;
  SIGNAL Delay9_bypass_delay              : std_logic;  -- ufix1
  SIGNAL Delay9_reg                       : std_logic;  -- ufix1
  SIGNAL Delay9_out1                      : std_logic;
  SIGNAL Switch11_out1                    : std_logic;
  SIGNAL Delay11_bypass_delay             : std_logic;  -- ufix1
  SIGNAL Delay11_reg                      : std_logic;  -- ufix1
  SIGNAL XOR_out1                         : std_logic;
  SIGNAL XOR1_out1                        : std_logic;
  SIGNAL XOR2_out1                        : std_logic;
  SIGNAL Switch_out1                      : std_logic;
  SIGNAL Delay_bypass_delay               : std_logic;  -- ufix1
  SIGNAL Delay_reg                        : std_logic;  -- ufix1
  SIGNAL s1_2                             : std_logic;
  SIGNAL s2_2                             : std_logic;

BEGIN
  init_2 <= init(2);

  init_4 <= init(4);

  init_6 <= init(6);

  init_8 <= init(8);

  init_10 <= init(10);

  init_12 <= init(12);

  init_1 <= init(1);

  init_3 <= init(3);

  init_5 <= init(5);

  init_7 <= init(7);

  init_9 <= init(9);

  init_11 <= init(11);

  init_0 <= init(0);

  s1_1 <= s1;

  
  Switch2_out1 <= s1_1 WHEN new_ofdm_symbol = '0' ELSE
      init_2;

  Delay2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay2_bypass_delay <= '0';
        Delay2_reg <= '0';
      ELSIF enb_1_2_0 = '1' AND valid_in = '1' THEN
        Delay2_bypass_delay <= Delay2_reg;
        Delay2_reg <= Switch2_out1;
      END IF;
    END IF;
  END PROCESS Delay2_process;

  
  Delay2_out1 <= Delay2_reg WHEN valid_in = '1' ELSE
      Delay2_bypass_delay;

  
  Switch4_out1 <= Delay2_out1 WHEN new_ofdm_symbol = '0' ELSE
      init_4;

  Delay4_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay4_bypass_delay <= '0';
        Delay4_reg <= '0';
      ELSIF enb_1_2_0 = '1' AND valid_in = '1' THEN
        Delay4_bypass_delay <= Delay4_reg;
        Delay4_reg <= Switch4_out1;
      END IF;
    END IF;
  END PROCESS Delay4_process;

  
  Delay4_out1 <= Delay4_reg WHEN valid_in = '1' ELSE
      Delay4_bypass_delay;

  
  Switch6_out1 <= Delay4_out1 WHEN new_ofdm_symbol = '0' ELSE
      init_6;

  Delay6_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay6_bypass_delay <= '0';
        Delay6_reg <= '0';
      ELSIF enb_1_2_0 = '1' AND valid_in = '1' THEN
        Delay6_bypass_delay <= Delay6_reg;
        Delay6_reg <= Switch6_out1;
      END IF;
    END IF;
  END PROCESS Delay6_process;

  
  Delay6_out1 <= Delay6_reg WHEN valid_in = '1' ELSE
      Delay6_bypass_delay;

  
  Switch8_out1 <= Delay6_out1 WHEN new_ofdm_symbol = '0' ELSE
      init_8;

  Delay8_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay8_bypass_delay <= '0';
        Delay8_reg <= '0';
      ELSIF enb_1_2_0 = '1' AND valid_in = '1' THEN
        Delay8_bypass_delay <= Delay8_reg;
        Delay8_reg <= Switch8_out1;
      END IF;
    END IF;
  END PROCESS Delay8_process;

  
  Delay8_out1 <= Delay8_reg WHEN valid_in = '1' ELSE
      Delay8_bypass_delay;

  
  Switch10_out1 <= Delay8_out1 WHEN new_ofdm_symbol = '0' ELSE
      init_10;

  Delay10_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay10_bypass_delay <= '0';
        Delay10_reg <= '0';
      ELSIF enb_1_2_0 = '1' AND valid_in = '1' THEN
        Delay10_bypass_delay <= Delay10_reg;
        Delay10_reg <= Switch10_out1;
      END IF;
    END IF;
  END PROCESS Delay10_process;

  
  Delay10_out1 <= Delay10_reg WHEN valid_in = '1' ELSE
      Delay10_bypass_delay;

  
  Switch12_out1 <= Delay10_out1 WHEN new_ofdm_symbol = '0' ELSE
      init_12;

  Delay12_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay12_bypass_delay <= '0';
        Delay12_reg <= '0';
      ELSIF enb_1_2_0 = '1' AND valid_in = '1' THEN
        Delay12_bypass_delay <= Delay12_reg;
        Delay12_reg <= Switch12_out1;
      END IF;
    END IF;
  END PROCESS Delay12_process;

  
  Delay12_out1 <= Delay12_reg WHEN valid_in = '1' ELSE
      Delay12_bypass_delay;

  XOR3_out1 <= Delay12_out1 XOR Delay11_out1;

  XOR4_out1 <= XOR3_out1 XOR Delay10_out1;

  XOR5_out1 <= XOR4_out1 XOR Delay7_out1;

  
  Switch1_out1 <= XOR5_out1 WHEN new_ofdm_symbol = '0' ELSE
      init_1;

  Delay1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay1_bypass_delay <= '0';
        Delay1_reg <= '0';
      ELSIF enb_1_2_0 = '1' AND valid_in = '1' THEN
        Delay1_bypass_delay <= Delay1_reg;
        Delay1_reg <= Switch1_out1;
      END IF;
    END IF;
  END PROCESS Delay1_process;

  
  s2 <= Delay1_reg WHEN valid_in = '1' ELSE
      Delay1_bypass_delay;

  s2_1 <= s2;

  
  Switch3_out1 <= s2_1 WHEN new_ofdm_symbol = '0' ELSE
      init_3;

  Delay3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay3_bypass_delay <= '0';
        Delay3_reg <= '0';
      ELSIF enb_1_2_0 = '1' AND valid_in = '1' THEN
        Delay3_bypass_delay <= Delay3_reg;
        Delay3_reg <= Switch3_out1;
      END IF;
    END IF;
  END PROCESS Delay3_process;

  
  Delay3_out1 <= Delay3_reg WHEN valid_in = '1' ELSE
      Delay3_bypass_delay;

  
  Switch5_out1 <= Delay3_out1 WHEN new_ofdm_symbol = '0' ELSE
      init_5;

  Delay5_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay5_bypass_delay <= '0';
        Delay5_reg <= '0';
      ELSIF enb_1_2_0 = '1' AND valid_in = '1' THEN
        Delay5_bypass_delay <= Delay5_reg;
        Delay5_reg <= Switch5_out1;
      END IF;
    END IF;
  END PROCESS Delay5_process;

  
  Delay5_out1 <= Delay5_reg WHEN valid_in = '1' ELSE
      Delay5_bypass_delay;

  
  Switch7_out1 <= Delay5_out1 WHEN new_ofdm_symbol = '0' ELSE
      init_7;

  Delay7_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay7_bypass_delay <= '0';
        Delay7_reg <= '0';
      ELSIF enb_1_2_0 = '1' AND valid_in = '1' THEN
        Delay7_bypass_delay <= Delay7_reg;
        Delay7_reg <= Switch7_out1;
      END IF;
    END IF;
  END PROCESS Delay7_process;

  
  Delay7_out1 <= Delay7_reg WHEN valid_in = '1' ELSE
      Delay7_bypass_delay;

  
  Switch9_out1 <= Delay7_out1 WHEN new_ofdm_symbol = '0' ELSE
      init_9;

  Delay9_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay9_bypass_delay <= '0';
        Delay9_reg <= '0';
      ELSIF enb_1_2_0 = '1' AND valid_in = '1' THEN
        Delay9_bypass_delay <= Delay9_reg;
        Delay9_reg <= Switch9_out1;
      END IF;
    END IF;
  END PROCESS Delay9_process;

  
  Delay9_out1 <= Delay9_reg WHEN valid_in = '1' ELSE
      Delay9_bypass_delay;

  
  Switch11_out1 <= Delay9_out1 WHEN new_ofdm_symbol = '0' ELSE
      init_11;

  Delay11_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay11_bypass_delay <= '0';
        Delay11_reg <= '0';
      ELSIF enb_1_2_0 = '1' AND valid_in = '1' THEN
        Delay11_bypass_delay <= Delay11_reg;
        Delay11_reg <= Switch11_out1;
      END IF;
    END IF;
  END PROCESS Delay11_process;

  
  Delay11_out1 <= Delay11_reg WHEN valid_in = '1' ELSE
      Delay11_bypass_delay;

  XOR_out1 <= Delay11_out1 XOR Delay10_out1;

  XOR1_out1 <= XOR_out1 XOR Delay9_out1;

  XOR2_out1 <= XOR1_out1 XOR Delay6_out1;

  
  Switch_out1 <= XOR2_out1 WHEN new_ofdm_symbol = '0' ELSE
      init_0;

  Delay_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay_bypass_delay <= '0';
        Delay_reg <= '0';
      ELSIF enb_1_2_0 = '1' AND valid_in = '1' THEN
        Delay_bypass_delay <= Delay_reg;
        Delay_reg <= Switch_out1;
      END IF;
    END IF;
  END PROCESS Delay_process;

  
  s1 <= Delay_reg WHEN valid_in = '1' ELSE
      Delay_bypass_delay;

  s1_2 <= s1;

  s2_2 <= s2;

  s1_out <= s1_2;

  s2_out <= s2_2;

END rtl;

