

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Fri May 10 15:00:21 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       85|       85|  0.850 us|  0.850 us|   86|   86|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 33 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 34 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 35 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 36 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 37 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 38 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 39 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 40 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 41 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 42 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 43 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 44 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 45 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%arg2_r_10_loc = alloca i64 1"   --->   Operation 46 'alloca' 'arg2_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%arg2_r_11_loc = alloca i64 1"   --->   Operation 47 'alloca' 'arg2_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arg2_r_12_loc = alloca i64 1"   --->   Operation 48 'alloca' 'arg2_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg2_r_13_loc = alloca i64 1"   --->   Operation 49 'alloca' 'arg2_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arg2_r_14_loc = alloca i64 1"   --->   Operation 50 'alloca' 'arg2_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg2_r_15_loc = alloca i64 1"   --->   Operation 51 'alloca' 'arg2_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 52 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 57 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 58 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 59 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 60 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 61 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arg1_r_10_loc = alloca i64 1"   --->   Operation 62 'alloca' 'arg1_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arg1_r_11_loc = alloca i64 1"   --->   Operation 63 'alloca' 'arg1_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arg1_r_12_loc = alloca i64 1"   --->   Operation 64 'alloca' 'arg1_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%arg1_r_13_loc = alloca i64 1"   --->   Operation 65 'alloca' 'arg1_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%arg1_r_14_loc = alloca i64 1"   --->   Operation 66 'alloca' 'arg1_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%arg1_r_15_loc = alloca i64 1"   --->   Operation 67 'alloca' 'arg1_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d2.cpp:24]   --->   Operation 68 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d2.cpp:31]   --->   Operation 69 'partselect' 'trunc_ln31_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d2.cpp:130]   --->   Operation 70 'partselect' 'trunc_ln130_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln24_1" [d2.cpp:24]   --->   Operation 71 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln24" [d2.cpp:24]   --->   Operation 72 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 74 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 75 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 76 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 77 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 78 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 79 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 80 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 80 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 81 [2/2] (0.00ns)   --->   "%call_ln24 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d2.cpp:24]   --->   Operation 81 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 82 [1/2] (1.21ns)   --->   "%call_ln24 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d2.cpp:24]   --->   Operation 82 'call' 'call_ln24' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln31_1" [d2.cpp:31]   --->   Operation 83 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln31" [d2.cpp:31]   --->   Operation 84 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [8/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 85 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 86 [7/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 86 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 87 [6/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 87 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 88 [5/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 88 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 89 [4/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 89 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 90 [3/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 90 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 91 [2/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 91 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 92 [1/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 92 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 93 [2/2] (0.00ns)   --->   "%call_ln31 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln31_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d2.cpp:31]   --->   Operation 93 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 94 [1/2] (1.21ns)   --->   "%call_ln31 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln31_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d2.cpp:31]   --->   Operation 94 'call' 'call_ln31' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.23>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "%arg1_r_15_loc_load = load i32 %arg1_r_15_loc"   --->   Operation 95 'load' 'arg1_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "%arg1_r_14_loc_load = load i32 %arg1_r_14_loc"   --->   Operation 96 'load' 'arg1_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 97 [1/1] (0.00ns)   --->   "%arg1_r_13_loc_load = load i32 %arg1_r_13_loc"   --->   Operation 97 'load' 'arg1_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "%arg1_r_12_loc_load = load i32 %arg1_r_12_loc"   --->   Operation 98 'load' 'arg1_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "%arg1_r_11_loc_load = load i32 %arg1_r_11_loc"   --->   Operation 99 'load' 'arg1_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "%arg1_r_10_loc_load = load i32 %arg1_r_10_loc"   --->   Operation 100 'load' 'arg1_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 101 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 101 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 102 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 103 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 103 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 104 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 104 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 105 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 105 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 106 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 106 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 107 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 108 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 109 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 110 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 111 [1/1] (0.00ns)   --->   "%arg2_r_15_loc_load = load i32 %arg2_r_15_loc"   --->   Operation 111 'load' 'arg2_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 112 [1/1] (0.00ns)   --->   "%arg2_r_14_loc_load = load i32 %arg2_r_14_loc"   --->   Operation 112 'load' 'arg2_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%arg2_r_13_loc_load = load i32 %arg2_r_13_loc"   --->   Operation 113 'load' 'arg2_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 114 [1/1] (0.00ns)   --->   "%arg2_r_12_loc_load = load i32 %arg2_r_12_loc"   --->   Operation 114 'load' 'arg2_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 115 [1/1] (0.00ns)   --->   "%arg2_r_11_loc_load = load i32 %arg2_r_11_loc"   --->   Operation 115 'load' 'arg2_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%arg2_r_10_loc_load = load i32 %arg2_r_10_loc"   --->   Operation 116 'load' 'arg2_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 117 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 118 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 118 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 119 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 119 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 120 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 120 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 121 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 121 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 122 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 122 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 123 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 124 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 125 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 126 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i32 %arg1_r_15_loc_load" [d2.cpp:59]   --->   Operation 127 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i32 %arg2_r_8_loc_load" [d2.cpp:51]   --->   Operation 128 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln51_4 = zext i32 %arg2_r_8_loc_load" [d2.cpp:51]   --->   Operation 129 'zext' 'zext_ln51_4' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 130 '%mul_ln51 = mul i64 %zext_ln51, i64 %zext_ln59'
ST_22 : Operation 130 [1/1] (2.10ns)   --->   "%mul_ln51 = mul i64 %zext_ln51, i64 %zext_ln59" [d2.cpp:51]   --->   Operation 130 'mul' 'mul_ln51' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i32 %arg2_r_loc_load" [d2.cpp:51]   --->   Operation 131 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln51_5 = zext i32 %arg2_r_loc_load" [d2.cpp:51]   --->   Operation 132 'zext' 'zext_ln51_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (1.01ns)   --->   "%add_ln51 = add i33 %zext_ln51_4, i33 %zext_ln51_5" [d2.cpp:51]   --->   Operation 133 'add' 'add_ln51' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln51_6 = zext i33 %add_ln51" [d2.cpp:51]   --->   Operation 134 'zext' 'zext_ln51_6' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 135 '%mul_ln51_1 = mul i64 %zext_ln51_6, i64 %zext_ln59'
ST_22 : Operation 135 [1/1] (2.64ns)   --->   "%mul_ln51_1 = mul i64 %zext_ln51_6, i64 %zext_ln59" [d2.cpp:51]   --->   Operation 135 'mul' 'mul_ln51_1' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i32 %arg2_r_15_loc_load" [d2.cpp:59]   --->   Operation 136 'zext' 'zext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln63_7 = zext i32 %arg2_r_15_loc_load" [d2.cpp:63]   --->   Operation 137 'zext' 'zext_ln63_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln63_8 = zext i32 %arg2_r_15_loc_load" [d2.cpp:63]   --->   Operation 138 'zext' 'zext_ln63_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln63_9 = zext i32 %arg2_r_15_loc_load" [d2.cpp:63]   --->   Operation 139 'zext' 'zext_ln63_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i32 %arg2_r_7_loc_load" [d2.cpp:63]   --->   Operation 140 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln63_10 = zext i32 %arg2_r_7_loc_load" [d2.cpp:63]   --->   Operation 141 'zext' 'zext_ln63_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (1.01ns)   --->   "%add_ln63 = add i33 %zext_ln63_9, i33 %zext_ln63_10" [d2.cpp:63]   --->   Operation 142 'add' 'add_ln63' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln63_11 = zext i33 %add_ln63" [d2.cpp:63]   --->   Operation 143 'zext' 'zext_ln63_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln63_12 = zext i33 %add_ln63" [d2.cpp:63]   --->   Operation 144 'zext' 'zext_ln63_12' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 145 '%mul_ln63 = mul i64 %zext_ln63_11, i64 %zext_ln59'
ST_22 : Operation 145 [1/1] (2.64ns)   --->   "%mul_ln63 = mul i64 %zext_ln63_11, i64 %zext_ln59" [d2.cpp:63]   --->   Operation 145 'mul' 'mul_ln63' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 146 [1/1] (1.01ns)   --->   "%add_ln65 = add i34 %zext_ln63_12, i34 %zext_ln63_8" [d2.cpp:65]   --->   Operation 146 'add' 'add_ln65' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i34 %add_ln65" [d2.cpp:65]   --->   Operation 147 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 148 '%mul_ln65 = mul i64 %zext_ln65, i64 %zext_ln59'
ST_22 : Operation 148 [1/1] (2.68ns)   --->   "%mul_ln65 = mul i64 %zext_ln65, i64 %zext_ln59" [d2.cpp:65]   --->   Operation 148 'mul' 'mul_ln65' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln59_2 = zext i32 %arg2_r_14_loc_load" [d2.cpp:59]   --->   Operation 149 'zext' 'zext_ln59_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln63_13 = zext i32 %arg2_r_14_loc_load" [d2.cpp:63]   --->   Operation 150 'zext' 'zext_ln63_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln63_14 = zext i32 %arg2_r_14_loc_load" [d2.cpp:63]   --->   Operation 151 'zext' 'zext_ln63_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln63_15 = zext i32 %arg2_r_14_loc_load" [d2.cpp:63]   --->   Operation 152 'zext' 'zext_ln63_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i32 %arg2_r_6_loc_load" [d2.cpp:63]   --->   Operation 153 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln63_16 = zext i32 %arg2_r_6_loc_load" [d2.cpp:63]   --->   Operation 154 'zext' 'zext_ln63_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (1.01ns)   --->   "%add_ln63_1 = add i33 %zext_ln63_15, i33 %zext_ln63_16" [d2.cpp:63]   --->   Operation 155 'add' 'add_ln63_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln63_17 = zext i33 %add_ln63_1" [d2.cpp:63]   --->   Operation 156 'zext' 'zext_ln63_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln63_18 = zext i33 %add_ln63_1" [d2.cpp:63]   --->   Operation 157 'zext' 'zext_ln63_18' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 158 '%mul_ln63_1 = mul i64 %zext_ln63_17, i64 %zext_ln59'
ST_22 : Operation 158 [1/1] (2.64ns)   --->   "%mul_ln63_1 = mul i64 %zext_ln63_17, i64 %zext_ln59" [d2.cpp:63]   --->   Operation 158 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 159 [1/1] (1.01ns)   --->   "%add_ln65_1 = add i34 %zext_ln63_18, i34 %zext_ln63_14" [d2.cpp:65]   --->   Operation 159 'add' 'add_ln65_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln59_3 = zext i32 %arg2_r_13_loc_load" [d2.cpp:59]   --->   Operation 160 'zext' 'zext_ln59_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln63_19 = zext i32 %arg2_r_13_loc_load" [d2.cpp:63]   --->   Operation 161 'zext' 'zext_ln63_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln63_20 = zext i32 %arg2_r_13_loc_load" [d2.cpp:63]   --->   Operation 162 'zext' 'zext_ln63_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln63_21 = zext i32 %arg2_r_13_loc_load" [d2.cpp:63]   --->   Operation 163 'zext' 'zext_ln63_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i32 %arg2_r_5_loc_load" [d2.cpp:63]   --->   Operation 164 'zext' 'zext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln63_22 = zext i32 %arg2_r_5_loc_load" [d2.cpp:63]   --->   Operation 165 'zext' 'zext_ln63_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 166 [1/1] (1.01ns)   --->   "%add_ln63_2 = add i33 %zext_ln63_21, i33 %zext_ln63_22" [d2.cpp:63]   --->   Operation 166 'add' 'add_ln63_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln63_24 = zext i33 %add_ln63_2" [d2.cpp:63]   --->   Operation 167 'zext' 'zext_ln63_24' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 168 [1/1] (1.01ns)   --->   "%add_ln65_2 = add i34 %zext_ln63_24, i34 %zext_ln63_20" [d2.cpp:65]   --->   Operation 168 'add' 'add_ln65_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i34 %add_ln65_2" [d2.cpp:65]   --->   Operation 169 'zext' 'zext_ln65_2' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 170 '%mul_ln65_2 = mul i64 %zext_ln65_2, i64 %zext_ln59'
ST_22 : Operation 170 [1/1] (2.68ns)   --->   "%mul_ln65_2 = mul i64 %zext_ln65_2, i64 %zext_ln59" [d2.cpp:65]   --->   Operation 170 'mul' 'mul_ln65_2' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln59_4 = zext i32 %arg2_r_12_loc_load" [d2.cpp:59]   --->   Operation 171 'zext' 'zext_ln59_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln63_25 = zext i32 %arg2_r_12_loc_load" [d2.cpp:63]   --->   Operation 172 'zext' 'zext_ln63_25' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln63_27 = zext i32 %arg2_r_12_loc_load" [d2.cpp:63]   --->   Operation 173 'zext' 'zext_ln63_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i32 %arg2_r_4_loc_load" [d2.cpp:63]   --->   Operation 174 'zext' 'zext_ln63_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln63_28 = zext i32 %arg2_r_4_loc_load" [d2.cpp:63]   --->   Operation 175 'zext' 'zext_ln63_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (1.01ns)   --->   "%add_ln63_3 = add i33 %zext_ln63_27, i33 %zext_ln63_28" [d2.cpp:63]   --->   Operation 176 'add' 'add_ln63_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln59_5 = zext i32 %arg2_r_11_loc_load" [d2.cpp:59]   --->   Operation 177 'zext' 'zext_ln59_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln63_31 = zext i32 %arg2_r_11_loc_load" [d2.cpp:63]   --->   Operation 178 'zext' 'zext_ln63_31' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln63_32 = zext i32 %arg2_r_11_loc_load" [d2.cpp:63]   --->   Operation 179 'zext' 'zext_ln63_32' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i32 %arg2_r_3_loc_load" [d2.cpp:63]   --->   Operation 180 'zext' 'zext_ln63_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln63_33 = zext i32 %arg2_r_3_loc_load" [d2.cpp:63]   --->   Operation 181 'zext' 'zext_ln63_33' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 182 [1/1] (1.01ns)   --->   "%add_ln63_4 = add i33 %zext_ln63_32, i33 %zext_ln63_33" [d2.cpp:63]   --->   Operation 182 'add' 'add_ln63_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln63_34 = zext i33 %add_ln63_4" [d2.cpp:63]   --->   Operation 183 'zext' 'zext_ln63_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln63_35 = zext i33 %add_ln63_4" [d2.cpp:63]   --->   Operation 184 'zext' 'zext_ln63_35' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 185 '%mul_ln63_4 = mul i64 %zext_ln63_34, i64 %zext_ln59'
ST_22 : Operation 185 [1/1] (2.64ns)   --->   "%mul_ln63_4 = mul i64 %zext_ln63_34, i64 %zext_ln59" [d2.cpp:63]   --->   Operation 185 'mul' 'mul_ln63_4' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 186 [1/1] (1.01ns)   --->   "%add_ln65_4 = add i34 %zext_ln63_35, i34 %zext_ln63_31" [d2.cpp:65]   --->   Operation 186 'add' 'add_ln65_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln59_6 = zext i32 %arg2_r_10_loc_load" [d2.cpp:59]   --->   Operation 187 'zext' 'zext_ln59_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln63_36 = zext i32 %arg2_r_10_loc_load" [d2.cpp:63]   --->   Operation 188 'zext' 'zext_ln63_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln63_37 = zext i32 %arg2_r_10_loc_load" [d2.cpp:63]   --->   Operation 189 'zext' 'zext_ln63_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln63_5 = zext i32 %arg2_r_2_loc_load" [d2.cpp:63]   --->   Operation 190 'zext' 'zext_ln63_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln63_38 = zext i32 %arg2_r_2_loc_load" [d2.cpp:63]   --->   Operation 191 'zext' 'zext_ln63_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 192 [1/1] (1.01ns)   --->   "%add_ln63_5 = add i33 %zext_ln63_37, i33 %zext_ln63_38" [d2.cpp:63]   --->   Operation 192 'add' 'add_ln63_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln63_39 = zext i33 %add_ln63_5" [d2.cpp:63]   --->   Operation 193 'zext' 'zext_ln63_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln63_40 = zext i33 %add_ln63_5" [d2.cpp:63]   --->   Operation 194 'zext' 'zext_ln63_40' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 195 '%mul_ln63_5 = mul i64 %zext_ln63_39, i64 %zext_ln59'
ST_22 : Operation 195 [1/1] (2.64ns)   --->   "%mul_ln63_5 = mul i64 %zext_ln63_39, i64 %zext_ln59" [d2.cpp:63]   --->   Operation 195 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 196 [1/1] (1.01ns)   --->   "%add_ln65_5 = add i34 %zext_ln63_40, i34 %zext_ln63_36" [d2.cpp:65]   --->   Operation 196 'add' 'add_ln65_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln65_5 = zext i34 %add_ln65_5" [d2.cpp:65]   --->   Operation 197 'zext' 'zext_ln65_5' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 198 '%mul_ln65_5 = mul i64 %zext_ln65_5, i64 %zext_ln59'
ST_22 : Operation 198 [1/1] (2.68ns)   --->   "%mul_ln65_5 = mul i64 %zext_ln65_5, i64 %zext_ln59" [d2.cpp:65]   --->   Operation 198 'mul' 'mul_ln65_5' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln59_7 = zext i32 %arg2_r_9_loc_load" [d2.cpp:59]   --->   Operation 199 'zext' 'zext_ln59_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln63_41 = zext i32 %arg2_r_9_loc_load" [d2.cpp:63]   --->   Operation 200 'zext' 'zext_ln63_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln63_42 = zext i32 %arg2_r_9_loc_load" [d2.cpp:63]   --->   Operation 201 'zext' 'zext_ln63_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln63_6 = zext i32 %arg2_r_1_loc_load" [d2.cpp:63]   --->   Operation 202 'zext' 'zext_ln63_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln63_43 = zext i32 %arg2_r_1_loc_load" [d2.cpp:63]   --->   Operation 203 'zext' 'zext_ln63_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 204 [1/1] (1.01ns)   --->   "%add_ln63_6 = add i33 %zext_ln63_42, i33 %zext_ln63_43" [d2.cpp:63]   --->   Operation 204 'add' 'add_ln63_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln63_44 = zext i33 %add_ln63_6" [d2.cpp:63]   --->   Operation 205 'zext' 'zext_ln63_44' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln63_45 = zext i33 %add_ln63_6" [d2.cpp:63]   --->   Operation 206 'zext' 'zext_ln63_45' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 207 '%mul_ln63_6 = mul i64 %zext_ln63_44, i64 %zext_ln59'
ST_22 : Operation 207 [1/1] (2.64ns)   --->   "%mul_ln63_6 = mul i64 %zext_ln63_44, i64 %zext_ln59" [d2.cpp:63]   --->   Operation 207 'mul' 'mul_ln63_6' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 208 [1/1] (1.01ns)   --->   "%add_ln65_6 = add i34 %zext_ln63_45, i34 %zext_ln63_41" [d2.cpp:65]   --->   Operation 208 'add' 'add_ln65_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln65_6 = zext i34 %add_ln65_6" [d2.cpp:65]   --->   Operation 209 'zext' 'zext_ln65_6' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 210 '%mul_ln65_6 = mul i64 %zext_ln65_6, i64 %zext_ln59'
ST_22 : Operation 210 [1/1] (2.68ns)   --->   "%mul_ln65_6 = mul i64 %zext_ln65_6, i64 %zext_ln59" [d2.cpp:65]   --->   Operation 210 'mul' 'mul_ln65_6' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln59_8 = zext i32 %arg1_r_14_loc_load" [d2.cpp:59]   --->   Operation 211 'zext' 'zext_ln59_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln51_7 = zext i32 %arg1_r_14_loc_load" [d2.cpp:51]   --->   Operation 212 'zext' 'zext_ln51_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln51_8 = zext i32 %arg1_r_14_loc_load" [d2.cpp:51]   --->   Operation 213 'zext' 'zext_ln51_8' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 214 '%mul_ln51_2 = mul i64 %zext_ln59_7, i64 %zext_ln59_8'
ST_22 : Operation 214 [1/1] (2.10ns)   --->   "%mul_ln51_2 = mul i64 %zext_ln59_7, i64 %zext_ln59_8" [d2.cpp:51]   --->   Operation 214 'mul' 'mul_ln51_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 215 '%mul_ln51_3 = mul i64 %zext_ln63_6, i64 %zext_ln59_8'
ST_22 : Operation 215 [1/1] (2.10ns)   --->   "%mul_ln51_3 = mul i64 %zext_ln63_6, i64 %zext_ln59_8" [d2.cpp:51]   --->   Operation 215 'mul' 'mul_ln51_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 216 '%mul_ln63_8 = mul i64 %zext_ln63, i64 %zext_ln59_8'
ST_22 : Operation 216 [1/1] (2.10ns)   --->   "%mul_ln63_8 = mul i64 %zext_ln63, i64 %zext_ln59_8" [d2.cpp:63]   --->   Operation 216 'mul' 'mul_ln63_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 217 '%mul_ln59 = mul i64 %zext_ln59_2, i64 %zext_ln59_8'
ST_22 : Operation 217 [1/1] (2.10ns)   --->   "%mul_ln59 = mul i64 %zext_ln59_2, i64 %zext_ln59_8" [d2.cpp:59]   --->   Operation 217 'mul' 'mul_ln59' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i64 %mul_ln59" [d2.cpp:63]   --->   Operation 218 'trunc' 'trunc_ln63' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 219 '%mul_ln63_9 = mul i64 %zext_ln63_1, i64 %zext_ln59_8'
ST_22 : Operation 219 [1/1] (2.10ns)   --->   "%mul_ln63_9 = mul i64 %zext_ln63_1, i64 %zext_ln59_8" [d2.cpp:63]   --->   Operation 219 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 220 '%mul_ln59_1 = mul i64 %zext_ln59_3, i64 %zext_ln59_8'
ST_22 : Operation 220 [1/1] (2.10ns)   --->   "%mul_ln59_1 = mul i64 %zext_ln59_3, i64 %zext_ln59_8" [d2.cpp:59]   --->   Operation 220 'mul' 'mul_ln59_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln63_1 = trunc i64 %mul_ln59_1" [d2.cpp:63]   --->   Operation 221 'trunc' 'trunc_ln63_1' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 222 '%mul_ln63_10 = mul i64 %zext_ln63_2, i64 %zext_ln59_8'
ST_22 : Operation 222 [1/1] (2.10ns)   --->   "%mul_ln63_10 = mul i64 %zext_ln63_2, i64 %zext_ln59_8" [d2.cpp:63]   --->   Operation 222 'mul' 'mul_ln63_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 223 '%mul_ln59_2 = mul i63 %zext_ln63_25, i63 %zext_ln51_8'
ST_22 : Operation 223 [1/1] (2.68ns)   --->   "%mul_ln59_2 = mul i63 %zext_ln63_25, i63 %zext_ln51_8" [d2.cpp:59]   --->   Operation 223 'mul' 'mul_ln59_2' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 224 '%mul_ln63_11 = mul i64 %zext_ln63_3, i64 %zext_ln59_8'
ST_22 : Operation 224 [1/1] (2.10ns)   --->   "%mul_ln63_11 = mul i64 %zext_ln63_3, i64 %zext_ln59_8" [d2.cpp:63]   --->   Operation 224 'mul' 'mul_ln63_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 225 '%mul_ln59_3 = mul i64 %zext_ln59_5, i64 %zext_ln59_8'
ST_22 : Operation 225 [1/1] (2.10ns)   --->   "%mul_ln59_3 = mul i64 %zext_ln59_5, i64 %zext_ln59_8" [d2.cpp:59]   --->   Operation 225 'mul' 'mul_ln59_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln63_2 = trunc i64 %mul_ln59_3" [d2.cpp:63]   --->   Operation 226 'trunc' 'trunc_ln63_2' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 227 '%mul_ln63_12 = mul i64 %zext_ln63_4, i64 %zext_ln59_8'
ST_22 : Operation 227 [1/1] (2.10ns)   --->   "%mul_ln63_12 = mul i64 %zext_ln63_4, i64 %zext_ln59_8" [d2.cpp:63]   --->   Operation 227 'mul' 'mul_ln63_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 228 '%mul_ln59_4 = mul i64 %zext_ln59_6, i64 %zext_ln59_8'
ST_22 : Operation 228 [1/1] (2.10ns)   --->   "%mul_ln59_4 = mul i64 %zext_ln59_6, i64 %zext_ln59_8" [d2.cpp:59]   --->   Operation 228 'mul' 'mul_ln59_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln63_3 = trunc i64 %mul_ln59_4" [d2.cpp:63]   --->   Operation 229 'trunc' 'trunc_ln63_3' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 230 '%mul_ln63_13 = mul i64 %zext_ln63_5, i64 %zext_ln59_8'
ST_22 : Operation 230 [1/1] (2.10ns)   --->   "%mul_ln63_13 = mul i64 %zext_ln63_5, i64 %zext_ln59_8" [d2.cpp:63]   --->   Operation 230 'mul' 'mul_ln63_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln59_9 = zext i32 %arg1_r_13_loc_load" [d2.cpp:59]   --->   Operation 231 'zext' 'zext_ln59_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln51_9 = zext i32 %arg1_r_13_loc_load" [d2.cpp:51]   --->   Operation 232 'zext' 'zext_ln51_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln51_10 = zext i32 %arg1_r_13_loc_load" [d2.cpp:51]   --->   Operation 233 'zext' 'zext_ln51_10' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 234 '%mul_ln51_4 = mul i64 %zext_ln59_6, i64 %zext_ln59_9'
ST_22 : Operation 234 [1/1] (2.10ns)   --->   "%mul_ln51_4 = mul i64 %zext_ln59_6, i64 %zext_ln59_9" [d2.cpp:51]   --->   Operation 234 'mul' 'mul_ln51_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 235 '%mul_ln51_5 = mul i64 %zext_ln63_5, i64 %zext_ln59_9'
ST_22 : Operation 235 [1/1] (2.10ns)   --->   "%mul_ln51_5 = mul i64 %zext_ln63_5, i64 %zext_ln59_9" [d2.cpp:51]   --->   Operation 235 'mul' 'mul_ln51_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 236 '%mul_ln59_5 = mul i63 %zext_ln63_7, i63 %zext_ln51_10'
ST_22 : Operation 236 [1/1] (2.68ns)   --->   "%mul_ln59_5 = mul i63 %zext_ln63_7, i63 %zext_ln51_10" [d2.cpp:59]   --->   Operation 236 'mul' 'mul_ln59_5' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 237 '%mul_ln63_14 = mul i64 %zext_ln59_7, i64 %zext_ln59_9'
ST_22 : Operation 237 [1/1] (2.10ns)   --->   "%mul_ln63_14 = mul i64 %zext_ln59_7, i64 %zext_ln59_9" [d2.cpp:63]   --->   Operation 237 'mul' 'mul_ln63_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 238 '%mul_ln63_15 = mul i64 %zext_ln51, i64 %zext_ln59_9'
ST_22 : Operation 238 [1/1] (2.10ns)   --->   "%mul_ln63_15 = mul i64 %zext_ln51, i64 %zext_ln59_9" [d2.cpp:63]   --->   Operation 238 'mul' 'mul_ln63_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 239 '%mul_ln63_16 = mul i64 %zext_ln63, i64 %zext_ln59_9'
ST_22 : Operation 239 [1/1] (2.10ns)   --->   "%mul_ln63_16 = mul i64 %zext_ln63, i64 %zext_ln59_9" [d2.cpp:63]   --->   Operation 239 'mul' 'mul_ln63_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 240 '%mul_ln59_6 = mul i63 %zext_ln63_13, i63 %zext_ln51_10'
ST_22 : Operation 240 [1/1] (2.68ns)   --->   "%mul_ln59_6 = mul i63 %zext_ln63_13, i63 %zext_ln51_10" [d2.cpp:59]   --->   Operation 240 'mul' 'mul_ln59_6' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 241 '%mul_ln63_17 = mul i64 %zext_ln63_1, i64 %zext_ln59_9'
ST_22 : Operation 241 [1/1] (2.10ns)   --->   "%mul_ln63_17 = mul i64 %zext_ln63_1, i64 %zext_ln59_9" [d2.cpp:63]   --->   Operation 241 'mul' 'mul_ln63_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 242 '%mul_ln59_7 = mul i63 %zext_ln63_19, i63 %zext_ln51_10'
ST_22 : Operation 242 [1/1] (2.68ns)   --->   "%mul_ln59_7 = mul i63 %zext_ln63_19, i63 %zext_ln51_10" [d2.cpp:59]   --->   Operation 242 'mul' 'mul_ln59_7' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 243 '%mul_ln63_18 = mul i64 %zext_ln63_2, i64 %zext_ln59_9'
ST_22 : Operation 243 [1/1] (2.10ns)   --->   "%mul_ln63_18 = mul i64 %zext_ln63_2, i64 %zext_ln59_9" [d2.cpp:63]   --->   Operation 243 'mul' 'mul_ln63_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 244 '%mul_ln59_8 = mul i64 %zext_ln59_4, i64 %zext_ln59_9'
ST_22 : Operation 244 [1/1] (2.10ns)   --->   "%mul_ln59_8 = mul i64 %zext_ln59_4, i64 %zext_ln59_9" [d2.cpp:59]   --->   Operation 244 'mul' 'mul_ln59_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln63_4 = trunc i64 %mul_ln59_8" [d2.cpp:63]   --->   Operation 245 'trunc' 'trunc_ln63_4' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 246 '%mul_ln63_19 = mul i64 %zext_ln63_3, i64 %zext_ln59_9'
ST_22 : Operation 246 [1/1] (2.10ns)   --->   "%mul_ln63_19 = mul i64 %zext_ln63_3, i64 %zext_ln59_9" [d2.cpp:63]   --->   Operation 246 'mul' 'mul_ln63_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 247 '%mul_ln59_9 = mul i64 %zext_ln59_5, i64 %zext_ln59_9'
ST_22 : Operation 247 [1/1] (2.10ns)   --->   "%mul_ln59_9 = mul i64 %zext_ln59_5, i64 %zext_ln59_9" [d2.cpp:59]   --->   Operation 247 'mul' 'mul_ln59_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln63_5 = trunc i64 %mul_ln59_9" [d2.cpp:63]   --->   Operation 248 'trunc' 'trunc_ln63_5' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 249 '%mul_ln63_20 = mul i64 %zext_ln63_4, i64 %zext_ln59_9'
ST_22 : Operation 249 [1/1] (2.10ns)   --->   "%mul_ln63_20 = mul i64 %zext_ln63_4, i64 %zext_ln59_9" [d2.cpp:63]   --->   Operation 249 'mul' 'mul_ln63_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln59_10 = zext i32 %arg1_r_12_loc_load" [d2.cpp:59]   --->   Operation 250 'zext' 'zext_ln59_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln51_11 = zext i32 %arg1_r_12_loc_load" [d2.cpp:51]   --->   Operation 251 'zext' 'zext_ln51_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln51_12 = zext i32 %arg1_r_12_loc_load" [d2.cpp:51]   --->   Operation 252 'zext' 'zext_ln51_12' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 253 '%mul_ln51_6 = mul i64 %zext_ln59_5, i64 %zext_ln59_10'
ST_22 : Operation 253 [1/1] (2.10ns)   --->   "%mul_ln51_6 = mul i64 %zext_ln59_5, i64 %zext_ln59_10" [d2.cpp:51]   --->   Operation 253 'mul' 'mul_ln51_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 254 '%mul_ln51_7 = mul i64 %zext_ln63_4, i64 %zext_ln59_10'
ST_22 : Operation 254 [1/1] (2.10ns)   --->   "%mul_ln51_7 = mul i64 %zext_ln63_4, i64 %zext_ln59_10" [d2.cpp:51]   --->   Operation 254 'mul' 'mul_ln51_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 255 '%mul_ln59_10 = mul i63 %zext_ln63_7, i63 %zext_ln51_12'
ST_22 : Operation 255 [1/1] (2.68ns)   --->   "%mul_ln59_10 = mul i63 %zext_ln63_7, i63 %zext_ln51_12" [d2.cpp:59]   --->   Operation 255 'mul' 'mul_ln59_10' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 256 '%mul_ln63_21 = mul i64 %zext_ln59_6, i64 %zext_ln59_10'
ST_22 : Operation 256 [1/1] (2.10ns)   --->   "%mul_ln63_21 = mul i64 %zext_ln59_6, i64 %zext_ln59_10" [d2.cpp:63]   --->   Operation 256 'mul' 'mul_ln63_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 257 '%mul_ln63_22 = mul i64 %zext_ln59_7, i64 %zext_ln59_10'
ST_22 : Operation 257 [1/1] (2.10ns)   --->   "%mul_ln63_22 = mul i64 %zext_ln59_7, i64 %zext_ln59_10" [d2.cpp:63]   --->   Operation 257 'mul' 'mul_ln63_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 258 '%mul_ln63_23 = mul i64 %zext_ln51, i64 %zext_ln59_10'
ST_22 : Operation 258 [1/1] (2.10ns)   --->   "%mul_ln63_23 = mul i64 %zext_ln51, i64 %zext_ln59_10" [d2.cpp:63]   --->   Operation 258 'mul' 'mul_ln63_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 259 '%mul_ln63_24 = mul i64 %zext_ln63, i64 %zext_ln59_10'
ST_22 : Operation 259 [1/1] (2.10ns)   --->   "%mul_ln63_24 = mul i64 %zext_ln63, i64 %zext_ln59_10" [d2.cpp:63]   --->   Operation 259 'mul' 'mul_ln63_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 260 '%mul_ln59_11 = mul i63 %zext_ln63_13, i63 %zext_ln51_12'
ST_22 : Operation 260 [1/1] (2.68ns)   --->   "%mul_ln59_11 = mul i63 %zext_ln63_13, i63 %zext_ln51_12" [d2.cpp:59]   --->   Operation 260 'mul' 'mul_ln59_11' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 261 '%mul_ln63_25 = mul i64 %zext_ln63_1, i64 %zext_ln59_10'
ST_22 : Operation 261 [1/1] (2.10ns)   --->   "%mul_ln63_25 = mul i64 %zext_ln63_1, i64 %zext_ln59_10" [d2.cpp:63]   --->   Operation 261 'mul' 'mul_ln63_25' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 262 '%mul_ln59_12 = mul i64 %zext_ln59_3, i64 %zext_ln59_10'
ST_22 : Operation 262 [1/1] (2.10ns)   --->   "%mul_ln59_12 = mul i64 %zext_ln59_3, i64 %zext_ln59_10" [d2.cpp:59]   --->   Operation 262 'mul' 'mul_ln59_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln63_6 = trunc i64 %mul_ln59_12" [d2.cpp:63]   --->   Operation 263 'trunc' 'trunc_ln63_6' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 264 '%mul_ln63_26 = mul i64 %zext_ln63_2, i64 %zext_ln59_10'
ST_22 : Operation 264 [1/1] (2.10ns)   --->   "%mul_ln63_26 = mul i64 %zext_ln63_2, i64 %zext_ln59_10" [d2.cpp:63]   --->   Operation 264 'mul' 'mul_ln63_26' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 265 '%mul_ln59_13 = mul i64 %zext_ln59_4, i64 %zext_ln59_10'
ST_22 : Operation 265 [1/1] (2.10ns)   --->   "%mul_ln59_13 = mul i64 %zext_ln59_4, i64 %zext_ln59_10" [d2.cpp:59]   --->   Operation 265 'mul' 'mul_ln59_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln63_7 = trunc i64 %mul_ln59_13" [d2.cpp:63]   --->   Operation 266 'trunc' 'trunc_ln63_7' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 267 '%mul_ln63_27 = mul i64 %zext_ln63_3, i64 %zext_ln59_10'
ST_22 : Operation 267 [1/1] (2.10ns)   --->   "%mul_ln63_27 = mul i64 %zext_ln63_3, i64 %zext_ln59_10" [d2.cpp:63]   --->   Operation 267 'mul' 'mul_ln63_27' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln59_11 = zext i32 %arg1_r_11_loc_load" [d2.cpp:59]   --->   Operation 268 'zext' 'zext_ln59_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln51_13 = zext i32 %arg1_r_11_loc_load" [d2.cpp:51]   --->   Operation 269 'zext' 'zext_ln51_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln51_14 = zext i32 %arg1_r_11_loc_load" [d2.cpp:51]   --->   Operation 270 'zext' 'zext_ln51_14' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 271 '%mul_ln51_8 = mul i64 %zext_ln59_4, i64 %zext_ln59_11'
ST_22 : Operation 271 [1/1] (2.10ns)   --->   "%mul_ln51_8 = mul i64 %zext_ln59_4, i64 %zext_ln59_11" [d2.cpp:51]   --->   Operation 271 'mul' 'mul_ln51_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 272 '%mul_ln51_9 = mul i64 %zext_ln63_3, i64 %zext_ln59_11'
ST_22 : Operation 272 [1/1] (2.10ns)   --->   "%mul_ln51_9 = mul i64 %zext_ln63_3, i64 %zext_ln59_11" [d2.cpp:51]   --->   Operation 272 'mul' 'mul_ln51_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 273 '%mul_ln59_14 = mul i63 %zext_ln63_7, i63 %zext_ln51_14'
ST_22 : Operation 273 [1/1] (2.68ns)   --->   "%mul_ln59_14 = mul i63 %zext_ln63_7, i63 %zext_ln51_14" [d2.cpp:59]   --->   Operation 273 'mul' 'mul_ln59_14' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 274 '%mul_ln63_29 = mul i64 %zext_ln59_6, i64 %zext_ln59_11'
ST_22 : Operation 274 [1/1] (2.10ns)   --->   "%mul_ln63_29 = mul i64 %zext_ln59_6, i64 %zext_ln59_11" [d2.cpp:63]   --->   Operation 274 'mul' 'mul_ln63_29' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 275 '%mul_ln63_30 = mul i64 %zext_ln59_7, i64 %zext_ln59_11'
ST_22 : Operation 275 [1/1] (2.10ns)   --->   "%mul_ln63_30 = mul i64 %zext_ln59_7, i64 %zext_ln59_11" [d2.cpp:63]   --->   Operation 275 'mul' 'mul_ln63_30' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 276 '%mul_ln63_31 = mul i64 %zext_ln51, i64 %zext_ln59_11'
ST_22 : Operation 276 [1/1] (2.10ns)   --->   "%mul_ln63_31 = mul i64 %zext_ln51, i64 %zext_ln59_11" [d2.cpp:63]   --->   Operation 276 'mul' 'mul_ln63_31' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 277 '%mul_ln63_32 = mul i64 %zext_ln63, i64 %zext_ln59_11'
ST_22 : Operation 277 [1/1] (2.10ns)   --->   "%mul_ln63_32 = mul i64 %zext_ln63, i64 %zext_ln59_11" [d2.cpp:63]   --->   Operation 277 'mul' 'mul_ln63_32' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 278 '%mul_ln59_15 = mul i63 %zext_ln63_13, i63 %zext_ln51_14'
ST_22 : Operation 278 [1/1] (2.68ns)   --->   "%mul_ln59_15 = mul i63 %zext_ln63_13, i63 %zext_ln51_14" [d2.cpp:59]   --->   Operation 278 'mul' 'mul_ln59_15' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 279 '%mul_ln63_33 = mul i64 %zext_ln63_1, i64 %zext_ln59_11'
ST_22 : Operation 279 [1/1] (2.10ns)   --->   "%mul_ln63_33 = mul i64 %zext_ln63_1, i64 %zext_ln59_11" [d2.cpp:63]   --->   Operation 279 'mul' 'mul_ln63_33' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 280 '%mul_ln59_16 = mul i64 %zext_ln59_3, i64 %zext_ln59_11'
ST_22 : Operation 280 [1/1] (2.10ns)   --->   "%mul_ln59_16 = mul i64 %zext_ln59_3, i64 %zext_ln59_11" [d2.cpp:59]   --->   Operation 280 'mul' 'mul_ln59_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln63_8 = trunc i64 %mul_ln59_16" [d2.cpp:63]   --->   Operation 281 'trunc' 'trunc_ln63_8' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 282 '%mul_ln63_34 = mul i64 %zext_ln63_2, i64 %zext_ln59_11'
ST_22 : Operation 282 [1/1] (2.10ns)   --->   "%mul_ln63_34 = mul i64 %zext_ln63_2, i64 %zext_ln59_11" [d2.cpp:63]   --->   Operation 282 'mul' 'mul_ln63_34' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln59_12 = zext i32 %arg1_r_10_loc_load" [d2.cpp:59]   --->   Operation 283 'zext' 'zext_ln59_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln51_15 = zext i32 %arg1_r_10_loc_load" [d2.cpp:51]   --->   Operation 284 'zext' 'zext_ln51_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln51_16 = zext i32 %arg1_r_10_loc_load" [d2.cpp:51]   --->   Operation 285 'zext' 'zext_ln51_16' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 286 '%mul_ln51_10 = mul i64 %zext_ln59_3, i64 %zext_ln59_12'
ST_22 : Operation 286 [1/1] (2.10ns)   --->   "%mul_ln51_10 = mul i64 %zext_ln59_3, i64 %zext_ln59_12" [d2.cpp:51]   --->   Operation 286 'mul' 'mul_ln51_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 287 '%mul_ln51_11 = mul i64 %zext_ln63_2, i64 %zext_ln59_12'
ST_22 : Operation 287 [1/1] (2.10ns)   --->   "%mul_ln51_11 = mul i64 %zext_ln63_2, i64 %zext_ln59_12" [d2.cpp:51]   --->   Operation 287 'mul' 'mul_ln51_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 288 '%mul_ln59_17 = mul i63 %zext_ln63_7, i63 %zext_ln51_16'
ST_22 : Operation 288 [1/1] (2.68ns)   --->   "%mul_ln59_17 = mul i63 %zext_ln63_7, i63 %zext_ln51_16" [d2.cpp:59]   --->   Operation 288 'mul' 'mul_ln59_17' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 289 '%mul_ln63_36 = mul i64 %zext_ln59_5, i64 %zext_ln59_12'
ST_22 : Operation 289 [1/1] (2.10ns)   --->   "%mul_ln63_36 = mul i64 %zext_ln59_5, i64 %zext_ln59_12" [d2.cpp:63]   --->   Operation 289 'mul' 'mul_ln63_36' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 290 '%mul_ln63_37 = mul i64 %zext_ln59_6, i64 %zext_ln59_12'
ST_22 : Operation 290 [1/1] (2.10ns)   --->   "%mul_ln63_37 = mul i64 %zext_ln59_6, i64 %zext_ln59_12" [d2.cpp:63]   --->   Operation 290 'mul' 'mul_ln63_37' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 291 '%mul_ln63_39 = mul i64 %zext_ln51, i64 %zext_ln59_12'
ST_22 : Operation 291 [1/1] (2.10ns)   --->   "%mul_ln63_39 = mul i64 %zext_ln51, i64 %zext_ln59_12" [d2.cpp:63]   --->   Operation 291 'mul' 'mul_ln63_39' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 292 '%mul_ln63_40 = mul i64 %zext_ln63, i64 %zext_ln59_12'
ST_22 : Operation 292 [1/1] (2.10ns)   --->   "%mul_ln63_40 = mul i64 %zext_ln63, i64 %zext_ln59_12" [d2.cpp:63]   --->   Operation 292 'mul' 'mul_ln63_40' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 293 '%mul_ln59_18 = mul i63 %zext_ln63_13, i63 %zext_ln51_16'
ST_22 : Operation 293 [1/1] (2.68ns)   --->   "%mul_ln59_18 = mul i63 %zext_ln63_13, i63 %zext_ln51_16" [d2.cpp:59]   --->   Operation 293 'mul' 'mul_ln59_18' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 294 '%mul_ln63_41 = mul i64 %zext_ln63_1, i64 %zext_ln59_12'
ST_22 : Operation 294 [1/1] (2.10ns)   --->   "%mul_ln63_41 = mul i64 %zext_ln63_1, i64 %zext_ln59_12" [d2.cpp:63]   --->   Operation 294 'mul' 'mul_ln63_41' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i32 %arg1_r_9_loc_load" [d2.cpp:51]   --->   Operation 295 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln51_17 = zext i32 %arg1_r_9_loc_load" [d2.cpp:51]   --->   Operation 296 'zext' 'zext_ln51_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln51_18 = zext i32 %arg1_r_9_loc_load" [d2.cpp:51]   --->   Operation 297 'zext' 'zext_ln51_18' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 298 '%mul_ln51_12 = mul i64 %zext_ln59_2, i64 %zext_ln51_2'
ST_22 : Operation 298 [1/1] (2.10ns)   --->   "%mul_ln51_12 = mul i64 %zext_ln59_2, i64 %zext_ln51_2" [d2.cpp:51]   --->   Operation 298 'mul' 'mul_ln51_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 299 '%mul_ln51_13 = mul i64 %zext_ln63_1, i64 %zext_ln51_2'
ST_22 : Operation 299 [1/1] (2.10ns)   --->   "%mul_ln51_13 = mul i64 %zext_ln63_1, i64 %zext_ln51_2" [d2.cpp:51]   --->   Operation 299 'mul' 'mul_ln51_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 300 '%mul_ln59_19 = mul i63 %zext_ln63_7, i63 %zext_ln51_18'
ST_22 : Operation 300 [1/1] (2.68ns)   --->   "%mul_ln59_19 = mul i63 %zext_ln63_7, i63 %zext_ln51_18" [d2.cpp:59]   --->   Operation 300 'mul' 'mul_ln59_19' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 301 '%mul_ln63_44 = mul i64 %zext_ln59_5, i64 %zext_ln51_2'
ST_22 : Operation 301 [1/1] (2.10ns)   --->   "%mul_ln63_44 = mul i64 %zext_ln59_5, i64 %zext_ln51_2" [d2.cpp:63]   --->   Operation 301 'mul' 'mul_ln63_44' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 302 '%mul_ln63_46 = mul i64 %zext_ln59_7, i64 %zext_ln51_2'
ST_22 : Operation 302 [1/1] (2.10ns)   --->   "%mul_ln63_46 = mul i64 %zext_ln59_7, i64 %zext_ln51_2" [d2.cpp:63]   --->   Operation 302 'mul' 'mul_ln63_46' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 303 '%mul_ln63_47 = mul i64 %zext_ln51, i64 %zext_ln51_2'
ST_22 : Operation 303 [1/1] (2.10ns)   --->   "%mul_ln63_47 = mul i64 %zext_ln51, i64 %zext_ln51_2" [d2.cpp:63]   --->   Operation 303 'mul' 'mul_ln63_47' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 304 '%mul_ln63_48 = mul i64 %zext_ln63, i64 %zext_ln51_2'
ST_22 : Operation 304 [1/1] (2.10ns)   --->   "%mul_ln63_48 = mul i64 %zext_ln63, i64 %zext_ln51_2" [d2.cpp:63]   --->   Operation 304 'mul' 'mul_ln63_48' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i32 %arg1_r_8_loc_load" [d2.cpp:51]   --->   Operation 305 'zext' 'zext_ln51_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln51_19 = zext i32 %arg1_r_8_loc_load" [d2.cpp:51]   --->   Operation 306 'zext' 'zext_ln51_19' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 307 '%mul_ln51_14 = mul i64 %zext_ln59_1, i64 %zext_ln51_3'
ST_22 : Operation 307 [1/1] (2.10ns)   --->   "%mul_ln51_14 = mul i64 %zext_ln59_1, i64 %zext_ln51_3" [d2.cpp:51]   --->   Operation 307 'mul' 'mul_ln51_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 308 '%mul_ln51_15 = mul i64 %zext_ln63, i64 %zext_ln51_3'
ST_22 : Operation 308 [1/1] (2.10ns)   --->   "%mul_ln51_15 = mul i64 %zext_ln63, i64 %zext_ln51_3" [d2.cpp:51]   --->   Operation 308 'mul' 'mul_ln51_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 309 '%mul_ln63_49 = mul i64 %zext_ln59_2, i64 %zext_ln51_3'
ST_22 : Operation 309 [1/1] (2.10ns)   --->   "%mul_ln63_49 = mul i64 %zext_ln59_2, i64 %zext_ln51_3" [d2.cpp:63]   --->   Operation 309 'mul' 'mul_ln63_49' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 310 '%mul_ln63_51 = mul i64 %zext_ln59_4, i64 %zext_ln51_3'
ST_22 : Operation 310 [1/1] (2.10ns)   --->   "%mul_ln63_51 = mul i64 %zext_ln59_4, i64 %zext_ln51_3" [d2.cpp:63]   --->   Operation 310 'mul' 'mul_ln63_51' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 311 '%mul_ln63_53 = mul i64 %zext_ln59_6, i64 %zext_ln51_3'
ST_22 : Operation 311 [1/1] (2.10ns)   --->   "%mul_ln63_53 = mul i64 %zext_ln59_6, i64 %zext_ln51_3" [d2.cpp:63]   --->   Operation 311 'mul' 'mul_ln63_53' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 312 '%mul_ln63_54 = mul i64 %zext_ln59_7, i64 %zext_ln51_3'
ST_22 : Operation 312 [1/1] (2.10ns)   --->   "%mul_ln63_54 = mul i64 %zext_ln59_7, i64 %zext_ln51_3" [d2.cpp:63]   --->   Operation 312 'mul' 'mul_ln63_54' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 313 '%mul_ln63_55 = mul i64 %zext_ln51, i64 %zext_ln51_3'
ST_22 : Operation 313 [1/1] (2.10ns)   --->   "%mul_ln63_55 = mul i64 %zext_ln51, i64 %zext_ln51_3" [d2.cpp:63]   --->   Operation 313 'mul' 'mul_ln63_55' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln59_13 = zext i32 %arg1_r_7_loc_load" [d2.cpp:59]   --->   Operation 314 'zext' 'zext_ln59_13' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 315 '%mul_ln59_20 = mul i64 %zext_ln59_1, i64 %zext_ln59_13'
ST_22 : Operation 315 [1/1] (2.10ns)   --->   "%mul_ln59_20 = mul i64 %zext_ln59_1, i64 %zext_ln59_13" [d2.cpp:59]   --->   Operation 315 'mul' 'mul_ln59_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 316 '%mul_ln63_59 = mul i64 %zext_ln59_5, i64 %zext_ln59_13'
ST_22 : Operation 316 [1/1] (2.10ns)   --->   "%mul_ln63_59 = mul i64 %zext_ln59_5, i64 %zext_ln59_13" [d2.cpp:63]   --->   Operation 316 'mul' 'mul_ln63_59' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 317 '%mul_ln63_60 = mul i64 %zext_ln59_6, i64 %zext_ln59_13'
ST_22 : Operation 317 [1/1] (2.10ns)   --->   "%mul_ln63_60 = mul i64 %zext_ln59_6, i64 %zext_ln59_13" [d2.cpp:63]   --->   Operation 317 'mul' 'mul_ln63_60' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 318 '%mul_ln63_61 = mul i64 %zext_ln59_7, i64 %zext_ln59_13'
ST_22 : Operation 318 [1/1] (2.10ns)   --->   "%mul_ln63_61 = mul i64 %zext_ln59_7, i64 %zext_ln59_13" [d2.cpp:63]   --->   Operation 318 'mul' 'mul_ln63_61' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln59_14 = zext i32 %arg1_r_6_loc_load" [d2.cpp:59]   --->   Operation 319 'zext' 'zext_ln59_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln65_7 = zext i32 %arg1_r_6_loc_load" [d2.cpp:65]   --->   Operation 320 'zext' 'zext_ln65_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln65_8 = zext i32 %arg1_r_6_loc_load" [d2.cpp:65]   --->   Operation 321 'zext' 'zext_ln65_8' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 322 '%mul_ln65_10 = mul i64 %zext_ln59_5, i64 %zext_ln59_14'
ST_22 : Operation 322 [1/1] (2.10ns)   --->   "%mul_ln65_10 = mul i64 %zext_ln59_5, i64 %zext_ln59_14" [d2.cpp:65]   --->   Operation 322 'mul' 'mul_ln65_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 323 '%mul_ln65_11 = mul i64 %zext_ln59_6, i64 %zext_ln59_14'
ST_22 : Operation 323 [1/1] (2.10ns)   --->   "%mul_ln65_11 = mul i64 %zext_ln59_6, i64 %zext_ln59_14" [d2.cpp:65]   --->   Operation 323 'mul' 'mul_ln65_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln59_15 = zext i32 %arg1_r_5_loc_load" [d2.cpp:59]   --->   Operation 324 'zext' 'zext_ln59_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln65_9 = zext i32 %arg1_r_5_loc_load" [d2.cpp:65]   --->   Operation 325 'zext' 'zext_ln65_9' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 326 '%mul_ln65_14 = mul i64 %zext_ln59_4, i64 %zext_ln59_15'
ST_22 : Operation 326 [1/1] (2.10ns)   --->   "%mul_ln65_14 = mul i64 %zext_ln59_4, i64 %zext_ln59_15" [d2.cpp:65]   --->   Operation 326 'mul' 'mul_ln65_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 327 '%mul_ln65_15 = mul i64 %zext_ln59_5, i64 %zext_ln59_15'
ST_22 : Operation 327 [1/1] (2.10ns)   --->   "%mul_ln65_15 = mul i64 %zext_ln59_5, i64 %zext_ln59_15" [d2.cpp:65]   --->   Operation 327 'mul' 'mul_ln65_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln59_16 = zext i32 %arg1_r_4_loc_load" [d2.cpp:59]   --->   Operation 328 'zext' 'zext_ln59_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln65_10 = zext i32 %arg1_r_4_loc_load" [d2.cpp:65]   --->   Operation 329 'zext' 'zext_ln65_10' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 330 '%mul_ln65_17 = mul i64 %zext_ln59_3, i64 %zext_ln59_16'
ST_22 : Operation 330 [1/1] (2.10ns)   --->   "%mul_ln65_17 = mul i64 %zext_ln59_3, i64 %zext_ln59_16" [d2.cpp:65]   --->   Operation 330 'mul' 'mul_ln65_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 331 '%mul_ln65_18 = mul i64 %zext_ln59_4, i64 %zext_ln59_16'
ST_22 : Operation 331 [1/1] (2.10ns)   --->   "%mul_ln65_18 = mul i64 %zext_ln59_4, i64 %zext_ln59_16" [d2.cpp:65]   --->   Operation 331 'mul' 'mul_ln65_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln59_17 = zext i32 %arg1_r_3_loc_load" [d2.cpp:59]   --->   Operation 332 'zext' 'zext_ln59_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln59_20 = zext i32 %arg1_r_3_loc_load" [d2.cpp:59]   --->   Operation 333 'zext' 'zext_ln59_20' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 334 '%mul_ln59_21 = mul i64 %zext_ln59_1, i64 %zext_ln59_17'
ST_22 : Operation 334 [1/1] (2.10ns)   --->   "%mul_ln59_21 = mul i64 %zext_ln59_1, i64 %zext_ln59_17" [d2.cpp:59]   --->   Operation 334 'mul' 'mul_ln59_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 335 '%mul_ln65_19 = mul i64 %zext_ln59_2, i64 %zext_ln59_17'
ST_22 : Operation 335 [1/1] (2.10ns)   --->   "%mul_ln65_19 = mul i64 %zext_ln59_2, i64 %zext_ln59_17" [d2.cpp:65]   --->   Operation 335 'mul' 'mul_ln65_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 336 '%mul_ln65_20 = mul i64 %zext_ln59_3, i64 %zext_ln59_17'
ST_22 : Operation 336 [1/1] (2.10ns)   --->   "%mul_ln65_20 = mul i64 %zext_ln59_3, i64 %zext_ln59_17" [d2.cpp:65]   --->   Operation 336 'mul' 'mul_ln65_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln59_18 = zext i32 %arg1_r_2_loc_load" [d2.cpp:59]   --->   Operation 337 'zext' 'zext_ln59_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln59_21 = zext i32 %arg1_r_2_loc_load" [d2.cpp:59]   --->   Operation 338 'zext' 'zext_ln59_21' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 339 '%mul_ln59_22 = mul i64 %zext_ln59_1, i64 %zext_ln59_18'
ST_22 : Operation 339 [1/1] (2.10ns)   --->   "%mul_ln59_22 = mul i64 %zext_ln59_1, i64 %zext_ln59_18" [d2.cpp:59]   --->   Operation 339 'mul' 'mul_ln59_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 340 '%mul_ln65_21 = mul i64 %zext_ln59_2, i64 %zext_ln59_18'
ST_22 : Operation 340 [1/1] (2.10ns)   --->   "%mul_ln65_21 = mul i64 %zext_ln59_2, i64 %zext_ln59_18" [d2.cpp:65]   --->   Operation 340 'mul' 'mul_ln65_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln59_19 = zext i32 %arg1_r_1_loc_load" [d2.cpp:59]   --->   Operation 341 'zext' 'zext_ln59_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln59_22 = zext i32 %arg1_r_1_loc_load" [d2.cpp:59]   --->   Operation 342 'zext' 'zext_ln59_22' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 343 '%mul_ln59_23 = mul i64 %zext_ln59_1, i64 %zext_ln59_19'
ST_22 : Operation 343 [1/1] (2.10ns)   --->   "%mul_ln59_23 = mul i64 %zext_ln59_1, i64 %zext_ln59_19" [d2.cpp:59]   --->   Operation 343 'mul' 'mul_ln59_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 344 [1/1] (1.08ns)   --->   "%tmp2 = add i63 %trunc_ln63_3, i63 %trunc_ln63_7" [d2.cpp:63]   --->   Operation 344 'add' 'tmp2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i63 %tmp2, i63 %trunc_ln63_5" [d2.cpp:63]   --->   Operation 345 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i63 %mul_ln59_18, i63 %mul_ln59_19" [d2.cpp:59]   --->   Operation 346 'add' 'tmp4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 347 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%tmp3 = add i63 %tmp4, i63 %trunc_ln63_8" [d2.cpp:59]   --->   Operation 347 'add' 'tmp3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 348 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%tmp259 = add i63 %tmp3, i63 %tmp1" [d2.cpp:59]   --->   Operation 348 'add' 'tmp259' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87 = add i64 %mul_ln65_21, i64 %mul_ln65_18" [d2.cpp:87]   --->   Operation 349 'add' 'add_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 350 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln87_1 = add i64 %add_ln87, i64 %mul_ln65_20" [d2.cpp:87]   --->   Operation 350 'add' 'add_ln87_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 351 [1/1] (1.08ns)   --->   "%add_ln87_2 = add i64 %mul_ln65_15, i64 %mul_ln63_61" [d2.cpp:87]   --->   Operation 351 'add' 'add_ln87_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 352 [1/1] (1.08ns)   --->   "%add_ln87_3 = add i64 %mul_ln65_6, i64 %mul_ln65_11" [d2.cpp:87]   --->   Operation 352 'add' 'add_ln87_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i64 %add_ln87_2" [d2.cpp:87]   --->   Operation 353 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln87_1 = trunc i64 %add_ln87_3" [d2.cpp:87]   --->   Operation 354 'trunc' 'trunc_ln87_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln87_2 = trunc i64 %add_ln87_1" [d2.cpp:87]   --->   Operation 355 'trunc' 'trunc_ln87_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 356 [1/1] (1.08ns)   --->   "%add_ln87_8 = add i64 %mul_ln63_20, i64 %mul_ln63_27" [d2.cpp:87]   --->   Operation 356 'add' 'add_ln87_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 357 [1/1] (1.08ns)   --->   "%add_ln87_9 = add i64 %mul_ln63_13, i64 %mul_ln63_41" [d2.cpp:87]   --->   Operation 357 'add' 'add_ln87_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln87_3 = trunc i64 %add_ln87_8" [d2.cpp:87]   --->   Operation 358 'trunc' 'trunc_ln87_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln87_4 = trunc i64 %add_ln87_9" [d2.cpp:87]   --->   Operation 359 'trunc' 'trunc_ln87_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 360 [1/1] (1.08ns)   --->   "%add_ln87_11 = add i64 %mul_ln63_34, i64 %mul_ln63_55" [d2.cpp:87]   --->   Operation 360 'add' 'add_ln87_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 361 [1/1] (1.08ns)   --->   "%add_ln87_12 = add i64 %mul_ln63_48, i64 %mul_ln59_23" [d2.cpp:87]   --->   Operation 361 'add' 'add_ln87_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln87_5 = trunc i64 %add_ln87_11" [d2.cpp:87]   --->   Operation 362 'trunc' 'trunc_ln87_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln87_6 = trunc i64 %add_ln87_12" [d2.cpp:87]   --->   Operation 363 'trunc' 'trunc_ln87_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 364 [1/1] (1.08ns)   --->   "%add_ln87_13 = add i64 %add_ln87_12, i64 %add_ln87_11" [d2.cpp:87]   --->   Operation 364 'add' 'add_ln87_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 365 [1/1] (0.97ns)   --->   "%add_ln87_15 = add i28 %trunc_ln87_6, i28 %trunc_ln87_5" [d2.cpp:87]   --->   Operation 365 'add' 'add_ln87_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln87_7 = trunc i63 %tmp259" [d2.cpp:87]   --->   Operation 366 'trunc' 'trunc_ln87_7' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 367 '%mul_ln95_2 = mul i64 %zext_ln51, i64 %zext_ln59_14'
ST_22 : Operation 367 [1/1] (2.10ns)   --->   "%mul_ln95_2 = mul i64 %zext_ln51, i64 %zext_ln59_14" [d2.cpp:95]   --->   Operation 367 'mul' 'mul_ln95_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 368 '%mul_ln95_3 = mul i64 %zext_ln59_7, i64 %zext_ln59_15'
ST_22 : Operation 368 [1/1] (2.10ns)   --->   "%mul_ln95_3 = mul i64 %zext_ln59_7, i64 %zext_ln59_15" [d2.cpp:95]   --->   Operation 368 'mul' 'mul_ln95_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i32 %arg1_r_loc_load" [d2.cpp:95]   --->   Operation 369 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i32 %arg1_r_loc_load" [d2.cpp:95]   --->   Operation 370 'zext' 'zext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 371 '%mul_ln96_3 = mul i64 %zext_ln59_7, i64 %zext_ln59_16'
ST_22 : Operation 371 [1/1] (2.10ns)   --->   "%mul_ln96_3 = mul i64 %zext_ln59_7, i64 %zext_ln59_16" [d2.cpp:96]   --->   Operation 371 'mul' 'mul_ln96_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 372 [1/1] (0.00ns)   --->   "%factor = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %arg1_r_14_loc_load, i1 0"   --->   Operation 372 'bitconcatenate' 'factor' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i33 %factor" [d2.cpp:97]   --->   Operation 373 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 374 '%mul_ln97_2 = mul i64 %zext_ln63_1, i64 %zext_ln59_14'
ST_22 : Operation 374 [1/1] (2.10ns)   --->   "%mul_ln97_2 = mul i64 %zext_ln63_1, i64 %zext_ln59_14" [d2.cpp:97]   --->   Operation 374 'mul' 'mul_ln97_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 375 '%mul_ln97_3 = mul i64 %zext_ln51, i64 %zext_ln59_16'
ST_22 : Operation 375 [1/1] (2.10ns)   --->   "%mul_ln97_3 = mul i64 %zext_ln51, i64 %zext_ln59_16" [d2.cpp:97]   --->   Operation 375 'mul' 'mul_ln97_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 376 '%mul_ln97_4 = mul i64 %zext_ln59_7, i64 %zext_ln59_17'
ST_22 : Operation 376 [1/1] (2.10ns)   --->   "%mul_ln97_4 = mul i64 %zext_ln59_7, i64 %zext_ln59_17" [d2.cpp:97]   --->   Operation 376 'mul' 'mul_ln97_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 377 '%mul_ln97_5 = mul i64 %zext_ln59_6, i64 %zext_ln59_18'
ST_22 : Operation 377 [1/1] (2.10ns)   --->   "%mul_ln97_5 = mul i64 %zext_ln59_6, i64 %zext_ln59_18" [d2.cpp:97]   --->   Operation 377 'mul' 'mul_ln97_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 378 [1/1] (1.08ns)   --->   "%tmp307 = add i63 %mul_ln59_5, i63 %trunc_ln63" [d2.cpp:59]   --->   Operation 378 'add' 'tmp307' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 379 [1/1] (0.00ns)   --->   "%tmp5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp307, i1 0" [d2.cpp:59]   --->   Operation 379 'bitconcatenate' 'tmp5' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 380 '%tmp64 = mul i64 %zext_ln63_11, i64 %zext_ln59_15'
ST_22 : Operation 380 [1/1] (2.64ns)   --->   "%tmp64 = mul i64 %zext_ln63_11, i64 %zext_ln59_15" [d2.cpp:63]   --->   Operation 380 'mul' 'tmp64' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 381 [1/1] (1.08ns)   --->   "%add_ln97 = add i64 %mul_ln65_2, i64 %tmp5" [d2.cpp:97]   --->   Operation 381 'add' 'add_ln97' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i64 %add_ln97" [d2.cpp:97]   --->   Operation 382 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 383 [1/1] (1.08ns)   --->   "%add_ln97_3 = add i64 %mul_ln63_51, i64 %mul_ln97_5" [d2.cpp:97]   --->   Operation 383 'add' 'add_ln97_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 384 [1/1] (1.01ns)   --->   "%add_ln97_4 = add i33 %zext_ln59_22, i33 %zext_ln51_17" [d2.cpp:97]   --->   Operation 384 'add' 'add_ln97_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i33 %add_ln97_4" [d2.cpp:97]   --->   Operation 385 'zext' 'zext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.54ns)   --->   Input mux for Operation 386 '%mul_ln97_6 = mul i64 %zext_ln59_5, i64 %zext_ln97_1'
ST_22 : Operation 386 [1/1] (2.86ns)   --->   "%mul_ln97_6 = mul i64 %zext_ln59_5, i64 %zext_ln97_1" [d2.cpp:97]   --->   Operation 386 'mul' 'mul_ln97_6' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 387 [1/1] (1.08ns)   --->   "%add_ln97_5 = add i64 %mul_ln97_6, i64 %mul_ln63_37" [d2.cpp:97]   --->   Operation 387 'add' 'add_ln97_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln97_2 = trunc i64 %add_ln97_3" [d2.cpp:97]   --->   Operation 388 'trunc' 'trunc_ln97_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln97_3 = trunc i64 %add_ln97_5" [d2.cpp:97]   --->   Operation 389 'trunc' 'trunc_ln97_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 390 [1/1] (1.08ns)   --->   "%add_ln97_6 = add i64 %add_ln97_5, i64 %add_ln97_3" [d2.cpp:97]   --->   Operation 390 'add' 'add_ln97_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 391 [1/1] (0.97ns)   --->   "%add_ln97_8 = add i28 %trunc_ln97_3, i28 %trunc_ln97_2" [d2.cpp:97]   --->   Operation 391 'add' 'add_ln97_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_11 = add i64 %mul_ln63_9, i64 %mul_ln63_23" [d2.cpp:97]   --->   Operation 392 'add' 'add_ln97_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 393 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln97_12 = add i64 %add_ln97_11, i64 %mul_ln97_2" [d2.cpp:97]   --->   Operation 393 'add' 'add_ln97_12' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln97_5 = trunc i64 %add_ln97_12" [d2.cpp:97]   --->   Operation 394 'trunc' 'trunc_ln97_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 395 [1/1] (1.08ns)   --->   "%add_ln97_14 = add i64 %mul_ln63_16, i64 %mul_ln97_3" [d2.cpp:97]   --->   Operation 395 'add' 'add_ln97_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_15 = add i64 %mul_ln63_30, i64 %tmp64" [d2.cpp:97]   --->   Operation 396 'add' 'add_ln97_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 397 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln97_16 = add i64 %add_ln97_15, i64 %mul_ln97_4" [d2.cpp:97]   --->   Operation 397 'add' 'add_ln97_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln97_6 = trunc i64 %add_ln97_14" [d2.cpp:97]   --->   Operation 398 'trunc' 'trunc_ln97_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln97_7 = trunc i64 %add_ln97_16" [d2.cpp:97]   --->   Operation 399 'trunc' 'trunc_ln97_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 400 [1/1] (1.08ns)   --->   "%add_ln97_17 = add i64 %add_ln97_16, i64 %add_ln97_14" [d2.cpp:97]   --->   Operation 400 'add' 'add_ln97_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 401 [1/1] (0.97ns)   --->   "%add_ln97_19 = add i28 %trunc_ln97_7, i28 %trunc_ln97_6" [d2.cpp:97]   --->   Operation 401 'add' 'add_ln97_19' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp86 = add i63 %trunc_ln63_1, i63 %mul_ln59_10" [d2.cpp:63]   --->   Operation 402 'add' 'tmp86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 403 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%tmp365 = add i63 %tmp86, i63 %mul_ln59_6" [d2.cpp:63]   --->   Operation 403 'add' 'tmp365' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 404 '%tmp66 = mul i64 %zext_ln63_11, i64 %zext_ln59_16'
ST_22 : Operation 404 [1/1] (2.64ns)   --->   "%tmp66 = mul i64 %zext_ln63_11, i64 %zext_ln59_16" [d2.cpp:63]   --->   Operation 404 'mul' 'tmp66' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 405 [1/1] (1.01ns)   --->   "%add_ln98_11 = add i33 %zext_ln65_8, i33 %zext_ln51_7" [d2.cpp:98]   --->   Operation 405 'add' 'add_ln98_11' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i33 %add_ln98_11" [d2.cpp:98]   --->   Operation 406 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 407 [1/1] (1.01ns)   --->   "%add_ln98_13 = add i33 %zext_ln65_9, i33 %zext_ln51_9" [d2.cpp:98]   --->   Operation 407 'add' 'add_ln98_13' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i33 %add_ln98_13" [d2.cpp:98]   --->   Operation 408 'zext' 'zext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.54ns)   --->   Input mux for Operation 409 '%mul_ln98_4 = mul i64 %zext_ln63_1, i64 %zext_ln98_1'
ST_22 : Operation 409 [1/1] (2.86ns)   --->   "%mul_ln98_4 = mul i64 %zext_ln63_1, i64 %zext_ln98_1" [d2.cpp:98]   --->   Operation 409 'mul' 'mul_ln98_4' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 410 [1/1] (1.08ns)   --->   "%add_ln98_14 = add i64 %mul_ln63_24, i64 %tmp66" [d2.cpp:98]   --->   Operation 410 'add' 'add_ln98_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_15 = add i64 %add_ln98_14, i64 %mul_ln63_31" [d2.cpp:98]   --->   Operation 411 'add' 'add_ln98_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 412 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln98_16 = add i64 %add_ln98_15, i64 %mul_ln98_4" [d2.cpp:98]   --->   Operation 412 'add' 'add_ln98_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln98_5 = trunc i64 %add_ln98_16" [d2.cpp:98]   --->   Operation 413 'trunc' 'trunc_ln98_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp118 = add i63 %mul_ln59_7, i63 %mul_ln59_2" [d2.cpp:59]   --->   Operation 414 'add' 'tmp118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 415 [1/1] (1.08ns)   --->   "%tmp119 = add i63 %mul_ln59_11, i63 %mul_ln59_14" [d2.cpp:59]   --->   Operation 415 'add' 'tmp119' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 416 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%tmp443 = add i63 %tmp119, i63 %tmp118" [d2.cpp:59]   --->   Operation 416 'add' 'tmp443' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 417 [1/1] (1.08ns)   --->   "%add_ln99_4 = add i64 %mul_ln63_46, i64 %mul_ln63_39" [d2.cpp:99]   --->   Operation 417 'add' 'add_ln99_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 418 [1/1] (1.08ns)   --->   "%add_ln99_5 = add i64 %mul_ln63_59, i64 %mul_ln63_53" [d2.cpp:99]   --->   Operation 418 'add' 'add_ln99_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln99_2 = trunc i64 %add_ln99_4" [d2.cpp:99]   --->   Operation 419 'trunc' 'trunc_ln99_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln99_3 = trunc i64 %add_ln99_5" [d2.cpp:99]   --->   Operation 420 'trunc' 'trunc_ln99_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 421 [1/1] (1.08ns)   --->   "%add_ln99_6 = add i64 %add_ln99_5, i64 %add_ln99_4" [d2.cpp:99]   --->   Operation 421 'add' 'add_ln99_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 422 [1/1] (0.97ns)   --->   "%add_ln99_8 = add i28 %trunc_ln99_3, i28 %trunc_ln99_2" [d2.cpp:99]   --->   Operation 422 'add' 'add_ln99_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.54ns)   --->   Input mux for Operation 423 '%mul_ln99_3 = mul i64 %zext_ln63_2, i64 %zext_ln98_1'
ST_22 : Operation 423 [1/1] (2.86ns)   --->   "%mul_ln99_3 = mul i64 %zext_ln63_2, i64 %zext_ln98_1" [d2.cpp:99]   --->   Operation 423 'mul' 'mul_ln99_3' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 424 [1/1] (1.08ns)   --->   "%add_ln99_12 = add i64 %mul_ln63_25, i64 %mul_ln59_21" [d2.cpp:99]   --->   Operation 424 'add' 'add_ln99_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 425 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99_13 = add i64 %add_ln99_12, i64 %mul_ln63_32" [d2.cpp:99]   --->   Operation 425 'add' 'add_ln99_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 426 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln99_14 = add i64 %add_ln99_13, i64 %mul_ln99_3" [d2.cpp:99]   --->   Operation 426 'add' 'add_ln99_14' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln99_5 = trunc i64 %add_ln99_14" [d2.cpp:99]   --->   Operation 427 'trunc' 'trunc_ln99_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln99_6 = trunc i63 %tmp443" [d2.cpp:99]   --->   Operation 428 'trunc' 'trunc_ln99_6' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 429 '%mul_ln100 = mul i64 %zext_ln63_6, i64 %zext_ln51_3'
ST_22 : Operation 429 [1/1] (2.10ns)   --->   "%mul_ln100 = mul i64 %zext_ln63_6, i64 %zext_ln51_3" [d2.cpp:100]   --->   Operation 429 'mul' 'mul_ln100' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 430 '%mul_ln100_1 = mul i64 %zext_ln63_5, i64 %zext_ln59_13'
ST_22 : Operation 430 [1/1] (2.10ns)   --->   "%mul_ln100_1 = mul i64 %zext_ln63_5, i64 %zext_ln59_13" [d2.cpp:100]   --->   Operation 430 'mul' 'mul_ln100_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp149 = add i63 %trunc_ln63_4, i63 %trunc_ln63_2" [d2.cpp:63]   --->   Operation 431 'add' 'tmp149' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 432 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp151 = add i63 %mul_ln59_15, i63 %mul_ln59_17" [d2.cpp:59]   --->   Operation 432 'add' 'tmp151' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 433 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%tmp150 = add i63 %tmp151, i63 %trunc_ln63_6" [d2.cpp:59]   --->   Operation 433 'add' 'tmp150' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 434 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%tmp541 = add i63 %tmp150, i63 %tmp149" [d2.cpp:59]   --->   Operation 434 'add' 'tmp541' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 435 [1/1] (1.08ns)   --->   "%add_ln100_1 = add i64 %mul_ln65_17, i64 %mul_ln65_19" [d2.cpp:100]   --->   Operation 435 'add' 'add_ln100_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 436 [1/1] (1.08ns)   --->   "%add_ln100_2 = add i64 %mul_ln65_14, i64 %mul_ln65_5" [d2.cpp:100]   --->   Operation 436 'add' 'add_ln100_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i64 %add_ln100_1" [d2.cpp:100]   --->   Operation 437 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = trunc i64 %add_ln100_2" [d2.cpp:100]   --->   Operation 438 'trunc' 'trunc_ln100_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 439 [1/1] (1.08ns)   --->   "%add_ln100_4 = add i64 %mul_ln63_54, i64 %mul_ln63_47" [d2.cpp:100]   --->   Operation 439 'add' 'add_ln100_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 440 [1/1] (1.08ns)   --->   "%add_ln100_5 = add i64 %mul_ln65_10, i64 %mul_ln63_60" [d2.cpp:100]   --->   Operation 440 'add' 'add_ln100_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln100_2 = trunc i64 %add_ln100_4" [d2.cpp:100]   --->   Operation 441 'trunc' 'trunc_ln100_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln100_3 = trunc i64 %add_ln100_5" [d2.cpp:100]   --->   Operation 442 'trunc' 'trunc_ln100_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 443 [1/1] (1.08ns)   --->   "%add_ln100_6 = add i64 %add_ln100_5, i64 %add_ln100_4" [d2.cpp:100]   --->   Operation 443 'add' 'add_ln100_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 444 [1/1] (0.97ns)   --->   "%add_ln100_8 = add i28 %trunc_ln100_3, i28 %trunc_ln100_2" [d2.cpp:100]   --->   Operation 444 'add' 'add_ln100_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 445 [1/1] (1.08ns)   --->   "%add_ln100_10 = add i64 %mul_ln100_1, i64 %mul_ln63_12" [d2.cpp:100]   --->   Operation 445 'add' 'add_ln100_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 446 [1/1] (1.08ns)   --->   "%add_ln100_11 = add i64 %mul_ln100, i64 %mul_ln63_26" [d2.cpp:100]   --->   Operation 446 'add' 'add_ln100_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln100_4 = trunc i64 %add_ln100_10" [d2.cpp:100]   --->   Operation 447 'trunc' 'trunc_ln100_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln100_5 = trunc i64 %add_ln100_11" [d2.cpp:100]   --->   Operation 448 'trunc' 'trunc_ln100_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 449 [1/1] (1.08ns)   --->   "%add_ln100_13 = add i64 %mul_ln63_19, i64 %mul_ln63_40" [d2.cpp:100]   --->   Operation 449 'add' 'add_ln100_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 450 [1/1] (1.08ns)   --->   "%add_ln100_14 = add i64 %mul_ln63_33, i64 %mul_ln59_22" [d2.cpp:100]   --->   Operation 450 'add' 'add_ln100_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln100_6 = trunc i64 %add_ln100_13" [d2.cpp:100]   --->   Operation 451 'trunc' 'trunc_ln100_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln100_7 = trunc i64 %add_ln100_14" [d2.cpp:100]   --->   Operation 452 'trunc' 'trunc_ln100_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 453 [1/1] (1.08ns)   --->   "%add_ln100_15 = add i64 %add_ln100_14, i64 %add_ln100_13" [d2.cpp:100]   --->   Operation 453 'add' 'add_ln100_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 454 [1/1] (0.97ns)   --->   "%add_ln100_17 = add i28 %trunc_ln100_7, i28 %trunc_ln100_6" [d2.cpp:100]   --->   Operation 454 'add' 'add_ln100_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln100_8 = trunc i63 %tmp541" [d2.cpp:100]   --->   Operation 455 'trunc' 'trunc_ln100_8' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 456 '%mul_ln101 = mul i64 %zext_ln59_3, i64 %zext_ln59_18'
ST_22 : Operation 456 [1/1] (2.10ns)   --->   "%mul_ln101 = mul i64 %zext_ln59_3, i64 %zext_ln59_18" [d2.cpp:101]   --->   Operation 456 'mul' 'mul_ln101' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 457 '%mul_ln101_1 = mul i64 %zext_ln59_4, i64 %zext_ln59_17'
ST_22 : Operation 457 [1/1] (2.10ns)   --->   "%mul_ln101_1 = mul i64 %zext_ln59_4, i64 %zext_ln59_17" [d2.cpp:101]   --->   Operation 457 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 458 '%mul_ln101_2 = mul i64 %zext_ln51, i64 %zext_ln59_13'
ST_22 : Operation 458 [1/1] (2.10ns)   --->   "%mul_ln101_2 = mul i64 %zext_ln51, i64 %zext_ln59_13" [d2.cpp:101]   --->   Operation 458 'mul' 'mul_ln101_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 459 '%mul_ln101_3 = mul i64 %zext_ln59_7, i64 %zext_ln59_14'
ST_22 : Operation 459 [1/1] (2.10ns)   --->   "%mul_ln101_3 = mul i64 %zext_ln59_7, i64 %zext_ln59_14" [d2.cpp:101]   --->   Operation 459 'mul' 'mul_ln101_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 460 '%mul_ln101_4 = mul i64 %zext_ln59_6, i64 %zext_ln59_15'
ST_22 : Operation 460 [1/1] (2.10ns)   --->   "%mul_ln101_4 = mul i64 %zext_ln59_6, i64 %zext_ln59_15" [d2.cpp:101]   --->   Operation 460 'mul' 'mul_ln101_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 461 [1/1] (1.01ns)   --->   "%add_ln51_1 = add i33 %zext_ln51_19, i33 %zext_ln95_1" [d2.cpp:51]   --->   Operation 461 'add' 'add_ln51_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln51_20 = zext i33 %add_ln51_1" [d2.cpp:51]   --->   Operation 462 'zext' 'zext_ln51_20' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 463 '%mul_ln51_16 = mul i64 %zext_ln51_20, i64 %zext_ln59_1'
ST_22 : Operation 463 [1/1] (2.64ns)   --->   "%mul_ln51_16 = mul i64 %zext_ln51_20, i64 %zext_ln59_1" [d2.cpp:51]   --->   Operation 463 'mul' 'mul_ln51_16' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.54ns)   --->   Input mux for Operation 464 '%mul_ln101_5 = mul i64 %zext_ln59_2, i64 %zext_ln97_1'
ST_22 : Operation 464 [1/1] (2.86ns)   --->   "%mul_ln101_5 = mul i64 %zext_ln59_2, i64 %zext_ln97_1" [d2.cpp:101]   --->   Operation 464 'mul' 'mul_ln101_5' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 465 [1/1] (1.08ns)   --->   "%add_ln101 = add i64 %mul_ln51_8, i64 %mul_ln51_10" [d2.cpp:101]   --->   Operation 465 'add' 'add_ln101' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_1 = add i64 %add_ln101, i64 %mul_ln101" [d2.cpp:101]   --->   Operation 466 'add' 'add_ln101_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 467 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln101_2 = add i64 %add_ln101_1, i64 %mul_ln101_5" [d2.cpp:101]   --->   Operation 467 'add' 'add_ln101_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 468 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_3 = add i64 %mul_ln101_4, i64 %mul_ln101_3" [d2.cpp:101]   --->   Operation 468 'add' 'add_ln101_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 469 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln101_4 = add i64 %add_ln101_3, i64 %mul_ln101_1" [d2.cpp:101]   --->   Operation 469 'add' 'add_ln101_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 470 [1/1] (1.01ns)   --->   "%add_ln101_5 = add i33 %zext_ln65_10, i33 %zext_ln51_11" [d2.cpp:101]   --->   Operation 470 'add' 'add_ln101_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i33 %add_ln101_5" [d2.cpp:101]   --->   Operation 471 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.54ns)   --->   Input mux for Operation 472 '%mul_ln101_6 = mul i64 %zext_ln59_5, i64 %zext_ln101'
ST_22 : Operation 472 [1/1] (2.86ns)   --->   "%mul_ln101_6 = mul i64 %zext_ln59_5, i64 %zext_ln101" [d2.cpp:101]   --->   Operation 472 'mul' 'mul_ln101_6' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 473 [1/1] (1.08ns)   --->   "%add_ln101_6 = add i64 %mul_ln101_6, i64 %mul_ln51_4" [d2.cpp:101]   --->   Operation 473 'add' 'add_ln101_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i64 %add_ln101_4" [d2.cpp:101]   --->   Operation 474 'trunc' 'trunc_ln101' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln101_1 = trunc i64 %add_ln101_6" [d2.cpp:101]   --->   Operation 475 'trunc' 'trunc_ln101_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 476 [1/1] (1.08ns)   --->   "%add_ln101_7 = add i64 %add_ln101_6, i64 %add_ln101_4" [d2.cpp:101]   --->   Operation 476 'add' 'add_ln101_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln101_2 = trunc i64 %add_ln101_2" [d2.cpp:101]   --->   Operation 477 'trunc' 'trunc_ln101_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 478 [1/1] (0.97ns)   --->   "%add_ln101_8 = add i28 %trunc_ln101_1, i28 %trunc_ln101" [d2.cpp:101]   --->   Operation 478 'add' 'add_ln101_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 479 [1/1] (1.08ns)   --->   "%add_ln101_10 = add i64 %mul_ln51_3, i64 %mul_ln51_5" [d2.cpp:101]   --->   Operation 479 'add' 'add_ln101_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 480 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_11 = add i64 %mul_ln51_11, i64 %mul_ln51_9" [d2.cpp:101]   --->   Operation 480 'add' 'add_ln101_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 481 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln101_12 = add i64 %add_ln101_11, i64 %mul_ln51_7" [d2.cpp:101]   --->   Operation 481 'add' 'add_ln101_12' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln101_3 = trunc i64 %add_ln101_10" [d2.cpp:101]   --->   Operation 482 'trunc' 'trunc_ln101_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln101_4 = trunc i64 %add_ln101_12" [d2.cpp:101]   --->   Operation 483 'trunc' 'trunc_ln101_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 484 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_14 = add i64 %mul_ln51_13, i64 %mul_ln101_2" [d2.cpp:101]   --->   Operation 484 'add' 'add_ln101_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 485 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln101_15 = add i64 %add_ln101_14, i64 %mul_ln51_15" [d2.cpp:101]   --->   Operation 485 'add' 'add_ln101_15' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_16 = add i64 %mul_ln51_1, i64 %mul_ln51_16" [d2.cpp:101]   --->   Operation 486 'add' 'add_ln101_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 487 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln101_17 = add i64 %add_ln101_16, i64 %mul_ln51_2" [d2.cpp:101]   --->   Operation 487 'add' 'add_ln101_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln101_5 = trunc i64 %add_ln101_15" [d2.cpp:101]   --->   Operation 488 'trunc' 'trunc_ln101_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln101_6 = trunc i64 %add_ln101_17" [d2.cpp:101]   --->   Operation 489 'trunc' 'trunc_ln101_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 490 [1/1] (1.08ns)   --->   "%add_ln101_18 = add i64 %add_ln101_17, i64 %add_ln101_15" [d2.cpp:101]   --->   Operation 490 'add' 'add_ln101_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_19 = add i28 %trunc_ln101_4, i28 %trunc_ln101_3" [d2.cpp:101]   --->   Operation 491 'add' 'add_ln101_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 492 [1/1] (0.97ns)   --->   "%add_ln101_20 = add i28 %trunc_ln101_6, i28 %trunc_ln101_5" [d2.cpp:101]   --->   Operation 492 'add' 'add_ln101_20' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 493 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln101_23 = add i28 %add_ln101_20, i28 %add_ln101_19" [d2.cpp:101]   --->   Operation 493 'add' 'add_ln101_23' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 494 '%mul_ln102 = mul i64 %zext_ln63, i64 %zext_ln95'
ST_22 : Operation 494 [1/1] (2.10ns)   --->   "%mul_ln102 = mul i64 %zext_ln63, i64 %zext_ln95" [d2.cpp:102]   --->   Operation 494 'mul' 'mul_ln102' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 495 '%mul_ln102_1 = mul i64 %zext_ln63_1, i64 %zext_ln59_19'
ST_22 : Operation 495 [1/1] (2.10ns)   --->   "%mul_ln102_1 = mul i64 %zext_ln63_1, i64 %zext_ln59_19" [d2.cpp:102]   --->   Operation 495 'mul' 'mul_ln102_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 496 '%mul_ln102_2 = mul i64 %zext_ln63_2, i64 %zext_ln59_18'
ST_22 : Operation 496 [1/1] (2.10ns)   --->   "%mul_ln102_2 = mul i64 %zext_ln63_2, i64 %zext_ln59_18" [d2.cpp:102]   --->   Operation 496 'mul' 'mul_ln102_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 497 '%mul_ln102_3 = mul i64 %zext_ln63_3, i64 %zext_ln59_17'
ST_22 : Operation 497 [1/1] (2.10ns)   --->   "%mul_ln102_3 = mul i64 %zext_ln63_3, i64 %zext_ln59_17" [d2.cpp:102]   --->   Operation 497 'mul' 'mul_ln102_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 498 '%mul_ln102_4 = mul i64 %zext_ln63_4, i64 %zext_ln59_16'
ST_22 : Operation 498 [1/1] (2.10ns)   --->   "%mul_ln102_4 = mul i64 %zext_ln63_4, i64 %zext_ln59_16" [d2.cpp:102]   --->   Operation 498 'mul' 'mul_ln102_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 499 '%mul_ln102_5 = mul i64 %zext_ln63_5, i64 %zext_ln59_15'
ST_22 : Operation 499 [1/1] (2.10ns)   --->   "%mul_ln102_5 = mul i64 %zext_ln63_5, i64 %zext_ln59_15" [d2.cpp:102]   --->   Operation 499 'mul' 'mul_ln102_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 500 '%mul_ln102_6 = mul i64 %zext_ln51_1, i64 %zext_ln59_13'
ST_22 : Operation 500 [1/1] (2.10ns)   --->   "%mul_ln102_6 = mul i64 %zext_ln51_1, i64 %zext_ln59_13" [d2.cpp:102]   --->   Operation 500 'mul' 'mul_ln102_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 501 '%mul_ln102_7 = mul i64 %zext_ln63_6, i64 %zext_ln59_14'
ST_22 : Operation 501 [1/1] (2.10ns)   --->   "%mul_ln102_7 = mul i64 %zext_ln63_6, i64 %zext_ln59_14" [d2.cpp:102]   --->   Operation 501 'mul' 'mul_ln102_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 502 [1/1] (1.08ns)   --->   "%add_ln102 = add i64 %mul_ln51_10, i64 %mul_ln51_12" [d2.cpp:102]   --->   Operation 502 'add' 'add_ln102' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 503 [1/1] (1.08ns)   --->   "%add_ln102_1 = add i64 %mul_ln51_8, i64 %mul_ln51_6" [d2.cpp:102]   --->   Operation 503 'add' 'add_ln102_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i64 %add_ln102" [d2.cpp:102]   --->   Operation 504 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln102_1 = trunc i64 %add_ln102_1" [d2.cpp:102]   --->   Operation 505 'trunc' 'trunc_ln102_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 506 [1/1] (1.08ns)   --->   "%add_ln102_2 = add i64 %add_ln102_1, i64 %add_ln102" [d2.cpp:102]   --->   Operation 506 'add' 'add_ln102_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 507 [1/1] (1.08ns)   --->   "%add_ln102_3 = add i64 %mul_ln51, i64 %mul_ln102" [d2.cpp:102]   --->   Operation 507 'add' 'add_ln102_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 508 [1/1] (1.08ns)   --->   "%add_ln102_4 = add i64 %mul_ln51_4, i64 %mul_ln51_2" [d2.cpp:102]   --->   Operation 508 'add' 'add_ln102_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln102_2 = trunc i64 %add_ln102_3" [d2.cpp:102]   --->   Operation 509 'trunc' 'trunc_ln102_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln102_3 = trunc i64 %add_ln102_4" [d2.cpp:102]   --->   Operation 510 'trunc' 'trunc_ln102_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 511 [1/1] (1.08ns)   --->   "%add_ln102_5 = add i64 %add_ln102_4, i64 %add_ln102_3" [d2.cpp:102]   --->   Operation 511 'add' 'add_ln102_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 512 [1/1] (0.97ns)   --->   "%add_ln102_6 = add i28 %trunc_ln102_1, i28 %trunc_ln102" [d2.cpp:102]   --->   Operation 512 'add' 'add_ln102_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 513 [1/1] (0.97ns)   --->   "%add_ln102_7 = add i28 %trunc_ln102_3, i28 %trunc_ln102_2" [d2.cpp:102]   --->   Operation 513 'add' 'add_ln102_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 514 [1/1] (1.08ns)   --->   "%add_ln102_9 = add i64 %mul_ln102_7, i64 %mul_ln102_5" [d2.cpp:102]   --->   Operation 514 'add' 'add_ln102_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 515 [1/1] (1.08ns)   --->   "%add_ln102_10 = add i64 %mul_ln102_6, i64 %mul_ln102_3" [d2.cpp:102]   --->   Operation 515 'add' 'add_ln102_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln102_4 = trunc i64 %add_ln102_9" [d2.cpp:102]   --->   Operation 516 'trunc' 'trunc_ln102_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln102_5 = trunc i64 %add_ln102_10" [d2.cpp:102]   --->   Operation 517 'trunc' 'trunc_ln102_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 518 [1/1] (1.08ns)   --->   "%add_ln102_12 = add i64 %mul_ln102_4, i64 %mul_ln102_1" [d2.cpp:102]   --->   Operation 518 'add' 'add_ln102_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 519 [1/1] (1.08ns)   --->   "%add_ln102_13 = add i64 %mul_ln102_2, i64 %mul_ln51_14" [d2.cpp:102]   --->   Operation 519 'add' 'add_ln102_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln102_6 = trunc i64 %add_ln102_12" [d2.cpp:102]   --->   Operation 520 'trunc' 'trunc_ln102_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln102_7 = trunc i64 %add_ln102_13" [d2.cpp:102]   --->   Operation 521 'trunc' 'trunc_ln102_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 522 [1/1] (1.08ns)   --->   "%add_ln102_14 = add i64 %add_ln102_13, i64 %add_ln102_12" [d2.cpp:102]   --->   Operation 522 'add' 'add_ln102_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 523 [1/1] (0.97ns)   --->   "%add_ln102_16 = add i28 %trunc_ln102_7, i28 %trunc_ln102_6" [d2.cpp:102]   --->   Operation 523 'add' 'add_ln102_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 524 '%mul_ln103 = mul i64 %zext_ln63_1, i64 %zext_ln95'
ST_22 : Operation 524 [1/1] (2.10ns)   --->   "%mul_ln103 = mul i64 %zext_ln63_1, i64 %zext_ln95" [d2.cpp:103]   --->   Operation 524 'mul' 'mul_ln103' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 525 '%mul_ln103_1 = mul i64 %zext_ln63_2, i64 %zext_ln59_19'
ST_22 : Operation 525 [1/1] (2.10ns)   --->   "%mul_ln103_1 = mul i64 %zext_ln63_2, i64 %zext_ln59_19" [d2.cpp:103]   --->   Operation 525 'mul' 'mul_ln103_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 526 '%mul_ln103_3 = mul i64 %zext_ln63_4, i64 %zext_ln59_17'
ST_22 : Operation 526 [1/1] (2.10ns)   --->   "%mul_ln103_3 = mul i64 %zext_ln63_4, i64 %zext_ln59_17" [d2.cpp:103]   --->   Operation 526 'mul' 'mul_ln103_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 527 '%mul_ln104 = mul i64 %zext_ln63_2, i64 %zext_ln95'
ST_22 : Operation 527 [1/1] (2.10ns)   --->   "%mul_ln104 = mul i64 %zext_ln63_2, i64 %zext_ln95" [d2.cpp:104]   --->   Operation 527 'mul' 'mul_ln104' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 528 '%mul_ln104_2 = mul i64 %zext_ln63_4, i64 %zext_ln59_18'
ST_22 : Operation 528 [1/1] (2.10ns)   --->   "%mul_ln104_2 = mul i64 %zext_ln63_4, i64 %zext_ln59_18" [d2.cpp:104]   --->   Operation 528 'mul' 'mul_ln104_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 529 '%mul_ln105 = mul i64 %zext_ln63_3, i64 %zext_ln95'
ST_22 : Operation 529 [1/1] (2.10ns)   --->   "%mul_ln105 = mul i64 %zext_ln63_3, i64 %zext_ln95" [d2.cpp:105]   --->   Operation 529 'mul' 'mul_ln105' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 530 '%mul_ln107 = mul i64 %zext_ln63_5, i64 %zext_ln95'
ST_22 : Operation 530 [1/1] (2.10ns)   --->   "%mul_ln107 = mul i64 %zext_ln63_5, i64 %zext_ln95" [d2.cpp:107]   --->   Operation 530 'mul' 'mul_ln107' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 531 '%mul_ln107_1 = mul i64 %zext_ln63_6, i64 %zext_ln59_19'
ST_22 : Operation 531 [1/1] (2.10ns)   --->   "%mul_ln107_1 = mul i64 %zext_ln63_6, i64 %zext_ln59_19" [d2.cpp:107]   --->   Operation 531 'mul' 'mul_ln107_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 532 '%mul_ln107_2 = mul i64 %zext_ln51_1, i64 %zext_ln59_18'
ST_22 : Operation 532 [1/1] (2.10ns)   --->   "%mul_ln107_2 = mul i64 %zext_ln51_1, i64 %zext_ln59_18" [d2.cpp:107]   --->   Operation 532 'mul' 'mul_ln107_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 533 '%mul_ln108 = mul i64 %zext_ln51_1, i64 %zext_ln59_19'
ST_22 : Operation 533 [1/1] (2.10ns)   --->   "%mul_ln108 = mul i64 %zext_ln51_1, i64 %zext_ln59_19" [d2.cpp:108]   --->   Operation 533 'mul' 'mul_ln108' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 534 '%mul_ln108_1 = mul i64 %zext_ln63_6, i64 %zext_ln95'
ST_22 : Operation 534 [1/1] (2.10ns)   --->   "%mul_ln108_1 = mul i64 %zext_ln63_6, i64 %zext_ln95" [d2.cpp:108]   --->   Operation 534 'mul' 'mul_ln108_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 535 '%mul_ln109 = mul i64 %zext_ln51_1, i64 %zext_ln95'
ST_22 : Operation 535 [1/1] (2.10ns)   --->   "%mul_ln109 = mul i64 %zext_ln51_1, i64 %zext_ln95" [d2.cpp:109]   --->   Operation 535 'mul' 'mul_ln109' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 536 '%mul_ln61 = mul i64 %zext_ln97_1, i64 %zext_ln59_1'
ST_22 : Operation 536 [1/1] (2.64ns)   --->   "%mul_ln61 = mul i64 %zext_ln97_1, i64 %zext_ln59_1" [d2.cpp:61]   --->   Operation 536 'mul' 'mul_ln61' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 537 [1/1] (1.01ns)   --->   "%add_ln109 = add i33 %zext_ln51_15, i33 %zext_ln59_21" [d2.cpp:109]   --->   Operation 537 'add' 'add_ln109' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i33 %add_ln109" [d2.cpp:109]   --->   Operation 538 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.54ns)   --->   Input mux for Operation 539 '%mul_ln109_1 = mul i64 %zext_ln59_2, i64 %zext_ln109'
ST_22 : Operation 539 [1/1] (2.86ns)   --->   "%mul_ln109_1 = mul i64 %zext_ln59_2, i64 %zext_ln109" [d2.cpp:109]   --->   Operation 539 'mul' 'mul_ln109_1' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 540 [1/1] (1.08ns)   --->   "%add_ln109_1 = add i64 %mul_ln59_16, i64 %mul_ln65_18" [d2.cpp:109]   --->   Operation 540 'add' 'add_ln109_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 541 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_2 = add i64 %add_ln109_1, i64 %mul_ln65_20" [d2.cpp:109]   --->   Operation 541 'add' 'add_ln109_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 542 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln109_3 = add i64 %add_ln109_2, i64 %mul_ln109_1" [d2.cpp:109]   --->   Operation 542 'add' 'add_ln109_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 543 [1/1] (1.08ns)   --->   "%add_ln109_4 = add i64 %mul_ln63_6, i64 %mul_ln65_11" [d2.cpp:109]   --->   Operation 543 'add' 'add_ln109_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 544 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_5 = add i64 %mul_ln59_13, i64 %mul_ln65_15" [d2.cpp:109]   --->   Operation 544 'add' 'add_ln109_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 545 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln109_6 = add i64 %add_ln109_5, i64 %mul_ln59_9" [d2.cpp:109]   --->   Operation 545 'add' 'add_ln109_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i64 %add_ln109_4" [d2.cpp:109]   --->   Operation 546 'trunc' 'trunc_ln109' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln109_1 = trunc i64 %add_ln109_6" [d2.cpp:109]   --->   Operation 547 'trunc' 'trunc_ln109_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln109_2 = trunc i64 %add_ln109_3" [d2.cpp:109]   --->   Operation 548 'trunc' 'trunc_ln109_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 549 [1/1] (1.08ns)   --->   "%add_ln109_10 = add i64 %mul_ln109, i64 %mul_ln63_13" [d2.cpp:109]   --->   Operation 549 'add' 'add_ln109_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_11 = add i64 %mul_ln63_34, i64 %mul_ln63_27" [d2.cpp:109]   --->   Operation 550 'add' 'add_ln109_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 551 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln109_12 = add i64 %add_ln109_11, i64 %mul_ln63_20" [d2.cpp:109]   --->   Operation 551 'add' 'add_ln109_12' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 552 [1/1] (0.00ns)   --->   "%trunc_ln109_3 = trunc i64 %add_ln109_10" [d2.cpp:109]   --->   Operation 552 'trunc' 'trunc_ln109_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln109_4 = trunc i64 %add_ln109_12" [d2.cpp:109]   --->   Operation 553 'trunc' 'trunc_ln109_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_14 = add i64 %mul_ln63_41, i64 %mul_ln63_55" [d2.cpp:109]   --->   Operation 554 'add' 'add_ln109_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 555 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln109_15 = add i64 %add_ln109_14, i64 %mul_ln63_48" [d2.cpp:109]   --->   Operation 555 'add' 'add_ln109_15' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 556 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_16 = add i64 %mul_ln63_61, i64 %mul_ln61" [d2.cpp:109]   --->   Operation 556 'add' 'add_ln109_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 557 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln109_17 = add i64 %add_ln109_16, i64 %mul_ln59_4" [d2.cpp:109]   --->   Operation 557 'add' 'add_ln109_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln109_5 = trunc i64 %add_ln109_15" [d2.cpp:109]   --->   Operation 558 'trunc' 'trunc_ln109_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln109_6 = trunc i64 %add_ln109_17" [d2.cpp:109]   --->   Operation 559 'trunc' 'trunc_ln109_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 560 [1/1] (1.08ns)   --->   "%add_ln109_18 = add i64 %add_ln109_17, i64 %add_ln109_15" [d2.cpp:109]   --->   Operation 560 'add' 'add_ln109_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 561 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_19 = add i28 %trunc_ln109_4, i28 %trunc_ln109_3" [d2.cpp:109]   --->   Operation 561 'add' 'add_ln109_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 562 [1/1] (0.97ns)   --->   "%add_ln109_20 = add i28 %trunc_ln109_6, i28 %trunc_ln109_5" [d2.cpp:109]   --->   Operation 562 'add' 'add_ln109_20' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 563 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln109_23 = add i28 %add_ln109_20, i28 %add_ln109_19" [d2.cpp:109]   --->   Operation 563 'add' 'add_ln109_23' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 564 '%mul_ln111 = mul i64 %zext_ln51, i64 %zext_ln95'
ST_22 : Operation 564 [1/1] (2.10ns)   --->   "%mul_ln111 = mul i64 %zext_ln51, i64 %zext_ln95" [d2.cpp:111]   --->   Operation 564 'mul' 'mul_ln111' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i64 %mul_ln111" [d2.cpp:111]   --->   Operation 565 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 566 '%mul_ln111_1 = mul i64 %zext_ln63, i64 %zext_ln59_19'
ST_22 : Operation 566 [1/1] (2.10ns)   --->   "%mul_ln111_1 = mul i64 %zext_ln63, i64 %zext_ln59_19" [d2.cpp:111]   --->   Operation 566 'mul' 'mul_ln111_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i64 %mul_ln111_1" [d2.cpp:111]   --->   Operation 567 'zext' 'zext_ln111_2' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 568 '%mul_ln111_2 = mul i64 %zext_ln63_1, i64 %zext_ln59_18'
ST_22 : Operation 568 [1/1] (2.10ns)   --->   "%mul_ln111_2 = mul i64 %zext_ln63_1, i64 %zext_ln59_18" [d2.cpp:111]   --->   Operation 568 'mul' 'mul_ln111_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i64 %mul_ln111_2" [d2.cpp:111]   --->   Operation 569 'zext' 'zext_ln111_3' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 570 '%mul_ln111_3 = mul i64 %zext_ln63_2, i64 %zext_ln59_17'
ST_22 : Operation 570 [1/1] (2.10ns)   --->   "%mul_ln111_3 = mul i64 %zext_ln63_2, i64 %zext_ln59_17" [d2.cpp:111]   --->   Operation 570 'mul' 'mul_ln111_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln111_4 = zext i64 %mul_ln111_3" [d2.cpp:111]   --->   Operation 571 'zext' 'zext_ln111_4' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 572 '%mul_ln111_4 = mul i64 %zext_ln63_3, i64 %zext_ln59_16'
ST_22 : Operation 572 [1/1] (2.10ns)   --->   "%mul_ln111_4 = mul i64 %zext_ln63_3, i64 %zext_ln59_16" [d2.cpp:111]   --->   Operation 572 'mul' 'mul_ln111_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln111_5 = zext i64 %mul_ln111_4" [d2.cpp:111]   --->   Operation 573 'zext' 'zext_ln111_5' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 574 '%mul_ln111_5 = mul i64 %zext_ln63_4, i64 %zext_ln59_15'
ST_22 : Operation 574 [1/1] (2.10ns)   --->   "%mul_ln111_5 = mul i64 %zext_ln63_4, i64 %zext_ln59_15" [d2.cpp:111]   --->   Operation 574 'mul' 'mul_ln111_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln111_6 = zext i64 %mul_ln111_5" [d2.cpp:111]   --->   Operation 575 'zext' 'zext_ln111_6' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 576 '%mul_ln111_6 = mul i64 %zext_ln63_5, i64 %zext_ln59_14'
ST_22 : Operation 576 [1/1] (2.10ns)   --->   "%mul_ln111_6 = mul i64 %zext_ln63_5, i64 %zext_ln59_14" [d2.cpp:111]   --->   Operation 576 'mul' 'mul_ln111_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln111_7 = zext i64 %mul_ln111_6" [d2.cpp:111]   --->   Operation 577 'zext' 'zext_ln111_7' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 578 '%mul_ln111_7 = mul i64 %zext_ln63_6, i64 %zext_ln59_13'
ST_22 : Operation 578 [1/1] (2.10ns)   --->   "%mul_ln111_7 = mul i64 %zext_ln63_6, i64 %zext_ln59_13" [d2.cpp:111]   --->   Operation 578 'mul' 'mul_ln111_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln111_8 = zext i64 %mul_ln111_7" [d2.cpp:111]   --->   Operation 579 'zext' 'zext_ln111_8' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 580 '%mul_ln111_8 = mul i64 %zext_ln51_1, i64 %zext_ln51_3'
ST_22 : Operation 580 [1/1] (2.10ns)   --->   "%mul_ln111_8 = mul i64 %zext_ln51_1, i64 %zext_ln51_3" [d2.cpp:111]   --->   Operation 580 'mul' 'mul_ln111_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln111_9 = zext i64 %mul_ln111_8" [d2.cpp:111]   --->   Operation 581 'zext' 'zext_ln111_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i64 %mul_ln111_8" [d2.cpp:111]   --->   Operation 582 'trunc' 'trunc_ln111' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln111_2 = trunc i64 %mul_ln111_7" [d2.cpp:111]   --->   Operation 583 'trunc' 'trunc_ln111_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln111_3 = trunc i64 %mul_ln111_6" [d2.cpp:111]   --->   Operation 584 'trunc' 'trunc_ln111_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln111_4 = trunc i64 %mul_ln111_5" [d2.cpp:111]   --->   Operation 585 'trunc' 'trunc_ln111_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln111_5 = trunc i64 %mul_ln111_4" [d2.cpp:111]   --->   Operation 586 'trunc' 'trunc_ln111_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln111_7 = trunc i64 %mul_ln111_3" [d2.cpp:111]   --->   Operation 587 'trunc' 'trunc_ln111_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln111_8 = trunc i64 %mul_ln111_2" [d2.cpp:111]   --->   Operation 588 'trunc' 'trunc_ln111_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln111_9 = trunc i64 %mul_ln111_1" [d2.cpp:111]   --->   Operation 589 'trunc' 'trunc_ln111_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln111_11 = trunc i64 %mul_ln111" [d2.cpp:111]   --->   Operation 590 'trunc' 'trunc_ln111_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 591 [1/1] (1.08ns)   --->   "%add_ln111_3 = add i65 %zext_ln111_9, i65 %zext_ln111_7" [d2.cpp:111]   --->   Operation 591 'add' 'add_ln111_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln111_12 = zext i65 %add_ln111_3" [d2.cpp:111]   --->   Operation 592 'zext' 'zext_ln111_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 593 [1/1] (1.09ns)   --->   "%add_ln111_4 = add i66 %zext_ln111_12, i66 %zext_ln111_8" [d2.cpp:111]   --->   Operation 593 'add' 'add_ln111_4' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 594 [1/1] (1.08ns)   --->   "%add_ln111_5 = add i65 %zext_ln111_5, i65 %zext_ln111_4" [d2.cpp:111]   --->   Operation 594 'add' 'add_ln111_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln111_14 = zext i65 %add_ln111_5" [d2.cpp:111]   --->   Operation 595 'zext' 'zext_ln111_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 596 [1/1] (1.09ns)   --->   "%add_ln111_6 = add i66 %zext_ln111_14, i66 %zext_ln111_6" [d2.cpp:111]   --->   Operation 596 'add' 'add_ln111_6' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 597 [1/1] (1.08ns)   --->   "%add_ln111_8 = add i65 %zext_ln111_2, i65 %zext_ln111_1" [d2.cpp:111]   --->   Operation 597 'add' 'add_ln111_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln111_17 = zext i65 %add_ln111_8" [d2.cpp:111]   --->   Operation 598 'zext' 'zext_ln111_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 599 [1/1] (1.09ns)   --->   "%add_ln111_9 = add i66 %zext_ln111_17, i66 %zext_ln111_3" [d2.cpp:111]   --->   Operation 599 'add' 'add_ln111_9' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 600 [1/1] (1.01ns)   --->   "%tmp67 = add i34 %zext_ln97, i34 %zext_ln65_7" [d2.cpp:97]   --->   Operation 600 'add' 'tmp67' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 601 [1/1] (0.00ns)   --->   "%tmp67_cast = zext i34 %tmp67" [d2.cpp:97]   --->   Operation 601 'zext' 'tmp67_cast' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 602 '%tmp68 = mul i64 %tmp67_cast, i64 %zext_ln59_1'
ST_22 : Operation 602 [1/1] (2.68ns)   --->   "%tmp68 = mul i64 %tmp67_cast, i64 %zext_ln59_1" [d2.cpp:97]   --->   Operation 602 'mul' 'tmp68' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 603 [1/1] (1.08ns)   --->   "%add_ln96_12 = add i64 %mul_ln63_15, i64 %mul_ln63_22" [d2.cpp:96]   --->   Operation 603 'add' 'add_ln96_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_13 = add i64 %mul_ln96_3, i64 %tmp68" [d2.cpp:96]   --->   Operation 604 'add' 'add_ln96_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 605 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln96_14 = add i64 %add_ln96_13, i64 %mul_ln63_29" [d2.cpp:96]   --->   Operation 605 'add' 'add_ln96_14' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln96_5 = trunc i64 %add_ln96_12" [d2.cpp:96]   --->   Operation 606 'trunc' 'trunc_ln96_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln96_6 = trunc i64 %add_ln96_14" [d2.cpp:96]   --->   Operation 607 'trunc' 'trunc_ln96_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 608 [1/1] (1.08ns)   --->   "%add_ln96_15 = add i64 %add_ln96_14, i64 %add_ln96_12" [d2.cpp:96]   --->   Operation 608 'add' 'add_ln96_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 609 [1/1] (0.97ns)   --->   "%add_ln96_17 = add i28 %trunc_ln96_6, i28 %trunc_ln96_5" [d2.cpp:96]   --->   Operation 609 'add' 'add_ln96_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 610 [1/1] (1.08ns)   --->   "%add_ln63_7 = add i64 %mul_ln59_20, i64 %mul_ln63_49" [d2.cpp:63]   --->   Operation 610 'add' 'add_ln63_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 611 [1/1] (1.08ns)   --->   "%add_ln95_11 = add i64 %mul_ln63_14, i64 %mul_ln95_2" [d2.cpp:95]   --->   Operation 611 'add' 'add_ln95_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 612 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_12 = add i64 %mul_ln95_3, i64 %mul_ln65" [d2.cpp:95]   --->   Operation 612 'add' 'add_ln95_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 613 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln95_13 = add i64 %add_ln95_12, i64 %mul_ln63_21" [d2.cpp:95]   --->   Operation 613 'add' 'add_ln95_13' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 614 [1/1] (0.00ns)   --->   "%trunc_ln95_5 = trunc i64 %add_ln95_11" [d2.cpp:95]   --->   Operation 614 'trunc' 'trunc_ln95_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln95_6 = trunc i64 %add_ln95_13" [d2.cpp:95]   --->   Operation 615 'trunc' 'trunc_ln95_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 616 [1/1] (0.97ns)   --->   "%add_ln95_16 = add i28 %trunc_ln95_6, i28 %trunc_ln95_5" [d2.cpp:95]   --->   Operation 616 'add' 'add_ln95_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 617 '%mul_ln61_1 = mul i64 %zext_ln109, i64 %zext_ln59_1'
ST_22 : Operation 617 [1/1] (2.64ns)   --->   "%mul_ln61_1 = mul i64 %zext_ln109, i64 %zext_ln59_1" [d2.cpp:61]   --->   Operation 617 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 618 [1/1] (1.01ns)   --->   "%add_ln108 = add i33 %zext_ln51_13, i33 %zext_ln59_20" [d2.cpp:108]   --->   Operation 618 'add' 'add_ln108' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i33 %add_ln108" [d2.cpp:108]   --->   Operation 619 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.54ns)   --->   Input mux for Operation 620 '%mul_ln108_2 = mul i64 %zext_ln59_2, i64 %zext_ln108'
ST_22 : Operation 620 [1/1] (2.86ns)   --->   "%mul_ln108_2 = mul i64 %zext_ln59_2, i64 %zext_ln108" [d2.cpp:108]   --->   Operation 620 'mul' 'mul_ln108_2' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 621 [1/1] (1.08ns)   --->   "%add_ln108_1 = add i64 %mul_ln59_12, i64 %mul_ln65_14" [d2.cpp:108]   --->   Operation 621 'add' 'add_ln108_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 622 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108_2 = add i64 %add_ln108_1, i64 %mul_ln65_17" [d2.cpp:108]   --->   Operation 622 'add' 'add_ln108_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 623 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln108_3 = add i64 %add_ln108_2, i64 %mul_ln108_2" [d2.cpp:108]   --->   Operation 623 'add' 'add_ln108_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 624 [1/1] (1.08ns)   --->   "%add_ln108_4 = add i64 %mul_ln59_3, i64 %mul_ln63_60" [d2.cpp:108]   --->   Operation 624 'add' 'add_ln108_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108_5 = add i64 %mul_ln59_8, i64 %mul_ln63_5" [d2.cpp:108]   --->   Operation 625 'add' 'add_ln108_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 626 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln108_6 = add i64 %add_ln108_5, i64 %mul_ln65_10" [d2.cpp:108]   --->   Operation 626 'add' 'add_ln108_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i64 %add_ln108_4" [d2.cpp:108]   --->   Operation 627 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln108_1 = trunc i64 %add_ln108_6" [d2.cpp:108]   --->   Operation 628 'trunc' 'trunc_ln108_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln108_2 = trunc i64 %add_ln108_3" [d2.cpp:108]   --->   Operation 629 'trunc' 'trunc_ln108_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 630 [1/1] (1.08ns)   --->   "%add_ln108_10 = add i64 %mul_ln108, i64 %mul_ln108_1" [d2.cpp:108]   --->   Operation 630 'add' 'add_ln108_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108_11 = add i64 %mul_ln63_12, i64 %mul_ln63_33" [d2.cpp:108]   --->   Operation 631 'add' 'add_ln108_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 632 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln108_12 = add i64 %add_ln108_11, i64 %mul_ln63_19" [d2.cpp:108]   --->   Operation 632 'add' 'add_ln108_12' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln108_3 = trunc i64 %add_ln108_10" [d2.cpp:108]   --->   Operation 633 'trunc' 'trunc_ln108_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln108_4 = trunc i64 %add_ln108_12" [d2.cpp:108]   --->   Operation 634 'trunc' 'trunc_ln108_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 635 [1/1] (1.08ns)   --->   "%add_ln108_14 = add i64 %mul_ln63_26, i64 %mul_ln63_40" [d2.cpp:108]   --->   Operation 635 'add' 'add_ln108_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108_15 = add i64 %mul_ln63_47, i64 %mul_ln61_1" [d2.cpp:108]   --->   Operation 636 'add' 'add_ln108_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 637 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln108_16 = add i64 %add_ln108_15, i64 %mul_ln63_54" [d2.cpp:108]   --->   Operation 637 'add' 'add_ln108_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 638 [1/1] (0.00ns)   --->   "%trunc_ln108_5 = trunc i64 %add_ln108_14" [d2.cpp:108]   --->   Operation 638 'trunc' 'trunc_ln108_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln108_6 = trunc i64 %add_ln108_16" [d2.cpp:108]   --->   Operation 639 'trunc' 'trunc_ln108_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 640 [1/1] (1.08ns)   --->   "%add_ln108_17 = add i64 %add_ln108_16, i64 %add_ln108_14" [d2.cpp:108]   --->   Operation 640 'add' 'add_ln108_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 641 [1/1] (0.97ns)   --->   "%add_ln108_19 = add i28 %trunc_ln108_6, i28 %trunc_ln108_5" [d2.cpp:108]   --->   Operation 641 'add' 'add_ln108_19' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 642 '%mul_ln61_2 = mul i64 %zext_ln108, i64 %zext_ln59_1'
ST_22 : Operation 642 [1/1] (2.64ns)   --->   "%mul_ln61_2 = mul i64 %zext_ln108, i64 %zext_ln59_1" [d2.cpp:61]   --->   Operation 642 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.54ns)   --->   Input mux for Operation 643 '%mul_ln107_3 = mul i64 %zext_ln59_2, i64 %zext_ln101'
ST_22 : Operation 643 [1/1] (2.86ns)   --->   "%mul_ln107_3 = mul i64 %zext_ln59_2, i64 %zext_ln101" [d2.cpp:107]   --->   Operation 643 'mul' 'mul_ln107_3' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.54ns)   --->   Input mux for Operation 644 '%mul_ln107_4 = mul i64 %zext_ln59_3, i64 %zext_ln98_1'
ST_22 : Operation 644 [1/1] (2.86ns)   --->   "%mul_ln107_4 = mul i64 %zext_ln59_3, i64 %zext_ln98_1" [d2.cpp:107]   --->   Operation 644 'mul' 'mul_ln107_4' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 645 [1/1] (1.08ns)   --->   "%add_ln107 = add i64 %mul_ln107_4, i64 %mul_ln107_3" [d2.cpp:107]   --->   Operation 645 'add' 'add_ln107' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 646 [1/1] (1.08ns)   --->   "%add_ln107_1 = add i64 %mul_ln63_4, i64 %mul_ln63_59" [d2.cpp:107]   --->   Operation 646 'add' 'add_ln107_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.54ns)   --->   Input mux for Operation 647 '%mul_ln107_5 = mul i64 %zext_ln59_4, i64 %zext_ln98'
ST_22 : Operation 647 [1/1] (2.86ns)   --->   "%mul_ln107_5 = mul i64 %zext_ln59_4, i64 %zext_ln98" [d2.cpp:107]   --->   Operation 647 'mul' 'mul_ln107_5' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 648 [1/1] (1.08ns)   --->   "%add_ln107_2 = add i64 %mul_ln107_5, i64 %mul_ln63_53" [d2.cpp:107]   --->   Operation 648 'add' 'add_ln107_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i64 %add_ln107_1" [d2.cpp:107]   --->   Operation 649 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i64 %add_ln107_2" [d2.cpp:107]   --->   Operation 650 'trunc' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_3 = add i64 %add_ln107_2, i64 %add_ln107_1" [d2.cpp:107]   --->   Operation 651 'add' 'add_ln107_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln107_2 = trunc i64 %add_ln107" [d2.cpp:107]   --->   Operation 652 'trunc' 'trunc_ln107_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 653 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_4 = add i28 %trunc_ln107_1, i28 %trunc_ln107" [d2.cpp:107]   --->   Operation 653 'add' 'add_ln107_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 654 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln107_5 = add i64 %add_ln107_3, i64 %add_ln107" [d2.cpp:107]   --->   Operation 654 'add' 'add_ln107_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 655 [1/1] (1.08ns)   --->   "%add_ln107_6 = add i64 %mul_ln107_2, i64 %mul_ln107_1" [d2.cpp:107]   --->   Operation 655 'add' 'add_ln107_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_7 = add i64 %mul_ln107, i64 %mul_ln63_25" [d2.cpp:107]   --->   Operation 656 'add' 'add_ln107_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 657 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln107_8 = add i64 %add_ln107_7, i64 %mul_ln63_11" [d2.cpp:107]   --->   Operation 657 'add' 'add_ln107_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 658 [1/1] (0.00ns)   --->   "%trunc_ln107_3 = trunc i64 %add_ln107_6" [d2.cpp:107]   --->   Operation 658 'trunc' 'trunc_ln107_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln107_4 = trunc i64 %add_ln107_8" [d2.cpp:107]   --->   Operation 659 'trunc' 'trunc_ln107_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 660 [1/1] (1.08ns)   --->   "%add_ln107_10 = add i64 %mul_ln63_18, i64 %mul_ln63_32" [d2.cpp:107]   --->   Operation 660 'add' 'add_ln107_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_11 = add i64 %mul_ln63_39, i64 %mul_ln61_2" [d2.cpp:107]   --->   Operation 661 'add' 'add_ln107_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 662 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln107_12 = add i64 %add_ln107_11, i64 %mul_ln63_46" [d2.cpp:107]   --->   Operation 662 'add' 'add_ln107_12' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln107_5 = trunc i64 %add_ln107_10" [d2.cpp:107]   --->   Operation 663 'trunc' 'trunc_ln107_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln107_6 = trunc i64 %add_ln107_12" [d2.cpp:107]   --->   Operation 664 'trunc' 'trunc_ln107_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 665 [1/1] (1.08ns)   --->   "%add_ln107_13 = add i64 %add_ln107_12, i64 %add_ln107_10" [d2.cpp:107]   --->   Operation 665 'add' 'add_ln107_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 666 [1/1] (0.97ns)   --->   "%add_ln107_15 = add i28 %trunc_ln107_6, i28 %trunc_ln107_5" [d2.cpp:107]   --->   Operation 666 'add' 'add_ln107_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 667 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln107_17 = add i28 %add_ln107_4, i28 %trunc_ln107_2" [d2.cpp:107]   --->   Operation 667 'add' 'add_ln107_17' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 668 '%mul_ln61_3 = mul i64 %zext_ln101, i64 %zext_ln59_1'
ST_22 : Operation 668 [1/1] (2.64ns)   --->   "%mul_ln61_3 = mul i64 %zext_ln101, i64 %zext_ln59_1" [d2.cpp:61]   --->   Operation 668 'mul' 'mul_ln61_3' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 669 [1/1] (1.08ns)   --->   "%add_ln106_11 = add i64 %mul_ln63_17, i64 %mul_ln63_10" [d2.cpp:106]   --->   Operation 669 'add' 'add_ln106_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 670 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_12 = add i64 %mul_ln63_24, i64 %mul_ln61_3" [d2.cpp:106]   --->   Operation 670 'add' 'add_ln106_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 671 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_13 = add i64 %add_ln106_12, i64 %mul_ln63_31" [d2.cpp:106]   --->   Operation 671 'add' 'add_ln106_13' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln106_5 = trunc i64 %add_ln106_11" [d2.cpp:106]   --->   Operation 672 'trunc' 'trunc_ln106_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln106_6 = trunc i64 %add_ln106_13" [d2.cpp:106]   --->   Operation 673 'trunc' 'trunc_ln106_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 674 [1/1] (1.08ns)   --->   "%add_ln106_14 = add i64 %add_ln106_13, i64 %add_ln106_11" [d2.cpp:106]   --->   Operation 674 'add' 'add_ln106_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 675 [1/1] (0.97ns)   --->   "%add_ln106_16 = add i28 %trunc_ln106_6, i28 %trunc_ln106_5" [d2.cpp:106]   --->   Operation 675 'add' 'add_ln106_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.76ns)   --->   Input mux for Operation 676 '%mul_ln61_4 = mul i64 %zext_ln98_1, i64 %zext_ln59_1'
ST_22 : Operation 676 [1/1] (2.64ns)   --->   "%mul_ln61_4 = mul i64 %zext_ln98_1, i64 %zext_ln59_1" [d2.cpp:61]   --->   Operation 676 'mul' 'mul_ln61_4' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 677 [1/1] (1.08ns)   --->   "%add_ln105_3 = add i64 %mul_ln63_37, i64 %mul_ln63_30" [d2.cpp:105]   --->   Operation 677 'add' 'add_ln105_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 678 [1/1] (1.08ns)   --->   "%add_ln105_4 = add i64 %mul_ln63_51, i64 %mul_ln63_44" [d2.cpp:105]   --->   Operation 678 'add' 'add_ln105_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln105_2 = trunc i64 %add_ln105_3" [d2.cpp:105]   --->   Operation 679 'trunc' 'trunc_ln105_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 680 [1/1] (0.00ns)   --->   "%trunc_ln105_3 = trunc i64 %add_ln105_4" [d2.cpp:105]   --->   Operation 680 'trunc' 'trunc_ln105_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 681 [1/1] (1.08ns)   --->   "%add_ln105_5 = add i64 %add_ln105_4, i64 %add_ln105_3" [d2.cpp:105]   --->   Operation 681 'add' 'add_ln105_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 682 [1/1] (0.97ns)   --->   "%add_ln105_7 = add i28 %trunc_ln105_3, i28 %trunc_ln105_2" [d2.cpp:105]   --->   Operation 682 'add' 'add_ln105_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 683 [1/1] (1.08ns)   --->   "%add_ln105_12 = add i64 %mul_ln63_9, i64 %mul_ln105" [d2.cpp:105]   --->   Operation 683 'add' 'add_ln105_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 684 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_13 = add i64 %mul_ln63_16, i64 %mul_ln61_4" [d2.cpp:105]   --->   Operation 684 'add' 'add_ln105_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 685 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln105_14 = add i64 %add_ln105_13, i64 %mul_ln63_23" [d2.cpp:105]   --->   Operation 685 'add' 'add_ln105_14' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln105_6 = trunc i64 %add_ln105_12" [d2.cpp:105]   --->   Operation 686 'trunc' 'trunc_ln105_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln105_7 = trunc i64 %add_ln105_14" [d2.cpp:105]   --->   Operation 687 'trunc' 'trunc_ln105_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 688 [1/1] (1.08ns)   --->   "%add_ln105_15 = add i64 %add_ln105_14, i64 %add_ln105_12" [d2.cpp:105]   --->   Operation 688 'add' 'add_ln105_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 689 [1/1] (0.97ns)   --->   "%add_ln105_17 = add i28 %trunc_ln105_7, i28 %trunc_ln105_6" [d2.cpp:105]   --->   Operation 689 'add' 'add_ln105_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 690 [1/1] (1.08ns)   --->   "%add_ln104_3 = add i64 %mul_ln63_36, i64 %mul_ln63_29" [d2.cpp:104]   --->   Operation 690 'add' 'add_ln104_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln104_2 = trunc i64 %add_ln104_3" [d2.cpp:104]   --->   Operation 691 'trunc' 'trunc_ln104_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 692 [1/1] (1.08ns)   --->   "%add_ln104_4 = add i64 %add_ln104_3, i64 %add_ln96_12" [d2.cpp:104]   --->   Operation 692 'add' 'add_ln104_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 693 [1/1] (0.97ns)   --->   "%add_ln104_6 = add i28 %trunc_ln104_2, i28 %trunc_ln96_5" [d2.cpp:104]   --->   Operation 693 'add' 'add_ln104_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 694 [1/1] (1.08ns)   --->   "%add_ln104_11 = add i64 %mul_ln104_2, i64 %mul_ln63_8" [d2.cpp:104]   --->   Operation 694 'add' 'add_ln104_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 695 [1/1] (1.08ns)   --->   "%add_ln104_12 = add i64 %mul_ln104, i64 %mul_ln63_1" [d2.cpp:104]   --->   Operation 695 'add' 'add_ln104_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln104_5 = trunc i64 %add_ln104_11" [d2.cpp:104]   --->   Operation 696 'trunc' 'trunc_ln104_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln104_6 = trunc i64 %add_ln104_12" [d2.cpp:104]   --->   Operation 697 'trunc' 'trunc_ln104_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 698 [1/1] (1.08ns)   --->   "%add_ln104_13 = add i64 %add_ln104_12, i64 %add_ln104_11" [d2.cpp:104]   --->   Operation 698 'add' 'add_ln104_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 699 [1/1] (0.97ns)   --->   "%add_ln104_15 = add i28 %trunc_ln104_6, i28 %trunc_ln104_5" [d2.cpp:104]   --->   Operation 699 'add' 'add_ln104_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 700 [1/1] (1.08ns)   --->   "%add_ln103_3 = add i64 %mul_ln63_21, i64 %mul_ln63_14" [d2.cpp:103]   --->   Operation 700 'add' 'add_ln103_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln103_1 = trunc i64 %add_ln103_3" [d2.cpp:103]   --->   Operation 701 'trunc' 'trunc_ln103_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 702 [1/1] (1.08ns)   --->   "%add_ln103_10 = add i64 %mul_ln103_3, i64 %mul_ln103" [d2.cpp:103]   --->   Operation 702 'add' 'add_ln103_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 703 [1/1] (1.08ns)   --->   "%add_ln103_11 = add i64 %mul_ln103_1, i64 %mul_ln63" [d2.cpp:103]   --->   Operation 703 'add' 'add_ln103_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln103_5 = trunc i64 %add_ln103_10" [d2.cpp:103]   --->   Operation 704 'trunc' 'trunc_ln103_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 705 [1/1] (0.00ns)   --->   "%trunc_ln103_6 = trunc i64 %add_ln103_11" [d2.cpp:103]   --->   Operation 705 'trunc' 'trunc_ln103_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 706 [1/1] (1.08ns)   --->   "%add_ln103_12 = add i64 %add_ln103_11, i64 %add_ln103_10" [d2.cpp:103]   --->   Operation 706 'add' 'add_ln103_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 707 [1/1] (0.97ns)   --->   "%add_ln103_14 = add i28 %trunc_ln103_6, i28 %trunc_ln103_5" [d2.cpp:103]   --->   Operation 707 'add' 'add_ln103_14' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 708 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_4 = add i28 %trunc_ln111_11, i28 %trunc_ln111_9" [d2.cpp:119]   --->   Operation 708 'add' 'add_ln119_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 709 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_5 = add i28 %add_ln119_4, i28 %trunc_ln111_8" [d2.cpp:119]   --->   Operation 709 'add' 'add_ln119_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 710 [1/1] (0.97ns)   --->   "%add_ln119_7 = add i28 %trunc_ln111_3, i28 %trunc_ln111" [d2.cpp:119]   --->   Operation 710 'add' 'add_ln119_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.84>
ST_23 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i34 %add_ln65_1" [d2.cpp:65]   --->   Operation 711 'zext' 'zext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.72ns)   --->   Input mux for Operation 712 '%mul_ln65_1 = mul i64 %zext_ln65_1, i64 %zext_ln59'
ST_23 : Operation 712 [1/1] (2.68ns)   --->   "%mul_ln65_1 = mul i64 %zext_ln65_1, i64 %zext_ln59" [d2.cpp:65]   --->   Operation 712 'mul' 'mul_ln65_1' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln63_23 = zext i33 %add_ln63_2" [d2.cpp:63]   --->   Operation 713 'zext' 'zext_ln63_23' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.76ns)   --->   Input mux for Operation 714 '%mul_ln63_2 = mul i64 %zext_ln63_23, i64 %zext_ln59'
ST_23 : Operation 714 [1/1] (2.64ns)   --->   "%mul_ln63_2 = mul i64 %zext_ln63_23, i64 %zext_ln59" [d2.cpp:63]   --->   Operation 714 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln63_26 = zext i32 %arg2_r_12_loc_load" [d2.cpp:63]   --->   Operation 715 'zext' 'zext_ln63_26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln63_29 = zext i33 %add_ln63_3" [d2.cpp:63]   --->   Operation 716 'zext' 'zext_ln63_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln63_30 = zext i33 %add_ln63_3" [d2.cpp:63]   --->   Operation 717 'zext' 'zext_ln63_30' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.76ns)   --->   Input mux for Operation 718 '%mul_ln63_3 = mul i64 %zext_ln63_29, i64 %zext_ln59'
ST_23 : Operation 718 [1/1] (2.64ns)   --->   "%mul_ln63_3 = mul i64 %zext_ln63_29, i64 %zext_ln59" [d2.cpp:63]   --->   Operation 718 'mul' 'mul_ln63_3' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 719 [1/1] (1.01ns)   --->   "%add_ln65_3 = add i34 %zext_ln63_30, i34 %zext_ln63_26" [d2.cpp:65]   --->   Operation 719 'add' 'add_ln65_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i34 %add_ln65_3" [d2.cpp:65]   --->   Operation 720 'zext' 'zext_ln65_3' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.72ns)   --->   Input mux for Operation 721 '%mul_ln65_3 = mul i64 %zext_ln65_3, i64 %zext_ln59'
ST_23 : Operation 721 [1/1] (2.68ns)   --->   "%mul_ln65_3 = mul i64 %zext_ln65_3, i64 %zext_ln59" [d2.cpp:65]   --->   Operation 721 'mul' 'mul_ln65_3' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln65_4 = zext i34 %add_ln65_4" [d2.cpp:65]   --->   Operation 722 'zext' 'zext_ln65_4' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.72ns)   --->   Input mux for Operation 723 '%mul_ln65_4 = mul i64 %zext_ln65_4, i64 %zext_ln59'
ST_23 : Operation 723 [1/1] (2.68ns)   --->   "%mul_ln65_4 = mul i64 %zext_ln65_4, i64 %zext_ln59" [d2.cpp:65]   --->   Operation 723 'mul' 'mul_ln65_4' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 724 '%mul_ln63_7 = mul i64 %zext_ln51, i64 %zext_ln59_8'
ST_23 : Operation 724 [1/1] (2.10ns)   --->   "%mul_ln63_7 = mul i64 %zext_ln51, i64 %zext_ln59_8" [d2.cpp:63]   --->   Operation 724 'mul' 'mul_ln63_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 725 '%mul_ln63_28 = mul i64 %zext_ln59_5, i64 %zext_ln59_11'
ST_23 : Operation 725 [1/1] (2.10ns)   --->   "%mul_ln63_28 = mul i64 %zext_ln59_5, i64 %zext_ln59_11" [d2.cpp:63]   --->   Operation 725 'mul' 'mul_ln63_28' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 726 '%mul_ln63_35 = mul i64 %zext_ln59_4, i64 %zext_ln59_12'
ST_23 : Operation 726 [1/1] (2.10ns)   --->   "%mul_ln63_35 = mul i64 %zext_ln59_4, i64 %zext_ln59_12" [d2.cpp:63]   --->   Operation 726 'mul' 'mul_ln63_35' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 727 '%mul_ln63_38 = mul i64 %zext_ln59_7, i64 %zext_ln59_12'
ST_23 : Operation 727 [1/1] (2.10ns)   --->   "%mul_ln63_38 = mul i64 %zext_ln59_7, i64 %zext_ln59_12" [d2.cpp:63]   --->   Operation 727 'mul' 'mul_ln63_38' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 728 '%mul_ln63_42 = mul i64 %zext_ln59_3, i64 %zext_ln51_2'
ST_23 : Operation 728 [1/1] (2.10ns)   --->   "%mul_ln63_42 = mul i64 %zext_ln59_3, i64 %zext_ln51_2" [d2.cpp:63]   --->   Operation 728 'mul' 'mul_ln63_42' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 729 '%mul_ln63_43 = mul i64 %zext_ln59_4, i64 %zext_ln51_2'
ST_23 : Operation 729 [1/1] (2.10ns)   --->   "%mul_ln63_43 = mul i64 %zext_ln59_4, i64 %zext_ln51_2" [d2.cpp:63]   --->   Operation 729 'mul' 'mul_ln63_43' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 730 '%mul_ln63_45 = mul i64 %zext_ln59_6, i64 %zext_ln51_2'
ST_23 : Operation 730 [1/1] (2.10ns)   --->   "%mul_ln63_45 = mul i64 %zext_ln59_6, i64 %zext_ln51_2" [d2.cpp:63]   --->   Operation 730 'mul' 'mul_ln63_45' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 731 '%mul_ln63_50 = mul i64 %zext_ln59_3, i64 %zext_ln51_3'
ST_23 : Operation 731 [1/1] (2.10ns)   --->   "%mul_ln63_50 = mul i64 %zext_ln59_3, i64 %zext_ln51_3" [d2.cpp:63]   --->   Operation 731 'mul' 'mul_ln63_50' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 732 '%mul_ln63_52 = mul i64 %zext_ln59_5, i64 %zext_ln51_3'
ST_23 : Operation 732 [1/1] (2.10ns)   --->   "%mul_ln63_52 = mul i64 %zext_ln59_5, i64 %zext_ln51_3" [d2.cpp:63]   --->   Operation 732 'mul' 'mul_ln63_52' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 733 '%mul_ln63_56 = mul i64 %zext_ln59_2, i64 %zext_ln59_13'
ST_23 : Operation 733 [1/1] (2.10ns)   --->   "%mul_ln63_56 = mul i64 %zext_ln59_2, i64 %zext_ln59_13" [d2.cpp:63]   --->   Operation 733 'mul' 'mul_ln63_56' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 734 '%mul_ln63_57 = mul i64 %zext_ln59_3, i64 %zext_ln59_13'
ST_23 : Operation 734 [1/1] (2.10ns)   --->   "%mul_ln63_57 = mul i64 %zext_ln59_3, i64 %zext_ln59_13" [d2.cpp:63]   --->   Operation 734 'mul' 'mul_ln63_57' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 735 '%mul_ln63_58 = mul i64 %zext_ln59_4, i64 %zext_ln59_13'
ST_23 : Operation 735 [1/1] (2.10ns)   --->   "%mul_ln63_58 = mul i64 %zext_ln59_4, i64 %zext_ln59_13" [d2.cpp:63]   --->   Operation 735 'mul' 'mul_ln63_58' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 736 '%mul_ln65_7 = mul i64 %zext_ln59_2, i64 %zext_ln59_14'
ST_23 : Operation 736 [1/1] (2.10ns)   --->   "%mul_ln65_7 = mul i64 %zext_ln59_2, i64 %zext_ln59_14" [d2.cpp:65]   --->   Operation 736 'mul' 'mul_ln65_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 737 '%mul_ln65_8 = mul i64 %zext_ln59_3, i64 %zext_ln59_14'
ST_23 : Operation 737 [1/1] (2.10ns)   --->   "%mul_ln65_8 = mul i64 %zext_ln59_3, i64 %zext_ln59_14" [d2.cpp:65]   --->   Operation 737 'mul' 'mul_ln65_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 738 '%mul_ln65_9 = mul i64 %zext_ln59_4, i64 %zext_ln59_14'
ST_23 : Operation 738 [1/1] (2.10ns)   --->   "%mul_ln65_9 = mul i64 %zext_ln59_4, i64 %zext_ln59_14" [d2.cpp:65]   --->   Operation 738 'mul' 'mul_ln65_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 739 '%mul_ln65_12 = mul i64 %zext_ln59_2, i64 %zext_ln59_15'
ST_23 : Operation 739 [1/1] (2.10ns)   --->   "%mul_ln65_12 = mul i64 %zext_ln59_2, i64 %zext_ln59_15" [d2.cpp:65]   --->   Operation 739 'mul' 'mul_ln65_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 740 '%mul_ln65_13 = mul i64 %zext_ln59_3, i64 %zext_ln59_15'
ST_23 : Operation 740 [1/1] (2.10ns)   --->   "%mul_ln65_13 = mul i64 %zext_ln59_3, i64 %zext_ln59_15" [d2.cpp:65]   --->   Operation 740 'mul' 'mul_ln65_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 741 '%mul_ln65_16 = mul i64 %zext_ln59_2, i64 %zext_ln59_16'
ST_23 : Operation 741 [1/1] (2.10ns)   --->   "%mul_ln65_16 = mul i64 %zext_ln59_2, i64 %zext_ln59_16" [d2.cpp:65]   --->   Operation 741 'mul' 'mul_ln65_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 742 '%mul_ln86 = mul i64 %zext_ln51_1, i64 %zext_ln59_8'
ST_23 : Operation 742 [1/1] (2.10ns)   --->   "%mul_ln86 = mul i64 %zext_ln51_1, i64 %zext_ln59_8" [d2.cpp:86]   --->   Operation 742 'mul' 'mul_ln86' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 743 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp259, i1 0" [d2.cpp:59]   --->   Operation 743 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 744 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_5 = add i64 %add_ln87_3, i64 %add_ln87_2" [d2.cpp:87]   --->   Operation 744 'add' 'add_ln87_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 745 [1/1] (0.97ns)   --->   "%add_ln87_6 = add i28 %trunc_ln87_1, i28 %trunc_ln87" [d2.cpp:87]   --->   Operation 745 'add' 'add_ln87_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 746 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln87_7 = add i64 %add_ln87_5, i64 %add_ln87_1" [d2.cpp:87]   --->   Operation 746 'add' 'add_ln87_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 747 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_10 = add i64 %add_ln87_9, i64 %add_ln87_8" [d2.cpp:87]   --->   Operation 747 'add' 'add_ln87_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 748 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_14 = add i28 %trunc_ln87_4, i28 %trunc_ln87_3" [d2.cpp:87]   --->   Operation 748 'add' 'add_ln87_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 749 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln87_16 = add i64 %add_ln87_13, i64 %add_ln87_10" [d2.cpp:87]   --->   Operation 749 'add' 'add_ln87_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 750 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_17 = add i28 %add_ln87_6, i28 %trunc_ln87_2" [d2.cpp:87]   --->   Operation 750 'add' 'add_ln87_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 751 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln87_18 = add i28 %add_ln87_15, i28 %add_ln87_14" [d2.cpp:87]   --->   Operation 751 'add' 'add_ln87_18' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_4 = add i64 %add_ln87_16, i64 %add_ln87_7" [d2.cpp:87]   --->   Operation 752 'add' 'add_ln87_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln2 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %trunc_ln87_7, i1 0" [d2.cpp:87]   --->   Operation 753 'bitconcatenate' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 754 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln87_19 = add i28 %add_ln87_18, i28 %add_ln87_17" [d2.cpp:87]   --->   Operation 754 'add' 'add_ln87_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 755 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr = add i64 %add_ln87_4, i64 %tmp" [d2.cpp:87]   --->   Operation 755 'add' 'arr' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 756 '%mul_ln95 = mul i64 %zext_ln63_1, i64 %zext_ln51_3'
ST_23 : Operation 756 [1/1] (2.10ns)   --->   "%mul_ln95 = mul i64 %zext_ln63_1, i64 %zext_ln51_3" [d2.cpp:95]   --->   Operation 756 'mul' 'mul_ln95' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 757 '%mul_ln95_1 = mul i64 %zext_ln63, i64 %zext_ln59_13'
ST_23 : Operation 757 [1/1] (2.10ns)   --->   "%mul_ln95_1 = mul i64 %zext_ln63, i64 %zext_ln59_13" [d2.cpp:95]   --->   Operation 757 'mul' 'mul_ln95_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 758 '%mul_ln95_4 = mul i64 %zext_ln59_6, i64 %zext_ln59_16'
ST_23 : Operation 758 [1/1] (2.10ns)   --->   "%mul_ln95_4 = mul i64 %zext_ln59_6, i64 %zext_ln59_16" [d2.cpp:95]   --->   Operation 758 'mul' 'mul_ln95_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 759 '%mul_ln95_5 = mul i64 %zext_ln59_5, i64 %zext_ln59_17'
ST_23 : Operation 759 [1/1] (2.10ns)   --->   "%mul_ln95_5 = mul i64 %zext_ln59_5, i64 %zext_ln59_17" [d2.cpp:95]   --->   Operation 759 'mul' 'mul_ln95_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 760 '%mul_ln95_6 = mul i64 %zext_ln59_4, i64 %zext_ln59_18'
ST_23 : Operation 760 [1/1] (2.10ns)   --->   "%mul_ln95_6 = mul i64 %zext_ln59_4, i64 %zext_ln59_18" [d2.cpp:95]   --->   Operation 760 'mul' 'mul_ln95_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 761 '%mul_ln95_7 = mul i64 %zext_ln59_2, i64 %zext_ln95'
ST_23 : Operation 761 [1/1] (2.10ns)   --->   "%mul_ln95_7 = mul i64 %zext_ln59_2, i64 %zext_ln95" [d2.cpp:95]   --->   Operation 761 'mul' 'mul_ln95_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 762 '%mul_ln96 = mul i64 %zext_ln63_2, i64 %zext_ln51_3'
ST_23 : Operation 762 [1/1] (2.10ns)   --->   "%mul_ln96 = mul i64 %zext_ln63_2, i64 %zext_ln51_3" [d2.cpp:96]   --->   Operation 762 'mul' 'mul_ln96' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 763 '%mul_ln96_1 = mul i64 %zext_ln63_1, i64 %zext_ln59_13'
ST_23 : Operation 763 [1/1] (2.10ns)   --->   "%mul_ln96_1 = mul i64 %zext_ln63_1, i64 %zext_ln59_13" [d2.cpp:96]   --->   Operation 763 'mul' 'mul_ln96_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 764 '%mul_ln96_2 = mul i64 %zext_ln51, i64 %zext_ln59_15'
ST_23 : Operation 764 [1/1] (2.10ns)   --->   "%mul_ln96_2 = mul i64 %zext_ln51, i64 %zext_ln59_15" [d2.cpp:96]   --->   Operation 764 'mul' 'mul_ln96_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 765 '%mul_ln96_4 = mul i64 %zext_ln63, i64 %zext_ln59_14'
ST_23 : Operation 765 [1/1] (2.10ns)   --->   "%mul_ln96_4 = mul i64 %zext_ln63, i64 %zext_ln59_14" [d2.cpp:96]   --->   Operation 765 'mul' 'mul_ln96_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 766 '%mul_ln96_5 = mul i64 %zext_ln59_6, i64 %zext_ln59_17'
ST_23 : Operation 766 [1/1] (2.10ns)   --->   "%mul_ln96_5 = mul i64 %zext_ln59_6, i64 %zext_ln59_17" [d2.cpp:96]   --->   Operation 766 'mul' 'mul_ln96_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 767 '%mul_ln96_6 = mul i64 %zext_ln59_5, i64 %zext_ln59_18'
ST_23 : Operation 767 [1/1] (2.10ns)   --->   "%mul_ln96_6 = mul i64 %zext_ln59_5, i64 %zext_ln59_18" [d2.cpp:96]   --->   Operation 767 'mul' 'mul_ln96_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 768 '%mul_ln96_7 = mul i64 %zext_ln59_4, i64 %zext_ln59_19'
ST_23 : Operation 768 [1/1] (2.10ns)   --->   "%mul_ln96_7 = mul i64 %zext_ln59_4, i64 %zext_ln59_19" [d2.cpp:96]   --->   Operation 768 'mul' 'mul_ln96_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 769 '%mul_ln97 = mul i64 %zext_ln63_3, i64 %zext_ln51_3'
ST_23 : Operation 769 [1/1] (2.10ns)   --->   "%mul_ln97 = mul i64 %zext_ln63_3, i64 %zext_ln51_3" [d2.cpp:97]   --->   Operation 769 'mul' 'mul_ln97' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 770 '%mul_ln97_1 = mul i64 %zext_ln63_2, i64 %zext_ln59_13'
ST_23 : Operation 770 [1/1] (2.10ns)   --->   "%mul_ln97_1 = mul i64 %zext_ln63_2, i64 %zext_ln59_13" [d2.cpp:97]   --->   Operation 770 'mul' 'mul_ln97_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 771 [1/1] (1.08ns)   --->   "%add_ln97_1 = add i64 %mul_ln65_7, i64 %mul_ln63_57" [d2.cpp:97]   --->   Operation 771 'add' 'add_ln97_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln97_1 = trunc i64 %add_ln97_1" [d2.cpp:97]   --->   Operation 772 'trunc' 'trunc_ln97_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 773 [1/1] (1.08ns)   --->   "%add_ln97_2 = add i64 %add_ln97_1, i64 %add_ln97" [d2.cpp:97]   --->   Operation 773 'add' 'add_ln97_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 774 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_7 = add i28 %trunc_ln97_1, i28 %trunc_ln97" [d2.cpp:97]   --->   Operation 774 'add' 'add_ln97_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 775 [1/1] (1.08ns)   --->   "%add_ln97_10 = add i64 %mul_ln97, i64 %mul_ln97_1" [d2.cpp:97]   --->   Operation 775 'add' 'add_ln97_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 776 [1/1] (0.00ns)   --->   "%trunc_ln97_4 = trunc i64 %add_ln97_10" [d2.cpp:97]   --->   Operation 776 'trunc' 'trunc_ln97_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_13 = add i64 %add_ln97_12, i64 %add_ln97_10" [d2.cpp:97]   --->   Operation 777 'add' 'add_ln97_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 778 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_18 = add i28 %trunc_ln97_5, i28 %trunc_ln97_4" [d2.cpp:97]   --->   Operation 778 'add' 'add_ln97_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 779 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln97_20 = add i64 %add_ln97_17, i64 %add_ln97_13" [d2.cpp:97]   --->   Operation 779 'add' 'add_ln97_20' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 780 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln97_21 = add i28 %add_ln97_8, i28 %add_ln97_7" [d2.cpp:97]   --->   Operation 780 'add' 'add_ln97_21' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 781 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln97_22 = add i28 %add_ln97_19, i28 %add_ln97_18" [d2.cpp:97]   --->   Operation 781 'add' 'add_ln97_22' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 782 '%mul_ln98 = mul i64 %zext_ln51, i64 %zext_ln59_17'
ST_23 : Operation 782 [1/1] (2.10ns)   --->   "%mul_ln98 = mul i64 %zext_ln51, i64 %zext_ln59_17" [d2.cpp:98]   --->   Operation 782 'mul' 'mul_ln98' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 783 '%mul_ln98_1 = mul i64 %zext_ln63_4, i64 %zext_ln51_3'
ST_23 : Operation 783 [1/1] (2.10ns)   --->   "%mul_ln98_1 = mul i64 %zext_ln63_4, i64 %zext_ln51_3" [d2.cpp:98]   --->   Operation 783 'mul' 'mul_ln98_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 784 '%mul_ln98_2 = mul i64 %zext_ln63_3, i64 %zext_ln59_13'
ST_23 : Operation 784 [1/1] (2.10ns)   --->   "%mul_ln98_2 = mul i64 %zext_ln63_3, i64 %zext_ln59_13" [d2.cpp:98]   --->   Operation 784 'mul' 'mul_ln98_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 785 [1/1] (0.00ns)   --->   "%tmp6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp365, i1 0" [d2.cpp:63]   --->   Operation 785 'bitconcatenate' 'tmp6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 786 [1/1] (1.08ns)   --->   "%add_ln98 = add i64 %mul_ln65_12, i64 %tmp6" [d2.cpp:98]   --->   Operation 786 'add' 'add_ln98' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 787 [1/1] (1.08ns)   --->   "%add_ln98_1 = add i64 %mul_ln65_3, i64 %mul_ln65_8" [d2.cpp:98]   --->   Operation 787 'add' 'add_ln98_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 788 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i64 %add_ln98" [d2.cpp:98]   --->   Operation 788 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 789 [1/1] (0.00ns)   --->   "%trunc_ln98_1 = trunc i64 %add_ln98_1" [d2.cpp:98]   --->   Operation 789 'trunc' 'trunc_ln98_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 790 [1/1] (1.08ns)   --->   "%add_ln98_2 = add i64 %add_ln98_1, i64 %add_ln98" [d2.cpp:98]   --->   Operation 790 'add' 'add_ln98_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 791 [1/1] (1.08ns)   --->   "%add_ln98_3 = add i64 %mul_ln63_58, i64 %mul_ln63_38" [d2.cpp:98]   --->   Operation 791 'add' 'add_ln98_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_4 = add i64 %mul_ln63_52, i64 %mul_ln63_45" [d2.cpp:98]   --->   Operation 792 'add' 'add_ln98_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 793 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln98_5 = add i64 %add_ln98_4, i64 %mul_ln98" [d2.cpp:98]   --->   Operation 793 'add' 'add_ln98_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln98_2 = trunc i64 %add_ln98_3" [d2.cpp:98]   --->   Operation 794 'trunc' 'trunc_ln98_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 795 [1/1] (0.00ns)   --->   "%trunc_ln98_3 = trunc i64 %add_ln98_5" [d2.cpp:98]   --->   Operation 795 'trunc' 'trunc_ln98_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 796 [1/1] (1.08ns)   --->   "%add_ln98_6 = add i64 %add_ln98_5, i64 %add_ln98_3" [d2.cpp:98]   --->   Operation 796 'add' 'add_ln98_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 797 [1/1] (0.97ns)   --->   "%add_ln98_7 = add i28 %trunc_ln98_1, i28 %trunc_ln98" [d2.cpp:98]   --->   Operation 797 'add' 'add_ln98_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 798 [1/1] (0.97ns)   --->   "%add_ln98_8 = add i28 %trunc_ln98_3, i28 %trunc_ln98_2" [d2.cpp:98]   --->   Operation 798 'add' 'add_ln98_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 799 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_10 = add i64 %mul_ln98_1, i64 %mul_ln98_2" [d2.cpp:98]   --->   Operation 799 'add' 'add_ln98_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (0.54ns)   --->   Input mux for Operation 800 '%mul_ln98_3 = mul i64 %zext_ln63_2, i64 %zext_ln98'
ST_23 : Operation 800 [1/1] (2.86ns)   --->   "%mul_ln98_3 = mul i64 %zext_ln63_2, i64 %zext_ln98" [d2.cpp:98]   --->   Operation 800 'mul' 'mul_ln98_3' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 801 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln98_12 = add i64 %mul_ln98_3, i64 %add_ln98_10" [d2.cpp:98]   --->   Operation 801 'add' 'add_ln98_12' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 802 [1/1] (0.00ns)   --->   "%trunc_ln98_4 = trunc i64 %add_ln98_12" [d2.cpp:98]   --->   Operation 802 'trunc' 'trunc_ln98_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 803 [1/1] (1.08ns)   --->   "%add_ln98_17 = add i64 %add_ln98_16, i64 %add_ln98_12" [d2.cpp:98]   --->   Operation 803 'add' 'add_ln98_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 804 [1/1] (0.97ns)   --->   "%add_ln98_19 = add i28 %trunc_ln98_5, i28 %trunc_ln98_4" [d2.cpp:98]   --->   Operation 804 'add' 'add_ln98_19' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 805 '%mul_ln99 = mul i64 %zext_ln63_5, i64 %zext_ln51_3'
ST_23 : Operation 805 [1/1] (2.10ns)   --->   "%mul_ln99 = mul i64 %zext_ln63_5, i64 %zext_ln51_3" [d2.cpp:99]   --->   Operation 805 'mul' 'mul_ln99' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 806 '%mul_ln99_1 = mul i64 %zext_ln63_4, i64 %zext_ln59_13'
ST_23 : Operation 806 [1/1] (2.10ns)   --->   "%mul_ln99_1 = mul i64 %zext_ln63_4, i64 %zext_ln59_13" [d2.cpp:99]   --->   Operation 806 'mul' 'mul_ln99_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 807 [1/1] (1.08ns)   --->   "%add_ln99 = add i64 %mul_ln65_13, i64 %mul_ln65_16" [d2.cpp:99]   --->   Operation 807 'add' 'add_ln99' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 808 [1/1] (1.08ns)   --->   "%add_ln99_1 = add i64 %mul_ln65_4, i64 %mul_ln65_9" [d2.cpp:99]   --->   Operation 808 'add' 'add_ln99_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 809 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i64 %add_ln99" [d2.cpp:99]   --->   Operation 809 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln99_1 = trunc i64 %add_ln99_1" [d2.cpp:99]   --->   Operation 810 'trunc' 'trunc_ln99_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 811 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99_3 = add i64 %add_ln99_1, i64 %add_ln99" [d2.cpp:99]   --->   Operation 811 'add' 'add_ln99_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 812 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99_7 = add i28 %trunc_ln99_1, i28 %trunc_ln99" [d2.cpp:99]   --->   Operation 812 'add' 'add_ln99_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 813 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln99_9 = add i64 %add_ln99_6, i64 %add_ln99_3" [d2.cpp:99]   --->   Operation 813 'add' 'add_ln99_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99_10 = add i64 %mul_ln99, i64 %mul_ln99_1" [d2.cpp:99]   --->   Operation 814 'add' 'add_ln99_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (0.54ns)   --->   Input mux for Operation 815 '%mul_ln99_2 = mul i64 %zext_ln63_3, i64 %zext_ln98'
ST_23 : Operation 815 [1/1] (2.86ns)   --->   "%mul_ln99_2 = mul i64 %zext_ln63_3, i64 %zext_ln98" [d2.cpp:99]   --->   Operation 815 'mul' 'mul_ln99_2' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 816 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln99_11 = add i64 %mul_ln99_2, i64 %add_ln99_10" [d2.cpp:99]   --->   Operation 816 'add' 'add_ln99_11' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 817 [1/1] (0.00ns)   --->   "%trunc_ln99_4 = trunc i64 %add_ln99_11" [d2.cpp:99]   --->   Operation 817 'trunc' 'trunc_ln99_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 818 [1/1] (1.08ns)   --->   "%add_ln99_15 = add i64 %add_ln99_14, i64 %add_ln99_11" [d2.cpp:99]   --->   Operation 818 'add' 'add_ln99_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 819 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln99_16 = add i28 %add_ln99_8, i28 %add_ln99_7" [d2.cpp:99]   --->   Operation 819 'add' 'add_ln99_16' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 820 [1/1] (0.97ns)   --->   "%add_ln99_17 = add i28 %trunc_ln99_5, i28 %trunc_ln99_4" [d2.cpp:99]   --->   Operation 820 'add' 'add_ln99_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 821 [1/1] (0.00ns)   --->   "%tmp9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp541, i1 0" [d2.cpp:59]   --->   Operation 821 'bitconcatenate' 'tmp9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 822 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_3 = add i64 %add_ln100_2, i64 %add_ln100_1" [d2.cpp:100]   --->   Operation 822 'add' 'add_ln100_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 823 [1/1] (0.97ns)   --->   "%add_ln100_7 = add i28 %trunc_ln100_1, i28 %trunc_ln100" [d2.cpp:100]   --->   Operation 823 'add' 'add_ln100_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 824 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln100_9 = add i64 %add_ln100_6, i64 %add_ln100_3" [d2.cpp:100]   --->   Operation 824 'add' 'add_ln100_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 825 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_12 = add i64 %add_ln100_11, i64 %add_ln100_10" [d2.cpp:100]   --->   Operation 825 'add' 'add_ln100_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 826 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_16 = add i28 %trunc_ln100_5, i28 %trunc_ln100_4" [d2.cpp:100]   --->   Operation 826 'add' 'add_ln100_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 827 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln100_18 = add i64 %add_ln100_15, i64 %add_ln100_12" [d2.cpp:100]   --->   Operation 827 'add' 'add_ln100_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_19 = add i28 %add_ln100_8, i28 %add_ln100_7" [d2.cpp:100]   --->   Operation 828 'add' 'add_ln100_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 829 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln100_20 = add i28 %add_ln100_17, i28 %add_ln100_16" [d2.cpp:100]   --->   Operation 829 'add' 'add_ln100_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 830 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100 = add i64 %add_ln100_18, i64 %add_ln100_9" [d2.cpp:100]   --->   Operation 830 'add' 'add_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 831 [1/1] (0.00ns)   --->   "%trunc_ln6 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %trunc_ln100_8, i1 0" [d2.cpp:100]   --->   Operation 831 'bitconcatenate' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 832 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln100_21 = add i28 %add_ln100_20, i28 %add_ln100_19" [d2.cpp:100]   --->   Operation 832 'add' 'add_ln100_21' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 833 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_6 = add i64 %add_ln100, i64 %tmp9" [d2.cpp:100]   --->   Operation 833 'add' 'arr_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 834 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_9 = add i64 %add_ln101_7, i64 %add_ln101_2" [d2.cpp:101]   --->   Operation 834 'add' 'add_ln101_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 835 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_13 = add i64 %add_ln101_12, i64 %add_ln101_10" [d2.cpp:101]   --->   Operation 835 'add' 'add_ln101_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 836 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln101_21 = add i64 %add_ln101_18, i64 %add_ln101_13" [d2.cpp:101]   --->   Operation 836 'add' 'add_ln101_21' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 837 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_22 = add i28 %add_ln101_8, i28 %trunc_ln101_2" [d2.cpp:101]   --->   Operation 837 'add' 'add_ln101_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 838 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_7 = add i64 %add_ln101_21, i64 %add_ln101_9" [d2.cpp:101]   --->   Operation 838 'add' 'arr_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 839 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_8 = add i64 %add_ln102_5, i64 %add_ln102_2" [d2.cpp:102]   --->   Operation 839 'add' 'add_ln102_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_11 = add i64 %add_ln102_10, i64 %add_ln102_9" [d2.cpp:102]   --->   Operation 840 'add' 'add_ln102_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_15 = add i28 %trunc_ln102_5, i28 %trunc_ln102_4" [d2.cpp:102]   --->   Operation 841 'add' 'add_ln102_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 842 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln102_17 = add i64 %add_ln102_14, i64 %add_ln102_11" [d2.cpp:102]   --->   Operation 842 'add' 'add_ln102_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 843 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_18 = add i28 %add_ln102_7, i28 %add_ln102_6" [d2.cpp:102]   --->   Operation 843 'add' 'add_ln102_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 844 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln102_19 = add i28 %add_ln102_16, i28 %add_ln102_15" [d2.cpp:102]   --->   Operation 844 'add' 'add_ln102_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 845 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_8 = add i64 %add_ln102_17, i64 %add_ln102_8" [d2.cpp:102]   --->   Operation 845 'add' 'arr_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 846 '%mul_ln103_2 = mul i64 %zext_ln63_3, i64 %zext_ln59_18'
ST_23 : Operation 846 [1/1] (2.10ns)   --->   "%mul_ln103_2 = mul i64 %zext_ln63_3, i64 %zext_ln59_18" [d2.cpp:103]   --->   Operation 846 'mul' 'mul_ln103_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 847 '%mul_ln103_4 = mul i64 %zext_ln63_5, i64 %zext_ln59_16'
ST_23 : Operation 847 [1/1] (2.10ns)   --->   "%mul_ln103_4 = mul i64 %zext_ln63_5, i64 %zext_ln59_16" [d2.cpp:103]   --->   Operation 847 'mul' 'mul_ln103_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 848 '%mul_ln103_5 = mul i64 %zext_ln63_6, i64 %zext_ln59_15'
ST_23 : Operation 848 [1/1] (2.10ns)   --->   "%mul_ln103_5 = mul i64 %zext_ln63_6, i64 %zext_ln59_15" [d2.cpp:103]   --->   Operation 848 'mul' 'mul_ln103_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 849 '%mul_ln103_6 = mul i64 %zext_ln51_1, i64 %zext_ln59_14'
ST_23 : Operation 849 [1/1] (2.10ns)   --->   "%mul_ln103_6 = mul i64 %zext_ln51_1, i64 %zext_ln59_14" [d2.cpp:103]   --->   Operation 849 'mul' 'mul_ln103_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 850 '%mul_ln104_1 = mul i64 %zext_ln63_3, i64 %zext_ln59_19'
ST_23 : Operation 850 [1/1] (2.10ns)   --->   "%mul_ln104_1 = mul i64 %zext_ln63_3, i64 %zext_ln59_19" [d2.cpp:104]   --->   Operation 850 'mul' 'mul_ln104_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 851 '%mul_ln104_3 = mul i64 %zext_ln63_5, i64 %zext_ln59_17'
ST_23 : Operation 851 [1/1] (2.10ns)   --->   "%mul_ln104_3 = mul i64 %zext_ln63_5, i64 %zext_ln59_17" [d2.cpp:104]   --->   Operation 851 'mul' 'mul_ln104_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 852 '%mul_ln104_4 = mul i64 %zext_ln63_6, i64 %zext_ln59_16'
ST_23 : Operation 852 [1/1] (2.10ns)   --->   "%mul_ln104_4 = mul i64 %zext_ln63_6, i64 %zext_ln59_16" [d2.cpp:104]   --->   Operation 852 'mul' 'mul_ln104_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 853 '%mul_ln104_5 = mul i64 %zext_ln51_1, i64 %zext_ln59_15'
ST_23 : Operation 853 [1/1] (2.10ns)   --->   "%mul_ln104_5 = mul i64 %zext_ln51_1, i64 %zext_ln59_15" [d2.cpp:104]   --->   Operation 853 'mul' 'mul_ln104_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 854 '%mul_ln105_1 = mul i64 %zext_ln63_4, i64 %zext_ln59_19'
ST_23 : Operation 854 [1/1] (2.10ns)   --->   "%mul_ln105_1 = mul i64 %zext_ln63_4, i64 %zext_ln59_19" [d2.cpp:105]   --->   Operation 854 'mul' 'mul_ln105_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 855 '%mul_ln105_2 = mul i64 %zext_ln63_5, i64 %zext_ln59_18'
ST_23 : Operation 855 [1/1] (2.10ns)   --->   "%mul_ln105_2 = mul i64 %zext_ln63_5, i64 %zext_ln59_18" [d2.cpp:105]   --->   Operation 855 'mul' 'mul_ln105_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 856 '%mul_ln105_3 = mul i64 %zext_ln63_6, i64 %zext_ln59_17'
ST_23 : Operation 856 [1/1] (2.10ns)   --->   "%mul_ln105_3 = mul i64 %zext_ln63_6, i64 %zext_ln59_17" [d2.cpp:105]   --->   Operation 856 'mul' 'mul_ln105_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 857 '%mul_ln105_4 = mul i64 %zext_ln51_1, i64 %zext_ln59_16'
ST_23 : Operation 857 [1/1] (2.10ns)   --->   "%mul_ln105_4 = mul i64 %zext_ln51_1, i64 %zext_ln59_16" [d2.cpp:105]   --->   Operation 857 'mul' 'mul_ln105_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 858 '%mul_ln106 = mul i64 %zext_ln63_4, i64 %zext_ln95'
ST_23 : Operation 858 [1/1] (2.10ns)   --->   "%mul_ln106 = mul i64 %zext_ln63_4, i64 %zext_ln95" [d2.cpp:106]   --->   Operation 858 'mul' 'mul_ln106' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 859 '%mul_ln106_1 = mul i64 %zext_ln63_5, i64 %zext_ln59_19'
ST_23 : Operation 859 [1/1] (2.10ns)   --->   "%mul_ln106_1 = mul i64 %zext_ln63_5, i64 %zext_ln59_19" [d2.cpp:106]   --->   Operation 859 'mul' 'mul_ln106_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 860 '%mul_ln106_2 = mul i64 %zext_ln51_1, i64 %zext_ln59_17'
ST_23 : Operation 860 [1/1] (2.10ns)   --->   "%mul_ln106_2 = mul i64 %zext_ln51_1, i64 %zext_ln59_17" [d2.cpp:106]   --->   Operation 860 'mul' 'mul_ln106_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 861 '%mul_ln106_3 = mul i64 %zext_ln63_6, i64 %zext_ln59_18'
ST_23 : Operation 861 [1/1] (2.10ns)   --->   "%mul_ln106_3 = mul i64 %zext_ln63_6, i64 %zext_ln59_18" [d2.cpp:106]   --->   Operation 861 'mul' 'mul_ln106_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 862 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_7, i32 28, i32 63" [d2.cpp:111]   --->   Operation 862 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln111_63 = zext i36 %lshr_ln" [d2.cpp:111]   --->   Operation 863 'zext' 'zext_ln111_63' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 864 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_7 = add i64 %add_ln109_6, i64 %add_ln109_4" [d2.cpp:109]   --->   Operation 864 'add' 'add_ln109_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 865 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_8 = add i28 %trunc_ln109_1, i28 %trunc_ln109" [d2.cpp:109]   --->   Operation 865 'add' 'add_ln109_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 866 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln109_9 = add i64 %add_ln109_7, i64 %add_ln109_3" [d2.cpp:109]   --->   Operation 866 'add' 'add_ln109_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 867 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_13 = add i64 %add_ln109_12, i64 %add_ln109_10" [d2.cpp:109]   --->   Operation 867 'add' 'add_ln109_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 868 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln109_21 = add i64 %add_ln109_18, i64 %add_ln109_13" [d2.cpp:109]   --->   Operation 868 'add' 'add_ln109_21' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 869 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln109_22 = add i28 %add_ln109_8, i28 %trunc_ln109_2" [d2.cpp:109]   --->   Operation 869 'add' 'add_ln109_22' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_24 = add i64 %add_ln109_21, i64 %add_ln109_9" [d2.cpp:109]   --->   Operation 870 'add' 'arr_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 871 [1/1] (0.00ns)   --->   "%trunc_ln111_1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_7, i32 28, i32 55" [d2.cpp:111]   --->   Operation 871 'partselect' 'trunc_ln111_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 872 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln111_1 = add i28 %add_ln109_23, i28 %add_ln109_22" [d2.cpp:111]   --->   Operation 872 'add' 'add_ln111_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 873 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln111 = add i64 %arr_24, i64 %zext_ln111_63" [d2.cpp:111]   --->   Operation 873 'add' 'add_ln111' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 874 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln111_2 = add i28 %add_ln111_1, i28 %trunc_ln111_1" [d2.cpp:111]   --->   Operation 874 'add' 'add_ln111_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 875 [1/1] (0.00ns)   --->   "%lshr_ln111_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_8, i32 28, i32 63" [d2.cpp:111]   --->   Operation 875 'partselect' 'lshr_ln111_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i36 %lshr_ln111_1" [d2.cpp:111]   --->   Operation 876 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln111_10 = zext i64 %arr" [d2.cpp:111]   --->   Operation 877 'zext' 'zext_ln111_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln111_11 = zext i36 %lshr_ln" [d2.cpp:111]   --->   Operation 878 'zext' 'zext_ln111_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 879 [1/1] (0.00ns)   --->   "%trunc_ln111_6 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_8, i32 28, i32 55" [d2.cpp:111]   --->   Operation 879 'partselect' 'trunc_ln111_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln111_13 = zext i66 %add_ln111_4" [d2.cpp:111]   --->   Operation 880 'zext' 'zext_ln111_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln111_15 = zext i66 %add_ln111_6" [d2.cpp:111]   --->   Operation 881 'zext' 'zext_ln111_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 882 [1/1] (1.10ns)   --->   "%add_ln111_44 = add i66 %add_ln111_6, i66 %add_ln111_4" [d2.cpp:111]   --->   Operation 882 'add' 'add_ln111_44' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 883 [1/1] (1.10ns)   --->   "%add_ln111_7 = add i67 %zext_ln111_15, i67 %zext_ln111_13" [d2.cpp:111]   --->   Operation 883 'add' 'add_ln111_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln111_12 = trunc i66 %add_ln111_44" [d2.cpp:111]   --->   Operation 884 'trunc' 'trunc_ln111_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln111_16 = zext i67 %add_ln111_7" [d2.cpp:111]   --->   Operation 885 'zext' 'zext_ln111_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln111_18 = zext i66 %add_ln111_9" [d2.cpp:111]   --->   Operation 886 'zext' 'zext_ln111_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln111_10 = add i65 %zext_ln111_10, i65 %zext_ln111_11" [d2.cpp:111]   --->   Operation 887 'add' 'add_ln111_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 888 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln111_12 = add i65 %add_ln111_10, i65 %zext_ln111" [d2.cpp:111]   --->   Operation 888 'add' 'add_ln111_12' <Predicate = true> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln111_19 = zext i65 %add_ln111_12" [d2.cpp:111]   --->   Operation 889 'zext' 'zext_ln111_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 890 [1/1] (1.10ns)   --->   "%add_ln111_13 = add i67 %zext_ln111_19, i67 %zext_ln111_18" [d2.cpp:111]   --->   Operation 890 'add' 'add_ln111_13' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 891 [1/1] (0.00ns)   --->   "%trunc_ln111_13 = trunc i67 %add_ln111_13" [d2.cpp:111]   --->   Operation 891 'trunc' 'trunc_ln111_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln111_20 = zext i67 %add_ln111_13" [d2.cpp:111]   --->   Operation 892 'zext' 'zext_ln111_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 893 [1/1] (1.09ns)   --->   "%add_ln111_35 = add i56 %trunc_ln111_13, i56 %trunc_ln111_12" [d2.cpp:111]   --->   Operation 893 'add' 'add_ln111_35' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 894 [1/1] (1.10ns)   --->   "%add_ln111_11 = add i68 %zext_ln111_20, i68 %zext_ln111_16" [d2.cpp:111]   --->   Operation 894 'add' 'add_ln111_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 895 [1/1] (0.00ns)   --->   "%trunc_ln111_s = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln111_11, i32 28, i32 67" [d2.cpp:111]   --->   Operation 895 'partselect' 'trunc_ln111_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln111_21 = zext i40 %trunc_ln111_s" [d2.cpp:111]   --->   Operation 896 'zext' 'zext_ln111_21' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 897 '%mul_ln111_9 = mul i64 %zext_ln59_7, i64 %zext_ln95'
ST_23 : Operation 897 [1/1] (2.10ns)   --->   "%mul_ln111_9 = mul i64 %zext_ln59_7, i64 %zext_ln95" [d2.cpp:111]   --->   Operation 897 'mul' 'mul_ln111_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln111_22 = zext i64 %mul_ln111_9" [d2.cpp:111]   --->   Operation 898 'zext' 'zext_ln111_22' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 899 '%mul_ln111_10 = mul i64 %zext_ln51, i64 %zext_ln59_19'
ST_23 : Operation 899 [1/1] (2.10ns)   --->   "%mul_ln111_10 = mul i64 %zext_ln51, i64 %zext_ln59_19" [d2.cpp:111]   --->   Operation 899 'mul' 'mul_ln111_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln111_23 = zext i64 %mul_ln111_10" [d2.cpp:111]   --->   Operation 900 'zext' 'zext_ln111_23' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 901 '%mul_ln111_11 = mul i64 %zext_ln63, i64 %zext_ln59_18'
ST_23 : Operation 901 [1/1] (2.10ns)   --->   "%mul_ln111_11 = mul i64 %zext_ln63, i64 %zext_ln59_18" [d2.cpp:111]   --->   Operation 901 'mul' 'mul_ln111_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln111_24 = zext i64 %mul_ln111_11" [d2.cpp:111]   --->   Operation 902 'zext' 'zext_ln111_24' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 903 '%mul_ln111_12 = mul i64 %zext_ln63_1, i64 %zext_ln59_17'
ST_23 : Operation 903 [1/1] (2.10ns)   --->   "%mul_ln111_12 = mul i64 %zext_ln63_1, i64 %zext_ln59_17" [d2.cpp:111]   --->   Operation 903 'mul' 'mul_ln111_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln111_25 = zext i64 %mul_ln111_12" [d2.cpp:111]   --->   Operation 904 'zext' 'zext_ln111_25' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 905 '%mul_ln111_13 = mul i64 %zext_ln63_2, i64 %zext_ln59_16'
ST_23 : Operation 905 [1/1] (2.10ns)   --->   "%mul_ln111_13 = mul i64 %zext_ln63_2, i64 %zext_ln59_16" [d2.cpp:111]   --->   Operation 905 'mul' 'mul_ln111_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln111_26 = zext i64 %mul_ln111_13" [d2.cpp:111]   --->   Operation 906 'zext' 'zext_ln111_26' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 907 '%mul_ln111_14 = mul i64 %zext_ln63_3, i64 %zext_ln59_15'
ST_23 : Operation 907 [1/1] (2.10ns)   --->   "%mul_ln111_14 = mul i64 %zext_ln63_3, i64 %zext_ln59_15" [d2.cpp:111]   --->   Operation 907 'mul' 'mul_ln111_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 908 [1/1] (0.00ns)   --->   "%zext_ln111_27 = zext i64 %mul_ln111_14" [d2.cpp:111]   --->   Operation 908 'zext' 'zext_ln111_27' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 909 '%mul_ln111_15 = mul i64 %zext_ln63_4, i64 %zext_ln59_14'
ST_23 : Operation 909 [1/1] (2.10ns)   --->   "%mul_ln111_15 = mul i64 %zext_ln63_4, i64 %zext_ln59_14" [d2.cpp:111]   --->   Operation 909 'mul' 'mul_ln111_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln111_28 = zext i64 %mul_ln111_15" [d2.cpp:111]   --->   Operation 910 'zext' 'zext_ln111_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln111_29 = zext i64 %arr_6" [d2.cpp:111]   --->   Operation 911 'zext' 'zext_ln111_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 912 [1/1] (0.00ns)   --->   "%trunc_ln111_14 = trunc i64 %mul_ln111_15" [d2.cpp:111]   --->   Operation 912 'trunc' 'trunc_ln111_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 913 [1/1] (0.00ns)   --->   "%trunc_ln111_15 = trunc i64 %mul_ln111_14" [d2.cpp:111]   --->   Operation 913 'trunc' 'trunc_ln111_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 914 [1/1] (0.00ns)   --->   "%trunc_ln111_16 = trunc i64 %mul_ln111_13" [d2.cpp:111]   --->   Operation 914 'trunc' 'trunc_ln111_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 915 [1/1] (0.00ns)   --->   "%trunc_ln111_17 = trunc i64 %mul_ln111_12" [d2.cpp:111]   --->   Operation 915 'trunc' 'trunc_ln111_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln111_20 = trunc i64 %mul_ln111_11" [d2.cpp:111]   --->   Operation 916 'trunc' 'trunc_ln111_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 917 [1/1] (0.00ns)   --->   "%trunc_ln111_21 = trunc i64 %mul_ln111_10" [d2.cpp:111]   --->   Operation 917 'trunc' 'trunc_ln111_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 918 [1/1] (0.00ns)   --->   "%trunc_ln111_22 = trunc i64 %mul_ln111_9" [d2.cpp:111]   --->   Operation 918 'trunc' 'trunc_ln111_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 919 [1/1] (0.00ns)   --->   "%trunc_ln111_10 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln111_35, i32 28, i32 55" [d2.cpp:111]   --->   Operation 919 'partselect' 'trunc_ln111_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 920 [1/1] (1.08ns)   --->   "%add_ln111_14 = add i65 %zext_ln111_27, i65 %zext_ln111_28" [d2.cpp:111]   --->   Operation 920 'add' 'add_ln111_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln111_30 = zext i65 %add_ln111_14" [d2.cpp:111]   --->   Operation 921 'zext' 'zext_ln111_30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 922 [1/1] (1.08ns)   --->   "%add_ln111_15 = add i65 %zext_ln111_26, i65 %zext_ln111_25" [d2.cpp:111]   --->   Operation 922 'add' 'add_ln111_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln111_31 = zext i65 %add_ln111_15" [d2.cpp:111]   --->   Operation 923 'zext' 'zext_ln111_31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 924 [1/1] (1.09ns)   --->   "%add_ln111_16 = add i66 %zext_ln111_31, i66 %zext_ln111_30" [d2.cpp:111]   --->   Operation 924 'add' 'add_ln111_16' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 925 [1/1] (1.08ns)   --->   "%add_ln111_17 = add i65 %zext_ln111_24, i65 %zext_ln111_23" [d2.cpp:111]   --->   Operation 925 'add' 'add_ln111_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 926 [1/1] (1.08ns)   --->   "%add_ln111_18 = add i65 %zext_ln111_29, i65 %zext_ln111_21" [d2.cpp:111]   --->   Operation 926 'add' 'add_ln111_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln111_34 = zext i65 %add_ln111_18" [d2.cpp:111]   --->   Operation 927 'zext' 'zext_ln111_34' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 928 [1/1] (1.09ns)   --->   "%add_ln111_20 = add i66 %zext_ln111_34, i66 %zext_ln111_22" [d2.cpp:111]   --->   Operation 928 'add' 'add_ln111_20' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 929 '%mul_ln111_16 = mul i64 %zext_ln59_6, i64 %zext_ln95'
ST_23 : Operation 929 [1/1] (2.10ns)   --->   "%mul_ln111_16 = mul i64 %zext_ln59_6, i64 %zext_ln95" [d2.cpp:111]   --->   Operation 929 'mul' 'mul_ln111_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 930 [1/1] (0.00ns)   --->   "%zext_ln111_38 = zext i64 %mul_ln111_16" [d2.cpp:111]   --->   Operation 930 'zext' 'zext_ln111_38' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 931 '%mul_ln111_17 = mul i64 %zext_ln59_7, i64 %zext_ln59_19'
ST_23 : Operation 931 [1/1] (2.10ns)   --->   "%mul_ln111_17 = mul i64 %zext_ln59_7, i64 %zext_ln59_19" [d2.cpp:111]   --->   Operation 931 'mul' 'mul_ln111_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln111_39 = zext i64 %mul_ln111_17" [d2.cpp:111]   --->   Operation 932 'zext' 'zext_ln111_39' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 933 '%mul_ln111_18 = mul i64 %zext_ln51, i64 %zext_ln59_18'
ST_23 : Operation 933 [1/1] (2.10ns)   --->   "%mul_ln111_18 = mul i64 %zext_ln51, i64 %zext_ln59_18" [d2.cpp:111]   --->   Operation 933 'mul' 'mul_ln111_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln111_40 = zext i64 %mul_ln111_18" [d2.cpp:111]   --->   Operation 934 'zext' 'zext_ln111_40' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 935 '%mul_ln111_19 = mul i64 %zext_ln63, i64 %zext_ln59_17'
ST_23 : Operation 935 [1/1] (2.10ns)   --->   "%mul_ln111_19 = mul i64 %zext_ln63, i64 %zext_ln59_17" [d2.cpp:111]   --->   Operation 935 'mul' 'mul_ln111_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln111_41 = zext i64 %mul_ln111_19" [d2.cpp:111]   --->   Operation 936 'zext' 'zext_ln111_41' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 937 '%mul_ln111_20 = mul i64 %zext_ln63_1, i64 %zext_ln59_16'
ST_23 : Operation 937 [1/1] (2.10ns)   --->   "%mul_ln111_20 = mul i64 %zext_ln63_1, i64 %zext_ln59_16" [d2.cpp:111]   --->   Operation 937 'mul' 'mul_ln111_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 938 [1/1] (0.00ns)   --->   "%zext_ln111_42 = zext i64 %mul_ln111_20" [d2.cpp:111]   --->   Operation 938 'zext' 'zext_ln111_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 939 [1/1] (0.00ns)   --->   "%trunc_ln111_23 = trunc i64 %mul_ln111_20" [d2.cpp:111]   --->   Operation 939 'trunc' 'trunc_ln111_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 940 [1/1] (0.00ns)   --->   "%trunc_ln111_24 = trunc i64 %mul_ln111_19" [d2.cpp:111]   --->   Operation 940 'trunc' 'trunc_ln111_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 941 [1/1] (0.00ns)   --->   "%trunc_ln111_27 = trunc i64 %mul_ln111_18" [d2.cpp:111]   --->   Operation 941 'trunc' 'trunc_ln111_27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 942 [1/1] (0.00ns)   --->   "%trunc_ln111_28 = trunc i64 %mul_ln111_17" [d2.cpp:111]   --->   Operation 942 'trunc' 'trunc_ln111_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 943 [1/1] (0.00ns)   --->   "%trunc_ln111_29 = trunc i64 %mul_ln111_16" [d2.cpp:111]   --->   Operation 943 'trunc' 'trunc_ln111_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 944 [1/1] (1.08ns)   --->   "%add_ln111_22 = add i65 %zext_ln111_42, i65 %zext_ln111_40" [d2.cpp:111]   --->   Operation 944 'add' 'add_ln111_22' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln111_44 = zext i65 %add_ln111_22" [d2.cpp:111]   --->   Operation 945 'zext' 'zext_ln111_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 946 [1/1] (1.09ns)   --->   "%add_ln111_23 = add i66 %zext_ln111_44, i66 %zext_ln111_41" [d2.cpp:111]   --->   Operation 946 'add' 'add_ln111_23' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 947 [1/1] (0.00ns)   --->   "%trunc_ln111_32 = trunc i66 %add_ln111_23" [d2.cpp:111]   --->   Operation 947 'trunc' 'trunc_ln111_32' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 948 [1/1] (1.08ns)   --->   "%add_ln111_24 = add i65 %zext_ln111_39, i65 %zext_ln111_38" [d2.cpp:111]   --->   Operation 948 'add' 'add_ln111_24' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 949 '%mul_ln111_21 = mul i64 %zext_ln59_5, i64 %zext_ln95'
ST_23 : Operation 949 [1/1] (2.10ns)   --->   "%mul_ln111_21 = mul i64 %zext_ln59_5, i64 %zext_ln95" [d2.cpp:111]   --->   Operation 949 'mul' 'mul_ln111_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 950 '%mul_ln111_22 = mul i64 %zext_ln59_6, i64 %zext_ln59_19'
ST_23 : Operation 950 [1/1] (2.10ns)   --->   "%mul_ln111_22 = mul i64 %zext_ln59_6, i64 %zext_ln59_19" [d2.cpp:111]   --->   Operation 950 'mul' 'mul_ln111_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln111_51 = zext i64 %mul_ln111_22" [d2.cpp:111]   --->   Operation 951 'zext' 'zext_ln111_51' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 952 '%mul_ln111_23 = mul i64 %zext_ln59_7, i64 %zext_ln59_18'
ST_23 : Operation 952 [1/1] (2.10ns)   --->   "%mul_ln111_23 = mul i64 %zext_ln59_7, i64 %zext_ln59_18" [d2.cpp:111]   --->   Operation 952 'mul' 'mul_ln111_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln111_52 = zext i64 %mul_ln111_23" [d2.cpp:111]   --->   Operation 953 'zext' 'zext_ln111_52' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 954 [1/1] (0.00ns)   --->   "%trunc_ln111_38 = trunc i64 %mul_ln111_23" [d2.cpp:111]   --->   Operation 954 'trunc' 'trunc_ln111_38' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln111_39 = trunc i64 %mul_ln111_22" [d2.cpp:111]   --->   Operation 955 'trunc' 'trunc_ln111_39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln111_40 = trunc i64 %mul_ln111_21" [d2.cpp:111]   --->   Operation 956 'trunc' 'trunc_ln111_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 957 [1/1] (1.08ns)   --->   "%add_ln111_30 = add i65 %zext_ln111_51, i65 %zext_ln111_52" [d2.cpp:111]   --->   Operation 957 'add' 'add_ln111_30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 958 '%mul_ln111_24 = mul i64 %zext_ln59_4, i64 %zext_ln95'
ST_23 : Operation 958 [1/1] (2.10ns)   --->   "%mul_ln111_24 = mul i64 %zext_ln59_4, i64 %zext_ln95" [d2.cpp:111]   --->   Operation 958 'mul' 'mul_ln111_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 959 [1/1] (0.00ns)   --->   "%trunc_ln111_41 = trunc i64 %mul_ln111_24" [d2.cpp:111]   --->   Operation 959 'trunc' 'trunc_ln111_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 960 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96 = add i64 %mul_ln63_56, i64 %mul_ln65_1" [d2.cpp:96]   --->   Operation 960 'add' 'add_ln96' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (0.54ns)   --->   Input mux for Operation 961 '%mul_ln96_8 = mul i64 %zext_ln59_3, i64 %zext_ln51_20'
ST_23 : Operation 961 [1/1] (2.86ns)   --->   "%mul_ln96_8 = mul i64 %zext_ln59_3, i64 %zext_ln51_20" [d2.cpp:96]   --->   Operation 961 'mul' 'mul_ln96_8' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 962 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln96_1 = add i64 %mul_ln96_8, i64 %add_ln96" [d2.cpp:96]   --->   Operation 962 'add' 'add_ln96_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 963 [1/1] (1.08ns)   --->   "%add_ln96_2 = add i64 %mul_ln96_7, i64 %mul_ln63_36" [d2.cpp:96]   --->   Operation 963 'add' 'add_ln96_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 964 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_3 = add i64 %mul_ln63_43, i64 %mul_ln96_6" [d2.cpp:96]   --->   Operation 964 'add' 'add_ln96_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 965 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln96_4 = add i64 %add_ln96_3, i64 %mul_ln96_5" [d2.cpp:96]   --->   Operation 965 'add' 'add_ln96_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 966 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i64 %add_ln96_2" [d2.cpp:96]   --->   Operation 966 'trunc' 'trunc_ln96' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 967 [1/1] (0.00ns)   --->   "%trunc_ln96_1 = trunc i64 %add_ln96_4" [d2.cpp:96]   --->   Operation 967 'trunc' 'trunc_ln96_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_5 = add i64 %add_ln96_4, i64 %add_ln96_2" [d2.cpp:96]   --->   Operation 968 'add' 'add_ln96_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 969 [1/1] (0.00ns)   --->   "%trunc_ln96_2 = trunc i64 %add_ln96_1" [d2.cpp:96]   --->   Operation 969 'trunc' 'trunc_ln96_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_6 = add i28 %trunc_ln96_1, i28 %trunc_ln96" [d2.cpp:96]   --->   Operation 970 'add' 'add_ln96_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 971 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln96_7 = add i64 %add_ln96_5, i64 %add_ln96_1" [d2.cpp:96]   --->   Operation 971 'add' 'add_ln96_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 972 [1/1] (1.08ns)   --->   "%add_ln96_8 = add i64 %mul_ln96, i64 %mul_ln96_1" [d2.cpp:96]   --->   Operation 972 'add' 'add_ln96_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 973 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_9 = add i64 %mul_ln63_8, i64 %mul_ln96_2" [d2.cpp:96]   --->   Operation 973 'add' 'add_ln96_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 974 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln96_10 = add i64 %add_ln96_9, i64 %mul_ln96_4" [d2.cpp:96]   --->   Operation 974 'add' 'add_ln96_10' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 975 [1/1] (0.00ns)   --->   "%trunc_ln96_3 = trunc i64 %add_ln96_8" [d2.cpp:96]   --->   Operation 975 'trunc' 'trunc_ln96_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 976 [1/1] (0.00ns)   --->   "%trunc_ln96_4 = trunc i64 %add_ln96_10" [d2.cpp:96]   --->   Operation 976 'trunc' 'trunc_ln96_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_11 = add i64 %add_ln96_10, i64 %add_ln96_8" [d2.cpp:96]   --->   Operation 977 'add' 'add_ln96_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_16 = add i28 %trunc_ln96_4, i28 %trunc_ln96_3" [d2.cpp:96]   --->   Operation 978 'add' 'add_ln96_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 979 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln96_18 = add i64 %add_ln96_15, i64 %add_ln96_11" [d2.cpp:96]   --->   Operation 979 'add' 'add_ln96_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 980 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln96_19 = add i28 %add_ln96_6, i28 %trunc_ln96_2" [d2.cpp:96]   --->   Operation 980 'add' 'add_ln96_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 981 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln96_20 = add i28 %add_ln96_17, i28 %add_ln96_16" [d2.cpp:96]   --->   Operation 981 'add' 'add_ln96_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 982 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95 = add i64 %mul_ln95_7, i64 %add_ln63_7" [d2.cpp:95]   --->   Operation 982 'add' 'add_ln95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (0.54ns)   --->   Input mux for Operation 983 '%mul_ln95_8 = mul i64 %zext_ln59_3, i64 %zext_ln97_1'
ST_23 : Operation 983 [1/1] (2.86ns)   --->   "%mul_ln95_8 = mul i64 %zext_ln59_3, i64 %zext_ln97_1" [d2.cpp:95]   --->   Operation 983 'mul' 'mul_ln95_8' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 984 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln95_1 = add i64 %mul_ln95_8, i64 %add_ln95" [d2.cpp:95]   --->   Operation 984 'add' 'add_ln95_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 985 [1/1] (1.08ns)   --->   "%add_ln95_2 = add i64 %mul_ln95_6, i64 %mul_ln63_28" [d2.cpp:95]   --->   Operation 985 'add' 'add_ln95_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 986 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_3 = add i64 %mul_ln63_35, i64 %mul_ln95_5" [d2.cpp:95]   --->   Operation 986 'add' 'add_ln95_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 987 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln95_4 = add i64 %add_ln95_3, i64 %mul_ln95_4" [d2.cpp:95]   --->   Operation 987 'add' 'add_ln95_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i64 %add_ln95_2" [d2.cpp:95]   --->   Operation 988 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 989 [1/1] (0.00ns)   --->   "%trunc_ln95_1 = trunc i64 %add_ln95_4" [d2.cpp:95]   --->   Operation 989 'trunc' 'trunc_ln95_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 990 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_5 = add i64 %add_ln95_4, i64 %add_ln95_2" [d2.cpp:95]   --->   Operation 990 'add' 'add_ln95_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 991 [1/1] (0.00ns)   --->   "%trunc_ln95_2 = trunc i64 %add_ln95_1" [d2.cpp:95]   --->   Operation 991 'trunc' 'trunc_ln95_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 992 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_6 = add i28 %trunc_ln95_1, i28 %trunc_ln95" [d2.cpp:95]   --->   Operation 992 'add' 'add_ln95_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 993 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln95_7 = add i64 %add_ln95_5, i64 %add_ln95_1" [d2.cpp:95]   --->   Operation 993 'add' 'add_ln95_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 994 [1/1] (1.08ns)   --->   "%add_ln95_8 = add i64 %mul_ln86, i64 %mul_ln95" [d2.cpp:95]   --->   Operation 994 'add' 'add_ln95_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 995 [1/1] (1.08ns)   --->   "%add_ln95_9 = add i64 %mul_ln63_7, i64 %mul_ln95_1" [d2.cpp:95]   --->   Operation 995 'add' 'add_ln95_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 996 [1/1] (0.00ns)   --->   "%trunc_ln95_3 = trunc i64 %add_ln95_8" [d2.cpp:95]   --->   Operation 996 'trunc' 'trunc_ln95_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 997 [1/1] (0.00ns)   --->   "%trunc_ln95_4 = trunc i64 %add_ln95_9" [d2.cpp:95]   --->   Operation 997 'trunc' 'trunc_ln95_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 998 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_10 = add i64 %add_ln95_9, i64 %add_ln95_8" [d2.cpp:95]   --->   Operation 998 'add' 'add_ln95_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 999 [1/1] (1.08ns)   --->   "%add_ln95_14 = add i64 %add_ln95_13, i64 %add_ln95_11" [d2.cpp:95]   --->   Operation 999 'add' 'add_ln95_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1000 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_15 = add i28 %trunc_ln95_4, i28 %trunc_ln95_3" [d2.cpp:95]   --->   Operation 1000 'add' 'add_ln95_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1001 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln95_17 = add i64 %add_ln95_14, i64 %add_ln95_10" [d2.cpp:95]   --->   Operation 1001 'add' 'add_ln95_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1002 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln95_18 = add i28 %add_ln95_6, i28 %trunc_ln95_2" [d2.cpp:95]   --->   Operation 1002 'add' 'add_ln95_18' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1003 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln95_19 = add i28 %add_ln95_16, i28 %add_ln95_15" [d2.cpp:95]   --->   Operation 1003 'add' 'add_ln95_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1004 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln111_42 = add i28 %add_ln101_23, i28 %add_ln101_22" [d2.cpp:111]   --->   Operation 1004 'add' 'add_ln111_42' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1005 [1/1] (0.00ns)   --->   "%lshr_ln112_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln111, i32 28, i32 63" [d2.cpp:112]   --->   Operation 1005 'partselect' 'lshr_ln112_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln112_3 = zext i36 %lshr_ln112_1" [d2.cpp:112]   --->   Operation 1006 'zext' 'zext_ln112_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1007 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108_7 = add i64 %add_ln108_6, i64 %add_ln108_4" [d2.cpp:108]   --->   Operation 1007 'add' 'add_ln108_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1008 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108_8 = add i28 %trunc_ln108_1, i28 %trunc_ln108" [d2.cpp:108]   --->   Operation 1008 'add' 'add_ln108_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1009 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln108_9 = add i64 %add_ln108_7, i64 %add_ln108_3" [d2.cpp:108]   --->   Operation 1009 'add' 'add_ln108_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1010 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108_13 = add i64 %add_ln108_12, i64 %add_ln108_10" [d2.cpp:108]   --->   Operation 1010 'add' 'add_ln108_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1011 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108_18 = add i28 %trunc_ln108_4, i28 %trunc_ln108_3" [d2.cpp:108]   --->   Operation 1011 'add' 'add_ln108_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1012 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln108_20 = add i64 %add_ln108_17, i64 %add_ln108_13" [d2.cpp:108]   --->   Operation 1012 'add' 'add_ln108_20' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1013 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln108_21 = add i28 %add_ln108_8, i28 %trunc_ln108_2" [d2.cpp:108]   --->   Operation 1013 'add' 'add_ln108_21' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1014 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln108_22 = add i28 %add_ln108_19, i28 %add_ln108_18" [d2.cpp:108]   --->   Operation 1014 'add' 'add_ln108_22' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1015 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_23 = add i64 %add_ln108_20, i64 %add_ln108_9" [d2.cpp:108]   --->   Operation 1015 'add' 'arr_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1016 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln111, i32 28, i32 55" [d2.cpp:112]   --->   Operation 1016 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1017 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln112_3 = add i28 %add_ln108_22, i28 %add_ln108_21" [d2.cpp:112]   --->   Operation 1017 'add' 'add_ln112_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1018 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln112_1 = add i64 %arr_23, i64 %zext_ln112_3" [d2.cpp:112]   --->   Operation 1018 'add' 'add_ln112_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1019 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln112_2 = add i28 %add_ln112_3, i28 %trunc_ln" [d2.cpp:112]   --->   Operation 1019 'add' 'add_ln112_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1020 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln112_1, i32 28, i32 63" [d2.cpp:113]   --->   Operation 1020 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1021 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i36 %lshr_ln2" [d2.cpp:113]   --->   Operation 1021 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1022 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_9 = add i64 %add_ln107_8, i64 %add_ln107_6" [d2.cpp:107]   --->   Operation 1022 'add' 'add_ln107_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1023 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_14 = add i28 %trunc_ln107_4, i28 %trunc_ln107_3" [d2.cpp:107]   --->   Operation 1023 'add' 'add_ln107_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1024 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln107_16 = add i64 %add_ln107_13, i64 %add_ln107_9" [d2.cpp:107]   --->   Operation 1024 'add' 'add_ln107_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1025 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln107_18 = add i28 %add_ln107_15, i28 %add_ln107_14" [d2.cpp:107]   --->   Operation 1025 'add' 'add_ln107_18' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1026 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_22 = add i64 %add_ln107_16, i64 %add_ln107_5" [d2.cpp:107]   --->   Operation 1026 'add' 'arr_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1027 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln112_1, i32 28, i32 55" [d2.cpp:113]   --->   Operation 1027 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1028 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_1 = add i28 %add_ln107_18, i28 %add_ln107_17" [d2.cpp:113]   --->   Operation 1028 'add' 'add_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1029 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113 = add i64 %arr_22, i64 %zext_ln113" [d2.cpp:113]   --->   Operation 1029 'add' 'add_ln113' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1030 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_2 = add i28 %add_ln113_1, i28 %trunc_ln1" [d2.cpp:113]   --->   Operation 1030 'add' 'out1_w_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1031 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln113, i32 28, i32 63" [d2.cpp:114]   --->   Operation 1031 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.54ns)   --->   Input mux for Operation 1032 '%mul_ln106_4 = mul i64 %zext_ln59_2, i64 %zext_ln98_1'
ST_23 : Operation 1032 [1/1] (2.86ns)   --->   "%mul_ln106_4 = mul i64 %zext_ln59_2, i64 %zext_ln98_1" [d2.cpp:106]   --->   Operation 1032 'mul' 'mul_ln106_4' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1033 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106 = add i64 %mul_ln63_3, i64 %mul_ln65_8" [d2.cpp:106]   --->   Operation 1033 'add' 'add_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1034 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_1 = add i64 %add_ln106, i64 %mul_ln106_4" [d2.cpp:106]   --->   Operation 1034 'add' 'add_ln106_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1035 [1/1] (1.08ns)   --->   "%add_ln106_2 = add i64 %mul_ln59_1, i64 %mul_ln63_45" [d2.cpp:106]   --->   Operation 1035 'add' 'add_ln106_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_3 = add i64 %mul_ln63_58, i64 %mul_ln63_52" [d2.cpp:106]   --->   Operation 1036 'add' 'add_ln106_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1037 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_4 = add i64 %add_ln106_3, i64 %mul_ln63_38" [d2.cpp:106]   --->   Operation 1037 'add' 'add_ln106_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1038 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %add_ln106_2" [d2.cpp:106]   --->   Operation 1038 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1039 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = trunc i64 %add_ln106_4" [d2.cpp:106]   --->   Operation 1039 'trunc' 'trunc_ln106_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1040 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_5 = add i64 %add_ln106_4, i64 %add_ln106_2" [d2.cpp:106]   --->   Operation 1040 'add' 'add_ln106_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1041 [1/1] (0.00ns)   --->   "%trunc_ln106_2 = trunc i64 %add_ln106_1" [d2.cpp:106]   --->   Operation 1041 'trunc' 'trunc_ln106_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1042 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_6 = add i28 %trunc_ln106_1, i28 %trunc_ln106" [d2.cpp:106]   --->   Operation 1042 'add' 'add_ln106_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1043 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_7 = add i64 %add_ln106_5, i64 %add_ln106_1" [d2.cpp:106]   --->   Operation 1043 'add' 'add_ln106_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1044 [1/1] (1.08ns)   --->   "%add_ln106_8 = add i64 %mul_ln106_2, i64 %mul_ln106_3" [d2.cpp:106]   --->   Operation 1044 'add' 'add_ln106_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1045 [1/1] (1.08ns)   --->   "%add_ln106_9 = add i64 %mul_ln106, i64 %mul_ln106_1" [d2.cpp:106]   --->   Operation 1045 'add' 'add_ln106_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1046 [1/1] (0.00ns)   --->   "%trunc_ln106_3 = trunc i64 %add_ln106_8" [d2.cpp:106]   --->   Operation 1046 'trunc' 'trunc_ln106_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1047 [1/1] (0.00ns)   --->   "%trunc_ln106_4 = trunc i64 %add_ln106_9" [d2.cpp:106]   --->   Operation 1047 'trunc' 'trunc_ln106_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1048 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_10 = add i64 %add_ln106_9, i64 %add_ln106_8" [d2.cpp:106]   --->   Operation 1048 'add' 'add_ln106_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_15 = add i28 %trunc_ln106_4, i28 %trunc_ln106_3" [d2.cpp:106]   --->   Operation 1049 'add' 'add_ln106_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1050 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_17 = add i64 %add_ln106_14, i64 %add_ln106_10" [d2.cpp:106]   --->   Operation 1050 'add' 'add_ln106_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1051 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln106_18 = add i28 %add_ln106_6, i28 %trunc_ln106_2" [d2.cpp:106]   --->   Operation 1051 'add' 'add_ln106_18' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1052 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln106_19 = add i28 %add_ln106_16, i28 %add_ln106_15" [d2.cpp:106]   --->   Operation 1052 'add' 'add_ln106_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1053 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln113, i32 28, i32 55" [d2.cpp:114]   --->   Operation 1053 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1054 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_1 = add i28 %add_ln106_19, i28 %add_ln106_18" [d2.cpp:114]   --->   Operation 1054 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1055 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i28 %add_ln114_1, i28 %trunc_ln3" [d2.cpp:114]   --->   Operation 1055 'add' 'out1_w_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1056 [1/1] (1.08ns)   --->   "%add_ln105 = add i64 %mul_ln65_7, i64 %mul_ln63_2" [d2.cpp:105]   --->   Operation 1056 'add' 'add_ln105' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1057 [1/1] (1.08ns)   --->   "%add_ln105_1 = add i64 %mul_ln59, i64 %mul_ln63_57" [d2.cpp:105]   --->   Operation 1057 'add' 'add_ln105_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1058 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i64 %add_ln105" [d2.cpp:105]   --->   Operation 1058 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1059 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = trunc i64 %add_ln105_1" [d2.cpp:105]   --->   Operation 1059 'trunc' 'trunc_ln105_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1060 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_2 = add i64 %add_ln105_1, i64 %add_ln105" [d2.cpp:105]   --->   Operation 1060 'add' 'add_ln105_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1061 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_6 = add i28 %trunc_ln105_1, i28 %trunc_ln105" [d2.cpp:105]   --->   Operation 1061 'add' 'add_ln105_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1062 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln105_8 = add i64 %add_ln105_5, i64 %add_ln105_2" [d2.cpp:105]   --->   Operation 1062 'add' 'add_ln105_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1063 [1/1] (1.08ns)   --->   "%add_ln105_9 = add i64 %mul_ln105_4, i64 %mul_ln105_3" [d2.cpp:105]   --->   Operation 1063 'add' 'add_ln105_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1064 [1/1] (1.08ns)   --->   "%add_ln105_10 = add i64 %mul_ln105_1, i64 %mul_ln105_2" [d2.cpp:105]   --->   Operation 1064 'add' 'add_ln105_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1065 [1/1] (0.00ns)   --->   "%trunc_ln105_4 = trunc i64 %add_ln105_9" [d2.cpp:105]   --->   Operation 1065 'trunc' 'trunc_ln105_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1066 [1/1] (0.00ns)   --->   "%trunc_ln105_5 = trunc i64 %add_ln105_10" [d2.cpp:105]   --->   Operation 1066 'trunc' 'trunc_ln105_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1067 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_11 = add i64 %add_ln105_10, i64 %add_ln105_9" [d2.cpp:105]   --->   Operation 1067 'add' 'add_ln105_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1068 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_16 = add i28 %trunc_ln105_5, i28 %trunc_ln105_4" [d2.cpp:105]   --->   Operation 1068 'add' 'add_ln105_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1069 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln105_18 = add i64 %add_ln105_15, i64 %add_ln105_11" [d2.cpp:105]   --->   Operation 1069 'add' 'add_ln105_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1070 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln105_19 = add i28 %add_ln105_7, i28 %add_ln105_6" [d2.cpp:105]   --->   Operation 1070 'add' 'add_ln105_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1071 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln105_20 = add i28 %add_ln105_17, i28 %add_ln105_16" [d2.cpp:105]   --->   Operation 1071 'add' 'add_ln105_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (0.76ns)   --->   Input mux for Operation 1072 '%mul_ln61_5 = mul i64 %zext_ln98, i64 %zext_ln59_1'
ST_23 : Operation 1072 [1/1] (2.64ns)   --->   "%mul_ln61_5 = mul i64 %zext_ln98, i64 %zext_ln59_1" [d2.cpp:61]   --->   Operation 1072 'mul' 'mul_ln61_5' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1073 [1/1] (1.08ns)   --->   "%add_ln104 = add i64 %mul_ln63_56, i64 %mul_ln61_5" [d2.cpp:104]   --->   Operation 1073 'add' 'add_ln104' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1074 [1/1] (1.08ns)   --->   "%add_ln104_1 = add i64 %mul_ln63_50, i64 %mul_ln63_43" [d2.cpp:104]   --->   Operation 1074 'add' 'add_ln104_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1075 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i64 %add_ln104" [d2.cpp:104]   --->   Operation 1075 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1076 [1/1] (0.00ns)   --->   "%trunc_ln104_1 = trunc i64 %add_ln104_1" [d2.cpp:104]   --->   Operation 1076 'trunc' 'trunc_ln104_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1077 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_2 = add i64 %add_ln104_1, i64 %add_ln104" [d2.cpp:104]   --->   Operation 1077 'add' 'add_ln104_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1078 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_5 = add i28 %trunc_ln104_1, i28 %trunc_ln104" [d2.cpp:104]   --->   Operation 1078 'add' 'add_ln104_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1079 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln104_7 = add i64 %add_ln104_4, i64 %add_ln104_2" [d2.cpp:104]   --->   Operation 1079 'add' 'add_ln104_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1080 [1/1] (1.08ns)   --->   "%add_ln104_8 = add i64 %mul_ln104_4, i64 %mul_ln104_3" [d2.cpp:104]   --->   Operation 1080 'add' 'add_ln104_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1081 [1/1] (1.08ns)   --->   "%add_ln104_9 = add i64 %mul_ln104_5, i64 %mul_ln104_1" [d2.cpp:104]   --->   Operation 1081 'add' 'add_ln104_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1082 [1/1] (0.00ns)   --->   "%trunc_ln104_3 = trunc i64 %add_ln104_8" [d2.cpp:104]   --->   Operation 1082 'trunc' 'trunc_ln104_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1083 [1/1] (0.00ns)   --->   "%trunc_ln104_4 = trunc i64 %add_ln104_9" [d2.cpp:104]   --->   Operation 1083 'trunc' 'trunc_ln104_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1084 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_10 = add i64 %add_ln104_9, i64 %add_ln104_8" [d2.cpp:104]   --->   Operation 1084 'add' 'add_ln104_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1085 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_14 = add i28 %trunc_ln104_4, i28 %trunc_ln104_3" [d2.cpp:104]   --->   Operation 1085 'add' 'add_ln104_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1086 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln104_16 = add i64 %add_ln104_13, i64 %add_ln104_10" [d2.cpp:104]   --->   Operation 1086 'add' 'add_ln104_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1087 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln104_17 = add i28 %add_ln104_6, i28 %add_ln104_5" [d2.cpp:104]   --->   Operation 1087 'add' 'add_ln104_17' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1088 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln104_18 = add i28 %add_ln104_15, i28 %add_ln104_14" [d2.cpp:104]   --->   Operation 1088 'add' 'add_ln104_18' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1089 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103 = add i64 %add_ln63_7, i64 %mul_ln63_35" [d2.cpp:103]   --->   Operation 1089 'add' 'add_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1090 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln103_1 = add i64 %add_ln103, i64 %mul_ln63_42" [d2.cpp:103]   --->   Operation 1090 'add' 'add_ln103_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1091 [1/1] (1.08ns)   --->   "%add_ln103_2 = add i64 %mul_ln63_28, i64 %mul_ln63_7" [d2.cpp:103]   --->   Operation 1091 'add' 'add_ln103_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1092 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i64 %add_ln103_2" [d2.cpp:103]   --->   Operation 1092 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1093 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_4 = add i64 %add_ln103_3, i64 %add_ln103_2" [d2.cpp:103]   --->   Operation 1093 'add' 'add_ln103_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1094 [1/1] (0.00ns)   --->   "%trunc_ln103_2 = trunc i64 %add_ln103_1" [d2.cpp:103]   --->   Operation 1094 'trunc' 'trunc_ln103_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1095 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_5 = add i28 %trunc_ln103_1, i28 %trunc_ln103" [d2.cpp:103]   --->   Operation 1095 'add' 'add_ln103_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1096 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln103_6 = add i64 %add_ln103_4, i64 %add_ln103_1" [d2.cpp:103]   --->   Operation 1096 'add' 'add_ln103_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1097 [1/1] (1.08ns)   --->   "%add_ln103_7 = add i64 %mul_ln103_5, i64 %mul_ln103_4" [d2.cpp:103]   --->   Operation 1097 'add' 'add_ln103_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1098 [1/1] (1.08ns)   --->   "%add_ln103_8 = add i64 %mul_ln103_6, i64 %mul_ln103_2" [d2.cpp:103]   --->   Operation 1098 'add' 'add_ln103_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1099 [1/1] (0.00ns)   --->   "%trunc_ln103_3 = trunc i64 %add_ln103_7" [d2.cpp:103]   --->   Operation 1099 'trunc' 'trunc_ln103_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1100 [1/1] (0.00ns)   --->   "%trunc_ln103_4 = trunc i64 %add_ln103_8" [d2.cpp:103]   --->   Operation 1100 'trunc' 'trunc_ln103_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_9 = add i64 %add_ln103_8, i64 %add_ln103_7" [d2.cpp:103]   --->   Operation 1101 'add' 'add_ln103_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_13 = add i28 %trunc_ln103_4, i28 %trunc_ln103_3" [d2.cpp:103]   --->   Operation 1102 'add' 'add_ln103_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1103 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln103_15 = add i64 %add_ln103_12, i64 %add_ln103_9" [d2.cpp:103]   --->   Operation 1103 'add' 'add_ln103_15' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1104 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln103_16 = add i28 %add_ln103_5, i28 %trunc_ln103_2" [d2.cpp:103]   --->   Operation 1104 'add' 'add_ln103_16' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1105 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln103_17 = add i28 %add_ln103_14, i28 %add_ln103_13" [d2.cpp:103]   --->   Operation 1105 'add' 'add_ln103_17' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1106 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln118 = add i28 %add_ln102_19, i28 %add_ln102_18" [d2.cpp:118]   --->   Operation 1106 'add' 'add_ln118' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_1 = add i28 %add_ln87_19, i28 %trunc_ln111_6" [d2.cpp:119]   --->   Operation 1107 'add' 'add_ln119_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1108 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_2 = add i28 %add_ln119_1, i28 %trunc_ln2" [d2.cpp:119]   --->   Operation 1108 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_6 = add i28 %add_ln119_5, i28 %add_ln119_2" [d2.cpp:119]   --->   Operation 1109 'add' 'add_ln119_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_8 = add i28 %add_ln119_7, i28 %trunc_ln111_2" [d2.cpp:119]   --->   Operation 1110 'add' 'add_ln119_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_9 = add i28 %trunc_ln111_4, i28 %trunc_ln111_7" [d2.cpp:119]   --->   Operation 1111 'add' 'add_ln119_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1112 [1/1] (0.97ns)   --->   "%add_ln119_10 = add i28 %trunc_ln111_5, i28 %trunc_ln111_1" [d2.cpp:119]   --->   Operation 1112 'add' 'add_ln119_10' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1113 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_11 = add i28 %add_ln119_10, i28 %add_ln119_9" [d2.cpp:119]   --->   Operation 1113 'add' 'add_ln119_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1114 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_12 = add i28 %add_ln119_11, i28 %add_ln119_8" [d2.cpp:119]   --->   Operation 1114 'add' 'add_ln119_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1115 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_3 = add i28 %add_ln119_12, i28 %add_ln119_6" [d2.cpp:119]   --->   Operation 1115 'add' 'add_ln119_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1116 [1/1] (0.97ns)   --->   "%add_ln120_3 = add i28 %trunc_ln111_15, i28 %trunc_ln111_14" [d2.cpp:120]   --->   Operation 1116 'add' 'add_ln120_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_4 = add i28 %trunc_ln111_17, i28 %trunc_ln111_20" [d2.cpp:120]   --->   Operation 1117 'add' 'add_ln120_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1118 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln120_5 = add i28 %add_ln120_4, i28 %trunc_ln111_16" [d2.cpp:120]   --->   Operation 1118 'add' 'add_ln120_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_6 = add i28 %add_ln120_5, i28 %add_ln120_3" [d2.cpp:120]   --->   Operation 1119 'add' 'add_ln120_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_7 = add i28 %trunc_ln111_21, i28 %trunc_ln111_22" [d2.cpp:120]   --->   Operation 1120 'add' 'add_ln120_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_8 = add i28 %add_ln100_21, i28 %trunc_ln111_10" [d2.cpp:120]   --->   Operation 1121 'add' 'add_ln120_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1122 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln120_9 = add i28 %add_ln120_8, i28 %trunc_ln6" [d2.cpp:120]   --->   Operation 1122 'add' 'add_ln120_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1123 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln120_10 = add i28 %add_ln120_9, i28 %add_ln120_7" [d2.cpp:120]   --->   Operation 1123 'add' 'add_ln120_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1124 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln120_2 = add i28 %add_ln120_10, i28 %add_ln120_6" [d2.cpp:120]   --->   Operation 1124 'add' 'add_ln120_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1125 [1/1] (0.97ns)   --->   "%add_ln121 = add i28 %trunc_ln111_24, i28 %trunc_ln111_23" [d2.cpp:121]   --->   Operation 1125 'add' 'add_ln121' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1126 [1/1] (0.97ns)   --->   "%add_ln121_1 = add i28 %trunc_ln111_27, i28 %trunc_ln111_28" [d2.cpp:121]   --->   Operation 1126 'add' 'add_ln121_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.92>
ST_24 : Operation 1127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_9 = add i64 %add_ln97_6, i64 %add_ln97_2" [d2.cpp:97]   --->   Operation 1127 'add' 'add_ln97_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1128 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_3 = add i64 %add_ln97_20, i64 %add_ln97_9" [d2.cpp:97]   --->   Operation 1128 'add' 'arr_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_9 = add i64 %add_ln98_6, i64 %add_ln98_2" [d2.cpp:98]   --->   Operation 1129 'add' 'add_ln98_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_18 = add i28 %add_ln98_8, i28 %add_ln98_7" [d2.cpp:98]   --->   Operation 1130 'add' 'add_ln98_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1131 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_4 = add i64 %add_ln98_17, i64 %add_ln98_9" [d2.cpp:98]   --->   Operation 1131 'add' 'arr_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp443, i1 0" [d2.cpp:59]   --->   Operation 1132 'bitconcatenate' 'tmp7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99_2 = add i64 %add_ln99_15, i64 %add_ln99_9" [d2.cpp:99]   --->   Operation 1133 'add' 'add_ln99_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1134 [1/1] (0.00ns)   --->   "%trunc_ln5 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %trunc_ln99_6, i1 0" [d2.cpp:99]   --->   Operation 1134 'bitconcatenate' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99_18 = add i28 %add_ln99_17, i28 %add_ln99_16" [d2.cpp:99]   --->   Operation 1135 'add' 'add_ln99_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1136 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_5 = add i64 %add_ln99_2, i64 %tmp7" [d2.cpp:99]   --->   Operation 1136 'add' 'arr_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1137 [1/1] (0.00ns)   --->   "%zext_ln111_32 = zext i66 %add_ln111_16" [d2.cpp:111]   --->   Operation 1137 'zext' 'zext_ln111_32' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1138 [1/1] (0.00ns)   --->   "%zext_ln111_33 = zext i65 %add_ln111_17" [d2.cpp:111]   --->   Operation 1138 'zext' 'zext_ln111_33' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln111_35 = zext i66 %add_ln111_20" [d2.cpp:111]   --->   Operation 1139 'zext' 'zext_ln111_35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1140 [1/1] (1.10ns)   --->   "%add_ln111_21 = add i67 %zext_ln111_35, i67 %zext_ln111_33" [d2.cpp:111]   --->   Operation 1140 'add' 'add_ln111_21' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1141 [1/1] (0.00ns)   --->   "%zext_ln111_36 = zext i67 %add_ln111_21" [d2.cpp:111]   --->   Operation 1141 'zext' 'zext_ln111_36' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1142 [1/1] (1.10ns)   --->   "%add_ln111_19 = add i68 %zext_ln111_36, i68 %zext_ln111_32" [d2.cpp:111]   --->   Operation 1142 'add' 'add_ln111_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1143 [1/1] (0.00ns)   --->   "%trunc_ln111_18 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln111_19, i32 28, i32 67" [d2.cpp:111]   --->   Operation 1143 'partselect' 'trunc_ln111_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1144 [1/1] (0.00ns)   --->   "%zext_ln111_37 = zext i40 %trunc_ln111_18" [d2.cpp:111]   --->   Operation 1144 'zext' 'zext_ln111_37' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln111_43 = zext i64 %arr_5" [d2.cpp:111]   --->   Operation 1145 'zext' 'zext_ln111_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1146 [1/1] (0.00ns)   --->   "%trunc_ln111_19 = partselect i28 @_ssdm_op_PartSelect.i28.i68.i32.i32, i68 %add_ln111_19, i32 28, i32 55" [d2.cpp:111]   --->   Operation 1146 'partselect' 'trunc_ln111_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1147 [1/1] (0.00ns)   --->   "%zext_ln111_45 = zext i66 %add_ln111_23" [d2.cpp:111]   --->   Operation 1147 'zext' 'zext_ln111_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1148 [1/1] (0.00ns)   --->   "%zext_ln111_46 = zext i65 %add_ln111_24" [d2.cpp:111]   --->   Operation 1148 'zext' 'zext_ln111_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1149 [1/1] (1.08ns)   --->   "%add_ln111_26 = add i65 %zext_ln111_43, i65 %zext_ln111_37" [d2.cpp:111]   --->   Operation 1149 'add' 'add_ln111_26' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1150 [1/1] (0.00ns)   --->   "%zext_ln111_47 = zext i65 %add_ln111_26" [d2.cpp:111]   --->   Operation 1150 'zext' 'zext_ln111_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1151 [1/1] (1.09ns)   --->   "%add_ln111_45 = add i65 %add_ln111_26, i65 %add_ln111_24" [d2.cpp:111]   --->   Operation 1151 'add' 'add_ln111_45' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1152 [1/1] (1.09ns)   --->   "%add_ln111_27 = add i66 %zext_ln111_47, i66 %zext_ln111_46" [d2.cpp:111]   --->   Operation 1152 'add' 'add_ln111_27' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1153 [1/1] (0.00ns)   --->   "%trunc_ln111_37 = trunc i65 %add_ln111_45" [d2.cpp:111]   --->   Operation 1153 'trunc' 'trunc_ln111_37' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln111_48 = zext i66 %add_ln111_27" [d2.cpp:111]   --->   Operation 1154 'zext' 'zext_ln111_48' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1155 [1/1] (1.09ns)   --->   "%add_ln111_43 = add i56 %trunc_ln111_37, i56 %trunc_ln111_32" [d2.cpp:111]   --->   Operation 1155 'add' 'add_ln111_43' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1156 [1/1] (1.10ns)   --->   "%add_ln111_25 = add i67 %zext_ln111_48, i67 %zext_ln111_45" [d2.cpp:111]   --->   Operation 1156 'add' 'add_ln111_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1157 [1/1] (0.00ns)   --->   "%trunc_ln111_25 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln111_25, i32 28, i32 66" [d2.cpp:111]   --->   Operation 1157 'partselect' 'trunc_ln111_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1158 [1/1] (0.00ns)   --->   "%zext_ln111_49 = zext i39 %trunc_ln111_25" [d2.cpp:111]   --->   Operation 1158 'zext' 'zext_ln111_49' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1159 [1/1] (0.00ns)   --->   "%zext_ln111_53 = zext i64 %arr_4" [d2.cpp:111]   --->   Operation 1159 'zext' 'zext_ln111_53' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1160 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln111_28 = add i28 %add_ln98_19, i28 %add_ln98_18" [d2.cpp:111]   --->   Operation 1160 'add' 'add_ln111_28' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1161 [1/1] (0.00ns)   --->   "%trunc_ln111_26 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln111_43, i32 28, i32 55" [d2.cpp:111]   --->   Operation 1161 'partselect' 'trunc_ln111_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1162 [1/1] (1.08ns)   --->   "%add_ln111_36 = add i65 %zext_ln111_53, i65 %zext_ln111_49" [d2.cpp:111]   --->   Operation 1162 'add' 'add_ln111_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1163 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i36 %lshr_ln3" [d2.cpp:114]   --->   Operation 1163 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_21 = add i64 %add_ln106_17, i64 %add_ln106_7" [d2.cpp:106]   --->   Operation 1164 'add' 'arr_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1165 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln114 = add i64 %arr_21, i64 %zext_ln114" [d2.cpp:114]   --->   Operation 1165 'add' 'add_ln114' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1166 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln114, i32 28, i32 63" [d2.cpp:115]   --->   Operation 1166 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1167 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i36 %lshr_ln4" [d2.cpp:115]   --->   Operation 1167 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_20 = add i64 %add_ln105_18, i64 %add_ln105_8" [d2.cpp:105]   --->   Operation 1168 'add' 'arr_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1169 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln114, i32 28, i32 55" [d2.cpp:115]   --->   Operation 1169 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_1 = add i28 %add_ln105_20, i28 %add_ln105_19" [d2.cpp:115]   --->   Operation 1170 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1171 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln115 = add i64 %arr_20, i64 %zext_ln115" [d2.cpp:115]   --->   Operation 1171 'add' 'add_ln115' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1172 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i28 %add_ln115_1, i28 %trunc_ln4" [d2.cpp:115]   --->   Operation 1172 'add' 'out1_w_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1173 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln115, i32 28, i32 63" [d2.cpp:116]   --->   Operation 1173 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i36 %lshr_ln5" [d2.cpp:116]   --->   Operation 1174 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_19 = add i64 %add_ln104_16, i64 %add_ln104_7" [d2.cpp:104]   --->   Operation 1175 'add' 'arr_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1176 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln115, i32 28, i32 55" [d2.cpp:116]   --->   Operation 1176 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_1 = add i28 %add_ln104_18, i28 %add_ln104_17" [d2.cpp:116]   --->   Operation 1177 'add' 'add_ln116_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1178 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln116 = add i64 %arr_19, i64 %zext_ln116" [d2.cpp:116]   --->   Operation 1178 'add' 'add_ln116' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1179 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i28 %add_ln116_1, i28 %trunc_ln7" [d2.cpp:116]   --->   Operation 1179 'add' 'out1_w_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1180 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln116, i32 28, i32 63" [d2.cpp:117]   --->   Operation 1180 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1181 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i36 %lshr_ln6" [d2.cpp:117]   --->   Operation 1181 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_18 = add i64 %add_ln103_15, i64 %add_ln103_6" [d2.cpp:103]   --->   Operation 1182 'add' 'arr_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1183 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln116, i32 28, i32 55" [d2.cpp:117]   --->   Operation 1183 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_1 = add i28 %add_ln103_17, i28 %add_ln103_16" [d2.cpp:117]   --->   Operation 1184 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1185 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln117 = add i64 %arr_18, i64 %zext_ln117" [d2.cpp:117]   --->   Operation 1185 'add' 'add_ln117' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1186 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i28 %add_ln117_1, i28 %trunc_ln8" [d2.cpp:117]   --->   Operation 1186 'add' 'out1_w_6' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1187 [1/1] (0.00ns)   --->   "%trunc_ln118_2 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln117, i32 28, i32 63" [d2.cpp:118]   --->   Operation 1187 'partselect' 'trunc_ln118_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1188 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i36 %trunc_ln118_2" [d2.cpp:118]   --->   Operation 1188 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1189 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln117, i32 28, i32 55" [d2.cpp:118]   --->   Operation 1189 'partselect' 'trunc_ln118_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1190 [1/1] (0.97ns)   --->   "%out1_w_7 = add i28 %trunc_ln118_1, i28 %add_ln118" [d2.cpp:118]   --->   Operation 1190 'add' 'out1_w_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1191 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i28 %add_ln118" [d2.cpp:119]   --->   Operation 1191 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1192 [1/1] (1.02ns)   --->   "%add_ln119 = add i37 %zext_ln118, i37 %zext_ln119" [d2.cpp:119]   --->   Operation 1192 'add' 'add_ln119' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1193 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln119, i32 28, i32 36" [d2.cpp:119]   --->   Operation 1193 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_2 = add i28 %add_ln121_1, i28 %add_ln121" [d2.cpp:121]   --->   Operation 1194 'add' 'add_ln121_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_3 = add i28 %trunc_ln111_29, i28 %trunc_ln5" [d2.cpp:121]   --->   Operation 1195 'add' 'add_ln121_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1196 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln121_4 = add i28 %add_ln99_18, i28 %trunc_ln111_19" [d2.cpp:121]   --->   Operation 1196 'add' 'add_ln121_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1197 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln121_5 = add i28 %add_ln121_4, i28 %add_ln121_3" [d2.cpp:121]   --->   Operation 1197 'add' 'add_ln121_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1198 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_10 = add i28 %add_ln121_5, i28 %add_ln121_2" [d2.cpp:121]   --->   Operation 1198 'add' 'out1_w_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122 = add i28 %trunc_ln111_39, i28 %trunc_ln111_38" [d2.cpp:122]   --->   Operation 1199 'add' 'add_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122_1 = add i28 %add_ln111_28, i28 %trunc_ln111_26" [d2.cpp:122]   --->   Operation 1200 'add' 'add_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1201 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln122_2 = add i28 %add_ln122_1, i28 %trunc_ln111_40" [d2.cpp:122]   --->   Operation 1201 'add' 'add_ln122_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1202 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_11 = add i28 %add_ln122_2, i28 %add_ln122" [d2.cpp:122]   --->   Operation 1202 'add' 'out1_w_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 1203 [1/1] (0.00ns)   --->   "%zext_ln111_50 = zext i64 %mul_ln111_21" [d2.cpp:111]   --->   Operation 1203 'zext' 'zext_ln111_50' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1204 [1/1] (0.00ns)   --->   "%zext_ln111_54 = zext i65 %add_ln111_30" [d2.cpp:111]   --->   Operation 1204 'zext' 'zext_ln111_54' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln111_55 = zext i65 %add_ln111_36" [d2.cpp:111]   --->   Operation 1205 'zext' 'zext_ln111_55' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1206 [1/1] (1.09ns)   --->   "%add_ln111_37 = add i66 %zext_ln111_55, i66 %zext_ln111_50" [d2.cpp:111]   --->   Operation 1206 'add' 'add_ln111_37' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1207 [1/1] (0.00ns)   --->   "%zext_ln111_56 = zext i66 %add_ln111_37" [d2.cpp:111]   --->   Operation 1207 'zext' 'zext_ln111_56' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1208 [1/1] (1.10ns)   --->   "%add_ln111_29 = add i67 %zext_ln111_56, i67 %zext_ln111_54" [d2.cpp:111]   --->   Operation 1208 'add' 'add_ln111_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1209 [1/1] (0.00ns)   --->   "%trunc_ln111_30 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln111_29, i32 28, i32 66" [d2.cpp:111]   --->   Operation 1209 'partselect' 'trunc_ln111_30' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1210 [1/1] (0.00ns)   --->   "%zext_ln111_57 = zext i39 %trunc_ln111_30" [d2.cpp:111]   --->   Operation 1210 'zext' 'zext_ln111_57' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1211 [1/1] (0.00ns)   --->   "%zext_ln111_58 = zext i64 %mul_ln111_24" [d2.cpp:111]   --->   Operation 1211 'zext' 'zext_ln111_58' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln111_59 = zext i64 %arr_3" [d2.cpp:111]   --->   Operation 1212 'zext' 'zext_ln111_59' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln111_38 = add i28 %add_ln97_22, i28 %add_ln97_21" [d2.cpp:111]   --->   Operation 1213 'add' 'add_ln111_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1214 [1/1] (0.00ns)   --->   "%trunc_ln111_31 = partselect i28 @_ssdm_op_PartSelect.i28.i67.i32.i32, i67 %add_ln111_29, i32 28, i32 55" [d2.cpp:111]   --->   Operation 1214 'partselect' 'trunc_ln111_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1215 [1/1] (1.08ns)   --->   "%add_ln111_39 = add i65 %zext_ln111_58, i65 %zext_ln111_57" [d2.cpp:111]   --->   Operation 1215 'add' 'add_ln111_39' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1216 [1/1] (0.00ns)   --->   "%zext_ln111_60 = zext i65 %add_ln111_39" [d2.cpp:111]   --->   Operation 1216 'zext' 'zext_ln111_60' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1217 [1/1] (1.09ns)   --->   "%add_ln111_31 = add i66 %zext_ln111_60, i66 %zext_ln111_59" [d2.cpp:111]   --->   Operation 1217 'add' 'add_ln111_31' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1218 [1/1] (0.00ns)   --->   "%tmp_s = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln111_31, i32 28, i32 65" [d2.cpp:111]   --->   Operation 1218 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1219 [1/1] (0.00ns)   --->   "%zext_ln111_64 = zext i38 %tmp_s" [d2.cpp:111]   --->   Operation 1219 'zext' 'zext_ln111_64' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_17 = add i64 %add_ln96_18, i64 %add_ln96_7" [d2.cpp:96]   --->   Operation 1220 'add' 'arr_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1221 [1/1] (0.00ns)   --->   "%trunc_ln111_33 = partselect i28 @_ssdm_op_PartSelect.i28.i66.i32.i32, i66 %add_ln111_31, i32 28, i32 55" [d2.cpp:111]   --->   Operation 1221 'partselect' 'trunc_ln111_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln111_40 = add i28 %add_ln96_20, i28 %add_ln96_19" [d2.cpp:111]   --->   Operation 1222 'add' 'add_ln111_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1223 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln111_32 = add i64 %arr_17, i64 %zext_ln111_64" [d2.cpp:111]   --->   Operation 1223 'add' 'add_ln111_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1224 [1/1] (0.00ns)   --->   "%lshr_ln111_7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln111_32, i32 28, i32 63" [d2.cpp:111]   --->   Operation 1224 'partselect' 'lshr_ln111_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1225 [1/1] (0.00ns)   --->   "%zext_ln111_65 = zext i36 %lshr_ln111_7" [d2.cpp:111]   --->   Operation 1225 'zext' 'zext_ln111_65' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_16 = add i64 %add_ln95_17, i64 %add_ln95_7" [d2.cpp:95]   --->   Operation 1226 'add' 'arr_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1227 [1/1] (0.00ns)   --->   "%trunc_ln111_34 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln111_32, i32 28, i32 55" [d2.cpp:111]   --->   Operation 1227 'partselect' 'trunc_ln111_34' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln111_41 = add i28 %add_ln95_19, i28 %add_ln95_18" [d2.cpp:111]   --->   Operation 1228 'add' 'add_ln111_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1229 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln111_33 = add i64 %arr_16, i64 %zext_ln111_65" [d2.cpp:111]   --->   Operation 1229 'add' 'add_ln111_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1230 [1/1] (0.00ns)   --->   "%trunc_ln111_35 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln111_33, i32 28, i32 63" [d2.cpp:111]   --->   Operation 1230 'partselect' 'trunc_ln111_35' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln111_61 = zext i36 %trunc_ln111_35" [d2.cpp:111]   --->   Operation 1231 'zext' 'zext_ln111_61' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1232 [1/1] (0.00ns)   --->   "%zext_ln111_62 = zext i28 %add_ln111_42" [d2.cpp:111]   --->   Operation 1232 'zext' 'zext_ln111_62' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1233 [1/1] (1.02ns)   --->   "%add_ln111_34 = add i37 %zext_ln111_61, i37 %zext_ln111_62" [d2.cpp:111]   --->   Operation 1233 'add' 'add_ln111_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1234 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln111_34, i32 28, i32 36" [d2.cpp:111]   --->   Operation 1234 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1235 [1/1] (0.97ns)   --->   "%add_ln123 = add i28 %trunc_ln111_41, i28 %trunc_ln111_31" [d2.cpp:123]   --->   Operation 1235 'add' 'add_ln123' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1236 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_12 = add i28 %add_ln123, i28 %add_ln111_38" [d2.cpp:123]   --->   Operation 1236 'add' 'out1_w_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1237 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_13 = add i28 %add_ln111_40, i28 %trunc_ln111_33" [d2.cpp:124]   --->   Operation 1237 'add' 'out1_w_13' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1238 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_14 = add i28 %add_ln111_41, i28 %trunc_ln111_34" [d2.cpp:125]   --->   Operation 1238 'add' 'out1_w_14' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1239 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln111_33, i32 28, i32 55" [d2.cpp:126]   --->   Operation 1239 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1240 [1/1] (0.97ns)   --->   "%out1_w_15 = add i28 %trunc_ln9, i28 %add_ln111_42" [d2.cpp:126]   --->   Operation 1240 'add' 'out1_w_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i62 %trunc_ln130_1" [d2.cpp:130]   --->   Operation 1241 'sext' 'sext_ln130' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1242 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln130" [d2.cpp:130]   --->   Operation 1242 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1243 [1/1] (7.30ns)   --->   "%empty_30 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_2, i32 16" [d2.cpp:130]   --->   Operation 1243 'writereq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 1244 [1/1] (0.00ns)   --->   "%zext_ln111_66 = zext i9 %tmp_1" [d2.cpp:111]   --->   Operation 1244 'zext' 'zext_ln111_66' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln111_67 = zext i9 %tmp_1" [d2.cpp:111]   --->   Operation 1245 'zext' 'zext_ln111_67' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1246 [1/1] (0.97ns)   --->   "%out1_w = add i28 %zext_ln111_67, i28 %add_ln111_2" [d2.cpp:111]   --->   Operation 1246 'add' 'out1_w' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i28 %add_ln111_2" [d2.cpp:112]   --->   Operation 1247 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1248 [1/1] (0.97ns)   --->   "%add_ln112 = add i29 %zext_ln111_66, i29 %zext_ln112" [d2.cpp:112]   --->   Operation 1248 'add' 'add_ln112' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1249 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln112, i32 28" [d2.cpp:112]   --->   Operation 1249 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1250 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i1 %tmp_2" [d2.cpp:112]   --->   Operation 1250 'zext' 'zext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i28 %add_ln112_2" [d2.cpp:112]   --->   Operation 1251 'zext' 'zext_ln112_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1252 [1/1] (0.97ns)   --->   "%out1_w_1 = add i29 %zext_ln112_2, i29 %zext_ln112_1" [d2.cpp:112]   --->   Operation 1252 'add' 'out1_w_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1253 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i9 %tmp_3" [d2.cpp:119]   --->   Operation 1253 'zext' 'zext_ln119_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i9 %tmp_3" [d2.cpp:119]   --->   Operation 1254 'zext' 'zext_ln119_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_13 = add i28 %add_ln119_3, i28 %zext_ln111_67" [d2.cpp:119]   --->   Operation 1255 'add' 'add_ln119_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1256 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_8 = add i28 %add_ln119_13, i28 %zext_ln119_2" [d2.cpp:119]   --->   Operation 1256 'add' 'out1_w_8' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1257 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i28 %add_ln119_3" [d2.cpp:120]   --->   Operation 1257 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120 = add i29 %zext_ln120, i29 %zext_ln111_66" [d2.cpp:120]   --->   Operation 1258 'add' 'add_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1259 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln120_1 = add i29 %add_ln120, i29 %zext_ln119_1" [d2.cpp:120]   --->   Operation 1259 'add' 'add_ln120_1' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1260 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln120_1, i32 28" [d2.cpp:120]   --->   Operation 1260 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1261 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i1 %tmp_4" [d2.cpp:120]   --->   Operation 1261 'zext' 'zext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1262 [1/1] (0.00ns)   --->   "%zext_ln120_2 = zext i28 %add_ln120_2" [d2.cpp:120]   --->   Operation 1262 'zext' 'zext_ln120_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1263 [1/1] (0.97ns)   --->   "%out1_w_9 = add i29 %zext_ln120_2, i29 %zext_ln120_1" [d2.cpp:120]   --->   Operation 1263 'add' 'out1_w_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1264 [2/2] (0.48ns)   --->   "%call_ln130 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln130_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d2.cpp:130]   --->   Operation 1264 'call' 'call_ln130' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 1265 [1/2] (0.00ns)   --->   "%call_ln130 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln130_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d2.cpp:130]   --->   Operation 1265 'call' 'call_ln130' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 1266 [5/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:134]   --->   Operation 1266 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 1267 [4/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:134]   --->   Operation 1267 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 1268 [3/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:134]   --->   Operation 1268 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 1269 [2/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:134]   --->   Operation 1269 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 1270 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [d2.cpp:3]   --->   Operation 1270 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_12, i32 0, i32 0, void @empty, i32 0, i32 16, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 1271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1272 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 1272 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1273 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_4, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 1273 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1274 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 1274 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1275 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_6, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 1275 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1276 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 1276 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1277 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_7, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 1277 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1278 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 1278 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1279 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 1279 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1280 [1/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:134]   --->   Operation 1280 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1281 [1/1] (0.00ns)   --->   "%ret_ln134 = ret" [d2.cpp:134]   --->   Operation 1281 'ret' 'ret_ln134' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d2.cpp:24) [52]  (0.000 ns)
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [53]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [53]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [53]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [53]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [53]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [53]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [53]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [53]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln24', d2.cpp:24) to 'test_Pipeline_ARRAY_1_READ' [54]  (1.216 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d2.cpp:31) [73]  (0.000 ns)
	bus request operation ('empty_29', d2.cpp:31) on port 'mem' (d2.cpp:31) [74]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', d2.cpp:31) on port 'mem' (d2.cpp:31) [74]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', d2.cpp:31) on port 'mem' (d2.cpp:31) [74]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', d2.cpp:31) on port 'mem' (d2.cpp:31) [74]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', d2.cpp:31) on port 'mem' (d2.cpp:31) [74]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', d2.cpp:31) on port 'mem' (d2.cpp:31) [74]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', d2.cpp:31) on port 'mem' (d2.cpp:31) [74]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', d2.cpp:31) on port 'mem' (d2.cpp:31) [74]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln31', d2.cpp:31) to 'test_Pipeline_ARRAY_2_READ' [75]  (1.216 ns)

 <State 22>: 7.238ns
The critical path consists of the following:
	'load' operation ('arg2_r_15_loc_load') on local variable 'arg2_r_15_loc' [76]  (0.000 ns)
	'add' operation ('add_ln63', d2.cpp:63) [107]  (1.016 ns)
	'add' operation ('add_ln65', d2.cpp:65) [111]  (1.018 ns)
	multiplexor before operation 'mul' with delay (0.721 ns)
'mul' operation ('mul_ln65', d2.cpp:65) [113]  (2.689 ns)
	'add' operation ('add_ln95_12', d2.cpp:95) [924]  (0.000 ns)
	'add' operation ('add_ln95_13', d2.cpp:95) [925]  (0.819 ns)
	'add' operation ('add_ln95_16', d2.cpp:95) [930]  (0.975 ns)

 <State 23>: 6.846ns
The critical path consists of the following:
	'add' operation ('add_ln87_5', d2.cpp:87) [353]  (0.000 ns)
	'add' operation ('add_ln87_7', d2.cpp:87) [356]  (0.819 ns)
	'add' operation ('add_ln87_4', d2.cpp:87) [372]  (0.000 ns)
	'add' operation ('arr', d2.cpp:87) [376]  (0.819 ns)
	'add' operation ('add_ln111_10', d2.cpp:111) [751]  (0.000 ns)
	'add' operation ('add_ln111_12', d2.cpp:111) [752]  (0.822 ns)
	'add' operation ('add_ln111_13', d2.cpp:111) [754]  (1.100 ns)
	'add' operation ('add_ln111_11', d2.cpp:111) [758]  (1.108 ns)
	'add' operation ('add_ln111_18', d2.cpp:111) [792]  (1.085 ns)
	'add' operation ('add_ln111_20', d2.cpp:111) [794]  (1.093 ns)

 <State 24>: 6.922ns
The critical path consists of the following:
	'add' operation ('add_ln111_21', d2.cpp:111) [796]  (1.100 ns)
	'add' operation ('add_ln111_19', d2.cpp:111) [798]  (1.108 ns)
	'add' operation ('add_ln111_26', d2.cpp:111) [825]  (1.085 ns)
	'add' operation ('add_ln111_45', d2.cpp:111) [827]  (1.093 ns)
	'add' operation ('add_ln111_43', d2.cpp:111) [831]  (1.096 ns)
	'add' operation ('add_ln122_1', d2.cpp:122) [1217]  (0.000 ns)
	'add' operation ('add_ln122_2', d2.cpp:122) [1218]  (0.720 ns)
	'add' operation ('out1_w', d2.cpp:122) [1219]  (0.720 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d2.cpp:130) [1228]  (0.000 ns)
	bus request operation ('empty_30', d2.cpp:130) on port 'mem' (d2.cpp:130) [1229]  (7.300 ns)

 <State 26>: 2.439ns
The critical path consists of the following:
	'add' operation ('add_ln112', d2.cpp:112) [948]  (0.975 ns)
	'add' operation ('out1_w', d2.cpp:112) [992]  (0.975 ns)
	'call' operation ('call_ln130', d2.cpp:130) to 'test_Pipeline_ARRAY_WRITE' [1230]  (0.489 ns)

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_31', d2.cpp:134) on port 'mem' (d2.cpp:134) [1231]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_31', d2.cpp:134) on port 'mem' (d2.cpp:134) [1231]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_31', d2.cpp:134) on port 'mem' (d2.cpp:134) [1231]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_31', d2.cpp:134) on port 'mem' (d2.cpp:134) [1231]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_31', d2.cpp:134) on port 'mem' (d2.cpp:134) [1231]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
