// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module TOP_channel_mult_Pipeline_CHANNEL2REAL (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        H_real_spl0_dout,
        H_real_spl0_empty_n,
        H_real_spl0_read,
        H_imag_spl0_dout,
        H_imag_spl0_empty_n,
        H_imag_spl0_read,
        p_0_0_080344_i_out,
        p_0_0_080344_i_out_ap_vld,
        p_0_0_080341_i_out,
        p_0_0_080341_i_out_ap_vld,
        p_0_0_080338_i_out,
        p_0_0_080338_i_out_ap_vld,
        p_0_0_080335_i_out,
        p_0_0_080335_i_out_ap_vld,
        p_0_0_080330_i_out,
        p_0_0_080330_i_out_ap_vld,
        p_0_0_080327_i_out,
        p_0_0_080327_i_out_ap_vld,
        p_0_0_080324_i_out,
        p_0_0_080324_i_out_ap_vld,
        p_0_0_080321_i_out,
        p_0_0_080321_i_out_ap_vld,
        p_0_0_080320_i_out,
        p_0_0_080320_i_out_ap_vld,
        p_0_0_080317_i_out,
        p_0_0_080317_i_out_ap_vld,
        p_0_0_080314_i_out,
        p_0_0_080314_i_out_ap_vld,
        p_0_0_080311_i_out,
        p_0_0_080311_i_out_ap_vld,
        p_0_0_080308_i_out,
        p_0_0_080308_i_out_ap_vld,
        p_0_0_080305_i_out,
        p_0_0_080305_i_out_ap_vld,
        p_0_0_080302_i_out,
        p_0_0_080302_i_out_ap_vld,
        p_0_0_080299_i_out,
        p_0_0_080299_i_out_ap_vld,
        CHANNEL_V_out,
        CHANNEL_V_out_ap_vld,
        CHANNEL_V_1_out,
        CHANNEL_V_1_out_ap_vld,
        CHANNEL_V_2_out,
        CHANNEL_V_2_out_ap_vld,
        conv_i_i_i35287_i_out,
        conv_i_i_i35287_i_out_ap_vld,
        CHANNEL_V_3_out,
        CHANNEL_V_3_out_ap_vld,
        CHANNEL_V_4_out,
        CHANNEL_V_4_out_ap_vld,
        CHANNEL_V_5_out,
        CHANNEL_V_5_out_ap_vld,
        CHANNEL_V_6_out,
        CHANNEL_V_6_out_ap_vld,
        CHANNEL_V_7_out,
        CHANNEL_V_7_out_ap_vld,
        CHANNEL_V_8_out,
        CHANNEL_V_8_out_ap_vld,
        CHANNEL_V_9_out,
        CHANNEL_V_9_out_ap_vld,
        CHANNEL_V_10_out,
        CHANNEL_V_10_out_ap_vld,
        CHANNEL_V_11_out,
        CHANNEL_V_11_out_ap_vld,
        CHANNEL_V_12_out,
        CHANNEL_V_12_out_ap_vld,
        CHANNEL_V_13_out,
        CHANNEL_V_13_out_ap_vld,
        CHANNEL_V_14_out,
        CHANNEL_V_14_out_ap_vld,
        CHANNEL_V_15_out,
        CHANNEL_V_15_out_ap_vld,
        CHANNEL_V_16_out,
        CHANNEL_V_16_out_ap_vld,
        CHANNEL_V_17_out,
        CHANNEL_V_17_out_ap_vld,
        p_0_0_079239_i_out,
        p_0_0_079239_i_out_ap_vld,
        CHANNEL_V_18_out,
        CHANNEL_V_18_out_ap_vld,
        CHANNEL_V_19_out,
        CHANNEL_V_19_out_ap_vld,
        CHANNEL_V_20_out,
        CHANNEL_V_20_out_ap_vld,
        CHANNEL_V_21_out,
        CHANNEL_V_21_out_ap_vld,
        CHANNEL_V_22_out,
        CHANNEL_V_22_out_ap_vld,
        CHANNEL_V_23_out,
        CHANNEL_V_23_out_ap_vld,
        CHANNEL_V_24_out,
        CHANNEL_V_24_out_ap_vld,
        CHANNEL_V_25_out,
        CHANNEL_V_25_out_ap_vld,
        CHANNEL_V_26_out,
        CHANNEL_V_26_out_ap_vld,
        CHANNEL_V_27_out,
        CHANNEL_V_27_out_ap_vld,
        CHANNEL_V_28_out,
        CHANNEL_V_28_out_ap_vld,
        CHANNEL_V_29_out,
        CHANNEL_V_29_out_ap_vld,
        CHANNEL_V_30_out,
        CHANNEL_V_30_out_ap_vld,
        CHANNEL_V_31_out,
        CHANNEL_V_31_out_ap_vld,
        CHANNEL_V_32_out,
        CHANNEL_V_32_out_ap_vld,
        p_0_0_079191_i_out,
        p_0_0_079191_i_out_ap_vld,
        CHANNEL_V_33_out,
        CHANNEL_V_33_out_ap_vld,
        CHANNEL_V_34_out,
        CHANNEL_V_34_out_ap_vld,
        CHANNEL_V_35_out,
        CHANNEL_V_35_out_ap_vld,
        CHANNEL_V_36_out,
        CHANNEL_V_36_out_ap_vld,
        CHANNEL_V_37_out,
        CHANNEL_V_37_out_ap_vld,
        CHANNEL_V_38_out,
        CHANNEL_V_38_out_ap_vld,
        CHANNEL_V_39_out,
        CHANNEL_V_39_out_ap_vld,
        CHANNEL_V_40_out,
        CHANNEL_V_40_out_ap_vld,
        CHANNEL_V_41_out,
        CHANNEL_V_41_out_ap_vld,
        CHANNEL_V_42_out,
        CHANNEL_V_42_out_ap_vld,
        CHANNEL_V_43_out,
        CHANNEL_V_43_out_ap_vld,
        CHANNEL_V_44_out,
        CHANNEL_V_44_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] H_real_spl0_dout;
input   H_real_spl0_empty_n;
output   H_real_spl0_read;
input  [15:0] H_imag_spl0_dout;
input   H_imag_spl0_empty_n;
output   H_imag_spl0_read;
output  [15:0] p_0_0_080344_i_out;
output   p_0_0_080344_i_out_ap_vld;
output  [15:0] p_0_0_080341_i_out;
output   p_0_0_080341_i_out_ap_vld;
output  [15:0] p_0_0_080338_i_out;
output   p_0_0_080338_i_out_ap_vld;
output  [15:0] p_0_0_080335_i_out;
output   p_0_0_080335_i_out_ap_vld;
output  [15:0] p_0_0_080330_i_out;
output   p_0_0_080330_i_out_ap_vld;
output  [15:0] p_0_0_080327_i_out;
output   p_0_0_080327_i_out_ap_vld;
output  [15:0] p_0_0_080324_i_out;
output   p_0_0_080324_i_out_ap_vld;
output  [15:0] p_0_0_080321_i_out;
output   p_0_0_080321_i_out_ap_vld;
output  [15:0] p_0_0_080320_i_out;
output   p_0_0_080320_i_out_ap_vld;
output  [15:0] p_0_0_080317_i_out;
output   p_0_0_080317_i_out_ap_vld;
output  [15:0] p_0_0_080314_i_out;
output   p_0_0_080314_i_out_ap_vld;
output  [15:0] p_0_0_080311_i_out;
output   p_0_0_080311_i_out_ap_vld;
output  [15:0] p_0_0_080308_i_out;
output   p_0_0_080308_i_out_ap_vld;
output  [15:0] p_0_0_080305_i_out;
output   p_0_0_080305_i_out_ap_vld;
output  [15:0] p_0_0_080302_i_out;
output   p_0_0_080302_i_out_ap_vld;
output  [15:0] p_0_0_080299_i_out;
output   p_0_0_080299_i_out_ap_vld;
output  [15:0] CHANNEL_V_out;
output   CHANNEL_V_out_ap_vld;
output  [15:0] CHANNEL_V_1_out;
output   CHANNEL_V_1_out_ap_vld;
output  [15:0] CHANNEL_V_2_out;
output   CHANNEL_V_2_out_ap_vld;
output  [15:0] conv_i_i_i35287_i_out;
output   conv_i_i_i35287_i_out_ap_vld;
output  [15:0] CHANNEL_V_3_out;
output   CHANNEL_V_3_out_ap_vld;
output  [15:0] CHANNEL_V_4_out;
output   CHANNEL_V_4_out_ap_vld;
output  [15:0] CHANNEL_V_5_out;
output   CHANNEL_V_5_out_ap_vld;
output  [15:0] CHANNEL_V_6_out;
output   CHANNEL_V_6_out_ap_vld;
output  [15:0] CHANNEL_V_7_out;
output   CHANNEL_V_7_out_ap_vld;
output  [15:0] CHANNEL_V_8_out;
output   CHANNEL_V_8_out_ap_vld;
output  [15:0] CHANNEL_V_9_out;
output   CHANNEL_V_9_out_ap_vld;
output  [15:0] CHANNEL_V_10_out;
output   CHANNEL_V_10_out_ap_vld;
output  [15:0] CHANNEL_V_11_out;
output   CHANNEL_V_11_out_ap_vld;
output  [15:0] CHANNEL_V_12_out;
output   CHANNEL_V_12_out_ap_vld;
output  [15:0] CHANNEL_V_13_out;
output   CHANNEL_V_13_out_ap_vld;
output  [15:0] CHANNEL_V_14_out;
output   CHANNEL_V_14_out_ap_vld;
output  [15:0] CHANNEL_V_15_out;
output   CHANNEL_V_15_out_ap_vld;
output  [15:0] CHANNEL_V_16_out;
output   CHANNEL_V_16_out_ap_vld;
output  [15:0] CHANNEL_V_17_out;
output   CHANNEL_V_17_out_ap_vld;
output  [15:0] p_0_0_079239_i_out;
output   p_0_0_079239_i_out_ap_vld;
output  [15:0] CHANNEL_V_18_out;
output   CHANNEL_V_18_out_ap_vld;
output  [15:0] CHANNEL_V_19_out;
output   CHANNEL_V_19_out_ap_vld;
output  [15:0] CHANNEL_V_20_out;
output   CHANNEL_V_20_out_ap_vld;
output  [15:0] CHANNEL_V_21_out;
output   CHANNEL_V_21_out_ap_vld;
output  [15:0] CHANNEL_V_22_out;
output   CHANNEL_V_22_out_ap_vld;
output  [15:0] CHANNEL_V_23_out;
output   CHANNEL_V_23_out_ap_vld;
output  [15:0] CHANNEL_V_24_out;
output   CHANNEL_V_24_out_ap_vld;
output  [15:0] CHANNEL_V_25_out;
output   CHANNEL_V_25_out_ap_vld;
output  [15:0] CHANNEL_V_26_out;
output   CHANNEL_V_26_out_ap_vld;
output  [15:0] CHANNEL_V_27_out;
output   CHANNEL_V_27_out_ap_vld;
output  [15:0] CHANNEL_V_28_out;
output   CHANNEL_V_28_out_ap_vld;
output  [15:0] CHANNEL_V_29_out;
output   CHANNEL_V_29_out_ap_vld;
output  [15:0] CHANNEL_V_30_out;
output   CHANNEL_V_30_out_ap_vld;
output  [15:0] CHANNEL_V_31_out;
output   CHANNEL_V_31_out_ap_vld;
output  [15:0] CHANNEL_V_32_out;
output   CHANNEL_V_32_out_ap_vld;
output  [15:0] p_0_0_079191_i_out;
output   p_0_0_079191_i_out_ap_vld;
output  [15:0] CHANNEL_V_33_out;
output   CHANNEL_V_33_out_ap_vld;
output  [15:0] CHANNEL_V_34_out;
output   CHANNEL_V_34_out_ap_vld;
output  [15:0] CHANNEL_V_35_out;
output   CHANNEL_V_35_out_ap_vld;
output  [15:0] CHANNEL_V_36_out;
output   CHANNEL_V_36_out_ap_vld;
output  [15:0] CHANNEL_V_37_out;
output   CHANNEL_V_37_out_ap_vld;
output  [15:0] CHANNEL_V_38_out;
output   CHANNEL_V_38_out_ap_vld;
output  [15:0] CHANNEL_V_39_out;
output   CHANNEL_V_39_out_ap_vld;
output  [15:0] CHANNEL_V_40_out;
output   CHANNEL_V_40_out_ap_vld;
output  [15:0] CHANNEL_V_41_out;
output   CHANNEL_V_41_out_ap_vld;
output  [15:0] CHANNEL_V_42_out;
output   CHANNEL_V_42_out_ap_vld;
output  [15:0] CHANNEL_V_43_out;
output   CHANNEL_V_43_out_ap_vld;
output  [15:0] CHANNEL_V_44_out;
output   CHANNEL_V_44_out_ap_vld;

reg ap_idle;
reg H_real_spl0_read;
reg H_imag_spl0_read;
reg p_0_0_080344_i_out_ap_vld;
reg p_0_0_080341_i_out_ap_vld;
reg p_0_0_080338_i_out_ap_vld;
reg p_0_0_080335_i_out_ap_vld;
reg p_0_0_080330_i_out_ap_vld;
reg p_0_0_080327_i_out_ap_vld;
reg p_0_0_080324_i_out_ap_vld;
reg p_0_0_080321_i_out_ap_vld;
reg p_0_0_080320_i_out_ap_vld;
reg p_0_0_080317_i_out_ap_vld;
reg p_0_0_080314_i_out_ap_vld;
reg p_0_0_080311_i_out_ap_vld;
reg p_0_0_080308_i_out_ap_vld;
reg p_0_0_080305_i_out_ap_vld;
reg p_0_0_080302_i_out_ap_vld;
reg p_0_0_080299_i_out_ap_vld;
reg CHANNEL_V_out_ap_vld;
reg CHANNEL_V_1_out_ap_vld;
reg CHANNEL_V_2_out_ap_vld;
reg conv_i_i_i35287_i_out_ap_vld;
reg CHANNEL_V_3_out_ap_vld;
reg CHANNEL_V_4_out_ap_vld;
reg CHANNEL_V_5_out_ap_vld;
reg CHANNEL_V_6_out_ap_vld;
reg CHANNEL_V_7_out_ap_vld;
reg CHANNEL_V_8_out_ap_vld;
reg CHANNEL_V_9_out_ap_vld;
reg CHANNEL_V_10_out_ap_vld;
reg CHANNEL_V_11_out_ap_vld;
reg CHANNEL_V_12_out_ap_vld;
reg CHANNEL_V_13_out_ap_vld;
reg CHANNEL_V_14_out_ap_vld;
reg CHANNEL_V_15_out_ap_vld;
reg CHANNEL_V_16_out_ap_vld;
reg CHANNEL_V_17_out_ap_vld;
reg p_0_0_079239_i_out_ap_vld;
reg CHANNEL_V_18_out_ap_vld;
reg CHANNEL_V_19_out_ap_vld;
reg CHANNEL_V_20_out_ap_vld;
reg CHANNEL_V_21_out_ap_vld;
reg CHANNEL_V_22_out_ap_vld;
reg CHANNEL_V_23_out_ap_vld;
reg CHANNEL_V_24_out_ap_vld;
reg CHANNEL_V_25_out_ap_vld;
reg CHANNEL_V_26_out_ap_vld;
reg CHANNEL_V_27_out_ap_vld;
reg CHANNEL_V_28_out_ap_vld;
reg CHANNEL_V_29_out_ap_vld;
reg CHANNEL_V_30_out_ap_vld;
reg CHANNEL_V_31_out_ap_vld;
reg CHANNEL_V_32_out_ap_vld;
reg p_0_0_079191_i_out_ap_vld;
reg CHANNEL_V_33_out_ap_vld;
reg CHANNEL_V_34_out_ap_vld;
reg CHANNEL_V_35_out_ap_vld;
reg CHANNEL_V_36_out_ap_vld;
reg CHANNEL_V_37_out_ap_vld;
reg CHANNEL_V_38_out_ap_vld;
reg CHANNEL_V_39_out_ap_vld;
reg CHANNEL_V_40_out_ap_vld;
reg CHANNEL_V_41_out_ap_vld;
reg CHANNEL_V_42_out_ap_vld;
reg CHANNEL_V_43_out_ap_vld;
reg CHANNEL_V_44_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln53_fu_918_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    H_real_spl0_blk_n;
wire    ap_block_pp0_stage0;
reg    H_imag_spl0_blk_n;
wire   [2:0] and_ln_fu_940_p3;
reg   [2:0] and_ln_reg_1945;
reg    ap_block_pp0_stage0_11001;
wire   [1:0] trunc_ln56_3_fu_948_p1;
reg   [1:0] trunc_ln56_3_reg_1949;
wire   [1:0] trunc_ln56_2_fu_952_p1;
reg   [1:0] trunc_ln56_2_reg_1953;
wire   [1:0] trunc_ln56_1_fu_956_p1;
reg   [1:0] trunc_ln56_1_reg_1957;
wire   [1:0] trunc_ln56_fu_960_p1;
reg   [1:0] trunc_ln56_reg_1961;
reg   [4:0] i_fu_190;
wire   [4:0] i_10_fu_924_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_i_9;
reg   [15:0] CHANNEL_V_44_fu_194;
reg   [15:0] CHANNEL_V_43_fu_198;
reg   [15:0] CHANNEL_V_42_fu_202;
reg   [15:0] CHANNEL_V_41_fu_206;
reg   [15:0] CHANNEL_V_40_fu_210;
reg   [15:0] CHANNEL_V_39_fu_214;
reg   [15:0] CHANNEL_V_38_fu_218;
reg   [15:0] CHANNEL_V_37_fu_222;
reg   [15:0] CHANNEL_V_36_fu_226;
reg   [15:0] CHANNEL_V_35_fu_230;
reg   [15:0] CHANNEL_V_34_fu_234;
reg   [15:0] CHANNEL_V_33_fu_238;
reg   [15:0] TEMP0_fu_242;
reg   [15:0] CHANNEL_V_32_fu_246;
reg   [15:0] CHANNEL_V_31_fu_250;
reg   [15:0] CHANNEL_V_30_fu_254;
reg   [15:0] CHANNEL_V_29_fu_258;
reg   [15:0] CHANNEL_V_28_fu_262;
reg   [15:0] CHANNEL_V_27_fu_266;
reg   [15:0] CHANNEL_V_26_fu_270;
reg   [15:0] CHANNEL_V_25_fu_274;
reg   [15:0] CHANNEL_V_24_fu_278;
reg   [15:0] CHANNEL_V_23_fu_282;
reg   [15:0] CHANNEL_V_22_fu_286;
reg   [15:0] CHANNEL_V_21_fu_290;
reg   [15:0] CHANNEL_V_20_fu_294;
reg   [15:0] CHANNEL_V_19_fu_298;
reg   [15:0] CHANNEL_V_18_fu_302;
reg   [15:0] TEMP0_1_fu_306;
reg   [15:0] CHANNEL_V_17_fu_310;
reg   [15:0] CHANNEL_V_16_fu_314;
reg   [15:0] CHANNEL_V_15_fu_318;
reg   [15:0] CHANNEL_V_14_fu_322;
wire   [15:0] CHANNEL_V_64_fu_969_p2;
reg   [15:0] CHANNEL_V_13_fu_326;
reg   [15:0] CHANNEL_V_12_fu_330;
reg   [15:0] CHANNEL_V_11_fu_334;
reg   [15:0] CHANNEL_V_10_fu_338;
reg   [15:0] CHANNEL_V_9_fu_342;
reg   [15:0] CHANNEL_V_8_fu_346;
reg   [15:0] CHANNEL_V_7_fu_350;
reg   [15:0] CHANNEL_V_6_fu_354;
reg   [15:0] CHANNEL_V_5_fu_358;
reg   [15:0] CHANNEL_V_4_fu_362;
reg   [15:0] CHANNEL_V_3_fu_366;
reg   [15:0] CHANNEL_V_45_fu_370;
reg   [15:0] CHANNEL_V_2_fu_374;
reg   [15:0] CHANNEL_V_1_fu_378;
reg   [15:0] CHANNEL_V_fu_382;
reg   [15:0] CHANNEL_V_47_fu_386;
reg   [15:0] CHANNEL_V_48_fu_390;
reg   [15:0] CHANNEL_V_49_fu_394;
reg   [15:0] CHANNEL_V_50_fu_398;
reg   [15:0] CHANNEL_V_51_fu_402;
reg   [15:0] CHANNEL_V_52_fu_406;
reg   [15:0] CHANNEL_V_53_fu_410;
reg   [15:0] CHANNEL_V_54_fu_414;
reg   [15:0] CHANNEL_V_55_fu_418;
reg   [15:0] CHANNEL_V_56_fu_422;
reg   [15:0] CHANNEL_V_57_fu_426;
reg   [15:0] CHANNEL_V_58_fu_430;
reg   [15:0] CHANNEL_V_59_fu_434;
reg   [15:0] CHANNEL_V_60_fu_438;
reg   [15:0] CHANNEL_V_61_fu_442;
reg   [15:0] CHANNEL_V_62_fu_446;
reg    ap_block_pp0_stage0_01001;
wire   [1:0] tmp_fu_930_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

TOP_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln53_fu_918_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_190 <= i_10_fu_924_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_190 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (3'd2 == and_ln_reg_1945) & (trunc_ln56_2_reg_1953 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_10_fu_338 <= CHANNEL_V_64_fu_969_p2;
        CHANNEL_V_25_fu_274 <= H_real_spl0_dout;
        CHANNEL_V_40_fu_210 <= H_real_spl0_dout;
        CHANNEL_V_51_fu_402 <= H_imag_spl0_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (3'd4 == and_ln_reg_1945) & (trunc_ln56_3_reg_1949 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_11_fu_334 <= CHANNEL_V_64_fu_969_p2;
        CHANNEL_V_26_fu_270 <= H_real_spl0_dout;
        CHANNEL_V_41_fu_206 <= H_real_spl0_dout;
        CHANNEL_V_50_fu_398 <= H_imag_spl0_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (3'd4 == and_ln_reg_1945) & (trunc_ln56_3_reg_1949 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_12_fu_330 <= CHANNEL_V_64_fu_969_p2;
        CHANNEL_V_27_fu_266 <= H_real_spl0_dout;
        CHANNEL_V_42_fu_202 <= H_real_spl0_dout;
        CHANNEL_V_49_fu_394 <= H_imag_spl0_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (3'd4 == and_ln_reg_1945) & (trunc_ln56_3_reg_1949 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_13_fu_326 <= CHANNEL_V_64_fu_969_p2;
        CHANNEL_V_28_fu_262 <= H_real_spl0_dout;
        CHANNEL_V_43_fu_198 <= H_real_spl0_dout;
        CHANNEL_V_48_fu_390 <= H_imag_spl0_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (3'd4 == and_ln_reg_1945) & (trunc_ln56_3_reg_1949 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_14_fu_322 <= CHANNEL_V_64_fu_969_p2;
        CHANNEL_V_29_fu_258 <= H_real_spl0_dout;
        CHANNEL_V_44_fu_194 <= H_real_spl0_dout;
        CHANNEL_V_47_fu_386 <= H_imag_spl0_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~(3'd0 == and_ln_reg_1945) & ~(3'd2 == and_ln_reg_1945) & ~(3'd4 == and_ln_reg_1945) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln56_reg_1961 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_15_fu_318 <= H_real_spl0_dout;
        CHANNEL_V_30_fu_254 <= H_real_spl0_dout;
        CHANNEL_V_62_fu_446 <= H_imag_spl0_dout;
        CHANNEL_V_fu_382 <= CHANNEL_V_64_fu_969_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(3'd0 == and_ln_reg_1945) & ~(3'd2 == and_ln_reg_1945) & ~(3'd4 == and_ln_reg_1945) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln56_reg_1961 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_16_fu_314 <= H_real_spl0_dout;
        CHANNEL_V_1_fu_378 <= CHANNEL_V_64_fu_969_p2;
        CHANNEL_V_31_fu_250 <= H_real_spl0_dout;
        CHANNEL_V_61_fu_442 <= H_imag_spl0_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~(3'd0 == and_ln_reg_1945) & ~(3'd2 == and_ln_reg_1945) & ~(3'd4 == and_ln_reg_1945) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln56_reg_1961 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_17_fu_310 <= H_real_spl0_dout;
        CHANNEL_V_2_fu_374 <= CHANNEL_V_64_fu_969_p2;
        CHANNEL_V_32_fu_246 <= H_real_spl0_dout;
        CHANNEL_V_60_fu_438 <= H_imag_spl0_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (3'd0 == and_ln_reg_1945) & (trunc_ln56_1_reg_1957 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_18_fu_302 <= H_real_spl0_dout;
        CHANNEL_V_33_fu_238 <= H_real_spl0_dout;
        CHANNEL_V_3_fu_366 <= CHANNEL_V_64_fu_969_p2;
        CHANNEL_V_58_fu_430 <= H_imag_spl0_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (3'd0 == and_ln_reg_1945) & (trunc_ln56_1_reg_1957 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_19_fu_298 <= H_real_spl0_dout;
        CHANNEL_V_34_fu_234 <= H_real_spl0_dout;
        CHANNEL_V_4_fu_362 <= CHANNEL_V_64_fu_969_p2;
        CHANNEL_V_57_fu_426 <= H_imag_spl0_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (3'd0 == and_ln_reg_1945) & (trunc_ln56_1_reg_1957 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_20_fu_294 <= H_real_spl0_dout;
        CHANNEL_V_35_fu_230 <= H_real_spl0_dout;
        CHANNEL_V_56_fu_422 <= H_imag_spl0_dout;
        CHANNEL_V_5_fu_358 <= CHANNEL_V_64_fu_969_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (3'd0 == and_ln_reg_1945) & (trunc_ln56_1_reg_1957 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_21_fu_290 <= H_real_spl0_dout;
        CHANNEL_V_36_fu_226 <= H_real_spl0_dout;
        CHANNEL_V_55_fu_418 <= H_imag_spl0_dout;
        CHANNEL_V_6_fu_354 <= CHANNEL_V_64_fu_969_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (3'd2 == and_ln_reg_1945) & (trunc_ln56_2_reg_1953 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_22_fu_286 <= H_real_spl0_dout;
        CHANNEL_V_37_fu_222 <= H_real_spl0_dout;
        CHANNEL_V_54_fu_414 <= H_imag_spl0_dout;
        CHANNEL_V_7_fu_350 <= CHANNEL_V_64_fu_969_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (3'd2 == and_ln_reg_1945) & (trunc_ln56_2_reg_1953 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_23_fu_282 <= H_real_spl0_dout;
        CHANNEL_V_38_fu_218 <= H_real_spl0_dout;
        CHANNEL_V_53_fu_410 <= H_imag_spl0_dout;
        CHANNEL_V_8_fu_346 <= CHANNEL_V_64_fu_969_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (3'd2 == and_ln_reg_1945) & (trunc_ln56_2_reg_1953 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_24_fu_278 <= H_real_spl0_dout;
        CHANNEL_V_39_fu_214 <= H_real_spl0_dout;
        CHANNEL_V_52_fu_406 <= H_imag_spl0_dout;
        CHANNEL_V_9_fu_342 <= CHANNEL_V_64_fu_969_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(3'd0 == and_ln_reg_1945) & ~(3'd2 == and_ln_reg_1945) & ~(3'd4 == and_ln_reg_1945) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln56_reg_1961 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_45_fu_370 <= CHANNEL_V_64_fu_969_p2;
        CHANNEL_V_59_fu_434 <= H_imag_spl0_dout;
        TEMP0_1_fu_306 <= H_real_spl0_dout;
        TEMP0_fu_242 <= H_real_spl0_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln53_fu_918_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln_reg_1945[2 : 1] <= and_ln_fu_940_p3[2 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln53_fu_918_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (3'd0 == and_ln_fu_940_p3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln56_1_reg_1957 <= trunc_ln56_1_fu_956_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln53_fu_918_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (3'd2 == and_ln_fu_940_p3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln56_2_reg_1953 <= trunc_ln56_2_fu_952_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln53_fu_918_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (3'd4 == and_ln_fu_940_p3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln56_3_reg_1949 <= trunc_ln56_3_fu_948_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(3'd0 == and_ln_fu_940_p3) & ~(3'd2 == and_ln_fu_940_p3) & ~(3'd4 == and_ln_fu_940_p3) & (icmp_ln53_fu_918_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln56_reg_1961 <= trunc_ln56_fu_960_p1;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_10_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_11_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_12_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_13_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_14_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_15_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_16_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_17_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_18_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_19_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_1_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_20_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_21_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_22_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_23_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_24_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_25_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_25_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_26_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_27_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_28_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_28_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_29_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_2_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_30_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_30_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_31_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_31_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_32_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_32_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_33_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_33_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_34_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_34_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_35_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_35_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_36_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_36_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_37_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_37_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_38_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_38_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_39_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_39_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_3_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_40_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_40_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_41_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_41_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_42_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_42_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_43_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_43_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_44_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_44_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_4_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_5_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_6_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_7_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_8_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_9_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CHANNEL_V_out_ap_vld = 1'b1;
    end else begin
        CHANNEL_V_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        H_imag_spl0_blk_n = H_imag_spl0_empty_n;
    end else begin
        H_imag_spl0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        H_imag_spl0_read = 1'b1;
    end else begin
        H_imag_spl0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        H_real_spl0_blk_n = H_real_spl0_empty_n;
    end else begin
        H_real_spl0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        H_real_spl0_read = 1'b1;
    end else begin
        H_real_spl0_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_9 = 5'd0;
    end else begin
        ap_sig_allocacmp_i_9 = i_fu_190;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_i_i_i35287_i_out_ap_vld = 1'b1;
    end else begin
        conv_i_i_i35287_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_079191_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_079191_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_079239_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_079239_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_080299_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_080299_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_080302_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_080302_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_080305_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_080305_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_080308_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_080308_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_080311_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_080311_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_080314_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_080314_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_080317_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_080317_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_080320_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_080320_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_080321_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_080321_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_080324_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_080324_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_080327_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_080327_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_080330_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_080330_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_080335_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_080335_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_080338_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_080338_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_080341_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_080341_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_918_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_080344_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_080344_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign CHANNEL_V_10_out = CHANNEL_V_10_fu_338;

assign CHANNEL_V_11_out = CHANNEL_V_11_fu_334;

assign CHANNEL_V_12_out = CHANNEL_V_12_fu_330;

assign CHANNEL_V_13_out = CHANNEL_V_13_fu_326;

assign CHANNEL_V_14_out = CHANNEL_V_14_fu_322;

assign CHANNEL_V_15_out = CHANNEL_V_15_fu_318;

assign CHANNEL_V_16_out = CHANNEL_V_16_fu_314;

assign CHANNEL_V_17_out = CHANNEL_V_17_fu_310;

assign CHANNEL_V_18_out = CHANNEL_V_18_fu_302;

assign CHANNEL_V_19_out = CHANNEL_V_19_fu_298;

assign CHANNEL_V_1_out = CHANNEL_V_1_fu_378;

assign CHANNEL_V_20_out = CHANNEL_V_20_fu_294;

assign CHANNEL_V_21_out = CHANNEL_V_21_fu_290;

assign CHANNEL_V_22_out = CHANNEL_V_22_fu_286;

assign CHANNEL_V_23_out = CHANNEL_V_23_fu_282;

assign CHANNEL_V_24_out = CHANNEL_V_24_fu_278;

assign CHANNEL_V_25_out = CHANNEL_V_25_fu_274;

assign CHANNEL_V_26_out = CHANNEL_V_26_fu_270;

assign CHANNEL_V_27_out = CHANNEL_V_27_fu_266;

assign CHANNEL_V_28_out = CHANNEL_V_28_fu_262;

assign CHANNEL_V_29_out = CHANNEL_V_29_fu_258;

assign CHANNEL_V_2_out = CHANNEL_V_2_fu_374;

assign CHANNEL_V_30_out = CHANNEL_V_30_fu_254;

assign CHANNEL_V_31_out = CHANNEL_V_31_fu_250;

assign CHANNEL_V_32_out = CHANNEL_V_32_fu_246;

assign CHANNEL_V_33_out = CHANNEL_V_33_fu_238;

assign CHANNEL_V_34_out = CHANNEL_V_34_fu_234;

assign CHANNEL_V_35_out = CHANNEL_V_35_fu_230;

assign CHANNEL_V_36_out = CHANNEL_V_36_fu_226;

assign CHANNEL_V_37_out = CHANNEL_V_37_fu_222;

assign CHANNEL_V_38_out = CHANNEL_V_38_fu_218;

assign CHANNEL_V_39_out = CHANNEL_V_39_fu_214;

assign CHANNEL_V_3_out = CHANNEL_V_3_fu_366;

assign CHANNEL_V_40_out = CHANNEL_V_40_fu_210;

assign CHANNEL_V_41_out = CHANNEL_V_41_fu_206;

assign CHANNEL_V_42_out = CHANNEL_V_42_fu_202;

assign CHANNEL_V_43_out = CHANNEL_V_43_fu_198;

assign CHANNEL_V_44_out = CHANNEL_V_44_fu_194;

assign CHANNEL_V_4_out = CHANNEL_V_4_fu_362;

assign CHANNEL_V_5_out = CHANNEL_V_5_fu_358;

assign CHANNEL_V_64_fu_969_p2 = (16'd0 - H_imag_spl0_dout);

assign CHANNEL_V_6_out = CHANNEL_V_6_fu_354;

assign CHANNEL_V_7_out = CHANNEL_V_7_fu_350;

assign CHANNEL_V_8_out = CHANNEL_V_8_fu_346;

assign CHANNEL_V_9_out = CHANNEL_V_9_fu_342;

assign CHANNEL_V_out = CHANNEL_V_fu_382;

assign and_ln_fu_940_p3 = {{tmp_fu_930_p4}, {1'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b0 == H_imag_spl0_empty_n) | (1'b0 == H_real_spl0_empty_n)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b0 == H_imag_spl0_empty_n) | (1'b0 == H_real_spl0_empty_n)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b0 == H_imag_spl0_empty_n) | (1'b0 == H_real_spl0_empty_n)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((1'b0 == H_imag_spl0_empty_n) | (1'b0 == H_real_spl0_empty_n));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign conv_i_i_i35287_i_out = CHANNEL_V_45_fu_370;

assign i_10_fu_924_p2 = (ap_sig_allocacmp_i_9 + 5'd1);

assign icmp_ln53_fu_918_p2 = ((ap_sig_allocacmp_i_9 == 5'd16) ? 1'b1 : 1'b0);

assign p_0_0_079191_i_out = TEMP0_fu_242;

assign p_0_0_079239_i_out = TEMP0_1_fu_306;

assign p_0_0_080299_i_out = CHANNEL_V_47_fu_386;

assign p_0_0_080302_i_out = CHANNEL_V_48_fu_390;

assign p_0_0_080305_i_out = CHANNEL_V_49_fu_394;

assign p_0_0_080308_i_out = CHANNEL_V_50_fu_398;

assign p_0_0_080311_i_out = CHANNEL_V_51_fu_402;

assign p_0_0_080314_i_out = CHANNEL_V_52_fu_406;

assign p_0_0_080317_i_out = CHANNEL_V_53_fu_410;

assign p_0_0_080320_i_out = CHANNEL_V_54_fu_414;

assign p_0_0_080321_i_out = CHANNEL_V_55_fu_418;

assign p_0_0_080324_i_out = CHANNEL_V_56_fu_422;

assign p_0_0_080327_i_out = CHANNEL_V_57_fu_426;

assign p_0_0_080330_i_out = CHANNEL_V_58_fu_430;

assign p_0_0_080335_i_out = CHANNEL_V_59_fu_434;

assign p_0_0_080338_i_out = CHANNEL_V_60_fu_438;

assign p_0_0_080341_i_out = CHANNEL_V_61_fu_442;

assign p_0_0_080344_i_out = CHANNEL_V_62_fu_446;

assign tmp_fu_930_p4 = {{ap_sig_allocacmp_i_9[3:2]}};

assign trunc_ln56_1_fu_956_p1 = ap_sig_allocacmp_i_9[1:0];

assign trunc_ln56_2_fu_952_p1 = ap_sig_allocacmp_i_9[1:0];

assign trunc_ln56_3_fu_948_p1 = ap_sig_allocacmp_i_9[1:0];

assign trunc_ln56_fu_960_p1 = ap_sig_allocacmp_i_9[1:0];

always @ (posedge ap_clk) begin
    and_ln_reg_1945[0] <= 1'b0;
end

endmodule //TOP_channel_mult_Pipeline_CHANNEL2REAL
