// Seed: 3576728779
module module_1 ();
  id_2(
      1, {id_3, 1'b0}, id_3
  ); module_0(
      .id_0(1), .id_1(id_1), .id_2(1)
  );
  wire id_5;
endmodule
module module_1 (
    output wor   id_0,
    output tri0  id_1,
    output uwire id_2,
    input  tri1  id_3
);
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    input tri id_1,
    input wand id_2,
    input wor id_3,
    output wire id_4
);
  assign id_4 = id_2;
  module_0 modCall_1 ();
endmodule
