#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_003ABB78 .scope module, "dff" "dff" 2 9;
 .timescale 0 0;
v003AFCE0_0 .net "clk", 0 0, C4<z>; 0 drivers
v003AFD38_0 .net "d", 0 0, C4<z>; 0 drivers
v003AFD90_0 .var "q", 0 0;
v003AEC20_0 .var "qnot", 0 0;
E_008FDE20 .event posedge, v003AFCE0_0;
S_003ABAF0 .scope module, "principal" "principal" 3 25;
 .timescale 0 0;
v0093B5B0_0 .var "clear", 0 0;
v0093B608_0 .net "clk", 0 0, v0093B558_0; 1 drivers
v0093B660_0 .var "d", 0 0;
v0093B6B8_0 .var "preset", 3 0;
S_003ABFB8 .scope module, "clk1" "clock" 3 30, 4 1, S_003ABAF0;
 .timescale 0 0;
v0093B558_0 .var "clk", 0 0;
S_003ABD10 .scope module, "rf1" "rightShift" 3 31, 3 9, S_003ABAF0;
 .timescale 0 0;
L_009106A0 .functor OR 1, v00910A78_0, v0093B660_0, C4<0>, C4<0>;
v0093B0E0_0 .net "clear", 0 0, v0093B5B0_0; 1 drivers
v0093B138_0 .alias "clk", 0 0, v0093B608_0;
v0093B190_0 .net "d", 0 0, v0093B660_0; 1 drivers
v0093B1E8_0 .net "preset", 3 0, v0093B6B8_0; 1 drivers
v0093B240_0 .net "q1", 0 0, v0093B030_0; 1 drivers
v0093B298_0 .net "q2", 0 0, v0093AE20_0; 1 drivers
v0093B2F0_0 .net "q3", 0 0, v0093AC10_0; 1 drivers
v0093B348_0 .net "q4", 0 0, v00910A78_0; 1 drivers
v0093B3A0_0 .net "qnot1", 0 0, v0093B088_0; 1 drivers
v0093B3F8_0 .net "qnot2", 0 0, v0093AE78_0; 1 drivers
v0093B450_0 .net "qnot3", 0 0, v0093AC68_0; 1 drivers
v0093B4A8_0 .net "qnot4", 0 0, v009125D8_0; 1 drivers
v0093B500_0 .net "w0", 0 0, L_009106A0; 1 drivers
E_008FDC20 .event posedge, v003AECD0_0;
L_0093BA28 .part v0093B6B8_0, 0, 1;
L_0093BA80 .part v0093B6B8_0, 1, 1;
L_0093BAD8 .part v0093B6B8_0, 2, 1;
L_0093BB30 .part v0093B6B8_0, 3, 1;
S_003ABF30 .scope module, "flip1" "dff2" 3 14, 2 18, S_003ABD10;
 .timescale 0 0;
v0093AED0_0 .alias "clear", 0 0, v0093B0E0_0;
v0093AF28_0 .alias "clk", 0 0, v0093B608_0;
v0093AF80_0 .alias "d", 0 0, v0093B500_0;
v0093AFD8_0 .net "preset", 0 0, L_0093BA28; 1 drivers
v0093B030_0 .var "q", 0 0;
v0093B088_0 .var "qnot", 0 0;
E_008FD860 .event posedge, v0093AFD8_0, v003AEC78_0, v003AECD0_0;
S_003ABEA8 .scope module, "flip2" "dff2" 3 15, 2 18, S_003ABD10;
 .timescale 0 0;
v0093ACC0_0 .alias "clear", 0 0, v0093B0E0_0;
v0093AD18_0 .alias "clk", 0 0, v0093B608_0;
v0093AD70_0 .alias "d", 0 0, v0093B240_0;
v0093ADC8_0 .net "preset", 0 0, L_0093BA80; 1 drivers
v0093AE20_0 .var "q", 0 0;
v0093AE78_0 .var "qnot", 0 0;
E_008FD880 .event posedge, v0093ADC8_0, v003AEC78_0, v003AECD0_0;
S_003ABE20 .scope module, "flip3" "dff2" 3 16, 2 18, S_003ABD10;
 .timescale 0 0;
v00912630_0 .alias "clear", 0 0, v0093B0E0_0;
v00912688_0 .alias "clk", 0 0, v0093B608_0;
v003A4A78_0 .alias "d", 0 0, v0093B298_0;
v003A4AD0_0 .net "preset", 0 0, L_0093BAD8; 1 drivers
v0093AC10_0 .var "q", 0 0;
v0093AC68_0 .var "qnot", 0 0;
E_008FDC40 .event posedge, v003A4AD0_0, v003AEC78_0, v003AECD0_0;
S_003ABD98 .scope module, "flip4" "dff2" 3 17, 2 18, S_003ABD10;
 .timescale 0 0;
v003AEC78_0 .alias "clear", 0 0, v0093B0E0_0;
v003AECD0_0 .alias "clk", 0 0, v0093B608_0;
v009109C8_0 .alias "d", 0 0, v0093B2F0_0;
v00910A20_0 .net "preset", 0 0, L_0093BB30; 1 drivers
v00910A78_0 .var "q", 0 0;
v009125D8_0 .var "qnot", 0 0;
E_008FDE00 .event posedge, v00910A20_0, v003AEC78_0, v003AECD0_0;
S_003ABA68 .scope module, "srff" "srff" 2 47;
 .timescale 0 0;
v0093B710_0 .net "clk", 0 0, C4<z>; 0 drivers
v0093B768_0 .var "q", 0 0;
v0093B7C0_0 .var "qnot", 0 0;
v0093B818_0 .net "r", 0 0, C4<z>; 0 drivers
v0093B870_0 .net "s", 0 0, C4<z>; 0 drivers
E_00902200 .event posedge, v0093B710_0;
S_003ABC88 .scope module, "tff" "tff" 2 71;
 .timescale 0 0;
v0093B8C8_0 .net "clock", 0 0, C4<z>; 0 drivers
v0093B920_0 .var "q", 0 0;
v0093B978_0 .var "qnot", 0 0;
v0093B9D0_0 .net "t", 0 0, C4<z>; 0 drivers
E_00902240 .event posedge, v0093B8C8_0;
    .scope S_003ABB78;
T_0 ;
    %wait E_008FDE20;
    %load/v 8, v003AFD38_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003AFD90_0, 0, 8;
    %load/v 8, v003AFD38_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003AEC20_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_003ABFB8;
T_1 ;
    %set/v v0093B558_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_003ABFB8;
T_2 ;
    %delay 5, 0;
    %load/v 8, v0093B558_0, 1;
    %inv 8, 1;
    %set/v v0093B558_0, 8, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_003ABF30;
T_3 ;
    %wait E_008FD860;
    %load/v 8, v0093AED0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v0093B030_0, 0, 1;
    %set/v v0093B088_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0093AFD8_0, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v0093B030_0, 1, 1;
    %set/v v0093B088_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v0093AF80_0, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0093B030_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0093B088_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0093B030_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0093B088_0, 0, 1;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_003ABEA8;
T_4 ;
    %wait E_008FD880;
    %load/v 8, v0093ACC0_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v0093AE20_0, 0, 1;
    %set/v v0093AE78_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0093ADC8_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v0093AE20_0, 1, 1;
    %set/v v0093AE78_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v0093AD70_0, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0093AE20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0093AE78_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0093AE20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0093AE78_0, 0, 1;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_003ABE20;
T_5 ;
    %wait E_008FDC40;
    %load/v 8, v00912630_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v0093AC10_0, 0, 1;
    %set/v v0093AC68_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v003A4AD0_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v0093AC10_0, 1, 1;
    %set/v v0093AC68_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v003A4A78_0, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0093AC10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0093AC68_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0093AC10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0093AC68_0, 0, 1;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_003ABD98;
T_6 ;
    %wait E_008FDE00;
    %load/v 8, v003AEC78_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v00910A78_0, 0, 1;
    %set/v v009125D8_0, 1, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v00910A20_0, 1;
    %jmp/0xz  T_6.2, 8;
    %set/v v00910A78_0, 1, 1;
    %set/v v009125D8_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v009109C8_0, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00910A78_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009125D8_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00910A78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009125D8_0, 0, 1;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_003ABD10;
T_7 ;
    %wait E_008FDC20;
    %vpi_call 3 21 "$display", "%d %b %b %b %b", $time, v0093B240_0, v0093B298_0, v0093B2F0_0, v0093B348_0;
    %jmp T_7;
    .thread T_7;
    .scope S_003ABAF0;
T_8 ;
    %vpi_call 3 34 "$display", "Exercicio0083 - Right Shift Register - Mateus Guilherme do Carmo Cruz - 427446";
    %vpi_call 3 35 "$display", "\011\011   t a b c d";
    %set/v v0093B660_0, 0, 1;
    %set/v v0093B6B8_0, 0, 4;
    %set/v v0093B5B0_0, 1, 1;
    %delay 1, 0;
    %set/v v0093B5B0_0, 0, 1;
    %delay 14, 0;
    %set/v v0093B660_0, 1, 1;
    %delay 10, 0;
    %set/v v0093B660_0, 0, 1;
    %delay 10, 0;
    %set/v v0093B660_0, 1, 1;
    %delay 20, 0;
    %set/v v0093B660_0, 0, 1;
    %delay 10, 0;
    %set/v v0093B660_0, 1, 1;
    %delay 30, 0;
    %vpi_call 3 45 "$finish";
    %end;
    .thread T_8;
    .scope S_003ABA68;
T_9 ;
    %wait E_00902200;
    %load/v 8, v0093B870_0, 1;
    %load/v 9, v0093B818_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0093B768_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0093B7C0_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0093B870_0, 1;
    %inv 8, 1;
    %load/v 9, v0093B818_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0093B768_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0093B7C0_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v0093B870_0, 1;
    %load/v 9, v0093B818_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0093B768_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0093B7C0_0, 0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_003ABC88;
T_10 ;
    %wait E_00902240;
    %load/v 8, v0093B9D0_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0093B9D0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0093B920_0, 0, 8;
    %load/v 8, v0093B978_0, 1;
    %inv 8, 1;
    %set/v v0093B978_0, 8, 1;
    %jmp T_10.1;
T_10.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0093B920_0, 0, 0;
    %load/v 8, v0093B920_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0093B978_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./flipflops.v";
    "Exercicio0083.v";
    "./clock.v";
