
---------- Begin Simulation Statistics ----------
final_tick                                57453361500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 229889                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678212                       # Number of bytes of host memory used
host_op_rate                                   251571                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   434.99                       # Real time elapsed on the host
host_tick_rate                              132079185                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431276                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057453                       # Number of seconds simulated
sim_ticks                                 57453361500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431276                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.149067                       # CPI: cycles per instruction
system.cpu.discardedOps                        376063                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         4590701                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.870271                       # IPC: instructions per cycle
system.cpu.numCycles                        114906723                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645994     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534316     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431276                       # Class of committed instruction
system.cpu.tickCycles                       110316022                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37259                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         83301                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        47426                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          628                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        97318                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            632                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               7234                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37094                       # Transaction distribution
system.membus.trans_dist::CleanEvict              165                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38808                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38808                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7234                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       129343                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 129343                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5320704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5320704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46042                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46042    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46042                       # Request fanout histogram
system.membus.reqLayer0.occupancy           243092500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          245793750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57453361500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             11088                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        83544                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          124                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1638                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38808                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38808                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           550                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10538                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1224                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       145990                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                147214                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        43136                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6130944                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6174080                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           37884                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2374016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            87780                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007496                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.086782                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  87126     99.25%     99.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    650      0.74%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              87780                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           95233000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          74021495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            825499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57453361500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   34                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3814                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3848                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  34                       # number of overall hits
system.l2.overall_hits::.cpu.data                3814                       # number of overall hits
system.l2.overall_hits::total                    3848                       # number of overall hits
system.l2.demand_misses::.cpu.inst                516                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45532                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46048                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               516                       # number of overall misses
system.l2.overall_misses::.cpu.data             45532                       # number of overall misses
system.l2.overall_misses::total                 46048                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39708500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4138533500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4178242000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39708500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4138533500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4178242000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              550                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            49346                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                49896                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             550                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           49346                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               49896                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.938182                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.922709                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.922880                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.938182                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.922709                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.922880                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76954.457364                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90892.855574                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90736.666088                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76954.457364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90892.855574                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90736.666088                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37094                       # number of writebacks
system.l2.writebacks::total                     37094                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46042                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46042                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34494000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3682924000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3717418000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34494000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3682924000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3717418000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.936364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.922608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.922759                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.936364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.922608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.922759                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66978.640777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80895.380763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80739.715912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66978.640777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80895.380763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80739.715912                       # average overall mshr miss latency
system.l2.replacements                          37884                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46450                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46450                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          119                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              119                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          119                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          119                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data           38808                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38808                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3511776500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3511776500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38808                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38808                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 90491.045661                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90491.045661                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3123696500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3123696500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80491.045661                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80491.045661                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          516                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              516                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39708500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39708500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          550                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            550                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.938182                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.938182                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76954.457364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76954.457364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          515                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          515                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34494000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34494000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.936364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.936364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66978.640777                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66978.640777                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3814                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3814                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6724                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6724                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    626757000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    626757000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        10538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.638072                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.638072                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93211.927424                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93211.927424                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6719                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6719                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    559227500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    559227500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.637597                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.637597                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83230.763506                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83230.763506                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57453361500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8000.850407                       # Cycle average of tags in use
system.l2.tags.total_refs                       97287                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46076                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.111446                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.170605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.133069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7967.546733                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976666                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          568                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4669                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2917                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    824476                       # Number of tag accesses
system.l2.tags.data_accesses                   824476                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57453361500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples     37094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000937337250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2078                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2078                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              143267                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35003                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46042                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37094                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46042                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37094                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     22                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.38                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46042                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37094                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.139557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.029811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    184.532124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2077     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2078                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.836862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.820444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.748517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              256     12.32%     12.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.53%     12.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1627     78.30%     91.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              184      8.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2078                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2946688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2374016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     51.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57451091000                       # Total gap between requests
system.mem_ctrls.avgGap                     691049.50                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2912320                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2372160                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 573682.707842951873                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 50690158.486201018095                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 41288445.759609729052                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          515                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45527                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37094                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13412250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1812489250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1284991799500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26043.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39811.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  34641499.96                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2913728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2946688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2374016                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2374016                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          515                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45527                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46042                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37094                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37094                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       573683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     50714665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         51288348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       573683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       573683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     41320750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        41320750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     41320750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       573683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     50714665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        92609098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46020                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37065                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2727                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2965                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2837                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2854                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2965                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2856                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2917                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2865                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2250                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2263                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2372                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2343                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2429                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2326                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               963026500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             230100000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1825901500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20926.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39676.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               28939                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25142                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            62.88                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           67.83                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        29003                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   183.336620                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   127.456752                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   196.658761                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        13823     47.66%     47.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9828     33.89%     81.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1818      6.27%     87.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1106      3.81%     91.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          761      2.62%     94.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          583      2.01%     96.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          370      1.28%     97.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          316      1.09%     98.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          398      1.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        29003                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2945280                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2372160                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               51.263841                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               41.288446                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.72                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy       102523260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        54492405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      164527020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      97024140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4534813920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  16438430640                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   8219202240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29611013625                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   515.392187                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  21215325500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1918280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  34319756000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy       104565300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        55573980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      164055780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      96455160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4534813920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  16080796680                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8520367680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29556628500                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   514.445591                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  22000889750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1918280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  33534191750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  57453361500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57453361500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     28361012                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28361012                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28361012                       # number of overall hits
system.cpu.icache.overall_hits::total        28361012                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          550                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            550                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          550                       # number of overall misses
system.cpu.icache.overall_misses::total           550                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41447000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41447000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41447000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41447000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28361562                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28361562                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28361562                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28361562                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75358.181818                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75358.181818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75358.181818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75358.181818                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          124                       # number of writebacks
system.cpu.icache.writebacks::total               124                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          550                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          550                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          550                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          550                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40897000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40897000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40897000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40897000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74358.181818                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74358.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74358.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74358.181818                       # average overall mshr miss latency
system.cpu.icache.replacements                    124                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28361012                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28361012                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          550                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           550                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41447000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41447000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28361562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28361562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75358.181818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75358.181818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          550                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          550                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40897000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40897000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74358.181818                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74358.181818                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57453361500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           425.678324                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28361562                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               550                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          51566.476364                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   425.678324                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.831403                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.831403                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         113446798                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        113446798                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57453361500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431276                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57453361500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57453361500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34816554                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34816554                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34819891                       # number of overall hits
system.cpu.dcache.overall_hits::total        34819891                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        66716                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66716                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        66743                       # number of overall misses
system.cpu.dcache.overall_misses::total         66743                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5405894500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5405894500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5405894500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5405894500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34883270                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34883270                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34886634                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34886634                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001913                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001913                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001913                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001913                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81028.456442                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81028.456442                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80995.677449                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80995.677449                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46450                       # number of writebacks
system.cpu.dcache.writebacks::total             46450                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17391                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17391                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17391                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17391                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        49325                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49325                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        49346                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49346                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4251033500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4251033500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4252614500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4252614500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001414                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001414                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001414                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001414                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 86184.156107                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86184.156107                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 86179.518097                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86179.518097                       # average overall mshr miss latency
system.cpu.dcache.replacements                  47298                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20662178                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20662178                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11389                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11389                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    714258000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    714258000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20673567                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20673567                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62714.724734                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62714.724734                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          872                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          872                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10517                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10517                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    681044500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    681044500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000509                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000509                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64756.537035                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64756.537035                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14154376                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14154376                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55327                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55327                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4691636500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4691636500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14209703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14209703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003894                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003894                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84798.317277                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84798.317277                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16519                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16519                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38808                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38808                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3569989000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3569989000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91991.058545                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91991.058545                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3337                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3337                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3364                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3364                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.008026                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.008026                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           21                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           21                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1581000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1581000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.006243                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.006243                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75285.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75285.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57453361500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2035.034155                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35047397                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             49346                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            710.237851                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2035.034155                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993669                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993669                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          587                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          169                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         280567698                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        280567698                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57453361500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  57453361500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                20350896                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16288566                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53387                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8736959                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8735576                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984171                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050577                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                324                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434000                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300034                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133966                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1044                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            49227103                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17102442                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9762969                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57453361500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57453361500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
