--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14649 paths analyzed, 1916 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.440ns.
--------------------------------------------------------------------------------
Slack:                  11.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcg/M_ctr_q_9 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.385ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.294 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcg/M_ctr_q_9 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.BQ      Tcko                  0.476   t3/bcg/M_ctr_q[11]
                                                       t3/bcg/M_ctr_q_9
    SLICE_X16Y60.B3      net (fanout=2)        1.212   t3/bcg/M_ctr_q[9]
    SLICE_X16Y60.B       Tilo                  0.254   t3/M_last_q_2
                                                       t3/bcg/out3
    SLICE_X23Y60.A3      net (fanout=4)        1.209   t3/out2_0
    SLICE_X23Y60.A       Tilo                  0.259   t3/out1_0
                                                       t3/edg/out1
    SLICE_X23Y60.B1      net (fanout=15)       1.416   t3/M_edg_out
    SLICE_X23Y60.B       Tilo                  0.259   t3/out1_0
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_199_OUT61
    SLICE_X16Y61.B1      net (fanout=1)        1.316   t3/M_sequence_q[3]_GND_9_o_mux_199_OUT[3]
    SLICE_X16Y61.BMUX    Tilo                  0.326   t3/N44
                                                       t3/Mmux__n0437169_SW2
    SLICE_X16Y61.A5      net (fanout=1)        0.476   t3/N46
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.385ns (2.201ns logic, 6.184ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  11.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcg/M_ctr_q_8 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.338ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.294 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcg/M_ctr_q_8 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.476   t3/bcg/M_ctr_q[11]
                                                       t3/bcg/M_ctr_q_8
    SLICE_X16Y60.B1      net (fanout=2)        1.165   t3/bcg/M_ctr_q[8]
    SLICE_X16Y60.B       Tilo                  0.254   t3/M_last_q_2
                                                       t3/bcg/out3
    SLICE_X23Y60.A3      net (fanout=4)        1.209   t3/out2_0
    SLICE_X23Y60.A       Tilo                  0.259   t3/out1_0
                                                       t3/edg/out1
    SLICE_X23Y60.B1      net (fanout=15)       1.416   t3/M_edg_out
    SLICE_X23Y60.B       Tilo                  0.259   t3/out1_0
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_199_OUT61
    SLICE_X16Y61.B1      net (fanout=1)        1.316   t3/M_sequence_q[3]_GND_9_o_mux_199_OUT[3]
    SLICE_X16Y61.BMUX    Tilo                  0.326   t3/N44
                                                       t3/Mmux__n0437169_SW2
    SLICE_X16Y61.A5      net (fanout=1)        0.476   t3/N46
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.338ns (2.201ns logic, 6.137ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  11.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcg/M_ctr_q_10 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.278ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.294 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcg/M_ctr_q_10 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.CQ      Tcko                  0.476   t3/bcg/M_ctr_q[11]
                                                       t3/bcg/M_ctr_q_10
    SLICE_X16Y60.B2      net (fanout=2)        1.105   t3/bcg/M_ctr_q[10]
    SLICE_X16Y60.B       Tilo                  0.254   t3/M_last_q_2
                                                       t3/bcg/out3
    SLICE_X23Y60.A3      net (fanout=4)        1.209   t3/out2_0
    SLICE_X23Y60.A       Tilo                  0.259   t3/out1_0
                                                       t3/edg/out1
    SLICE_X23Y60.B1      net (fanout=15)       1.416   t3/M_edg_out
    SLICE_X23Y60.B       Tilo                  0.259   t3/out1_0
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_199_OUT61
    SLICE_X16Y61.B1      net (fanout=1)        1.316   t3/M_sequence_q[3]_GND_9_o_mux_199_OUT[3]
    SLICE_X16Y61.BMUX    Tilo                  0.326   t3/N44
                                                       t3/Mmux__n0437169_SW2
    SLICE_X16Y61.A5      net (fanout=1)        0.476   t3/N46
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.278ns (2.201ns logic, 6.077ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  11.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcg/M_ctr_q_13 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.197ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.294 - 0.316)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcg/M_ctr_q_13 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y60.BQ      Tcko                  0.476   t3/bcg/M_ctr_q[15]
                                                       t3/bcg/M_ctr_q_13
    SLICE_X16Y60.B4      net (fanout=2)        1.024   t3/bcg/M_ctr_q[13]
    SLICE_X16Y60.B       Tilo                  0.254   t3/M_last_q_2
                                                       t3/bcg/out3
    SLICE_X23Y60.A3      net (fanout=4)        1.209   t3/out2_0
    SLICE_X23Y60.A       Tilo                  0.259   t3/out1_0
                                                       t3/edg/out1
    SLICE_X23Y60.B1      net (fanout=15)       1.416   t3/M_edg_out
    SLICE_X23Y60.B       Tilo                  0.259   t3/out1_0
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_199_OUT61
    SLICE_X16Y61.B1      net (fanout=1)        1.316   t3/M_sequence_q[3]_GND_9_o_mux_199_OUT[3]
    SLICE_X16Y61.BMUX    Tilo                  0.326   t3/N44
                                                       t3/Mmux__n0437169_SW2
    SLICE_X16Y61.A5      net (fanout=1)        0.476   t3/N46
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.197ns (2.201ns logic, 5.996ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  11.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcg/M_ctr_q_17 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.168ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.294 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcg/M_ctr_q_17 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y61.BQ      Tcko                  0.476   t3/bcg/M_ctr_q[19]
                                                       t3/bcg/M_ctr_q_17
    SLICE_X23Y60.D1      net (fanout=2)        1.381   t3/bcg/M_ctr_q[17]
    SLICE_X23Y60.D       Tilo                  0.259   t3/out1_0
                                                       t3/bcg/out2
    SLICE_X23Y60.A4      net (fanout=4)        0.818   t3/out1_0
    SLICE_X23Y60.A       Tilo                  0.259   t3/out1_0
                                                       t3/edg/out1
    SLICE_X23Y60.B1      net (fanout=15)       1.416   t3/M_edg_out
    SLICE_X23Y60.B       Tilo                  0.259   t3/out1_0
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_199_OUT61
    SLICE_X16Y61.B1      net (fanout=1)        1.316   t3/M_sequence_q[3]_GND_9_o_mux_199_OUT[3]
    SLICE_X16Y61.BMUX    Tilo                  0.326   t3/N44
                                                       t3/Mmux__n0437169_SW2
    SLICE_X16Y61.A5      net (fanout=1)        0.476   t3/N46
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.168ns (2.206ns logic, 5.962ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  11.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcg/M_ctr_q_12 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.099ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.294 - 0.316)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcg/M_ctr_q_12 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y60.AQ      Tcko                  0.476   t3/bcg/M_ctr_q[15]
                                                       t3/bcg/M_ctr_q_12
    SLICE_X16Y60.B5      net (fanout=2)        0.926   t3/bcg/M_ctr_q[12]
    SLICE_X16Y60.B       Tilo                  0.254   t3/M_last_q_2
                                                       t3/bcg/out3
    SLICE_X23Y60.A3      net (fanout=4)        1.209   t3/out2_0
    SLICE_X23Y60.A       Tilo                  0.259   t3/out1_0
                                                       t3/edg/out1
    SLICE_X23Y60.B1      net (fanout=15)       1.416   t3/M_edg_out
    SLICE_X23Y60.B       Tilo                  0.259   t3/out1_0
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_199_OUT61
    SLICE_X16Y61.B1      net (fanout=1)        1.316   t3/M_sequence_q[3]_GND_9_o_mux_199_OUT[3]
    SLICE_X16Y61.BMUX    Tilo                  0.326   t3/N44
                                                       t3/Mmux__n0437169_SW2
    SLICE_X16Y61.A5      net (fanout=1)        0.476   t3/N46
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.099ns (2.201ns logic, 5.898ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  11.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcg/M_ctr_q_11 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.031ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.294 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcg/M_ctr_q_11 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.DQ      Tcko                  0.476   t3/bcg/M_ctr_q[11]
                                                       t3/bcg/M_ctr_q_11
    SLICE_X16Y60.B6      net (fanout=2)        0.858   t3/bcg/M_ctr_q[11]
    SLICE_X16Y60.B       Tilo                  0.254   t3/M_last_q_2
                                                       t3/bcg/out3
    SLICE_X23Y60.A3      net (fanout=4)        1.209   t3/out2_0
    SLICE_X23Y60.A       Tilo                  0.259   t3/out1_0
                                                       t3/edg/out1
    SLICE_X23Y60.B1      net (fanout=15)       1.416   t3/M_edg_out
    SLICE_X23Y60.B       Tilo                  0.259   t3/out1_0
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_199_OUT61
    SLICE_X16Y61.B1      net (fanout=1)        1.316   t3/M_sequence_q[3]_GND_9_o_mux_199_OUT[3]
    SLICE_X16Y61.BMUX    Tilo                  0.326   t3/N44
                                                       t3/Mmux__n0437169_SW2
    SLICE_X16Y61.A5      net (fanout=1)        0.476   t3/N46
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.031ns (2.201ns logic, 5.830ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  12.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcr/M_ctr_q_14 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.601ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcr/M_ctr_q_14 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y62.CQ      Tcko                  0.476   t3/bcr/M_ctr_q[15]
                                                       t3/bcr/M_ctr_q_14
    SLICE_X15Y61.C2      net (fanout=2)        1.132   t3/bcr/M_ctr_q[14]
    SLICE_X15Y61.C       Tilo                  0.259   t3/Mmux__n043781
                                                       t3/bcr/out2
    SLICE_X17Y59.A2      net (fanout=3)        1.274   t3/out1_2
    SLICE_X17Y59.A       Tilo                  0.259   t3/M_last_q_1
                                                       t3/bcr/out4
    SLICE_X16Y60.C2      net (fanout=2)        1.003   t3/M_bcr_out
    SLICE_X16Y60.C       Tilo                  0.255   t3/M_last_q_2
                                                       t3/M_edr_out[0]_M_edy_out[0]_OR_171_o1
    SLICE_X16Y61.C1      net (fanout=7)        0.940   t3/M_edr_out[0]_M_edy_out[0]_OR_171_o
    SLICE_X16Y61.C       Tilo                  0.255   t3/N44
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_163_OUT71
    SLICE_X16Y61.A1      net (fanout=1)        0.566   t3/M_sequence_q[3]_GND_9_o_mux_163_OUT[3]
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.601ns (2.131ns logic, 5.470ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  12.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcr/M_ctr_q_14 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.582ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcr/M_ctr_q_14 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y62.CQ      Tcko                  0.476   t3/bcr/M_ctr_q[15]
                                                       t3/bcr/M_ctr_q_14
    SLICE_X15Y61.C2      net (fanout=2)        1.132   t3/bcr/M_ctr_q[14]
    SLICE_X15Y61.C       Tilo                  0.259   t3/Mmux__n043781
                                                       t3/bcr/out2
    SLICE_X15Y61.B2      net (fanout=3)        1.009   t3/out1_2
    SLICE_X15Y61.B       Tilo                  0.259   t3/Mmux__n043781
                                                       t3/edr/out1
    SLICE_X23Y60.B5      net (fanout=15)       0.888   t3/M_edr_out
    SLICE_X23Y60.B       Tilo                  0.259   t3/out1_0
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_199_OUT61
    SLICE_X16Y61.B1      net (fanout=1)        1.316   t3/M_sequence_q[3]_GND_9_o_mux_199_OUT[3]
    SLICE_X16Y61.BMUX    Tilo                  0.326   t3/N44
                                                       t3/Mmux__n0437169_SW2
    SLICE_X16Y61.A5      net (fanout=1)        0.476   t3/N46
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.582ns (2.206ns logic, 5.376ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  12.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcg/M_ctr_q_6 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.564ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.294 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcg/M_ctr_q_6 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y58.CQ      Tcko                  0.476   t3/bcg/M_ctr_q[7]
                                                       t3/bcg/M_ctr_q_6
    SLICE_X23Y60.C1      net (fanout=2)        1.042   t3/bcg/M_ctr_q[6]
    SLICE_X23Y60.C       Tilo                  0.259   t3/out1_0
                                                       t3/bcg/out1
    SLICE_X23Y60.A2      net (fanout=4)        0.553   t3/out_0
    SLICE_X23Y60.A       Tilo                  0.259   t3/out1_0
                                                       t3/edg/out1
    SLICE_X23Y60.B1      net (fanout=15)       1.416   t3/M_edg_out
    SLICE_X23Y60.B       Tilo                  0.259   t3/out1_0
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_199_OUT61
    SLICE_X16Y61.B1      net (fanout=1)        1.316   t3/M_sequence_q[3]_GND_9_o_mux_199_OUT[3]
    SLICE_X16Y61.BMUX    Tilo                  0.326   t3/N44
                                                       t3/Mmux__n0437169_SW2
    SLICE_X16Y61.A5      net (fanout=1)        0.476   t3/N46
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.564ns (2.206ns logic, 5.358ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  12.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcr/M_ctr_q_14 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.566ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcr/M_ctr_q_14 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y62.CQ      Tcko                  0.476   t3/bcr/M_ctr_q[15]
                                                       t3/bcr/M_ctr_q_14
    SLICE_X15Y61.C2      net (fanout=2)        1.132   t3/bcr/M_ctr_q[14]
    SLICE_X15Y61.C       Tilo                  0.259   t3/Mmux__n043781
                                                       t3/bcr/out2
    SLICE_X17Y59.A2      net (fanout=3)        1.274   t3/out1_2
    SLICE_X17Y59.A       Tilo                  0.259   t3/M_last_q_1
                                                       t3/bcr/out4
    SLICE_X16Y60.C2      net (fanout=2)        1.003   t3/M_bcr_out
    SLICE_X16Y60.C       Tilo                  0.255   t3/M_last_q_2
                                                       t3/M_edr_out[0]_M_edy_out[0]_OR_171_o1
    SLICE_X12Y58.A3      net (fanout=7)        1.064   t3/M_edr_out[0]_M_edy_out[0]_OR_171_o
    SLICE_X12Y58.A       Tilo                  0.254   t3/Mmux__n0437165
                                                       t3/Mmux__n0437165
    SLICE_X15Y60.C1      net (fanout=1)        1.217   t3/Mmux__n0437164
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.566ns (1.876ns logic, 5.690ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  12.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcg/M_ctr_q_15 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.524ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.294 - 0.316)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcg/M_ctr_q_15 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y60.DQ      Tcko                  0.476   t3/bcg/M_ctr_q[15]
                                                       t3/bcg/M_ctr_q_15
    SLICE_X23Y60.D2      net (fanout=2)        0.737   t3/bcg/M_ctr_q[15]
    SLICE_X23Y60.D       Tilo                  0.259   t3/out1_0
                                                       t3/bcg/out2
    SLICE_X23Y60.A4      net (fanout=4)        0.818   t3/out1_0
    SLICE_X23Y60.A       Tilo                  0.259   t3/out1_0
                                                       t3/edg/out1
    SLICE_X23Y60.B1      net (fanout=15)       1.416   t3/M_edg_out
    SLICE_X23Y60.B       Tilo                  0.259   t3/out1_0
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_199_OUT61
    SLICE_X16Y61.B1      net (fanout=1)        1.316   t3/M_sequence_q[3]_GND_9_o_mux_199_OUT[3]
    SLICE_X16Y61.BMUX    Tilo                  0.326   t3/N44
                                                       t3/Mmux__n0437169_SW2
    SLICE_X16Y61.A5      net (fanout=1)        0.476   t3/N46
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.524ns (2.206ns logic, 5.318ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  12.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcg/M_ctr_q_7 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.429ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.294 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcg/M_ctr_q_7 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y58.DQ      Tcko                  0.476   t3/bcg/M_ctr_q[7]
                                                       t3/bcg/M_ctr_q_7
    SLICE_X23Y60.C2      net (fanout=2)        0.907   t3/bcg/M_ctr_q[7]
    SLICE_X23Y60.C       Tilo                  0.259   t3/out1_0
                                                       t3/bcg/out1
    SLICE_X23Y60.A2      net (fanout=4)        0.553   t3/out_0
    SLICE_X23Y60.A       Tilo                  0.259   t3/out1_0
                                                       t3/edg/out1
    SLICE_X23Y60.B1      net (fanout=15)       1.416   t3/M_edg_out
    SLICE_X23Y60.B       Tilo                  0.259   t3/out1_0
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_199_OUT61
    SLICE_X16Y61.B1      net (fanout=1)        1.316   t3/M_sequence_q[3]_GND_9_o_mux_199_OUT[3]
    SLICE_X16Y61.BMUX    Tilo                  0.326   t3/N44
                                                       t3/Mmux__n0437169_SW2
    SLICE_X16Y61.A5      net (fanout=1)        0.476   t3/N46
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.429ns (2.206ns logic, 5.223ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  12.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcr/M_ctr_q_4 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.408ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.194 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcr/M_ctr_q_4 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y60.AQ      Tcko                  0.476   t3/bcr/M_ctr_q[7]
                                                       t3/bcr/M_ctr_q_4
    SLICE_X17Y59.D1      net (fanout=2)        0.982   t3/bcr/M_ctr_q[4]
    SLICE_X17Y59.D       Tilo                  0.259   t3/M_last_q_1
                                                       t3/bcr/out1
    SLICE_X15Y61.B3      net (fanout=3)        0.985   t3/out_2
    SLICE_X15Y61.B       Tilo                  0.259   t3/Mmux__n043781
                                                       t3/edr/out1
    SLICE_X23Y60.B5      net (fanout=15)       0.888   t3/M_edr_out
    SLICE_X23Y60.B       Tilo                  0.259   t3/out1_0
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_199_OUT61
    SLICE_X16Y61.B1      net (fanout=1)        1.316   t3/M_sequence_q[3]_GND_9_o_mux_199_OUT[3]
    SLICE_X16Y61.BMUX    Tilo                  0.326   t3/N44
                                                       t3/Mmux__n0437169_SW2
    SLICE_X16Y61.A5      net (fanout=1)        0.476   t3/N46
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.408ns (2.206ns logic, 5.202ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  12.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcg/M_ctr_q_19 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.372ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.294 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcg/M_ctr_q_19 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y61.DQ      Tcko                  0.476   t3/bcg/M_ctr_q[19]
                                                       t3/bcg/M_ctr_q_19
    SLICE_X23Y60.D3      net (fanout=2)        0.585   t3/bcg/M_ctr_q[19]
    SLICE_X23Y60.D       Tilo                  0.259   t3/out1_0
                                                       t3/bcg/out2
    SLICE_X23Y60.A4      net (fanout=4)        0.818   t3/out1_0
    SLICE_X23Y60.A       Tilo                  0.259   t3/out1_0
                                                       t3/edg/out1
    SLICE_X23Y60.B1      net (fanout=15)       1.416   t3/M_edg_out
    SLICE_X23Y60.B       Tilo                  0.259   t3/out1_0
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_199_OUT61
    SLICE_X16Y61.B1      net (fanout=1)        1.316   t3/M_sequence_q[3]_GND_9_o_mux_199_OUT[3]
    SLICE_X16Y61.BMUX    Tilo                  0.326   t3/N44
                                                       t3/Mmux__n0437169_SW2
    SLICE_X16Y61.A5      net (fanout=1)        0.476   t3/N46
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.372ns (2.206ns logic, 5.166ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  12.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcr/M_ctr_q_10 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.325ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcr/M_ctr_q_10 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y61.CQ      Tcko                  0.476   t3/bcr/M_ctr_q[11]
                                                       t3/bcr/M_ctr_q_10
    SLICE_X15Y61.A1      net (fanout=2)        0.755   t3/bcr/M_ctr_q[10]
    SLICE_X15Y61.A       Tilo                  0.259   t3/Mmux__n043781
                                                       t3/bcr/out3
    SLICE_X15Y61.B5      net (fanout=3)        1.129   t3/out2_2
    SLICE_X15Y61.B       Tilo                  0.259   t3/Mmux__n043781
                                                       t3/edr/out1
    SLICE_X23Y60.B5      net (fanout=15)       0.888   t3/M_edr_out
    SLICE_X23Y60.B       Tilo                  0.259   t3/out1_0
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_199_OUT61
    SLICE_X16Y61.B1      net (fanout=1)        1.316   t3/M_sequence_q[3]_GND_9_o_mux_199_OUT[3]
    SLICE_X16Y61.BMUX    Tilo                  0.326   t3/N44
                                                       t3/Mmux__n0437169_SW2
    SLICE_X16Y61.A5      net (fanout=1)        0.476   t3/N46
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.325ns (2.206ns logic, 5.119ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  12.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcr/M_ctr_q_8 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.321ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcr/M_ctr_q_8 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y61.AQ      Tcko                  0.476   t3/bcr/M_ctr_q[11]
                                                       t3/bcr/M_ctr_q_8
    SLICE_X15Y61.A2      net (fanout=2)        0.751   t3/bcr/M_ctr_q[8]
    SLICE_X15Y61.A       Tilo                  0.259   t3/Mmux__n043781
                                                       t3/bcr/out3
    SLICE_X15Y61.B5      net (fanout=3)        1.129   t3/out2_2
    SLICE_X15Y61.B       Tilo                  0.259   t3/Mmux__n043781
                                                       t3/edr/out1
    SLICE_X23Y60.B5      net (fanout=15)       0.888   t3/M_edr_out
    SLICE_X23Y60.B       Tilo                  0.259   t3/out1_0
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_199_OUT61
    SLICE_X16Y61.B1      net (fanout=1)        1.316   t3/M_sequence_q[3]_GND_9_o_mux_199_OUT[3]
    SLICE_X16Y61.BMUX    Tilo                  0.326   t3/N44
                                                       t3/Mmux__n0437169_SW2
    SLICE_X16Y61.A5      net (fanout=1)        0.476   t3/N46
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.321ns (2.206ns logic, 5.115ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  12.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcg/M_ctr_q_16 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.271ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.294 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcg/M_ctr_q_16 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y61.AQ      Tcko                  0.476   t3/bcg/M_ctr_q[19]
                                                       t3/bcg/M_ctr_q_16
    SLICE_X23Y60.D4      net (fanout=2)        0.484   t3/bcg/M_ctr_q[16]
    SLICE_X23Y60.D       Tilo                  0.259   t3/out1_0
                                                       t3/bcg/out2
    SLICE_X23Y60.A4      net (fanout=4)        0.818   t3/out1_0
    SLICE_X23Y60.A       Tilo                  0.259   t3/out1_0
                                                       t3/edg/out1
    SLICE_X23Y60.B1      net (fanout=15)       1.416   t3/M_edg_out
    SLICE_X23Y60.B       Tilo                  0.259   t3/out1_0
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_199_OUT61
    SLICE_X16Y61.B1      net (fanout=1)        1.316   t3/M_sequence_q[3]_GND_9_o_mux_199_OUT[3]
    SLICE_X16Y61.BMUX    Tilo                  0.326   t3/N44
                                                       t3/Mmux__n0437169_SW2
    SLICE_X16Y61.A5      net (fanout=1)        0.476   t3/N46
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.271ns (2.206ns logic, 5.065ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  12.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcg/M_ctr_q_17 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.235ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.294 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcg/M_ctr_q_17 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y61.BQ      Tcko                  0.476   t3/bcg/M_ctr_q[19]
                                                       t3/bcg/M_ctr_q_17
    SLICE_X23Y60.D1      net (fanout=2)        1.381   t3/bcg/M_ctr_q[17]
    SLICE_X23Y60.D       Tilo                  0.259   t3/out1_0
                                                       t3/bcg/out2
    SLICE_X16Y60.A5      net (fanout=4)        1.119   t3/out1_0
    SLICE_X16Y60.A       Tilo                  0.254   t3/M_last_q_2
                                                       t3/bcg/out4
    SLICE_X16Y60.C1      net (fanout=3)        0.548   t3/M_bcg_out
    SLICE_X16Y60.C       Tilo                  0.255   t3/M_last_q_2
                                                       t3/M_edr_out[0]_M_edy_out[0]_OR_171_o1
    SLICE_X16Y61.C1      net (fanout=7)        0.940   t3/M_edr_out[0]_M_edy_out[0]_OR_171_o
    SLICE_X16Y61.C       Tilo                  0.255   t3/N44
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_163_OUT71
    SLICE_X16Y61.A1      net (fanout=1)        0.566   t3/M_sequence_q[3]_GND_9_o_mux_163_OUT[3]
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.235ns (2.126ns logic, 5.109ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  12.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcr/M_ctr_q_19 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.214ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.194 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcr/M_ctr_q_19 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y63.DQ      Tcko                  0.476   t3/bcr/M_ctr_q[19]
                                                       t3/bcr/M_ctr_q_19
    SLICE_X15Y61.C1      net (fanout=2)        0.745   t3/bcr/M_ctr_q[19]
    SLICE_X15Y61.C       Tilo                  0.259   t3/Mmux__n043781
                                                       t3/bcr/out2
    SLICE_X17Y59.A2      net (fanout=3)        1.274   t3/out1_2
    SLICE_X17Y59.A       Tilo                  0.259   t3/M_last_q_1
                                                       t3/bcr/out4
    SLICE_X16Y60.C2      net (fanout=2)        1.003   t3/M_bcr_out
    SLICE_X16Y60.C       Tilo                  0.255   t3/M_last_q_2
                                                       t3/M_edr_out[0]_M_edy_out[0]_OR_171_o1
    SLICE_X16Y61.C1      net (fanout=7)        0.940   t3/M_edr_out[0]_M_edy_out[0]_OR_171_o
    SLICE_X16Y61.C       Tilo                  0.255   t3/N44
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_163_OUT71
    SLICE_X16Y61.A1      net (fanout=1)        0.566   t3/M_sequence_q[3]_GND_9_o_mux_163_OUT[3]
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.214ns (2.131ns logic, 5.083ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  12.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcg/M_ctr_q_17 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.200ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.294 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcg/M_ctr_q_17 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y61.BQ      Tcko                  0.476   t3/bcg/M_ctr_q[19]
                                                       t3/bcg/M_ctr_q_17
    SLICE_X23Y60.D1      net (fanout=2)        1.381   t3/bcg/M_ctr_q[17]
    SLICE_X23Y60.D       Tilo                  0.259   t3/out1_0
                                                       t3/bcg/out2
    SLICE_X16Y60.A5      net (fanout=4)        1.119   t3/out1_0
    SLICE_X16Y60.A       Tilo                  0.254   t3/M_last_q_2
                                                       t3/bcg/out4
    SLICE_X16Y60.C1      net (fanout=3)        0.548   t3/M_bcg_out
    SLICE_X16Y60.C       Tilo                  0.255   t3/M_last_q_2
                                                       t3/M_edr_out[0]_M_edy_out[0]_OR_171_o1
    SLICE_X12Y58.A3      net (fanout=7)        1.064   t3/M_edr_out[0]_M_edy_out[0]_OR_171_o
    SLICE_X12Y58.A       Tilo                  0.254   t3/Mmux__n0437165
                                                       t3/Mmux__n0437165
    SLICE_X15Y60.C1      net (fanout=1)        1.217   t3/Mmux__n0437164
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.200ns (1.871ns logic, 5.329ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  12.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcr/M_ctr_q_5 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.200ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.194 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcr/M_ctr_q_5 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y60.BQ      Tcko                  0.476   t3/bcr/M_ctr_q[7]
                                                       t3/bcr/M_ctr_q_5
    SLICE_X17Y59.D2      net (fanout=2)        0.774   t3/bcr/M_ctr_q[5]
    SLICE_X17Y59.D       Tilo                  0.259   t3/M_last_q_1
                                                       t3/bcr/out1
    SLICE_X15Y61.B3      net (fanout=3)        0.985   t3/out_2
    SLICE_X15Y61.B       Tilo                  0.259   t3/Mmux__n043781
                                                       t3/edr/out1
    SLICE_X23Y60.B5      net (fanout=15)       0.888   t3/M_edr_out
    SLICE_X23Y60.B       Tilo                  0.259   t3/out1_0
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_199_OUT61
    SLICE_X16Y61.B1      net (fanout=1)        1.316   t3/M_sequence_q[3]_GND_9_o_mux_199_OUT[3]
    SLICE_X16Y61.BMUX    Tilo                  0.326   t3/N44
                                                       t3/Mmux__n0437169_SW2
    SLICE_X16Y61.A5      net (fanout=1)        0.476   t3/N46
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.200ns (2.206ns logic, 4.994ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  12.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcr/M_ctr_q_19 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.195ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.194 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcr/M_ctr_q_19 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y63.DQ      Tcko                  0.476   t3/bcr/M_ctr_q[19]
                                                       t3/bcr/M_ctr_q_19
    SLICE_X15Y61.C1      net (fanout=2)        0.745   t3/bcr/M_ctr_q[19]
    SLICE_X15Y61.C       Tilo                  0.259   t3/Mmux__n043781
                                                       t3/bcr/out2
    SLICE_X15Y61.B2      net (fanout=3)        1.009   t3/out1_2
    SLICE_X15Y61.B       Tilo                  0.259   t3/Mmux__n043781
                                                       t3/edr/out1
    SLICE_X23Y60.B5      net (fanout=15)       0.888   t3/M_edr_out
    SLICE_X23Y60.B       Tilo                  0.259   t3/out1_0
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_199_OUT61
    SLICE_X16Y61.B1      net (fanout=1)        1.316   t3/M_sequence_q[3]_GND_9_o_mux_199_OUT[3]
    SLICE_X16Y61.BMUX    Tilo                  0.326   t3/N44
                                                       t3/Mmux__n0437169_SW2
    SLICE_X16Y61.A5      net (fanout=1)        0.476   t3/N46
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.195ns (2.206ns logic, 4.989ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  12.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcg/M_ctr_q_9 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.175ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.294 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcg/M_ctr_q_9 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.BQ      Tcko                  0.476   t3/bcg/M_ctr_q[11]
                                                       t3/bcg/M_ctr_q_9
    SLICE_X16Y60.B3      net (fanout=2)        1.212   t3/bcg/M_ctr_q[9]
    SLICE_X16Y60.B       Tilo                  0.254   t3/M_last_q_2
                                                       t3/bcg/out3
    SLICE_X23Y60.A3      net (fanout=4)        1.209   t3/out2_0
    SLICE_X23Y60.A       Tilo                  0.259   t3/out1_0
                                                       t3/edg/out1
    SLICE_X12Y58.B2      net (fanout=15)       1.420   t3/M_edg_out
    SLICE_X12Y58.B       Tilo                  0.254   t3/Mmux__n0437165
                                                       t3/Mmux__n04371631
    SLICE_X12Y58.A5      net (fanout=1)        0.247   t3/Mmux__n0437162
    SLICE_X12Y58.A       Tilo                  0.254   t3/Mmux__n0437165
                                                       t3/Mmux__n0437165
    SLICE_X15Y60.C1      net (fanout=1)        1.217   t3/Mmux__n0437164
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.175ns (1.870ns logic, 5.305ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  12.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcr/M_ctr_q_19 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.179ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.194 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcr/M_ctr_q_19 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y63.DQ      Tcko                  0.476   t3/bcr/M_ctr_q[19]
                                                       t3/bcr/M_ctr_q_19
    SLICE_X15Y61.C1      net (fanout=2)        0.745   t3/bcr/M_ctr_q[19]
    SLICE_X15Y61.C       Tilo                  0.259   t3/Mmux__n043781
                                                       t3/bcr/out2
    SLICE_X17Y59.A2      net (fanout=3)        1.274   t3/out1_2
    SLICE_X17Y59.A       Tilo                  0.259   t3/M_last_q_1
                                                       t3/bcr/out4
    SLICE_X16Y60.C2      net (fanout=2)        1.003   t3/M_bcr_out
    SLICE_X16Y60.C       Tilo                  0.255   t3/M_last_q_2
                                                       t3/M_edr_out[0]_M_edy_out[0]_OR_171_o1
    SLICE_X12Y58.A3      net (fanout=7)        1.064   t3/M_edr_out[0]_M_edy_out[0]_OR_171_o
    SLICE_X12Y58.A       Tilo                  0.254   t3/Mmux__n0437165
                                                       t3/Mmux__n0437165
    SLICE_X15Y60.C1      net (fanout=1)        1.217   t3/Mmux__n0437164
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.179ns (1.876ns logic, 5.303ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  12.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcb/M_ctr_q_18 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.135ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.294 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcb/M_ctr_q_18 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.CQ      Tcko                  0.476   t3/bcb/M_ctr_q[19]
                                                       t3/bcb/M_ctr_q_18
    SLICE_X17Y60.C2      net (fanout=2)        0.981   t3/bcb/M_ctr_q[18]
    SLICE_X17Y60.C       Tilo                  0.259   t3/Mmux__n04371213
                                                       t3/bcb/out2
    SLICE_X19Y60.B3      net (fanout=5)        0.601   t3/out1_1
    SLICE_X19Y60.B       Tilo                  0.259   t3/M_bcb_out_inv
                                                       t3/edb/out1_2
    SLICE_X23Y60.B4      net (fanout=1)        1.000   t3/out11
    SLICE_X23Y60.B       Tilo                  0.259   t3/out1_0
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_199_OUT61
    SLICE_X16Y61.B1      net (fanout=1)        1.316   t3/M_sequence_q[3]_GND_9_o_mux_199_OUT[3]
    SLICE_X16Y61.BMUX    Tilo                  0.326   t3/N44
                                                       t3/Mmux__n0437169_SW2
    SLICE_X16Y61.A5      net (fanout=1)        0.476   t3/N46
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.135ns (2.206ns logic, 4.929ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  12.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcg/M_ctr_q_18 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.124ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.294 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcg/M_ctr_q_18 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y61.CQ      Tcko                  0.476   t3/bcg/M_ctr_q[19]
                                                       t3/bcg/M_ctr_q_18
    SLICE_X23Y60.D6      net (fanout=2)        0.337   t3/bcg/M_ctr_q[18]
    SLICE_X23Y60.D       Tilo                  0.259   t3/out1_0
                                                       t3/bcg/out2
    SLICE_X23Y60.A4      net (fanout=4)        0.818   t3/out1_0
    SLICE_X23Y60.A       Tilo                  0.259   t3/out1_0
                                                       t3/edg/out1
    SLICE_X23Y60.B1      net (fanout=15)       1.416   t3/M_edg_out
    SLICE_X23Y60.B       Tilo                  0.259   t3/out1_0
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_199_OUT61
    SLICE_X16Y61.B1      net (fanout=1)        1.316   t3/M_sequence_q[3]_GND_9_o_mux_199_OUT[3]
    SLICE_X16Y61.BMUX    Tilo                  0.326   t3/N44
                                                       t3/Mmux__n0437169_SW2
    SLICE_X16Y61.A5      net (fanout=1)        0.476   t3/N46
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.124ns (2.206ns logic, 4.918ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  12.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcg/M_ctr_q_8 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.128ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.294 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcg/M_ctr_q_8 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.476   t3/bcg/M_ctr_q[11]
                                                       t3/bcg/M_ctr_q_8
    SLICE_X16Y60.B1      net (fanout=2)        1.165   t3/bcg/M_ctr_q[8]
    SLICE_X16Y60.B       Tilo                  0.254   t3/M_last_q_2
                                                       t3/bcg/out3
    SLICE_X23Y60.A3      net (fanout=4)        1.209   t3/out2_0
    SLICE_X23Y60.A       Tilo                  0.259   t3/out1_0
                                                       t3/edg/out1
    SLICE_X12Y58.B2      net (fanout=15)       1.420   t3/M_edg_out
    SLICE_X12Y58.B       Tilo                  0.254   t3/Mmux__n0437165
                                                       t3/Mmux__n04371631
    SLICE_X12Y58.A5      net (fanout=1)        0.247   t3/Mmux__n0437162
    SLICE_X12Y58.A       Tilo                  0.254   t3/Mmux__n0437165
                                                       t3/Mmux__n0437165
    SLICE_X15Y60.C1      net (fanout=1)        1.217   t3/Mmux__n0437164
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.128ns (1.870ns logic, 5.258ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  12.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcg/M_ctr_q_2 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.132ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.294 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcg/M_ctr_q_2 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y57.CQ      Tcko                  0.476   t3/bcg/M_ctr_q[3]
                                                       t3/bcg/M_ctr_q_2
    SLICE_X23Y60.C5      net (fanout=2)        0.610   t3/bcg/M_ctr_q[2]
    SLICE_X23Y60.C       Tilo                  0.259   t3/out1_0
                                                       t3/bcg/out1
    SLICE_X23Y60.A2      net (fanout=4)        0.553   t3/out_0
    SLICE_X23Y60.A       Tilo                  0.259   t3/out1_0
                                                       t3/edg/out1
    SLICE_X23Y60.B1      net (fanout=15)       1.416   t3/M_edg_out
    SLICE_X23Y60.B       Tilo                  0.259   t3/out1_0
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_199_OUT61
    SLICE_X16Y61.B1      net (fanout=1)        1.316   t3/M_sequence_q[3]_GND_9_o_mux_199_OUT[3]
    SLICE_X16Y61.BMUX    Tilo                  0.326   t3/N44
                                                       t3/Mmux__n0437169_SW2
    SLICE_X16Y61.A5      net (fanout=1)        0.476   t3/N46
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.132ns (2.206ns logic, 4.926ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  12.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t3/bcg/M_ctr_q_4 (FF)
  Destination:          t3/M_sequence_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.105ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.294 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t3/bcg/M_ctr_q_4 to t3/M_sequence_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y58.AQ      Tcko                  0.476   t3/bcg/M_ctr_q[7]
                                                       t3/bcg/M_ctr_q_4
    SLICE_X23Y60.C3      net (fanout=2)        0.583   t3/bcg/M_ctr_q[4]
    SLICE_X23Y60.C       Tilo                  0.259   t3/out1_0
                                                       t3/bcg/out1
    SLICE_X23Y60.A2      net (fanout=4)        0.553   t3/out_0
    SLICE_X23Y60.A       Tilo                  0.259   t3/out1_0
                                                       t3/edg/out1
    SLICE_X23Y60.B1      net (fanout=15)       1.416   t3/M_edg_out
    SLICE_X23Y60.B       Tilo                  0.259   t3/out1_0
                                                       t3/Mmux_M_sequence_q[3]_GND_9_o_mux_199_OUT61
    SLICE_X16Y61.B1      net (fanout=1)        1.316   t3/M_sequence_q[3]_GND_9_o_mux_199_OUT[3]
    SLICE_X16Y61.BMUX    Tilo                  0.326   t3/N44
                                                       t3/Mmux__n0437169_SW2
    SLICE_X16Y61.A5      net (fanout=1)        0.476   t3/N46
    SLICE_X16Y61.A       Tilo                  0.254   t3/N44
                                                       t3/Mmux__n04371610
    SLICE_X15Y60.C4      net (fanout=1)        0.555   t3/Mmux__n0437169
    SLICE_X15Y60.CLK     Tas                   0.373   t3/M_sequence_q[3]
                                                       t3/Mmux__n04371611
                                                       t3/M_sequence_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.105ns (2.206ns logic, 4.899ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: t3/bcy/M_sync_out/CLK
  Logical resource: t2/bc3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: t3/bcy/M_sync_out/CLK
  Logical resource: t3/bcb/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: t3/bcy/M_sync_out/CLK
  Logical resource: t2/bc4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: t3/bcy/M_sync_out/CLK
  Logical resource: t3/bcg/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: t3/bcy/M_sync_out/CLK
  Logical resource: t2/bc5/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: t3/bcy/M_sync_out/CLK
  Logical resource: t3/bcr/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: t3/bcy/M_sync_out/CLK
  Logical resource: t2/bc6/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: t3/bcy/M_sync_out/CLK
  Logical resource: t3/bcy/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: t2/bc8/M_sync_out/CLK
  Logical resource: t2/bc1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: t2/bc8/M_sync_out/CLK
  Logical resource: t2/bc2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: t2/bc8/M_sync_out/CLK
  Logical resource: t2/bc7/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: t2/bc8/M_sync_out/CLK
  Logical resource: t2/bc8/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t2/bc2/M_ctr_q[3]/CLK
  Logical resource: t2/bc2/M_ctr_q_0/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t2/bc2/M_ctr_q[3]/CLK
  Logical resource: t2/bc2/M_ctr_q_1/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t2/bc2/M_ctr_q[3]/CLK
  Logical resource: t2/bc2/M_ctr_q_2/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t2/bc2/M_ctr_q[3]/CLK
  Logical resource: t2/bc2/M_ctr_q_3/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t2/bc2/M_ctr_q[7]/CLK
  Logical resource: t2/bc2/M_ctr_q_4/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t2/bc2/M_ctr_q[7]/CLK
  Logical resource: t2/bc2/M_ctr_q_5/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t2/bc2/M_ctr_q[7]/CLK
  Logical resource: t2/bc2/M_ctr_q_6/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t2/bc2/M_ctr_q[7]/CLK
  Logical resource: t2/bc2/M_ctr_q_7/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t2/bc2/M_ctr_q[11]/CLK
  Logical resource: t2/bc2/M_ctr_q_8/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t2/bc2/M_ctr_q[11]/CLK
  Logical resource: t2/bc2/M_ctr_q_9/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t2/bc2/M_ctr_q[11]/CLK
  Logical resource: t2/bc2/M_ctr_q_10/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t2/bc2/M_ctr_q[11]/CLK
  Logical resource: t2/bc2/M_ctr_q_11/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t2/bc2/M_ctr_q[15]/CLK
  Logical resource: t2/bc2/M_ctr_q_12/CK
  Location pin: SLICE_X16Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t2/bc2/M_ctr_q[15]/CLK
  Logical resource: t2/bc2/M_ctr_q_13/CK
  Location pin: SLICE_X16Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t2/bc2/M_ctr_q[15]/CLK
  Logical resource: t2/bc2/M_ctr_q_14/CK
  Location pin: SLICE_X16Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t2/bc2/M_ctr_q[15]/CLK
  Logical resource: t2/bc2/M_ctr_q_15/CK
  Location pin: SLICE_X16Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t2/bc2/M_ctr_q[19]/CLK
  Logical resource: t2/bc2/M_ctr_q_16/CK
  Location pin: SLICE_X16Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.440|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14649 paths, 0 nets, and 1829 connections

Design statistics:
   Minimum period:   8.440ns{1}   (Maximum frequency: 118.483MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec 02 23:30:08 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



