Analysis & Synthesis report for fft128
Tue Mar 30 12:06:00 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for BUFRAM128C:Ubuf3|RAM2x128C:URAM|altsyncram:ram_rtl_0|altsyncram_e3q1:auto_generated
 16. Source assignments for BUFRAM128C_2:U_BUF2|RAM2x128C:URAM|altsyncram:ram_rtl_0|altsyncram_o3q1:auto_generated
 17. Source assignments for BUFRAM128C_1:U_BUF1|RAM2x128C:URAM|altsyncram:ram_rtl_0|altsyncram_g3q1:auto_generated
 18. Parameter Settings for User Entity Instance: Top-level Entity: |fft128
 19. Parameter Settings for User Entity Instance: BUFRAM128C_1:U_BUF1
 20. Parameter Settings for User Entity Instance: BUFRAM128C_1:U_BUF1|RAM2x128C:URAM
 21. Parameter Settings for User Entity Instance: FFT8:U_FFT1
 22. Parameter Settings for User Entity Instance: FFT8:U_FFT1|MPUC707:UM707
 23. Parameter Settings for User Entity Instance: CNORM_1:U_NORM1
 24. Parameter Settings for User Entity Instance: ROTATOR128:U_MPU
 25. Parameter Settings for User Entity Instance: ROTATOR128:U_MPU|WROM128:UROM
 26. Parameter Settings for User Entity Instance: BUFRAM128C_2:U_BUF2
 27. Parameter Settings for User Entity Instance: BUFRAM128C_2:U_BUF2|RAM2x128C:URAM
 28. Parameter Settings for User Entity Instance: FFT16:U_FFT2
 29. Parameter Settings for User Entity Instance: FFT16:U_FFT2|MPUC707:UM707
 30. Parameter Settings for User Entity Instance: FFT16:U_FFT2|MPUC541:UM541
 31. Parameter Settings for User Entity Instance: FFT16:U_FFT2|MPUC1307:UM1307
 32. Parameter Settings for User Entity Instance: FFT16:U_FFT2|MPUC924_383:UM383
 33. Parameter Settings for User Entity Instance: CNORM_2:U_NORM2
 34. Parameter Settings for User Entity Instance: BUFRAM128C:Ubuf3
 35. Parameter Settings for User Entity Instance: BUFRAM128C:Ubuf3|RAM2x128C:URAM
 36. Parameter Settings for Inferred Entity Instance: BUFRAM128C:Ubuf3|RAM2x128C:URAM|altsyncram:ram_rtl_0
 37. Parameter Settings for Inferred Entity Instance: BUFRAM128C_2:U_BUF2|RAM2x128C:URAM|altsyncram:ram_rtl_0
 38. Parameter Settings for Inferred Entity Instance: BUFRAM128C_1:U_BUF1|RAM2x128C:URAM|altsyncram:ram_rtl_0
 39. altsyncram Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "FFT16:U_FFT2|MPUC1307:UM1307"
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages
 44. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Mar 30 12:06:00 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; fft128                                      ;
; Top-level Entity Name           ; fft128                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5669                                        ;
; Total pins                      ; 90                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 27,648                                      ;
; Total DSP Blocks                ; 4                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; fft128             ; fft128             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; fft128_config.inc                ; yes             ; User Unspecified File        ; C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128_config.inc        ;         ;
; WROM128.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/WROM128.v                ;         ;
; rotator128_v.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/rotator128_v.v           ;         ;
; ram2x128.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/ram2x128.v               ;         ;
; mpuc924_383.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc924_383.v            ;         ;
; mpuc707.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc707.v                ;         ;
; mpuc541.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc541.v                ;         ;
; mpuc1307.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc1307.v               ;         ;
; fft8_3.v                         ; yes             ; User Verilog HDL File        ; C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft8_3.v                 ;         ;
; fft16.v                          ; yes             ; User Verilog HDL File        ; C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v                  ;         ;
; fft128.v                         ; yes             ; User Verilog HDL File        ; C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v                 ;         ;
; cnorm_2.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/cnorm_2.v                ;         ;
; cnorm_1.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/cnorm_1.v                ;         ;
; bufram128c_2.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c_2.v           ;         ;
; bufram128c_1.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c_1.v           ;         ;
; bufram128c.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c.v             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_e3q1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/db/altsyncram_e3q1.tdf   ;         ;
; db/altsyncram_o3q1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/db/altsyncram_o3q1.tdf   ;         ;
; db/altsyncram_g3q1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/db/altsyncram_g3q1.tdf   ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 3436      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 3228      ;
;     -- 7 input functions                    ; 90        ;
;     -- 6 input functions                    ; 554       ;
;     -- 5 input functions                    ; 504       ;
;     -- 4 input functions                    ; 522       ;
;     -- <=3 input functions                  ; 1558      ;
;                                             ;           ;
; Dedicated logic registers                   ; 5669      ;
;                                             ;           ;
; I/O pins                                    ; 90        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 27648     ;
;                                             ;           ;
; Total DSP Blocks                            ; 4         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 5777      ;
; Total fan-out                               ; 33585     ;
; Average fan-out                             ; 3.65      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                     ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                            ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------+-----------------+--------------+
; |fft128                                      ; 3228 (9)            ; 5669 (7)                  ; 27648             ; 4          ; 90   ; 0            ; |fft128                                                                                        ; fft128          ; work         ;
;    |BUFRAM128C:Ubuf3|                        ; 33 (33)             ; 26 (18)                   ; 10240             ; 0          ; 0    ; 0            ; |fft128|BUFRAM128C:Ubuf3                                                                       ; BUFRAM128C      ; work         ;
;       |RAM2x128C:URAM|                       ; 0 (0)               ; 8 (8)                     ; 10240             ; 0          ; 0    ; 0            ; |fft128|BUFRAM128C:Ubuf3|RAM2x128C:URAM                                                        ; RAM2x128C       ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |fft128|BUFRAM128C:Ubuf3|RAM2x128C:URAM|altsyncram:ram_rtl_0                                   ; altsyncram      ; work         ;
;             |altsyncram_e3q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |fft128|BUFRAM128C:Ubuf3|RAM2x128C:URAM|altsyncram:ram_rtl_0|altsyncram_e3q1:auto_generated    ; altsyncram_e3q1 ; work         ;
;    |BUFRAM128C_1:U_BUF1|                     ; 33 (33)             ; 26 (18)                   ; 8192              ; 0          ; 0    ; 0            ; |fft128|BUFRAM128C_1:U_BUF1                                                                    ; BUFRAM128C_1    ; work         ;
;       |RAM2x128C:URAM|                       ; 0 (0)               ; 8 (8)                     ; 8192              ; 0          ; 0    ; 0            ; |fft128|BUFRAM128C_1:U_BUF1|RAM2x128C:URAM                                                     ; RAM2x128C       ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft128|BUFRAM128C_1:U_BUF1|RAM2x128C:URAM|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_g3q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fft128|BUFRAM128C_1:U_BUF1|RAM2x128C:URAM|altsyncram:ram_rtl_0|altsyncram_g3q1:auto_generated ; altsyncram_g3q1 ; work         ;
;    |BUFRAM128C_2:U_BUF2|                     ; 33 (33)             ; 26 (18)                   ; 9216              ; 0          ; 0    ; 0            ; |fft128|BUFRAM128C_2:U_BUF2                                                                    ; BUFRAM128C_2    ; work         ;
;       |RAM2x128C:URAM|                       ; 0 (0)               ; 8 (8)                     ; 9216              ; 0          ; 0    ; 0            ; |fft128|BUFRAM128C_2:U_BUF2|RAM2x128C:URAM                                                     ; RAM2x128C       ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 9216              ; 0          ; 0    ; 0            ; |fft128|BUFRAM128C_2:U_BUF2|RAM2x128C:URAM|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_o3q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 9216              ; 0          ; 0    ; 0            ; |fft128|BUFRAM128C_2:U_BUF2|RAM2x128C:URAM|altsyncram:ram_rtl_0|altsyncram_o3q1:auto_generated ; altsyncram_o3q1 ; work         ;
;    |CNORM_1:U_NORM1|                         ; 40 (40)             ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |fft128|CNORM_1:U_NORM1                                                                        ; CNORM_1         ; work         ;
;    |CNORM_2:U_NORM2|                         ; 52 (52)             ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |fft128|CNORM_2:U_NORM2                                                                        ; CNORM_2         ; work         ;
;    |FFT16:U_FFT2|                            ; 2324 (1761)         ; 4123 (3470)               ; 0                 ; 0          ; 0    ; 0            ; |fft128|FFT16:U_FFT2                                                                           ; FFT16           ; work         ;
;       |MPUC1307:UM1307|                      ; 124 (124)           ; 169 (169)                 ; 0                 ; 0          ; 0    ; 0            ; |fft128|FFT16:U_FFT2|MPUC1307:UM1307                                                           ; MPUC1307        ; work         ;
;       |MPUC541:UM541|                        ; 145 (145)           ; 160 (160)                 ; 0                 ; 0          ; 0    ; 0            ; |fft128|FFT16:U_FFT2|MPUC541:UM541                                                             ; MPUC541         ; work         ;
;       |MPUC707:UM707|                        ; 102 (102)           ; 151 (151)                 ; 0                 ; 0          ; 0    ; 0            ; |fft128|FFT16:U_FFT2|MPUC707:UM707                                                             ; MPUC707         ; work         ;
;       |MPUC924_383:UM383|                    ; 192 (192)           ; 173 (173)                 ; 0                 ; 0          ; 0    ; 0            ; |fft128|FFT16:U_FFT2|MPUC924_383:UM383                                                         ; MPUC924_383     ; work         ;
;    |FFT8:U_FFT1|                             ; 559 (463)           ; 1191 (1061)               ; 0                 ; 0          ; 0    ; 0            ; |fft128|FFT8:U_FFT1                                                                            ; FFT8            ; work         ;
;       |MPUC707:UM707|                        ; 96 (96)             ; 130 (130)                 ; 0                 ; 0          ; 0    ; 0            ; |fft128|FFT8:U_FFT1|MPUC707:UM707                                                              ; MPUC707         ; work         ;
;    |ROTATOR128:U_MPU|                        ; 145 (49)            ; 190 (190)                 ; 0                 ; 4          ; 0    ; 0            ; |fft128|ROTATOR128:U_MPU                                                                       ; ROTATOR128      ; work         ;
;       |WROM128:UROM|                         ; 96 (96)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fft128|ROTATOR128:U_MPU|WROM128:UROM                                                          ; WROM128         ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; BUFRAM128C:Ubuf3|RAM2x128C:URAM|altsyncram:ram_rtl_0|altsyncram_e3q1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 256          ; 40           ; 256          ; 40           ; 10240 ; None ;
; BUFRAM128C_1:U_BUF1|RAM2x128C:URAM|altsyncram:ram_rtl_0|altsyncram_g3q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; BUFRAM128C_2:U_BUF2|RAM2x128C:URAM|altsyncram:ram_rtl_0|altsyncram_o3q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216  ; None ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary ;
+-------------------------------+--------------+
; Statistic                     ; Number Used  ;
+-------------------------------+--------------+
; Two Independent 18x18         ; 4            ;
; Total number of DSP blocks    ; 4            ;
;                               ;              ;
; Fixed Point Signed Multiplier ; 4            ;
+-------------------------------+--------------+


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+----------------------------------------+---------------------------------------------------+
; Register name                          ; Reason for Removal                                ;
+----------------------------------------+---------------------------------------------------+
; FFT16:U_FFT2|MPUC1307:UM1307|droo[21]  ; Lost fanout                                       ;
; FFT16:U_FFT2|MPUC1307:UM1307|doo[21]   ; Lost fanout                                       ;
; FFT16:U_FFT2|m2r[21]                   ; Merged with FFT16:U_FFT2|m2r[20]                  ;
; FFT16:U_FFT2|m2dr[21]                  ; Merged with FFT16:U_FFT2|m2dr[20]                 ;
; FFT16:U_FFT2|m2i[21]                   ; Merged with FFT16:U_FFT2|m2i[20]                  ;
; FFT16:U_FFT2|m2di[21]                  ; Merged with FFT16:U_FFT2|m2di[20]                 ;
; FFT16:U_FFT2|m3r[20]                   ; Merged with FFT16:U_FFT2|m3r[19]                  ;
; FFT16:U_FFT2|m3i[20]                   ; Merged with FFT16:U_FFT2|m3i[19]                  ;
; FFT8:U_FFT1|MPUC707:UM707|dt[18]       ; Merged with FFT8:U_FFT1|MPUC707:UM707|dt[17]      ;
; FFT16:U_FFT2|MPUC707:UM707|dt[21]      ; Merged with FFT16:U_FFT2|MPUC707:UM707|dt[20]     ;
; FFT16:U_FFT2|MPUC924_383:UM383|dx3[21] ; Merged with FFT16:U_FFT2|MPUC924_383:UM383|dt[20] ;
; FFT16:U_FFT2|MPUC1307:UM1307|dt[21]    ; Merged with FFT16:U_FFT2|MPUC1307:UM1307|dt[20]   ;
; FFT16:U_FFT2|MPUC1307:UM1307|dx5[23]   ; Merged with FFT16:U_FFT2|MPUC1307:UM1307|dt[20]   ;
; FFT16:U_FFT2|MPUC541:UM541|dx3[21]     ; Merged with FFT16:U_FFT2|MPUC541:UM541|dt[20]     ;
; FFT16:U_FFT2|MPUC541:UM541|dx5[21]     ; Merged with FFT16:U_FFT2|MPUC541:UM541|dt[20]     ;
; FFT16:U_FFT2|s7d1i[20]                 ; Merged with FFT16:U_FFT2|MPUC541:UM541|dii[20]    ;
; FFT16:U_FFT2|s7d1i[19]                 ; Merged with FFT16:U_FFT2|MPUC541:UM541|dii[19]    ;
; FFT16:U_FFT2|s7d1i[18]                 ; Merged with FFT16:U_FFT2|MPUC541:UM541|dii[18]    ;
; FFT16:U_FFT2|s7d1i[17]                 ; Merged with FFT16:U_FFT2|MPUC541:UM541|dii[17]    ;
; FFT16:U_FFT2|s7d1i[16]                 ; Merged with FFT16:U_FFT2|MPUC541:UM541|dii[16]    ;
; FFT16:U_FFT2|s7d1i[15]                 ; Merged with FFT16:U_FFT2|MPUC541:UM541|dii[15]    ;
; FFT16:U_FFT2|s7d1i[14]                 ; Merged with FFT16:U_FFT2|MPUC541:UM541|dii[14]    ;
; FFT16:U_FFT2|s7d1i[13]                 ; Merged with FFT16:U_FFT2|MPUC541:UM541|dii[13]    ;
; FFT16:U_FFT2|s7d1i[12]                 ; Merged with FFT16:U_FFT2|MPUC541:UM541|dii[12]    ;
; FFT16:U_FFT2|s7d1i[11]                 ; Merged with FFT16:U_FFT2|MPUC541:UM541|dii[11]    ;
; FFT16:U_FFT2|s7d1i[10]                 ; Merged with FFT16:U_FFT2|MPUC541:UM541|dii[10]    ;
; FFT16:U_FFT2|s7d1i[9]                  ; Merged with FFT16:U_FFT2|MPUC541:UM541|dii[9]     ;
; FFT16:U_FFT2|s7d1i[8]                  ; Merged with FFT16:U_FFT2|MPUC541:UM541|dii[8]     ;
; FFT16:U_FFT2|s7d1i[7]                  ; Merged with FFT16:U_FFT2|MPUC541:UM541|dii[7]     ;
; FFT16:U_FFT2|s7d1i[6]                  ; Merged with FFT16:U_FFT2|MPUC541:UM541|dii[6]     ;
; FFT16:U_FFT2|s7d1i[5]                  ; Merged with FFT16:U_FFT2|MPUC541:UM541|dii[5]     ;
; FFT16:U_FFT2|s7d1i[4]                  ; Merged with FFT16:U_FFT2|MPUC541:UM541|dii[4]     ;
; FFT16:U_FFT2|s7d1i[3]                  ; Merged with FFT16:U_FFT2|MPUC541:UM541|dii[3]     ;
; FFT16:U_FFT2|s7d1i[2]                  ; Merged with FFT16:U_FFT2|MPUC541:UM541|dii[2]     ;
; FFT16:U_FFT2|s7d1i[1]                  ; Merged with FFT16:U_FFT2|MPUC541:UM541|dii[1]     ;
; FFT16:U_FFT2|s7d1i[0]                  ; Merged with FFT16:U_FFT2|MPUC541:UM541|dii[0]     ;
; addri[7]                               ; Lost fanout                                       ;
; Total Number of Removed Registers = 37 ;                                                   ;
+----------------------------------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                         ;
+---------------------------------------+--------------------+----------------------------------------+
; Register name                         ; Reason for Removal ; Registers Removed due to This Register ;
+---------------------------------------+--------------------+----------------------------------------+
; FFT16:U_FFT2|MPUC1307:UM1307|droo[21] ; Lost Fanouts       ; FFT16:U_FFT2|MPUC1307:UM1307|doo[21]   ;
+---------------------------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5669  ;
; Number of registers using Synchronous Clear  ; 45    ;
; Number of registers using Synchronous Load   ; 438   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5336  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                        ;
+-----------------------------------------------+----------------------------------------------+------+
; Register Name                                 ; Megafunction                                 ; Type ;
+-----------------------------------------------+----------------------------------------------+------+
; BUFRAM128C:Ubuf3|RAM2x128C:URAM|doi[0..39]    ; BUFRAM128C:Ubuf3|RAM2x128C:URAM|ram_rtl_0    ; RAM  ;
; BUFRAM128C_2:U_BUF2|RAM2x128C:URAM|doi[0..35] ; BUFRAM128C_2:U_BUF2|RAM2x128C:URAM|ram_rtl_0 ; RAM  ;
; BUFRAM128C_1:U_BUF1|RAM2x128C:URAM|doi[0..31] ; BUFRAM128C_1:U_BUF1|RAM2x128C:URAM|ram_rtl_0 ; RAM  ;
+-----------------------------------------------+----------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fft128|CNORM_1:U_NORM1|dir[1]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fft128|CNORM_1:U_NORM1|dir[2]      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |fft128|CNORM_1:U_NORM1|dir[15]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fft128|CNORM_2:U_NORM2|dir[18]     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |fft128|CNORM_2:U_NORM2|dii[21]     ;
; 3:1                ; 38 bits   ; 76 LEs        ; 0 LEs                ; 76 LEs                 ; Yes        ; |fft128|FFT16:U_FFT2|m4_12r[16]     ;
; 3:1                ; 42 bits   ; 84 LEs        ; 0 LEs                ; 84 LEs                 ; Yes        ; |fft128|FFT16:U_FFT2|s4r[0]         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |fft128|addri[5]                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |fft128|BUFRAM128C:Ubuf3|RDY        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |fft128|BUFRAM128C_2:U_BUF2|addr[6] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |fft128|BUFRAM128C_1:U_BUF1|addr[7] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fft128|FFT8:U_FFT1|RDY             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fft128|FFT16:U_FFT2|ct[0]          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |fft128|ROTATOR128:U_MPU|addrw[4]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fft128|CNORM_2:U_NORM2|dir[2]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fft128|BUFRAM128C:Ubuf3|ct2[7]     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |fft128|BUFRAM128C:Ubuf3|ct2[1]     ;
; 8:1                ; 40 bits   ; 200 LEs       ; 0 LEs                ; 200 LEs                ; Yes        ; |fft128|FFT16:U_FFT2|s3i[15]        ;
; 3:1                ; 44 bits   ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |fft128|FFT16:U_FFT2|s5i[19]        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fft128|FFT8:U_FFT1|ctd[2]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |fft128|FFT16:U_FFT2|ctd[0]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fft128|BUFRAM128C_1:U_BUF1|ct2[7]  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |fft128|BUFRAM128C_1:U_BUF1|ct2[8]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fft128|BUFRAM128C_2:U_BUF2|ct2[7]  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |fft128|BUFRAM128C_2:U_BUF2|ct2[6]  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |fft128|FFT8:U_FFT1|sjr[5]          ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |fft128|FFT16:U_FFT2|s3jr[6]        ;
; 16:1               ; 38 bits   ; 380 LEs       ; 190 LEs              ; 190 LEs                ; Yes        ; |fft128|FFT16:U_FFT2|s7i[5]         ;
; 5:1                ; 44 bits   ; 132 LEs       ; 88 LEs               ; 44 LEs                 ; Yes        ; |fft128|FFT16:U_FFT2|s6i[10]        ;
; 10:1               ; 42 bits   ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |fft128|FFT16:U_FFT2|s8i[0]         ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |fft128|FFT16:U_FFT2|s7r[19]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |fft128|CNORM_2:U_NORM2|ShiftLeft1  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fft128|FFT16:U_FFT2|Add24          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fft128|FFT8:U_FFT1|Add6            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fft128|FFT8:U_FFT1|Add7            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fft128|FFT16:U_FFT2|Add75          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fft128|FFT16:U_FFT2|Mux129         ;
; 3:1                ; 80 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |fft128|FFT16:U_FFT2|Add16          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |fft128|FFT8:U_FFT1|Add6            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |fft128|FFT8:U_FFT1|Add7            ;
; 8:1                ; 34 bits   ; 170 LEs       ; 102 LEs              ; 68 LEs                 ; No         ; |fft128|FFT8:U_FFT1|Add29           ;
; 8:1                ; 34 bits   ; 170 LEs       ; 136 LEs              ; 34 LEs                 ; No         ; |fft128|FFT8:U_FFT1|Add28           ;
; 1:1                ; 8 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |fft128|FFT8:U_FFT1|Add6            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |fft128|FFT8:U_FFT1|Add28           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fft128|FFT8:U_FFT1|Add28           ;
; 4:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |fft128|FFT16:U_FFT2|Add8           ;
; 4:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |fft128|FFT16:U_FFT2|Add8           ;
; 6:1                ; 40 bits   ; 160 LEs       ; 80 LEs               ; 80 LEs                 ; No         ; |fft128|FFT16:U_FFT2|Add23          ;
; 8:1                ; 42 bits   ; 210 LEs       ; 126 LEs              ; 84 LEs                 ; No         ; |fft128|FFT16:U_FFT2|Add63          ;
; 8:1                ; 40 bits   ; 200 LEs       ; 80 LEs               ; 120 LEs                ; No         ; |fft128|FFT16:U_FFT2|Add64          ;
; 8:1                ; 44 bits   ; 220 LEs       ; 176 LEs              ; 44 LEs                 ; No         ; |fft128|FFT16:U_FFT2|Add83          ;
; 8:1                ; 44 bits   ; 220 LEs       ; 220 LEs              ; 0 LEs                  ; No         ; |fft128|FFT16:U_FFT2|Add83          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fft128|FFT16:U_FFT2|Add7           ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; No         ; |fft128|FFT16:U_FFT2|Add76          ;
; 4:1                ; 40 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |fft128|FFT16:U_FFT2|Add75          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fft128|FFT16:U_FFT2|Add36          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |fft128|FFT16:U_FFT2|Add63          ;
; 6:1                ; 44 bits   ; 176 LEs       ; 132 LEs              ; 44 LEs                 ; No         ; |fft128|FFT16:U_FFT2|Add23          ;
; 6:1                ; 80 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |fft128|FFT16:U_FFT2|Add35          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for BUFRAM128C:Ubuf3|RAM2x128C:URAM|altsyncram:ram_rtl_0|altsyncram_e3q1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for BUFRAM128C_2:U_BUF2|RAM2x128C:URAM|altsyncram:ram_rtl_0|altsyncram_o3q1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for BUFRAM128C_1:U_BUF1|RAM2x128C:URAM|altsyncram:ram_rtl_0|altsyncram_g3q1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |fft128 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; nb             ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUFRAM128C_1:U_BUF1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; nb             ; 16    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUFRAM128C_1:U_BUF1|RAM2x128C:URAM ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; nb             ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT8:U_FFT1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; nb             ; 16    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT8:U_FFT1|MPUC707:UM707 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; nb             ; 18    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CNORM_1:U_NORM1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; nb             ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROTATOR128:U_MPU ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; nb             ; 18    ; Signed Integer                       ;
; nw             ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROTATOR128:U_MPU|WROM128:UROM ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; nw             ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUFRAM128C_2:U_BUF2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; nb             ; 18    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUFRAM128C_2:U_BUF2|RAM2x128C:URAM ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; nb             ; 18    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT16:U_FFT2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; nb             ; 18    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT16:U_FFT2|MPUC707:UM707 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; nb             ; 21    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT16:U_FFT2|MPUC541:UM541 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; nb             ; 21    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT16:U_FFT2|MPUC1307:UM1307 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; nb             ; 21    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FFT16:U_FFT2|MPUC924_383:UM383 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; nb             ; 21    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CNORM_2:U_NORM2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; nb             ; 18    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUFRAM128C:Ubuf3 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; nb             ; 20    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUFRAM128C:Ubuf3|RAM2x128C:URAM ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; nb             ; 20    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BUFRAM128C:Ubuf3|RAM2x128C:URAM|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 40                   ; Untyped                                   ;
; WIDTHAD_A                          ; 8                    ; Untyped                                   ;
; NUMWORDS_A                         ; 256                  ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 40                   ; Untyped                                   ;
; WIDTHAD_B                          ; 8                    ; Untyped                                   ;
; NUMWORDS_B                         ; 256                  ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_e3q1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BUFRAM128C_2:U_BUF2|RAM2x128C:URAM|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 36                   ; Untyped                                      ;
; WIDTHAD_A                          ; 8                    ; Untyped                                      ;
; NUMWORDS_A                         ; 256                  ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 36                   ; Untyped                                      ;
; WIDTHAD_B                          ; 8                    ; Untyped                                      ;
; NUMWORDS_B                         ; 256                  ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_o3q1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BUFRAM128C_1:U_BUF1|RAM2x128C:URAM|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 32                   ; Untyped                                      ;
; WIDTHAD_A                          ; 8                    ; Untyped                                      ;
; NUMWORDS_A                         ; 256                  ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 32                   ; Untyped                                      ;
; WIDTHAD_B                          ; 8                    ; Untyped                                      ;
; NUMWORDS_B                         ; 256                  ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_g3q1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 3                                                       ;
; Entity Instance                           ; BUFRAM128C:Ubuf3|RAM2x128C:URAM|altsyncram:ram_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 40                                                      ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 40                                                      ;
;     -- NUMWORDS_B                         ; 256                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                ;
; Entity Instance                           ; BUFRAM128C_2:U_BUF2|RAM2x128C:URAM|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 36                                                      ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 36                                                      ;
;     -- NUMWORDS_B                         ; 256                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                ;
; Entity Instance                           ; BUFRAM128C_1:U_BUF1|RAM2x128C:URAM|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 32                                                      ;
;     -- NUMWORDS_B                         ; 256                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                ;
+-------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FFT16:U_FFT2|MPUC1307:UM1307"                                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; DOR  ; Output ; Warning  ; Output or bidir port (22 bits) is wider than the port expression (21 bits) it drives; bit(s) "DOR[21..21]" have no fanouts ;
; DOI  ; Output ; Warning  ; Output or bidir port (22 bits) is wider than the port expression (21 bits) it drives; bit(s) "DOI[21..21]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 5669                        ;
;     ENA               ; 4855                        ;
;     ENA SCLR          ; 44                          ;
;     ENA SLD           ; 437                         ;
;     SCLR              ; 1                           ;
;     SLD               ; 1                           ;
;     plain             ; 331                         ;
; arriav_lcell_comb     ; 3228                        ;
;     arith             ; 1360                        ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 210                         ;
;         2 data inputs ; 430                         ;
;         3 data inputs ; 159                         ;
;         4 data inputs ; 289                         ;
;         5 data inputs ; 263                         ;
;     extend            ; 90                          ;
;         7 data inputs ; 90                          ;
;     normal            ; 1453                        ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 391                         ;
;         4 data inputs ; 233                         ;
;         5 data inputs ; 241                         ;
;         6 data inputs ; 554                         ;
;     shared            ; 325                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 254                         ;
;         3 data inputs ; 70                          ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 90                          ;
; stratixv_ram_block    ; 108                         ;
;                       ;                             ;
; Max LUT depth         ; 5.20                        ;
; Average LUT depth     ; 2.51                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Mar 30 12:05:29 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fft128 -c fft128
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fft128_tb.v
    Info (12023): Found entity 1: FFT128_tb File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/FFT128_tb.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file wrom128.v
    Info (12023): Found entity 1: WROM128 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/WROM128.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file wave_rom128.v
    Info (12023): Found entity 1: Wave_ROM128 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/Wave_ROM128.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file rotator128_v.v
    Info (12023): Found entity 1: ROTATOR128 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/rotator128_v.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file ram2x128.v
    Info (12023): Found entity 1: RAM2x128C File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/ram2x128.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file ram128.v
    Info (12023): Found entity 1: RAM128 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/ram128.v Line: 50
Warning (10238): Verilog Module Declaration warning at mpuc924_383.v(53): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "MPUC924_383" File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc924_383.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file mpuc924_383.v
    Info (12023): Found entity 1: MPUC924_383 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc924_383.v Line: 53
Warning (10238): Verilog Module Declaration warning at mpuc707.v(52): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "MPUC707" File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc707.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file mpuc707.v
    Info (12023): Found entity 1: MPUC707 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc707.v Line: 52
Warning (10238): Verilog Module Declaration warning at mpuc541.v(53): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "MPUC541" File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc541.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file mpuc541.v
    Info (12023): Found entity 1: MPUC541 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc541.v Line: 53
Warning (10238): Verilog Module Declaration warning at mpuc1307.v(53): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "MPUC1307" File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc1307.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file mpuc1307.v
    Info (12023): Found entity 1: MPUC1307 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc1307.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file fft8_3.v
    Info (12023): Found entity 1: FFT8 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft8_3.v Line: 98
Info (12021): Found 1 design units, including 1 entities, in source file fft16.v
    Info (12023): Found entity 1: FFT16 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v Line: 126
Info (12021): Found 1 design units, including 1 entities, in source file fft128.v
    Info (12023): Found entity 1: fft128 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file cnorm_2.v
    Info (12023): Found entity 1: CNORM_2 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/cnorm_2.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file cnorm_1.v
    Info (12023): Found entity 1: CNORM_1 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/cnorm_1.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file cnorm.v
    Info (12023): Found entity 1: CNORM File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/cnorm.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file bufram128c_2.v
    Info (12023): Found entity 1: BUFRAM128C_2 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c_2.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file bufram128c_1.v
    Info (12023): Found entity 1: BUFRAM128C_1 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c_1.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file bufram128c.v
    Info (12023): Found entity 1: BUFRAM128C File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c.v Line: 54
Info (12127): Elaborating entity "fft128" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at fft128.v(165): truncated value with size 32 to match size of target (8) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v Line: 165
Warning (10230): Verilog HDL assignment warning at fft128.v(168): truncated value with size 8 to match size of target (7) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v Line: 168
Info (12128): Elaborating entity "BUFRAM128C_1" for hierarchy "BUFRAM128C_1:U_BUF1" File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v Line: 110
Warning (10230): Verilog HDL assignment warning at bufram128c_1.v(93): truncated value with size 32 to match size of target (8) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c_1.v Line: 93
Warning (10230): Verilog HDL assignment warning at bufram128c_1.v(95): truncated value with size 32 to match size of target (9) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c_1.v Line: 95
Info (12128): Elaborating entity "RAM2x128C" for hierarchy "BUFRAM128C_1:U_BUF1|RAM2x128C:URAM" File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c_1.v Line: 110
Warning (10036): Verilog HDL or VHDL warning at ram2x128.v(81): object "odd2" assigned a value but never read File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/ram2x128.v Line: 81
Info (12128): Elaborating entity "FFT8" for hierarchy "FFT8:U_FFT1" File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v Line: 115
Warning (10230): Verilog HDL assignment warning at fft8_3.v(136): truncated value with size 32 to match size of target (3) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft8_3.v Line: 136
Warning (10230): Verilog HDL assignment warning at fft8_3.v(138): truncated value with size 32 to match size of target (5) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft8_3.v Line: 138
Warning (10230): Verilog HDL assignment warning at fft8_3.v(257): truncated value with size 32 to match size of target (18) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft8_3.v Line: 257
Warning (10230): Verilog HDL assignment warning at fft8_3.v(259): truncated value with size 32 to match size of target (18) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft8_3.v Line: 259
Info (12128): Elaborating entity "MPUC707" for hierarchy "FFT8:U_FFT1|MPUC707:UM707" File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft8_3.v Line: 246
Warning (10230): Verilog HDL assignment warning at mpuc707.v(101): truncated value with size 22 to match size of target (18) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc707.v Line: 101
Info (12128): Elaborating entity "CNORM_1" for hierarchy "CNORM_1:U_NORM1" File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v Line: 124
Info (12128): Elaborating entity "ROTATOR128" for hierarchy "ROTATOR128:U_MPU" File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v Line: 129
Warning (10230): Verilog HDL assignment warning at rotator128_v.v(92): truncated value with size 32 to match size of target (7) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/rotator128_v.v Line: 92
Warning (10230): Verilog HDL assignment warning at rotator128_v.v(100): truncated value with size 9 to match size of target (7) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/rotator128_v.v Line: 100
Info (12128): Elaborating entity "WROM128" for hierarchy "ROTATOR128:U_MPU|WROM128:UROM" File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/rotator128_v.v Line: 103
Info (12128): Elaborating entity "BUFRAM128C_2" for hierarchy "BUFRAM128C_2:U_BUF2" File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v Line: 133
Warning (10230): Verilog HDL assignment warning at bufram128c_2.v(93): truncated value with size 32 to match size of target (8) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c_2.v Line: 93
Warning (10230): Verilog HDL assignment warning at bufram128c_2.v(95): truncated value with size 32 to match size of target (9) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c_2.v Line: 95
Info (12128): Elaborating entity "RAM2x128C" for hierarchy "BUFRAM128C_2:U_BUF2|RAM2x128C:URAM" File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c_2.v Line: 110
Warning (10036): Verilog HDL or VHDL warning at ram2x128.v(81): object "odd2" assigned a value but never read File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/ram2x128.v Line: 81
Info (12128): Elaborating entity "FFT16" for hierarchy "FFT16:U_FFT2" File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v Line: 138
Warning (10230): Verilog HDL assignment warning at fft16.v(164): truncated value with size 32 to match size of target (4) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v Line: 164
Warning (10230): Verilog HDL assignment warning at fft16.v(166): truncated value with size 32 to match size of target (6) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v Line: 166
Warning (10230): Verilog HDL assignment warning at fft16.v(211): truncated value with size 32 to match size of target (19) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v Line: 211
Warning (10230): Verilog HDL assignment warning at fft16.v(282): truncated value with size 32 to match size of target (21) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v Line: 282
Warning (10230): Verilog HDL assignment warning at fft16.v(284): truncated value with size 32 to match size of target (21) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v Line: 284
Warning (10230): Verilog HDL assignment warning at fft16.v(604): truncated value with size 32 to match size of target (1) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v Line: 604
Info (12128): Elaborating entity "MPUC707" for hierarchy "FFT16:U_FFT2|MPUC707:UM707" File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v Line: 274
Warning (10230): Verilog HDL assignment warning at mpuc707.v(101): truncated value with size 25 to match size of target (21) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc707.v Line: 101
Info (12128): Elaborating entity "MPUC541" for hierarchy "FFT16:U_FFT2|MPUC541:UM541" File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v Line: 432
Warning (10230): Verilog HDL assignment warning at mpuc541.v(104): truncated value with size 23 to match size of target (21) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc541.v Line: 104
Info (12128): Elaborating entity "MPUC1307" for hierarchy "FFT16:U_FFT2|MPUC1307:UM1307" File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v Line: 440
Warning (10230): Verilog HDL assignment warning at mpuc1307.v(104): truncated value with size 25 to match size of target (22) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc1307.v Line: 104
Info (12128): Elaborating entity "MPUC924_383" for hierarchy "FFT16:U_FFT2|MPUC924_383:UM383" File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft16.v Line: 448
Warning (10036): Verilog HDL or VHDL warning at mpuc924_383.v(82): object "c3d3" assigned a value but never read File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc924_383.v Line: 82
Warning (10230): Verilog HDL assignment warning at mpuc924_383.v(109): truncated value with size 23 to match size of target (21) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc924_383.v Line: 109
Warning (10230): Verilog HDL assignment warning at mpuc924_383.v(110): truncated value with size 23 to match size of target (21) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/mpuc924_383.v Line: 110
Info (12128): Elaborating entity "CNORM_2" for hierarchy "CNORM_2:U_NORM2" File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v Line: 148
Info (12128): Elaborating entity "BUFRAM128C" for hierarchy "BUFRAM128C:Ubuf3" File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/fft128.v Line: 153
Warning (10230): Verilog HDL assignment warning at bufram128c.v(93): truncated value with size 32 to match size of target (8) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c.v Line: 93
Warning (10230): Verilog HDL assignment warning at bufram128c.v(95): truncated value with size 32 to match size of target (9) File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c.v Line: 95
Info (12128): Elaborating entity "RAM2x128C" for hierarchy "BUFRAM128C:Ubuf3|RAM2x128C:URAM" File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/bufram128c.v Line: 110
Warning (10036): Verilog HDL or VHDL warning at ram2x128.v(81): object "odd2" assigned a value but never read File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/ram2x128.v Line: 81
Info (286030): Timing-Driven Synthesis is running
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BUFRAM128C:Ubuf3|RAM2x128C:URAM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 40
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 40
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BUFRAM128C_2:U_BUF2|RAM2x128C:URAM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 36
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 36
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BUFRAM128C_1:U_BUF1|RAM2x128C:URAM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "BUFRAM128C:Ubuf3|RAM2x128C:URAM|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "BUFRAM128C:Ubuf3|RAM2x128C:URAM|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "40"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "40"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e3q1.tdf
    Info (12023): Found entity 1: altsyncram_e3q1 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/db/altsyncram_e3q1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "BUFRAM128C_2:U_BUF2|RAM2x128C:URAM|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "BUFRAM128C_2:U_BUF2|RAM2x128C:URAM|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o3q1.tdf
    Info (12023): Found entity 1: altsyncram_o3q1 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/db/altsyncram_o3q1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "BUFRAM128C_1:U_BUF1|RAM2x128C:URAM|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "BUFRAM128C_1:U_BUF1|RAM2x128C:URAM|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g3q1.tdf
    Info (12023): Found entity 1: altsyncram_g3q1 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/db/altsyncram_g3q1.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/output_files/fft128.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7777 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 40 input pins
    Info (21059): Implemented 50 output pins
    Info (21061): Implemented 7575 logic cells
    Info (21064): Implemented 108 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 4878 megabytes
    Info: Processing ended: Tue Mar 30 12:06:00 2021
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT128/output_files/fft128.map.smsg.


