Warning (10268): Verilog HDL information at sr11_tb.v(15): always construct contains both blocking and non-blocking assignments File: C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/sr11_tb.v Line: 15
