
friction.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000034  00800100  0000146e  00001522  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000146e  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000d4  00800134  00800134  00001556  2**0
                  ALLOC
  3 .eeprom       0000001b  00810000  00810000  00001556  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .comment      00000030  00000000  00000000  00001571  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000015a4  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000160  00000000  00000000  000015e8  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002113  00000000  00000000  00001748  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000009ba  00000000  00000000  0000385b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001540  00000000  00000000  00004215  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000002c4  00000000  00000000  00005758  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000b46  00000000  00000000  00005a1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000f55  00000000  00000000  00006562  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000000c0  00000000  00000000  000074b7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 97 00 	jmp	0x12e	; 0x12e <__ctors_end>
       4:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
       8:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
       c:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      10:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      14:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      18:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      1c:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      20:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      24:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      28:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      2c:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      30:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      34:	0c 94 f1 03 	jmp	0x7e2	; 0x7e2 <__vector_13>
      38:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      3c:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      40:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      44:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      48:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      4c:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      50:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      54:	0c 94 68 05 	jmp	0xad0	; 0xad0 <__vector_21>
      58:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      5c:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      60:	0c 94 55 09 	jmp	0x12aa	; 0x12aa <__vector_24>
      64:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      68:	0c 03       	fmul	r16, r20
      6a:	13 03       	mulsu	r17, r19
      6c:	1a 03       	fmul	r17, r18
      6e:	3b 03       	fmul	r19, r19
      70:	3b 03       	fmul	r19, r19
      72:	3b 03       	fmul	r19, r19
      74:	3b 03       	fmul	r19, r19
      76:	3b 03       	fmul	r19, r19
      78:	3b 03       	fmul	r19, r19
      7a:	21 03       	mulsu	r18, r17
      7c:	21 03       	mulsu	r18, r17
      7e:	21 03       	mulsu	r18, r17
      80:	21 03       	mulsu	r18, r17
      82:	21 03       	mulsu	r18, r17
      84:	21 03       	mulsu	r18, r17
      86:	21 03       	mulsu	r18, r17
      88:	21 03       	mulsu	r18, r17
      8a:	21 03       	mulsu	r18, r17
      8c:	21 03       	mulsu	r18, r17
      8e:	2a 03       	fmul	r18, r18
      90:	2a 03       	fmul	r18, r18
      92:	2a 03       	fmul	r18, r18
      94:	2a 03       	fmul	r18, r18
      96:	2a 03       	fmul	r18, r18
      98:	2a 03       	fmul	r18, r18
      9a:	2a 03       	fmul	r18, r18
      9c:	2a 03       	fmul	r18, r18
      9e:	2a 03       	fmul	r18, r18
      a0:	2a 03       	fmul	r18, r18
      a2:	33 03       	mulsu	r19, r19
      a4:	33 03       	mulsu	r19, r19
      a6:	33 03       	mulsu	r19, r19
      a8:	33 03       	mulsu	r19, r19
      aa:	2f 08       	sbc	r2, r15
      ac:	3f 08       	sbc	r3, r15
      ae:	4f 08       	sbc	r4, r15
      b0:	b0 08       	sbc	r11, r0
      b2:	b0 08       	sbc	r11, r0
      b4:	b0 08       	sbc	r11, r0
      b6:	b0 08       	sbc	r11, r0
      b8:	b0 08       	sbc	r11, r0
      ba:	b0 08       	sbc	r11, r0
      bc:	5d 08       	sbc	r5, r13
      be:	5d 08       	sbc	r5, r13
      c0:	5d 08       	sbc	r5, r13
      c2:	5d 08       	sbc	r5, r13
      c4:	5d 08       	sbc	r5, r13
      c6:	5d 08       	sbc	r5, r13
      c8:	5d 08       	sbc	r5, r13
      ca:	5d 08       	sbc	r5, r13
      cc:	5d 08       	sbc	r5, r13
      ce:	5d 08       	sbc	r5, r13
      d0:	6f 08       	sbc	r6, r15
      d2:	6f 08       	sbc	r6, r15
      d4:	6f 08       	sbc	r6, r15
      d6:	6f 08       	sbc	r6, r15
      d8:	6f 08       	sbc	r6, r15
      da:	6f 08       	sbc	r6, r15
      dc:	6f 08       	sbc	r6, r15
      de:	6f 08       	sbc	r6, r15
      e0:	6f 08       	sbc	r6, r15
      e2:	6f 08       	sbc	r6, r15
      e4:	80 08       	sbc	r8, r0
      e6:	80 08       	sbc	r8, r0
      e8:	80 08       	sbc	r8, r0
      ea:	80 08       	sbc	r8, r0
      ec:	d3 08       	sbc	r13, r3
      ee:	d8 08       	sbc	r13, r8
      f0:	dd 08       	sbc	r13, r13
      f2:	e2 08       	sbc	r14, r2
      f4:	e7 08       	sbc	r14, r7
      f6:	f4 08       	sbc	r15, r4
      f8:	f9 08       	sbc	r15, r9
      fa:	fe 08       	sbc	r15, r14
      fc:	0d 09       	sbc	r16, r13
      fe:	12 09       	sbc	r17, r2
     100:	12 09       	sbc	r17, r2
     102:	12 09       	sbc	r17, r2
     104:	12 09       	sbc	r17, r2
     106:	12 09       	sbc	r17, r2
     108:	12 09       	sbc	r17, r2
     10a:	12 09       	sbc	r17, r2
     10c:	12 09       	sbc	r17, r2
     10e:	12 09       	sbc	r17, r2
     110:	12 09       	sbc	r17, r2
     112:	1a 09       	sbc	r17, r10
     114:	1a 09       	sbc	r17, r10
     116:	1a 09       	sbc	r17, r10
     118:	1a 09       	sbc	r17, r10
     11a:	1a 09       	sbc	r17, r10
     11c:	1a 09       	sbc	r17, r10
     11e:	1a 09       	sbc	r17, r10
     120:	1a 09       	sbc	r17, r10
     122:	1a 09       	sbc	r17, r10
     124:	1a 09       	sbc	r17, r10
     126:	22 09       	sbc	r18, r2
     128:	22 09       	sbc	r18, r2
     12a:	22 09       	sbc	r18, r2
     12c:	22 09       	sbc	r18, r2

0000012e <__ctors_end>:
     12e:	11 24       	eor	r1, r1
     130:	1f be       	out	0x3f, r1	; 63
     132:	cf ef       	ldi	r28, 0xFF	; 255
     134:	d8 e0       	ldi	r29, 0x08	; 8
     136:	de bf       	out	0x3e, r29	; 62
     138:	cd bf       	out	0x3d, r28	; 61

0000013a <__do_copy_data>:
     13a:	11 e0       	ldi	r17, 0x01	; 1
     13c:	a0 e0       	ldi	r26, 0x00	; 0
     13e:	b1 e0       	ldi	r27, 0x01	; 1
     140:	ee e6       	ldi	r30, 0x6E	; 110
     142:	f4 e1       	ldi	r31, 0x14	; 20
     144:	02 c0       	rjmp	.+4      	; 0x14a <__do_copy_data+0x10>
     146:	05 90       	lpm	r0, Z+
     148:	0d 92       	st	X+, r0
     14a:	a4 33       	cpi	r26, 0x34	; 52
     14c:	b1 07       	cpc	r27, r17
     14e:	d9 f7       	brne	.-10     	; 0x146 <__do_copy_data+0xc>

00000150 <__do_clear_bss>:
     150:	22 e0       	ldi	r18, 0x02	; 2
     152:	a4 e3       	ldi	r26, 0x34	; 52
     154:	b1 e0       	ldi	r27, 0x01	; 1
     156:	01 c0       	rjmp	.+2      	; 0x15a <.do_clear_bss_start>

00000158 <.do_clear_bss_loop>:
     158:	1d 92       	st	X+, r1

0000015a <.do_clear_bss_start>:
     15a:	a8 30       	cpi	r26, 0x08	; 8
     15c:	b2 07       	cpc	r27, r18
     15e:	e1 f7       	brne	.-8      	; 0x158 <.do_clear_bss_loop>
     160:	0e 94 56 06 	call	0xcac	; 0xcac <main>
     164:	0c 94 35 0a 	jmp	0x146a	; 0x146a <_exit>

00000168 <__bad_interrupt>:
     168:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000016c <_ZN14ChannelControl11InitChannelEv>:
		case ADDR_WAIT_SEC_LOCK: if ((param > MAX_WAIT_SEC_LOCK) || (param < MIN_WAIT_SEC_LOCK)) param = DEF_WAIT_SEC_LOCK;
		                         break;
	}
	
	return param;
}
     16c:	fc 01       	movw	r30, r24
     16e:	13 86       	std	Z+11, r1	; 0x0b
     170:	10 82       	st	Z, r1
     172:	12 82       	std	Z+2, r1	; 0x02
     174:	11 82       	std	Z+1, r1	; 0x01
     176:	14 82       	std	Z+4, r1	; 0x04
     178:	13 82       	std	Z+3, r1	; 0x03
     17a:	10 86       	std	Z+8, r1	; 0x08
     17c:	11 86       	std	Z+9, r1	; 0x09
     17e:	81 e0       	ldi	r24, 0x01	; 1
     180:	87 83       	std	Z+7, r24	; 0x07
     182:	16 82       	std	Z+6, r1	; 0x06
     184:	15 82       	std	Z+5, r1	; 0x05
     186:	08 95       	ret

00000188 <_ZN14ChannelControl8BackwardEv>:
     188:	fc 01       	movw	r30, r24
     18a:	a4 85       	ldd	r26, Z+12	; 0x0c
     18c:	b5 85       	ldd	r27, Z+13	; 0x0d
     18e:	9c 91       	ld	r25, X
     190:	86 85       	ldd	r24, Z+14	; 0x0e
     192:	89 2b       	or	r24, r25
     194:	8c 93       	st	X, r24
     196:	a7 85       	ldd	r26, Z+15	; 0x0f
     198:	b0 89       	ldd	r27, Z+16	; 0x10
     19a:	9c 91       	ld	r25, X
     19c:	81 89       	ldd	r24, Z+17	; 0x11
     19e:	80 95       	com	r24
     1a0:	89 23       	and	r24, r25
     1a2:	8c 93       	st	X, r24
     1a4:	10 86       	std	Z+8, r1	; 0x08
     1a6:	81 e0       	ldi	r24, 0x01	; 1
     1a8:	81 87       	std	Z+9, r24	; 0x09
     1aa:	08 95       	ret

000001ac <_ZN14ChannelControl7ForwardEv>:
     1ac:	fc 01       	movw	r30, r24
     1ae:	a4 85       	ldd	r26, Z+12	; 0x0c
     1b0:	b5 85       	ldd	r27, Z+13	; 0x0d
     1b2:	9c 91       	ld	r25, X
     1b4:	86 85       	ldd	r24, Z+14	; 0x0e
     1b6:	80 95       	com	r24
     1b8:	89 23       	and	r24, r25
     1ba:	8c 93       	st	X, r24
     1bc:	a7 85       	ldd	r26, Z+15	; 0x0f
     1be:	b0 89       	ldd	r27, Z+16	; 0x10
     1c0:	9c 91       	ld	r25, X
     1c2:	81 89       	ldd	r24, Z+17	; 0x11
     1c4:	89 2b       	or	r24, r25
     1c6:	8c 93       	st	X, r24
     1c8:	81 e0       	ldi	r24, 0x01	; 1
     1ca:	80 87       	std	Z+8, r24	; 0x08
     1cc:	11 86       	std	Z+9, r1	; 0x09
     1ce:	08 95       	ret

000001d0 <_ZN14ChannelControl4StopEv>:
     1d0:	fc 01       	movw	r30, r24
     1d2:	a4 85       	ldd	r26, Z+12	; 0x0c
     1d4:	b5 85       	ldd	r27, Z+13	; 0x0d
     1d6:	9c 91       	ld	r25, X
     1d8:	86 85       	ldd	r24, Z+14	; 0x0e
     1da:	80 95       	com	r24
     1dc:	89 23       	and	r24, r25
     1de:	8c 93       	st	X, r24
     1e0:	a7 85       	ldd	r26, Z+15	; 0x0f
     1e2:	b0 89       	ldd	r27, Z+16	; 0x10
     1e4:	9c 91       	ld	r25, X
     1e6:	81 89       	ldd	r24, Z+17	; 0x11
     1e8:	80 95       	com	r24
     1ea:	89 23       	and	r24, r25
     1ec:	8c 93       	st	X, r24
     1ee:	10 86       	std	Z+8, r1	; 0x08
     1f0:	11 86       	std	Z+9, r1	; 0x09
     1f2:	08 95       	ret

000001f4 <_ZN14ChannelControl7ProcessEv>:
     1f4:	0f 93       	push	r16
     1f6:	1f 93       	push	r17
     1f8:	cf 93       	push	r28
     1fa:	df 93       	push	r29
     1fc:	ec 01       	movw	r28, r24
     1fe:	0d 81       	ldd	r16, Y+5	; 0x05
     200:	8e 81       	ldd	r24, Y+6	; 0x06
     202:	80 17       	cp	r24, r16
     204:	20 f0       	brcs	.+8      	; 0x20e <_ZN14ChannelControl7ProcessEv+0x1a>
     206:	98 85       	ldd	r25, Y+8	; 0x08
     208:	91 11       	cpse	r25, r1
     20a:	e0 c0       	rjmp	.+448    	; 0x3cc <_ZN14ChannelControl7ProcessEv+0x1d8>
     20c:	55 c0       	rjmp	.+170    	; 0x2b8 <_ZN14ChannelControl7ProcessEv+0xc4>
     20e:	10 e0       	ldi	r17, 0x00	; 0
     210:	08 1b       	sub	r16, r24
     212:	11 09       	sbc	r17, r1
     214:	88 85       	ldd	r24, Y+8	; 0x08
     216:	88 23       	and	r24, r24
     218:	29 f0       	breq	.+10     	; 0x224 <_ZN14ChannelControl7ProcessEv+0x30>
     21a:	01 15       	cp	r16, r1
     21c:	11 05       	cpc	r17, r1
     21e:	11 f4       	brne	.+4      	; 0x224 <_ZN14ChannelControl7ProcessEv+0x30>
     220:	01 e0       	ldi	r16, 0x01	; 1
     222:	10 e0       	ldi	r17, 0x00	; 0
     224:	8a 85       	ldd	r24, Y+10	; 0x0a
     226:	81 11       	cpse	r24, r1
     228:	15 c0       	rjmp	.+42     	; 0x254 <_ZN14ChannelControl7ProcessEv+0x60>
     22a:	ce 01       	movw	r24, r28
     22c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <_ZN14ChannelControl4StopEv>
     230:	2f ef       	ldi	r18, 0xFF	; 255
     232:	89 ef       	ldi	r24, 0xF9	; 249
     234:	90 e0       	ldi	r25, 0x00	; 0
     236:	21 50       	subi	r18, 0x01	; 1
     238:	80 40       	sbci	r24, 0x00	; 0
     23a:	90 40       	sbci	r25, 0x00	; 0
     23c:	e1 f7       	brne	.-8      	; 0x236 <_ZN14ChannelControl7ProcessEv+0x42>
     23e:	00 c0       	rjmp	.+0      	; 0x240 <_ZN14ChannelControl7ProcessEv+0x4c>
     240:	00 00       	nop
     242:	81 e0       	ldi	r24, 0x01	; 1
     244:	8f 83       	std	Y+7, r24	; 0x07
     246:	88 87       	std	Y+8, r24	; 0x08
     248:	19 86       	std	Y+9, r1	; 0x09
     24a:	1c 82       	std	Y+4, r1	; 0x04
     24c:	1b 82       	std	Y+3, r1	; 0x03
     24e:	8a 81       	ldd	r24, Y+2	; 0x02
     250:	81 11       	cpse	r24, r1
     252:	1e 82       	std	Y+6, r1	; 0x06
     254:	81 e0       	ldi	r24, 0x01	; 1
     256:	8a 87       	std	Y+10, r24	; 0x0a
     258:	80 91 3b 01 	lds	r24, 0x013B	; 0x80013b <wait_sec_up>
     25c:	90 e0       	ldi	r25, 0x00	; 0
     25e:	9c 01       	movw	r18, r24
     260:	22 0f       	add	r18, r18
     262:	33 1f       	adc	r19, r19
     264:	88 0f       	add	r24, r24
     266:	99 1f       	adc	r25, r25
     268:	88 0f       	add	r24, r24
     26a:	99 1f       	adc	r25, r25
     26c:	88 0f       	add	r24, r24
     26e:	99 1f       	adc	r25, r25
     270:	82 0f       	add	r24, r18
     272:	93 1f       	adc	r25, r19
     274:	95 95       	asr	r25
     276:	87 95       	ror	r24
     278:	95 95       	asr	r25
     27a:	87 95       	ror	r24
     27c:	80 9f       	mul	r24, r16
     27e:	90 01       	movw	r18, r0
     280:	81 9f       	mul	r24, r17
     282:	30 0d       	add	r19, r0
     284:	90 9f       	mul	r25, r16
     286:	30 0d       	add	r19, r0
     288:	11 24       	eor	r1, r1
     28a:	8b 81       	ldd	r24, Y+3	; 0x03
     28c:	9c 81       	ldd	r25, Y+4	; 0x04
     28e:	28 17       	cp	r18, r24
     290:	39 07       	cpc	r19, r25
     292:	48 f0       	brcs	.+18     	; 0x2a6 <_ZN14ChannelControl7ProcessEv+0xb2>
     294:	88 81       	ld	r24, Y
     296:	81 11       	cpse	r24, r1
     298:	06 c0       	rjmp	.+12     	; 0x2a6 <_ZN14ChannelControl7ProcessEv+0xb2>
     29a:	ce 01       	movw	r24, r28
     29c:	0e 94 d6 00 	call	0x1ac	; 0x1ac <_ZN14ChannelControl7ForwardEv>
     2a0:	81 e0       	ldi	r24, 0x01	; 1
     2a2:	8f 83       	std	Y+7, r24	; 0x07
     2a4:	09 c0       	rjmp	.+18     	; 0x2b8 <_ZN14ChannelControl7ProcessEv+0xc4>
     2a6:	8f 81       	ldd	r24, Y+7	; 0x07
     2a8:	88 23       	and	r24, r24
     2aa:	19 f0       	breq	.+6      	; 0x2b2 <_ZN14ChannelControl7ProcessEv+0xbe>
     2ac:	8e 81       	ldd	r24, Y+6	; 0x06
     2ae:	08 0f       	add	r16, r24
     2b0:	0e 83       	std	Y+6, r16	; 0x06
     2b2:	ce 01       	movw	r24, r28
     2b4:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <_ZN14ChannelControl4StopEv>
     2b8:	8d 81       	ldd	r24, Y+5	; 0x05
     2ba:	0e 81       	ldd	r16, Y+6	; 0x06
     2bc:	80 17       	cp	r24, r16
     2be:	20 f0       	brcs	.+8      	; 0x2c8 <_ZN14ChannelControl7ProcessEv+0xd4>
     2c0:	99 85       	ldd	r25, Y+9	; 0x09
     2c2:	91 11       	cpse	r25, r1
     2c4:	87 c0       	rjmp	.+270    	; 0x3d4 <_ZN14ChannelControl7ProcessEv+0x1e0>
     2c6:	68 c0       	rjmp	.+208    	; 0x398 <_ZN14ChannelControl7ProcessEv+0x1a4>
     2c8:	10 e0       	ldi	r17, 0x00	; 0
     2ca:	08 1b       	sub	r16, r24
     2cc:	11 09       	sbc	r17, r1
     2ce:	89 85       	ldd	r24, Y+9	; 0x09
     2d0:	88 23       	and	r24, r24
     2d2:	29 f0       	breq	.+10     	; 0x2de <_ZN14ChannelControl7ProcessEv+0xea>
     2d4:	01 15       	cp	r16, r1
     2d6:	11 05       	cpc	r17, r1
     2d8:	11 f4       	brne	.+4      	; 0x2de <_ZN14ChannelControl7ProcessEv+0xea>
     2da:	01 e0       	ldi	r16, 0x01	; 1
     2dc:	10 e0       	ldi	r17, 0x00	; 0
     2de:	8a 85       	ldd	r24, Y+10	; 0x0a
     2e0:	88 23       	and	r24, r24
     2e2:	91 f0       	breq	.+36     	; 0x308 <_ZN14ChannelControl7ProcessEv+0x114>
     2e4:	ce 01       	movw	r24, r28
     2e6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <_ZN14ChannelControl4StopEv>
     2ea:	2f ef       	ldi	r18, 0xFF	; 255
     2ec:	89 ef       	ldi	r24, 0xF9	; 249
     2ee:	90 e0       	ldi	r25, 0x00	; 0
     2f0:	21 50       	subi	r18, 0x01	; 1
     2f2:	80 40       	sbci	r24, 0x00	; 0
     2f4:	90 40       	sbci	r25, 0x00	; 0
     2f6:	e1 f7       	brne	.-8      	; 0x2f0 <_ZN14ChannelControl7ProcessEv+0xfc>
     2f8:	00 c0       	rjmp	.+0      	; 0x2fa <_ZN14ChannelControl7ProcessEv+0x106>
     2fa:	00 00       	nop
     2fc:	81 e0       	ldi	r24, 0x01	; 1
     2fe:	8f 83       	std	Y+7, r24	; 0x07
     300:	89 87       	std	Y+9, r24	; 0x09
     302:	18 86       	std	Y+8, r1	; 0x08
     304:	1c 82       	std	Y+4, r1	; 0x04
     306:	1b 82       	std	Y+3, r1	; 0x03
     308:	1a 86       	std	Y+10, r1	; 0x0a
     30a:	80 91 3b 01 	lds	r24, 0x013B	; 0x80013b <wait_sec_up>
     30e:	4d 81       	ldd	r20, Y+5	; 0x05
     310:	44 23       	and	r20, r20
     312:	c1 f0       	breq	.+48     	; 0x344 <_ZN14ChannelControl7ProcessEv+0x150>
     314:	90 e0       	ldi	r25, 0x00	; 0
     316:	9c 01       	movw	r18, r24
     318:	22 0f       	add	r18, r18
     31a:	33 1f       	adc	r19, r19
     31c:	88 0f       	add	r24, r24
     31e:	99 1f       	adc	r25, r25
     320:	88 0f       	add	r24, r24
     322:	99 1f       	adc	r25, r25
     324:	88 0f       	add	r24, r24
     326:	99 1f       	adc	r25, r25
     328:	82 0f       	add	r24, r18
     32a:	93 1f       	adc	r25, r19
     32c:	95 95       	asr	r25
     32e:	87 95       	ror	r24
     330:	95 95       	asr	r25
     332:	87 95       	ror	r24
     334:	80 9f       	mul	r24, r16
     336:	90 01       	movw	r18, r0
     338:	81 9f       	mul	r24, r17
     33a:	30 0d       	add	r19, r0
     33c:	90 9f       	mul	r25, r16
     33e:	30 0d       	add	r19, r0
     340:	11 24       	eor	r1, r1
     342:	0e c0       	rjmp	.+28     	; 0x360 <_ZN14ChannelControl7ProcessEv+0x16c>
     344:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <wait_sec_down>
     348:	90 e0       	ldi	r25, 0x00	; 0
     34a:	9c 01       	movw	r18, r24
     34c:	22 0f       	add	r18, r18
     34e:	33 1f       	adc	r19, r19
     350:	88 0f       	add	r24, r24
     352:	99 1f       	adc	r25, r25
     354:	88 0f       	add	r24, r24
     356:	99 1f       	adc	r25, r25
     358:	88 0f       	add	r24, r24
     35a:	99 1f       	adc	r25, r25
     35c:	28 0f       	add	r18, r24
     35e:	39 1f       	adc	r19, r25
     360:	8b 81       	ldd	r24, Y+3	; 0x03
     362:	9c 81       	ldd	r25, Y+4	; 0x04
     364:	28 17       	cp	r18, r24
     366:	39 07       	cpc	r19, r25
     368:	48 f0       	brcs	.+18     	; 0x37c <_ZN14ChannelControl7ProcessEv+0x188>
     36a:	89 81       	ldd	r24, Y+1	; 0x01
     36c:	81 11       	cpse	r24, r1
     36e:	06 c0       	rjmp	.+12     	; 0x37c <_ZN14ChannelControl7ProcessEv+0x188>
     370:	ce 01       	movw	r24, r28
     372:	0e 94 c4 00 	call	0x188	; 0x188 <_ZN14ChannelControl8BackwardEv>
     376:	81 e0       	ldi	r24, 0x01	; 1
     378:	8f 83       	std	Y+7, r24	; 0x07
     37a:	0e c0       	rjmp	.+28     	; 0x398 <_ZN14ChannelControl7ProcessEv+0x1a4>
     37c:	8f 81       	ldd	r24, Y+7	; 0x07
     37e:	88 23       	and	r24, r24
     380:	29 f0       	breq	.+10     	; 0x38c <_ZN14ChannelControl7ProcessEv+0x198>
     382:	44 23       	and	r20, r20
     384:	59 f1       	breq	.+86     	; 0x3dc <_ZN14ChannelControl7ProcessEv+0x1e8>
     386:	8e 81       	ldd	r24, Y+6	; 0x06
     388:	80 1b       	sub	r24, r16
     38a:	8e 83       	std	Y+6, r24	; 0x06
     38c:	1f 82       	std	Y+7, r1	; 0x07
     38e:	1c 82       	std	Y+4, r1	; 0x04
     390:	1b 82       	std	Y+3, r1	; 0x03
     392:	ce 01       	movw	r24, r28
     394:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <_ZN14ChannelControl4StopEv>
     398:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <wait_sec_lock>
     39c:	90 e0       	ldi	r25, 0x00	; 0
     39e:	9c 01       	movw	r18, r24
     3a0:	22 0f       	add	r18, r18
     3a2:	33 1f       	adc	r19, r19
     3a4:	88 0f       	add	r24, r24
     3a6:	99 1f       	adc	r25, r25
     3a8:	88 0f       	add	r24, r24
     3aa:	99 1f       	adc	r25, r25
     3ac:	88 0f       	add	r24, r24
     3ae:	99 1f       	adc	r25, r25
     3b0:	82 0f       	add	r24, r18
     3b2:	93 1f       	adc	r25, r19
     3b4:	2b 81       	ldd	r18, Y+3	; 0x03
     3b6:	3c 81       	ldd	r19, Y+4	; 0x04
     3b8:	28 17       	cp	r18, r24
     3ba:	39 07       	cpc	r19, r25
     3bc:	28 f0       	brcs	.+10     	; 0x3c8 <_ZN14ChannelControl7ProcessEv+0x1d4>
     3be:	81 e0       	ldi	r24, 0x01	; 1
     3c0:	8b 87       	std	Y+11, r24	; 0x0b
     3c2:	1f 82       	std	Y+7, r1	; 0x07
     3c4:	1c 82       	std	Y+4, r1	; 0x04
     3c6:	1b 82       	std	Y+3, r1	; 0x03
     3c8:	8e 81       	ldd	r24, Y+6	; 0x06
     3ca:	0a c0       	rjmp	.+20     	; 0x3e0 <_ZN14ChannelControl7ProcessEv+0x1ec>
     3cc:	10 e0       	ldi	r17, 0x00	; 0
     3ce:	08 1b       	sub	r16, r24
     3d0:	11 09       	sbc	r17, r1
     3d2:	23 cf       	rjmp	.-442    	; 0x21a <_ZN14ChannelControl7ProcessEv+0x26>
     3d4:	10 e0       	ldi	r17, 0x00	; 0
     3d6:	08 1b       	sub	r16, r24
     3d8:	11 09       	sbc	r17, r1
     3da:	7c cf       	rjmp	.-264    	; 0x2d4 <_ZN14ChannelControl7ProcessEv+0xe0>
     3dc:	1e 82       	std	Y+6, r1	; 0x06
     3de:	d6 cf       	rjmp	.-84     	; 0x38c <_ZN14ChannelControl7ProcessEv+0x198>
     3e0:	df 91       	pop	r29
     3e2:	cf 91       	pop	r28
     3e4:	1f 91       	pop	r17
     3e6:	0f 91       	pop	r16
     3e8:	08 95       	ret

000003ea <_Z10LoadEepromv>:


void LoadEeprom(){
     3ea:	ef 92       	push	r14
     3ec:	ff 92       	push	r15
     3ee:	0f 93       	push	r16
     3f0:	1f 93       	push	r17
     3f2:	cf 93       	push	r28
     3f4:	df 93       	push	r29
	
   unsigned char tmp = 0;
   int i = 0;

	wait_sec_up = eeprom_read_byte(&eeprom_wait_sec_up);
     3f6:	88 e1       	ldi	r24, 0x18	; 24
     3f8:	90 e0       	ldi	r25, 0x00	; 0
     3fa:	0e 94 15 0a 	call	0x142a	; 0x142a <eeprom_read_byte>
     3fe:	80 93 3b 01 	sts	0x013B, r24	; 0x80013b <wait_sec_up>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     402:	8f e1       	ldi	r24, 0x1F	; 31
     404:	9e e4       	ldi	r25, 0x4E	; 78
     406:	01 97       	sbiw	r24, 0x01	; 1
     408:	f1 f7       	brne	.-4      	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
     40a:	00 c0       	rjmp	.+0      	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
     40c:	00 00       	nop
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_WAIT_SEC_UP, wait_sec_up);
     40e:	80 91 3b 01 	lds	r24, 0x013B	; 0x80013b <wait_sec_up>

unsigned char CheckMinMax(unsigned char addr, unsigned char param)
{
	switch (addr)
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
     412:	9d ef       	ldi	r25, 0xFD	; 253
     414:	98 0f       	add	r25, r24
     416:	92 36       	cpi	r25, 0x62	; 98
     418:	80 f0       	brcs	.+32     	; 0x43a <__LOCK_REGION_LENGTH__+0x3a>
	wait_sec_up = eeprom_read_byte(&eeprom_wait_sec_up);
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_WAIT_SEC_UP, wait_sec_up);
	if (wait_sec_up != tmp)
     41a:	8b 30       	cpi	r24, 0x0B	; 11
     41c:	71 f0       	breq	.+28     	; 0x43a <__LOCK_REGION_LENGTH__+0x3a>
	{
		wait_sec_up = tmp;
     41e:	8b e0       	ldi	r24, 0x0B	; 11
     420:	80 93 3b 01 	sts	0x013B, r24	; 0x80013b <wait_sec_up>
		eeprom_write_byte(&eeprom_wait_sec_up, wait_sec_up);
     424:	6b e0       	ldi	r22, 0x0B	; 11
     426:	88 e1       	ldi	r24, 0x18	; 24
     428:	90 e0       	ldi	r25, 0x00	; 0
     42a:	0e 94 27 0a 	call	0x144e	; 0x144e <eeprom_write_byte>
     42e:	cf e1       	ldi	r28, 0x1F	; 31
     430:	de e4       	ldi	r29, 0x4E	; 78
     432:	21 97       	sbiw	r28, 0x01	; 1
     434:	f1 f7       	brne	.-4      	; 0x432 <__LOCK_REGION_LENGTH__+0x32>
     436:	00 c0       	rjmp	.+0      	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
     438:	00 00       	nop
		_delay_ms(5);
	}
	
	
	wait_sec_down = eeprom_read_byte(&eeprom_wait_sec_down);
     43a:	8a e1       	ldi	r24, 0x1A	; 26
     43c:	90 e0       	ldi	r25, 0x00	; 0
     43e:	0e 94 15 0a 	call	0x142a	; 0x142a <eeprom_read_byte>
     442:	80 93 3a 01 	sts	0x013A, r24	; 0x80013a <wait_sec_down>
     446:	8f e1       	ldi	r24, 0x1F	; 31
     448:	9e e4       	ldi	r25, 0x4E	; 78
     44a:	01 97       	sbiw	r24, 0x01	; 1
     44c:	f1 f7       	brne	.-4      	; 0x44a <__LOCK_REGION_LENGTH__+0x4a>
     44e:	00 c0       	rjmp	.+0      	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
     450:	00 00       	nop
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_WAIT_SEC_DOWN, wait_sec_down);
     452:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <wait_sec_down>
{
	switch (addr)
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
		                         break;
	    case ADDR_WAIT_SEC_DOWN: if ((param > MAX_WAIT_SEC_DOWN) || (param < MIN_WAIT_SEC_DOWN)) param = DEF_WAIT_SEC_DOWN;
     456:	9d ef       	ldi	r25, 0xFD	; 253
     458:	98 0f       	add	r25, r24
     45a:	92 36       	cpi	r25, 0x62	; 98
     45c:	80 f0       	brcs	.+32     	; 0x47e <__LOCK_REGION_LENGTH__+0x7e>
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_WAIT_SEC_DOWN, wait_sec_down);
	
	if (wait_sec_down != tmp)
     45e:	8e 31       	cpi	r24, 0x1E	; 30
     460:	71 f0       	breq	.+28     	; 0x47e <__LOCK_REGION_LENGTH__+0x7e>
	{
		wait_sec_down = tmp;
     462:	8e e1       	ldi	r24, 0x1E	; 30
     464:	80 93 3a 01 	sts	0x013A, r24	; 0x80013a <wait_sec_down>
		eeprom_write_byte(&eeprom_wait_sec_down, wait_sec_down);
     468:	6e e1       	ldi	r22, 0x1E	; 30
     46a:	8a e1       	ldi	r24, 0x1A	; 26
     46c:	90 e0       	ldi	r25, 0x00	; 0
     46e:	0e 94 27 0a 	call	0x144e	; 0x144e <eeprom_write_byte>
     472:	cf e1       	ldi	r28, 0x1F	; 31
     474:	de e4       	ldi	r29, 0x4E	; 78
     476:	21 97       	sbiw	r28, 0x01	; 1
     478:	f1 f7       	brne	.-4      	; 0x476 <__LOCK_REGION_LENGTH__+0x76>
     47a:	00 c0       	rjmp	.+0      	; 0x47c <__LOCK_REGION_LENGTH__+0x7c>
     47c:	00 00       	nop
		_delay_ms(5);
	}
	
	wait_sec_lock = eeprom_read_byte(&eeprom_wait_sec_lock);
     47e:	89 e1       	ldi	r24, 0x19	; 25
     480:	90 e0       	ldi	r25, 0x00	; 0
     482:	0e 94 15 0a 	call	0x142a	; 0x142a <eeprom_read_byte>
     486:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <wait_sec_lock>
     48a:	8f e1       	ldi	r24, 0x1F	; 31
     48c:	9e e4       	ldi	r25, 0x4E	; 78
     48e:	01 97       	sbiw	r24, 0x01	; 1
     490:	f1 f7       	brne	.-4      	; 0x48e <__LOCK_REGION_LENGTH__+0x8e>
     492:	00 c0       	rjmp	.+0      	; 0x494 <__LOCK_REGION_LENGTH__+0x94>
     494:	00 00       	nop
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_WAIT_SEC_LOCK, wait_sec_lock);
     496:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <wait_sec_lock>
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
		                         break;
	    case ADDR_WAIT_SEC_DOWN: if ((param > MAX_WAIT_SEC_DOWN) || (param < MIN_WAIT_SEC_DOWN)) param = DEF_WAIT_SEC_DOWN;
		                         break;
		case ADDR_WAIT_SEC_LOCK: if ((param > MAX_WAIT_SEC_LOCK) || (param < MIN_WAIT_SEC_LOCK)) param = DEF_WAIT_SEC_LOCK;
     49a:	89 3c       	cpi	r24, 0xC9	; 201
     49c:	80 f0       	brcs	.+32     	; 0x4be <__LOCK_REGION_LENGTH__+0xbe>
	wait_sec_lock = eeprom_read_byte(&eeprom_wait_sec_lock);
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_WAIT_SEC_LOCK, wait_sec_lock);
	if  (wait_sec_lock != tmp)
     49e:	86 34       	cpi	r24, 0x46	; 70
     4a0:	71 f0       	breq	.+28     	; 0x4be <__LOCK_REGION_LENGTH__+0xbe>
	{
		wait_sec_lock =tmp;
     4a2:	86 e4       	ldi	r24, 0x46	; 70
     4a4:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <wait_sec_lock>
		eeprom_write_byte(&eeprom_wait_sec_lock, wait_sec_lock);
     4a8:	66 e4       	ldi	r22, 0x46	; 70
     4aa:	89 e1       	ldi	r24, 0x19	; 25
     4ac:	90 e0       	ldi	r25, 0x00	; 0
     4ae:	0e 94 27 0a 	call	0x144e	; 0x144e <eeprom_write_byte>
     4b2:	cf e1       	ldi	r28, 0x1F	; 31
     4b4:	de e4       	ldi	r29, 0x4E	; 78
     4b6:	21 97       	sbiw	r28, 0x01	; 1
     4b8:	f1 f7       	brne	.-4      	; 0x4b6 <__LOCK_REGION_LENGTH__+0xb6>
     4ba:	00 c0       	rjmp	.+0      	; 0x4bc <__LOCK_REGION_LENGTH__+0xbc>
     4bc:	00 00       	nop
		_delay_ms(5);
	}
	 
	 //reading  10..19 joystick analogs values (LEFT) 
	eeprom_read_block((void*)&an_L.steps, (const void*)an_L_eeprom, 10);	 
     4be:	4a e0       	ldi	r20, 0x0A	; 10
     4c0:	50 e0       	ldi	r21, 0x00	; 0
     4c2:	6e e0       	ldi	r22, 0x0E	; 14
     4c4:	70 e0       	ldi	r23, 0x00	; 0
     4c6:	80 e7       	ldi	r24, 0x70	; 112
     4c8:	91 e0       	ldi	r25, 0x01	; 1
     4ca:	0e 94 05 0a 	call	0x140a	; 0x140a <eeprom_read_block>
     4ce:	8f e1       	ldi	r24, 0x1F	; 31
     4d0:	9e e4       	ldi	r25, 0x4E	; 78
     4d2:	01 97       	sbiw	r24, 0x01	; 1
     4d4:	f1 f7       	brne	.-4      	; 0x4d2 <__LOCK_REGION_LENGTH__+0xd2>
     4d6:	00 c0       	rjmp	.+0      	; 0x4d8 <__LOCK_REGION_LENGTH__+0xd8>
     4d8:	00 00       	nop
     4da:	e0 e7       	ldi	r30, 0x70	; 112
     4dc:	f1 e0       	ldi	r31, 0x01	; 1
     4de:	c0 e2       	ldi	r28, 0x20	; 32
     4e0:	d1 e0       	ldi	r29, 0x01	; 1
     4e2:	2a e7       	ldi	r18, 0x7A	; 122
     4e4:	31 e0       	ldi	r19, 0x01	; 1
     4e6:	de 01       	movw	r26, r28
	 _delay_ms(5);
	
	tmp = 0;
     4e8:	90 e0       	ldi	r25, 0x00	; 0
	for (i = 0; i <=9; i++)
	if ((an_L.steps[i] > 99) || (an_L.steps[i]  == 0)) 
	{
		tmp = 1;
     4ea:	41 e0       	ldi	r20, 0x01	; 1
	eeprom_read_block((void*)&an_L.steps, (const void*)an_L_eeprom, 10);	 
	 _delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=9; i++)
	if ((an_L.steps[i] > 99) || (an_L.steps[i]  == 0)) 
     4ec:	80 81       	ld	r24, Z
     4ee:	81 50       	subi	r24, 0x01	; 1
     4f0:	83 36       	cpi	r24, 0x63	; 99
     4f2:	18 f0       	brcs	.+6      	; 0x4fa <__LOCK_REGION_LENGTH__+0xfa>
	{
		tmp = 1;
		an_L.steps[i] = def_analog[i];
     4f4:	8c 91       	ld	r24, X
     4f6:	80 83       	st	Z, r24
	
	tmp = 0;
	for (i = 0; i <=9; i++)
	if ((an_L.steps[i] > 99) || (an_L.steps[i]  == 0)) 
	{
		tmp = 1;
     4f8:	94 2f       	mov	r25, r20
     4fa:	31 96       	adiw	r30, 0x01	; 1
     4fc:	12 96       	adiw	r26, 0x02	; 2
	 //reading  10..19 joystick analogs values (LEFT) 
	eeprom_read_block((void*)&an_L.steps, (const void*)an_L_eeprom, 10);	 
	 _delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=9; i++)
     4fe:	e2 17       	cp	r30, r18
     500:	f3 07       	cpc	r31, r19
     502:	a1 f7       	brne	.-24     	; 0x4ec <__LOCK_REGION_LENGTH__+0xec>
	{
		tmp = 1;
		an_L.steps[i] = def_analog[i];
	}
	
	if (tmp){
     504:	99 23       	and	r25, r25
     506:	71 f0       	breq	.+28     	; 0x524 <__LOCK_REGION_LENGTH__+0x124>
		eeprom_write_block((void*)&an_L.steps,(void*)&an_L_eeprom, 10);
     508:	4a e0       	ldi	r20, 0x0A	; 10
     50a:	50 e0       	ldi	r21, 0x00	; 0
     50c:	6e e0       	ldi	r22, 0x0E	; 14
     50e:	70 e0       	ldi	r23, 0x00	; 0
     510:	80 e7       	ldi	r24, 0x70	; 112
     512:	91 e0       	ldi	r25, 0x01	; 1
     514:	0e 94 1d 0a 	call	0x143a	; 0x143a <eeprom_write_block>
     518:	8f e1       	ldi	r24, 0x1F	; 31
     51a:	9e e4       	ldi	r25, 0x4E	; 78
     51c:	01 97       	sbiw	r24, 0x01	; 1
     51e:	f1 f7       	brne	.-4      	; 0x51c <__LOCK_REGION_LENGTH__+0x11c>
     520:	00 c0       	rjmp	.+0      	; 0x522 <__LOCK_REGION_LENGTH__+0x122>
     522:	00 00       	nop
		_delay_ms(5);	
	}
	
	
	//reading  20..29 joystick analogs values (RIGHT)
	eeprom_read_block((void*)&an_R.steps, (const void*)an_R_eeprom, 10);	 
     524:	4a e0       	ldi	r20, 0x0A	; 10
     526:	50 e0       	ldi	r21, 0x00	; 0
     528:	64 e0       	ldi	r22, 0x04	; 4
     52a:	70 e0       	ldi	r23, 0x00	; 0
     52c:	8c e8       	ldi	r24, 0x8C	; 140
     52e:	91 e0       	ldi	r25, 0x01	; 1
     530:	0e 94 05 0a 	call	0x140a	; 0x140a <eeprom_read_block>
     534:	8f e1       	ldi	r24, 0x1F	; 31
     536:	9e e4       	ldi	r25, 0x4E	; 78
     538:	01 97       	sbiw	r24, 0x01	; 1
     53a:	f1 f7       	brne	.-4      	; 0x538 <__LOCK_REGION_LENGTH__+0x138>
     53c:	00 c0       	rjmp	.+0      	; 0x53e <__LOCK_REGION_LENGTH__+0x13e>
     53e:	00 00       	nop
     540:	ec e8       	ldi	r30, 0x8C	; 140
     542:	f1 e0       	ldi	r31, 0x01	; 1
     544:	26 e9       	ldi	r18, 0x96	; 150
     546:	31 e0       	ldi	r19, 0x01	; 1
	 _delay_ms(5);
	
	tmp = 0;
     548:	90 e0       	ldi	r25, 0x00	; 0
	for (i = 0; i <=9; i++)
	if ((an_R.steps[i] > 99) || (an_R.steps[i]  == 0)) 
	{
		tmp = 1;
     54a:	41 e0       	ldi	r20, 0x01	; 1
	eeprom_read_block((void*)&an_R.steps, (const void*)an_R_eeprom, 10);	 
	 _delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=9; i++)
	if ((an_R.steps[i] > 99) || (an_R.steps[i]  == 0)) 
     54c:	80 81       	ld	r24, Z
     54e:	81 50       	subi	r24, 0x01	; 1
     550:	83 36       	cpi	r24, 0x63	; 99
     552:	18 f0       	brcs	.+6      	; 0x55a <__LOCK_REGION_LENGTH__+0x15a>
	{
		tmp = 1;
		an_R.steps[i] = def_analog[i];
     554:	88 81       	ld	r24, Y
     556:	80 83       	st	Z, r24
	
	tmp = 0;
	for (i = 0; i <=9; i++)
	if ((an_R.steps[i] > 99) || (an_R.steps[i]  == 0)) 
	{
		tmp = 1;
     558:	94 2f       	mov	r25, r20
     55a:	31 96       	adiw	r30, 0x01	; 1
     55c:	22 96       	adiw	r28, 0x02	; 2
	//reading  20..29 joystick analogs values (RIGHT)
	eeprom_read_block((void*)&an_R.steps, (const void*)an_R_eeprom, 10);	 
	 _delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=9; i++)
     55e:	e2 17       	cp	r30, r18
     560:	f3 07       	cpc	r31, r19
     562:	a1 f7       	brne	.-24     	; 0x54c <__LOCK_REGION_LENGTH__+0x14c>
	{
		tmp = 1;
		an_R.steps[i] = def_analog[i];
	}
	
	if (tmp){
     564:	99 23       	and	r25, r25
     566:	41 f0       	breq	.+16     	; 0x578 <__LOCK_REGION_LENGTH__+0x178>
		eeprom_write_block((void*)&an_R.steps,(void*)&an_R_eeprom, 10);	
     568:	4a e0       	ldi	r20, 0x0A	; 10
     56a:	50 e0       	ldi	r21, 0x00	; 0
     56c:	64 e0       	ldi	r22, 0x04	; 4
     56e:	70 e0       	ldi	r23, 0x00	; 0
     570:	8c e8       	ldi	r24, 0x8C	; 140
     572:	91 e0       	ldi	r25, 0x01	; 1
     574:	0e 94 1d 0a 	call	0x143a	; 0x143a <eeprom_write_block>
	}
	
	
	//reading  30..33 protection data
	
	eeprom_read_block((void*)&protection, (const void*)protection_eeprom,4);
     578:	44 e0       	ldi	r20, 0x04	; 4
     57a:	50 e0       	ldi	r21, 0x00	; 0
     57c:	60 e0       	ldi	r22, 0x00	; 0
     57e:	70 e0       	ldi	r23, 0x00	; 0
     580:	84 e3       	ldi	r24, 0x34	; 52
     582:	91 e0       	ldi	r25, 0x01	; 1
     584:	0e 94 05 0a 	call	0x140a	; 0x140a <eeprom_read_block>
     588:	cf e1       	ldi	r28, 0x1F	; 31
     58a:	de e4       	ldi	r29, 0x4E	; 78
     58c:	21 97       	sbiw	r28, 0x01	; 1
     58e:	f1 f7       	brne	.-4      	; 0x58c <__LOCK_REGION_LENGTH__+0x18c>
     590:	00 c0       	rjmp	.+0      	; 0x592 <__LOCK_REGION_LENGTH__+0x192>
     592:	00 00       	nop
     594:	a4 e3       	ldi	r26, 0x34	; 52
     596:	b1 e0       	ldi	r27, 0x01	; 1
     598:	e0 e0       	ldi	r30, 0x00	; 0
     59a:	f1 e0       	ldi	r31, 0x01	; 1
     59c:	60 e2       	ldi	r22, 0x20	; 32
     59e:	71 e0       	ldi	r23, 0x01	; 1
	_delay_ms(5);
	
	tmp = 0;
     5a0:	10 e0       	ldi	r17, 0x00	; 0
	for (i = 0; i <=3; i++)
	if ((protection[i] > def_protection[i][2]) || (protection[i] < def_protection[i][1]))
	{
		tmp = 1;
     5a2:	01 e0       	ldi	r16, 0x01	; 1
     5a4:	7d 01       	movw	r14, r26
	eeprom_read_block((void*)&protection, (const void*)protection_eeprom,4);
	_delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=3; i++)
	if ((protection[i] > def_protection[i][2]) || (protection[i] < def_protection[i][1]))
     5a6:	8c 91       	ld	r24, X
     5a8:	90 e0       	ldi	r25, 0x00	; 0
     5aa:	af 01       	movw	r20, r30
     5ac:	24 81       	ldd	r18, Z+4	; 0x04
     5ae:	35 81       	ldd	r19, Z+5	; 0x05
     5b0:	28 17       	cp	r18, r24
     5b2:	39 07       	cpc	r19, r25
     5b4:	28 f0       	brcs	.+10     	; 0x5c0 <__LOCK_REGION_LENGTH__+0x1c0>
     5b6:	22 81       	ldd	r18, Z+2	; 0x02
     5b8:	33 81       	ldd	r19, Z+3	; 0x03
     5ba:	82 17       	cp	r24, r18
     5bc:	93 07       	cpc	r25, r19
     5be:	28 f4       	brcc	.+10     	; 0x5ca <__LOCK_REGION_LENGTH__+0x1ca>
	{
		tmp = 1;
		protection[i] = def_protection[i][0];
     5c0:	ea 01       	movw	r28, r20
     5c2:	88 81       	ld	r24, Y
     5c4:	e7 01       	movw	r28, r14
     5c6:	88 83       	st	Y, r24
	
	tmp = 0;
	for (i = 0; i <=3; i++)
	if ((protection[i] > def_protection[i][2]) || (protection[i] < def_protection[i][1]))
	{
		tmp = 1;
     5c8:	10 2f       	mov	r17, r16
     5ca:	11 96       	adiw	r26, 0x01	; 1
     5cc:	38 96       	adiw	r30, 0x08	; 8
	
	eeprom_read_block((void*)&protection, (const void*)protection_eeprom,4);
	_delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=3; i++)
     5ce:	e6 17       	cp	r30, r22
     5d0:	f7 07       	cpc	r31, r23
     5d2:	41 f7       	brne	.-48     	; 0x5a4 <__LOCK_REGION_LENGTH__+0x1a4>
	{
		tmp = 1;
		protection[i] = def_protection[i][0];
	}
	
	if (tmp){
     5d4:	11 23       	and	r17, r17
     5d6:	71 f0       	breq	.+28     	; 0x5f4 <__LOCK_REGION_LENGTH__+0x1f4>
		eeprom_write_block((void*)&protection,(void*)&protection_eeprom, 4);
     5d8:	44 e0       	ldi	r20, 0x04	; 4
     5da:	50 e0       	ldi	r21, 0x00	; 0
     5dc:	60 e0       	ldi	r22, 0x00	; 0
     5de:	70 e0       	ldi	r23, 0x00	; 0
     5e0:	84 e3       	ldi	r24, 0x34	; 52
     5e2:	91 e0       	ldi	r25, 0x01	; 1
     5e4:	0e 94 1d 0a 	call	0x143a	; 0x143a <eeprom_write_block>
     5e8:	8f e1       	ldi	r24, 0x1F	; 31
     5ea:	9e e4       	ldi	r25, 0x4E	; 78
     5ec:	01 97       	sbiw	r24, 0x01	; 1
     5ee:	f1 f7       	brne	.-4      	; 0x5ec <__LOCK_REGION_LENGTH__+0x1ec>
     5f0:	00 c0       	rjmp	.+0      	; 0x5f2 <__LOCK_REGION_LENGTH__+0x1f2>
     5f2:	00 00       	nop
		_delay_ms(5);
	}
}
     5f4:	df 91       	pop	r29
     5f6:	cf 91       	pop	r28
     5f8:	1f 91       	pop	r17
     5fa:	0f 91       	pop	r16
     5fc:	ff 90       	pop	r15
     5fe:	ef 90       	pop	r14
     600:	08 95       	ret

00000602 <_Z11WriteEepromc>:

void WriteEeprom(char paramfromdisp_addr)
{
	cli();
     602:	f8 94       	cli
	switch (paramfromdisp_addr)
     604:	90 e0       	ldi	r25, 0x00	; 0
     606:	fc 01       	movw	r30, r24
     608:	31 97       	sbiw	r30, 0x01	; 1
     60a:	e1 32       	cpi	r30, 0x21	; 33
     60c:	f1 05       	cpc	r31, r1
     60e:	98 f5       	brcc	.+102    	; 0x676 <_Z11WriteEepromc+0x74>
     610:	ec 5c       	subi	r30, 0xCC	; 204
     612:	ff 4f       	sbci	r31, 0xFF	; 255
     614:	0c 94 f0 09 	jmp	0x13e0	; 0x13e0 <__tablejump2__>
	{
		case ADDR_WAIT_SEC_UP:   eeprom_write_byte(&eeprom_wait_sec_up, wait_sec_up);
     618:	60 91 3b 01 	lds	r22, 0x013B	; 0x80013b <wait_sec_up>
     61c:	88 e1       	ldi	r24, 0x18	; 24
     61e:	90 e0       	ldi	r25, 0x00	; 0
     620:	0e 94 27 0a 	call	0x144e	; 0x144e <eeprom_write_byte>
		                         break;
     624:	28 c0       	rjmp	.+80     	; 0x676 <_Z11WriteEepromc+0x74>
		case ADDR_WAIT_SEC_DOWN: eeprom_write_byte(&eeprom_wait_sec_down, wait_sec_down);
     626:	60 91 3a 01 	lds	r22, 0x013A	; 0x80013a <wait_sec_down>
     62a:	8a e1       	ldi	r24, 0x1A	; 26
     62c:	90 e0       	ldi	r25, 0x00	; 0
     62e:	0e 94 27 0a 	call	0x144e	; 0x144e <eeprom_write_byte>
	                        	 break;
     632:	21 c0       	rjmp	.+66     	; 0x676 <_Z11WriteEepromc+0x74>
		case ADDR_WAIT_SEC_LOCK: eeprom_write_byte(&eeprom_wait_sec_lock, wait_sec_lock);
     634:	60 91 39 01 	lds	r22, 0x0139	; 0x800139 <wait_sec_lock>
     638:	89 e1       	ldi	r24, 0x19	; 25
     63a:	90 e0       	ldi	r25, 0x00	; 0
     63c:	0e 94 27 0a 	call	0x144e	; 0x144e <eeprom_write_byte>
			                     break;		
     640:	1a c0       	rjmp	.+52     	; 0x676 <_Z11WriteEepromc+0x74>
		case 10 ... 19: 	     eeprom_write_block((void*)&an_L.steps,(void*)&an_L_eeprom, 10);
     642:	4a e0       	ldi	r20, 0x0A	; 10
     644:	50 e0       	ldi	r21, 0x00	; 0
     646:	6e e0       	ldi	r22, 0x0E	; 14
     648:	70 e0       	ldi	r23, 0x00	; 0
     64a:	80 e7       	ldi	r24, 0x70	; 112
     64c:	91 e0       	ldi	r25, 0x01	; 1
     64e:	0e 94 1d 0a 	call	0x143a	; 0x143a <eeprom_write_block>
		                         break;
     652:	11 c0       	rjmp	.+34     	; 0x676 <_Z11WriteEepromc+0x74>
		case 20 ... 29: 	     eeprom_write_block((void*)&an_R.steps,(void*)&an_R_eeprom, 10);
     654:	4a e0       	ldi	r20, 0x0A	; 10
     656:	50 e0       	ldi	r21, 0x00	; 0
     658:	64 e0       	ldi	r22, 0x04	; 4
     65a:	70 e0       	ldi	r23, 0x00	; 0
     65c:	8c e8       	ldi	r24, 0x8C	; 140
     65e:	91 e0       	ldi	r25, 0x01	; 1
     660:	0e 94 1d 0a 	call	0x143a	; 0x143a <eeprom_write_block>
		                         break;					
     664:	08 c0       	rjmp	.+16     	; 0x676 <_Z11WriteEepromc+0x74>
		case 30 ... 33: 	     eeprom_write_block((void*)&protection,(void*)&protection_eeprom, 4);
     666:	44 e0       	ldi	r20, 0x04	; 4
     668:	50 e0       	ldi	r21, 0x00	; 0
     66a:	60 e0       	ldi	r22, 0x00	; 0
     66c:	70 e0       	ldi	r23, 0x00	; 0
     66e:	84 e3       	ldi	r24, 0x34	; 52
     670:	91 e0       	ldi	r25, 0x01	; 1
     672:	0e 94 1d 0a 	call	0x143a	; 0x143a <eeprom_write_block>
	                         	 break;			 					 							 
	}
	
    sei();
     676:	78 94       	sei
     678:	8f e1       	ldi	r24, 0x1F	; 31
     67a:	9e e4       	ldi	r25, 0x4E	; 78
     67c:	01 97       	sbiw	r24, 0x01	; 1
     67e:	f1 f7       	brne	.-4      	; 0x67c <_Z11WriteEepromc+0x7a>
     680:	00 c0       	rjmp	.+0      	; 0x682 <_Z11WriteEepromc+0x80>
     682:	00 00       	nop
     684:	08 95       	ret

00000686 <_Z14_switch_filterP12SwitchFilter>:
	_delay_ms(5);
		
}

bool _switch_filter(SwitchFilter * source)
{
     686:	fc 01       	movw	r30, r24
	bool result = false;
	
	source->outstate = 0;
     688:	10 82       	st	Z, r1
		
	if (!((*source->port) & source->pin))
     68a:	a2 81       	ldd	r26, Z+2	; 0x02
     68c:	b3 81       	ldd	r27, Z+3	; 0x03
     68e:	9c 91       	ld	r25, X
     690:	84 81       	ldd	r24, Z+4	; 0x04
     692:	89 23       	and	r24, r25
     694:	a1 f4       	brne	.+40     	; 0x6be <_Z14_switch_filterP12SwitchFilter+0x38>
	{
		if (source->curr_scan >= source->scanrate){
     696:	85 81       	ldd	r24, Z+5	; 0x05
     698:	91 81       	ldd	r25, Z+1	; 0x01
     69a:	89 17       	cp	r24, r25
     69c:	40 f0       	brcs	.+16     	; 0x6ae <_Z14_switch_filterP12SwitchFilter+0x28>
			
		    if (source->off) source->on_trigger = true;
     69e:	87 81       	ldd	r24, Z+7	; 0x07
     6a0:	88 23       	and	r24, r24
     6a2:	11 f0       	breq	.+4      	; 0x6a8 <_Z14_switch_filterP12SwitchFilter+0x22>
     6a4:	81 e0       	ldi	r24, 0x01	; 1
     6a6:	80 87       	std	Z+8, r24	; 0x08
		    source->off = false;
     6a8:	17 82       	std	Z+7, r1	; 0x07
			
			result = true;
     6aa:	81 e0       	ldi	r24, 0x01	; 1
     6ac:	03 c0       	rjmp	.+6      	; 0x6b4 <_Z14_switch_filterP12SwitchFilter+0x2e>
		} else
	
		source->curr_scan++;
     6ae:	8f 5f       	subi	r24, 0xFF	; 255
     6b0:	85 83       	std	Z+5, r24	; 0x05
		
}

bool _switch_filter(SwitchFilter * source)
{
	bool result = false;
     6b2:	80 e0       	ldi	r24, 0x00	; 0
		} else
	
		source->curr_scan++;
		
		
		if  (source->scanrate == 0xFF) source->curr_scan = 0;
     6b4:	91 81       	ldd	r25, Z+1	; 0x01
     6b6:	9f 3f       	cpi	r25, 0xFF	; 255
     6b8:	31 f4       	brne	.+12     	; 0x6c6 <_Z14_switch_filterP12SwitchFilter+0x40>
     6ba:	15 82       	std	Z+5, r1	; 0x05
     6bc:	04 c0       	rjmp	.+8      	; 0x6c6 <_Z14_switch_filterP12SwitchFilter+0x40>
		
	} else
	{
	    source->curr_scan = 0;	
     6be:	15 82       	std	Z+5, r1	; 0x05
		source->off = true;
     6c0:	81 e0       	ldi	r24, 0x01	; 1
     6c2:	87 83       	std	Z+7, r24	; 0x07
		
}

bool _switch_filter(SwitchFilter * source)
{
	bool result = false;
     6c4:	80 e0       	ldi	r24, 0x00	; 0
	{
	    source->curr_scan = 0;	
		source->off = true;
	}
	
	if (source->reset) result = false;
     6c6:	96 81       	ldd	r25, Z+6	; 0x06
     6c8:	91 11       	cpse	r25, r1
     6ca:	80 e0       	ldi	r24, 0x00	; 0
	
	return result;
}
     6cc:	08 95       	ret

000006ce <_Z16_joystick_filterP14JoystickFilter>:


void _joystick_filter(JoystickFilter * source)
{
     6ce:	0f 93       	push	r16
     6d0:	1f 93       	push	r17
     6d2:	cf 93       	push	r28
     6d4:	df 93       	push	r29
     6d6:	8c 01       	movw	r16, r24
	int i = 0;
	
	if ((source->in_value < source->steps[0]) || (source->in_value > source->steps[9]))
     6d8:	dc 01       	movw	r26, r24
     6da:	4d 91       	ld	r20, X+
     6dc:	5c 91       	ld	r21, X
     6de:	11 97       	sbiw	r26, 0x01	; 1
     6e0:	1d 96       	adiw	r26, 0x0d	; 13
     6e2:	8c 91       	ld	r24, X
     6e4:	1d 97       	sbiw	r26, 0x0d	; 13
     6e6:	90 e0       	ldi	r25, 0x00	; 0
     6e8:	48 17       	cp	r20, r24
     6ea:	59 07       	cpc	r21, r25
     6ec:	30 f0       	brcs	.+12     	; 0x6fa <_Z16_joystick_filterP14JoystickFilter+0x2c>
     6ee:	56 96       	adiw	r26, 0x16	; 22
     6f0:	8c 91       	ld	r24, X
     6f2:	90 e0       	ldi	r25, 0x00	; 0
     6f4:	84 17       	cp	r24, r20
     6f6:	95 07       	cpc	r25, r21
     6f8:	28 f4       	brcc	.+10     	; 0x704 <_Z16_joystick_filterP14JoystickFilter+0x36>
	{
		source->joystick_step = 0;
     6fa:	e8 01       	movw	r28, r16
     6fc:	18 8e       	std	Y+24, r1	; 0x18
     6fe:	1f 8a       	std	Y+23, r1	; 0x17
		source->enabled = false;
     700:	1b 8e       	std	Y+27, r1	; 0x1b
     702:	58 c0       	rjmp	.+176    	; 0x7b4 <_Z16_joystick_filterP14JoystickFilter+0xe6>
	} 
	else
	
	{
	
		source->enabled = true;	
     704:	81 e0       	ldi	r24, 0x01	; 1
     706:	f8 01       	movw	r30, r16
     708:	83 8f       	std	Z+27, r24	; 0x1b
     70a:	d8 01       	movw	r26, r16
     70c:	24 e0       	ldi	r18, 0x04	; 4
     70e:	30 e0       	ldi	r19, 0x00	; 0
     710:	bd 01       	movw	r22, r26
	
		for (i = 0; i <= 4; i++) // scan 0-50 base joystick bandwidth
		if ((source->in_value > source->steps[i]) && (source->in_value <= source->steps[i+1]))
     712:	1d 96       	adiw	r26, 0x0d	; 13
     714:	8c 91       	ld	r24, X
     716:	1d 97       	sbiw	r26, 0x0d	; 13
     718:	90 e0       	ldi	r25, 0x00	; 0
     71a:	84 17       	cp	r24, r20
     71c:	95 07       	cpc	r25, r21
     71e:	c8 f4       	brcc	.+50     	; 0x752 <_Z16_joystick_filterP14JoystickFilter+0x84>
     720:	1e 96       	adiw	r26, 0x0e	; 14
     722:	8c 91       	ld	r24, X
     724:	1e 97       	sbiw	r26, 0x0e	; 14
     726:	90 e0       	ldi	r25, 0x00	; 0
     728:	84 17       	cp	r24, r20
     72a:	95 07       	cpc	r25, r21
     72c:	90 f0       	brcs	.+36     	; 0x752 <_Z16_joystick_filterP14JoystickFilter+0x84>
		{
		
			if (source->step_scan[i] >= source->scanrate){
     72e:	12 96       	adiw	r26, 0x02	; 2
     730:	8c 91       	ld	r24, X
     732:	12 97       	sbiw	r26, 0x02	; 2
     734:	e8 01       	movw	r28, r16
     736:	9c 85       	ldd	r25, Y+12	; 0x0c
     738:	89 17       	cp	r24, r25
     73a:	18 f0       	brcs	.+6      	; 0x742 <_Z16_joystick_filterP14JoystickFilter+0x74>
			
				source->joystick_step = 4-i;
     73c:	38 8f       	std	Y+24, r19	; 0x18
     73e:	2f 8b       	std	Y+23, r18	; 0x17
     740:	03 c0       	rjmp	.+6      	; 0x748 <_Z16_joystick_filterP14JoystickFilter+0x7a>
					
			} else
					
			source->step_scan[i]++;
     742:	8f 5f       	subi	r24, 0xFF	; 255
     744:	ed 01       	movw	r28, r26
     746:	8a 83       	std	Y+2, r24	; 0x02
				
			if  (source->scanrate == 0xFF) source->step_scan[i] = 0;
     748:	9f 3f       	cpi	r25, 0xFF	; 255
     74a:	29 f4       	brne	.+10     	; 0x756 <_Z16_joystick_filterP14JoystickFilter+0x88>
     74c:	eb 01       	movw	r28, r22
     74e:	1a 82       	std	Y+2, r1	; 0x02
     750:	02 c0       	rjmp	.+4      	; 0x756 <_Z16_joystick_filterP14JoystickFilter+0x88>
		
		}
		else
		source->step_scan[i] = 0;
     752:	eb 01       	movw	r28, r22
     754:	1a 82       	std	Y+2, r1	; 0x02
     756:	21 50       	subi	r18, 0x01	; 1
     758:	31 09       	sbc	r19, r1
     75a:	11 96       	adiw	r26, 0x01	; 1
	
	{
	
		source->enabled = true;	
	
		for (i = 0; i <= 4; i++) // scan 0-50 base joystick bandwidth
     75c:	2f 3f       	cpi	r18, 0xFF	; 255
     75e:	df ef       	ldi	r29, 0xFF	; 255
     760:	3d 07       	cpc	r19, r29
     762:	b1 f6       	brne	.-84     	; 0x710 <_Z16_joystick_filterP14JoystickFilter+0x42>
		else
		source->step_scan[i] = 0;
		
		
		for (i = 9; i >= 5; i--) // scan 50-100 reserve mirror joystick bandwidth
		if ((source->in_value < source->steps[i]) && (source->in_value >= source->steps[i-1]))
     764:	d8 01       	movw	r26, r16
     766:	4d 91       	ld	r20, X+
     768:	5c 91       	ld	r21, X
     76a:	24 e0       	ldi	r18, 0x04	; 4
     76c:	30 e0       	ldi	r19, 0x00	; 0
     76e:	df 01       	movw	r26, r30
     770:	86 89       	ldd	r24, Z+22	; 0x16
     772:	90 e0       	ldi	r25, 0x00	; 0
     774:	48 17       	cp	r20, r24
     776:	59 07       	cpc	r21, r25
     778:	a0 f4       	brcc	.+40     	; 0x7a2 <_Z16_joystick_filterP14JoystickFilter+0xd4>
     77a:	85 89       	ldd	r24, Z+21	; 0x15
     77c:	90 e0       	ldi	r25, 0x00	; 0
     77e:	48 17       	cp	r20, r24
     780:	59 07       	cpc	r21, r25
     782:	78 f0       	brcs	.+30     	; 0x7a2 <_Z16_joystick_filterP14JoystickFilter+0xd4>
		{
		
			if (source->step_scan[i] >= source->scanrate){
     784:	83 85       	ldd	r24, Z+11	; 0x0b
     786:	e8 01       	movw	r28, r16
     788:	9c 85       	ldd	r25, Y+12	; 0x0c
     78a:	89 17       	cp	r24, r25
     78c:	18 f0       	brcs	.+6      	; 0x794 <_Z16_joystick_filterP14JoystickFilter+0xc6>
			
				source->mirror_joy_step = i-5;
     78e:	3a 8f       	std	Y+26, r19	; 0x1a
     790:	29 8f       	std	Y+25, r18	; 0x19
     792:	02 c0       	rjmp	.+4      	; 0x798 <_Z16_joystick_filterP14JoystickFilter+0xca>
					
			} else
					
			source->step_scan[i]++;
     794:	8f 5f       	subi	r24, 0xFF	; 255
     796:	83 87       	std	Z+11, r24	; 0x0b
				
			if  (source->scanrate == 0xFF) source->step_scan[i] = 0;
     798:	9f 3f       	cpi	r25, 0xFF	; 255
     79a:	29 f4       	brne	.+10     	; 0x7a6 <_Z16_joystick_filterP14JoystickFilter+0xd8>
     79c:	1b 96       	adiw	r26, 0x0b	; 11
     79e:	1c 92       	st	X, r1
     7a0:	02 c0       	rjmp	.+4      	; 0x7a6 <_Z16_joystick_filterP14JoystickFilter+0xd8>
		
		}
		else
		source->step_scan[i] = 0;
     7a2:	1b 96       	adiw	r26, 0x0b	; 11
     7a4:	1c 92       	st	X, r1
     7a6:	21 50       	subi	r18, 0x01	; 1
     7a8:	31 09       	sbc	r19, r1
     7aa:	31 97       	sbiw	r30, 0x01	; 1
		}
		else
		source->step_scan[i] = 0;
		
		
		for (i = 9; i >= 5; i--) // scan 50-100 reserve mirror joystick bandwidth
     7ac:	2f 3f       	cpi	r18, 0xFF	; 255
     7ae:	df ef       	ldi	r29, 0xFF	; 255
     7b0:	3d 07       	cpc	r19, r29
     7b2:	e9 f6       	brne	.-70     	; 0x76e <_Z16_joystick_filterP14JoystickFilter+0xa0>
		source->step_scan[i] = 0;
	
	}


}
     7b4:	df 91       	pop	r29
     7b6:	cf 91       	pop	r28
     7b8:	1f 91       	pop	r17
     7ba:	0f 91       	pop	r16
     7bc:	08 95       	ret

000007be <_Z17CurrentProtectionP12AnalogFilter>:

bool CurrentProtection(AnalogFilter* ana)
{
     7be:	fc 01       	movw	r30, r24
	
	if (ana->in_value > ana->analog_limit)
     7c0:	90 81       	ld	r25, Z
     7c2:	82 81       	ldd	r24, Z+2	; 0x02
     7c4:	89 17       	cp	r24, r25
     7c6:	50 f4       	brcc	.+20     	; 0x7dc <_Z17CurrentProtectionP12AnalogFilter+0x1e>
	{
		if (ana->time_count >= ana->time_rate)
     7c8:	83 81       	ldd	r24, Z+3	; 0x03
     7ca:	91 81       	ldd	r25, Z+1	; 0x01
     7cc:	89 17       	cp	r24, r25
     7ce:	18 f0       	brcs	.+6      	; 0x7d6 <_Z17CurrentProtectionP12AnalogFilter+0x18>
		{
			ana->trip = true;
     7d0:	81 e0       	ldi	r24, 0x01	; 1
     7d2:	84 83       	std	Z+4, r24	; 0x04
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <_Z17CurrentProtectionP12AnalogFilter+0x20>
		} else
		  ana->time_count++;
     7d6:	8f 5f       	subi	r24, 0xFF	; 255
     7d8:	83 83       	std	Z+3, r24	; 0x03
     7da:	01 c0       	rjmp	.+2      	; 0x7de <_Z17CurrentProtectionP12AnalogFilter+0x20>
	} else 
	  ana->time_count = 0;
     7dc:	13 82       	std	Z+3, r1	; 0x03
	
	return ana->trip;
}
     7de:	84 81       	ldd	r24, Z+4	; 0x04
     7e0:	08 95       	ret

000007e2 <__vector_13>:


ISR (TIMER1_OVF_vect) // 100 Hz
{
     7e2:	1f 92       	push	r1
     7e4:	0f 92       	push	r0
     7e6:	0f b6       	in	r0, 0x3f	; 63
     7e8:	0f 92       	push	r0
     7ea:	11 24       	eor	r1, r1
     7ec:	cf 92       	push	r12
     7ee:	df 92       	push	r13
     7f0:	ef 92       	push	r14
     7f2:	ff 92       	push	r15
     7f4:	0f 93       	push	r16
     7f6:	1f 93       	push	r17
     7f8:	2f 93       	push	r18
     7fa:	3f 93       	push	r19
     7fc:	4f 93       	push	r20
     7fe:	5f 93       	push	r21
     800:	6f 93       	push	r22
     802:	7f 93       	push	r23
     804:	8f 93       	push	r24
     806:	9f 93       	push	r25
     808:	af 93       	push	r26
     80a:	bf 93       	push	r27
     80c:	cf 93       	push	r28
     80e:	df 93       	push	r29
     810:	ef 93       	push	r30
     812:	ff 93       	push	r31
    if (Left.timer_count_en) Left.timer_count++;
     814:	80 91 f0 01 	lds	r24, 0x01F0	; 0x8001f0 <Left+0x7>
     818:	88 23       	and	r24, r24
     81a:	39 f0       	breq	.+14     	; 0x82a <__vector_13+0x48>
     81c:	e9 ee       	ldi	r30, 0xE9	; 233
     81e:	f1 e0       	ldi	r31, 0x01	; 1
     820:	83 81       	ldd	r24, Z+3	; 0x03
     822:	94 81       	ldd	r25, Z+4	; 0x04
     824:	01 96       	adiw	r24, 0x01	; 1
     826:	94 83       	std	Z+4, r25	; 0x04
     828:	83 83       	std	Z+3, r24	; 0x03
    if (Left.timer_count == 0xFFFF) Left.timer_count = 0;
     82a:	80 91 ec 01 	lds	r24, 0x01EC	; 0x8001ec <Left+0x3>
     82e:	90 91 ed 01 	lds	r25, 0x01ED	; 0x8001ed <Left+0x4>
     832:	01 96       	adiw	r24, 0x01	; 1
     834:	21 f4       	brne	.+8      	; 0x83e <__vector_13+0x5c>
     836:	10 92 ed 01 	sts	0x01ED, r1	; 0x8001ed <Left+0x4>
     83a:	10 92 ec 01 	sts	0x01EC, r1	; 0x8001ec <Left+0x3>

    if (Right.timer_count_en) Right.timer_count++;
     83e:	80 91 de 01 	lds	r24, 0x01DE	; 0x8001de <Right+0x7>
     842:	88 23       	and	r24, r24
     844:	39 f0       	breq	.+14     	; 0x854 <__vector_13+0x72>
     846:	e7 ed       	ldi	r30, 0xD7	; 215
     848:	f1 e0       	ldi	r31, 0x01	; 1
     84a:	83 81       	ldd	r24, Z+3	; 0x03
     84c:	94 81       	ldd	r25, Z+4	; 0x04
     84e:	01 96       	adiw	r24, 0x01	; 1
     850:	94 83       	std	Z+4, r25	; 0x04
     852:	83 83       	std	Z+3, r24	; 0x03
    if (Right.timer_count == 0xFFFF) Right.timer_count = 0;
     854:	80 91 da 01 	lds	r24, 0x01DA	; 0x8001da <Right+0x3>
     858:	90 91 db 01 	lds	r25, 0x01DB	; 0x8001db <Right+0x4>
     85c:	01 96       	adiw	r24, 0x01	; 1
     85e:	21 f4       	brne	.+8      	; 0x868 <__vector_13+0x86>
     860:	10 92 db 01 	sts	0x01DB, r1	; 0x8001db <Right+0x4>
     864:	10 92 da 01 	sts	0x01DA, r1	; 0x8001da <Right+0x3>

    w100Hz++;
     868:	80 91 4e 01 	lds	r24, 0x014E	; 0x80014e <w100Hz>
     86c:	8f 5f       	subi	r24, 0xFF	; 255
     86e:	80 93 4e 01 	sts	0x014E, r24	; 0x80014e <w100Hz>
	

   
    if (((w100Hz % WAIT_5Hz) == 0) && (w100Hz > 0))
     872:	99 e8       	ldi	r25, 0x89	; 137
     874:	89 9f       	mul	r24, r25
     876:	91 2d       	mov	r25, r1
     878:	11 24       	eor	r1, r1
     87a:	92 95       	swap	r25
     87c:	9f 70       	andi	r25, 0x0F	; 15
     87e:	b8 2f       	mov	r27, r24
     880:	ae e1       	ldi	r26, 0x1E	; 30
     882:	9a 9f       	mul	r25, r26
     884:	b0 19       	sub	r27, r0
     886:	11 24       	eor	r1, r1
     888:	b1 11       	cpse	r27, r1
     88a:	07 c0       	rjmp	.+14     	; 0x89a <__vector_13+0xb8>
     88c:	88 23       	and	r24, r24
     88e:	71 f0       	breq	.+28     	; 0x8ac <__vector_13+0xca>
	{
		twi_process_read = false;
     890:	10 92 d2 01 	sts	0x01D2, r1	; 0x8001d2 <twi_process_read>
		twi_process_write = true;
     894:	91 e0       	ldi	r25, 0x01	; 1
     896:	90 93 d1 01 	sts	0x01D1, r25	; 0x8001d1 <twi_process_write>
	}
	
	if (w100Hz >= WAIT_1Hz)
     89a:	84 36       	cpi	r24, 0x64	; 100
     89c:	38 f0       	brcs	.+14     	; 0x8ac <__vector_13+0xca>
	{
		        	
		twi_process_read = true;
     89e:	81 e0       	ldi	r24, 0x01	; 1
     8a0:	80 93 d2 01 	sts	0x01D2, r24	; 0x8001d2 <twi_process_read>
		twi_process_write = false;
     8a4:	10 92 d1 01 	sts	0x01D1, r1	; 0x8001d1 <twi_process_write>
		w100Hz = 0;
     8a8:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <w100Hz>
		
	}
	
	
    in_left.outstate = _switch_filter(&in_left);
     8ac:	88 ec       	ldi	r24, 0xC8	; 200
     8ae:	91 e0       	ldi	r25, 0x01	; 1
     8b0:	0e 94 43 03 	call	0x686	; 0x686 <_Z14_switch_filterP12SwitchFilter>
     8b4:	80 93 c8 01 	sts	0x01C8, r24	; 0x8001c8 <in_left>
	in_right.outstate = _switch_filter(&in_right);
     8b8:	8f eb       	ldi	r24, 0xBF	; 191
     8ba:	91 e0       	ldi	r25, 0x01	; 1
     8bc:	0e 94 43 03 	call	0x686	; 0x686 <_Z14_switch_filterP12SwitchFilter>
     8c0:	80 93 bf 01 	sts	0x01BF, r24	; 0x8001bf <in_right>
	

	sw_leftdown.outstate = _switch_filter(&sw_leftdown);
     8c4:	86 eb       	ldi	r24, 0xB6	; 182
     8c6:	91 e0       	ldi	r25, 0x01	; 1
     8c8:	0e 94 43 03 	call	0x686	; 0x686 <_Z14_switch_filterP12SwitchFilter>
     8cc:	0f 2e       	mov	r0, r31
     8ce:	f6 eb       	ldi	r31, 0xB6	; 182
     8d0:	cf 2e       	mov	r12, r31
     8d2:	f1 e0       	ldi	r31, 0x01	; 1
     8d4:	df 2e       	mov	r13, r31
     8d6:	f0 2d       	mov	r31, r0
     8d8:	f6 01       	movw	r30, r12
     8da:	80 83       	st	Z, r24
	sw_leftup.outstate = _switch_filter(&sw_leftup);
     8dc:	8d ea       	ldi	r24, 0xAD	; 173
     8de:	91 e0       	ldi	r25, 0x01	; 1
     8e0:	0e 94 43 03 	call	0x686	; 0x686 <_Z14_switch_filterP12SwitchFilter>
     8e4:	0f 2e       	mov	r0, r31
     8e6:	fd ea       	ldi	r31, 0xAD	; 173
     8e8:	ef 2e       	mov	r14, r31
     8ea:	f1 e0       	ldi	r31, 0x01	; 1
     8ec:	ff 2e       	mov	r15, r31
     8ee:	f0 2d       	mov	r31, r0
     8f0:	d7 01       	movw	r26, r14
     8f2:	8c 93       	st	X, r24
	   
	sw_rightdown.outstate = _switch_filter(&sw_rightdown);
     8f4:	84 ea       	ldi	r24, 0xA4	; 164
     8f6:	91 e0       	ldi	r25, 0x01	; 1
     8f8:	0e 94 43 03 	call	0x686	; 0x686 <_Z14_switch_filterP12SwitchFilter>
     8fc:	04 ea       	ldi	r16, 0xA4	; 164
     8fe:	11 e0       	ldi	r17, 0x01	; 1
     900:	f8 01       	movw	r30, r16
     902:	80 83       	st	Z, r24
	sw_rightup.outstate = _switch_filter(&sw_rightup);
     904:	8b e9       	ldi	r24, 0x9B	; 155
     906:	91 e0       	ldi	r25, 0x01	; 1
     908:	0e 94 43 03 	call	0x686	; 0x686 <_Z14_switch_filterP12SwitchFilter>
     90c:	cb e9       	ldi	r28, 0x9B	; 155
     90e:	d1 e0       	ldi	r29, 0x01	; 1
     910:	88 83       	st	Y, r24
	
	an_R.in_value = val_R;
     912:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <val_R>
     916:	90 91 45 01 	lds	r25, 0x0145	; 0x800145 <val_R+0x1>
     91a:	90 93 80 01 	sts	0x0180, r25	; 0x800180 <an_R+0x1>
     91e:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <an_R>
	_joystick_filter(&an_R);
     922:	8f e7       	ldi	r24, 0x7F	; 127
     924:	91 e0       	ldi	r25, 0x01	; 1
     926:	0e 94 67 03 	call	0x6ce	; 0x6ce <_Z16_joystick_filterP14JoystickFilter>
	
	an_L.in_value = val_L;
     92a:	80 91 46 01 	lds	r24, 0x0146	; 0x800146 <val_L>
     92e:	90 91 47 01 	lds	r25, 0x0147	; 0x800147 <val_L+0x1>
     932:	90 93 64 01 	sts	0x0164, r25	; 0x800164 <an_L+0x1>
     936:	80 93 63 01 	sts	0x0163, r24	; 0x800163 <an_L>
	_joystick_filter(&an_L);
     93a:	83 e6       	ldi	r24, 0x63	; 99
     93c:	91 e0       	ldi	r25, 0x01	; 1
     93e:	0e 94 67 03 	call	0x6ce	; 0x6ce <_Z16_joystick_filterP14JoystickFilter>
	
	val11.in_value = val_ANA11;
     942:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <val_ANA11>
     946:	80 93 5e 01 	sts	0x015E, r24	; 0x80015e <val11>
	CurrentProtection(&val11);
     94a:	8e e5       	ldi	r24, 0x5E	; 94
     94c:	91 e0       	ldi	r25, 0x01	; 1
     94e:	0e 94 df 03 	call	0x7be	; 0x7be <_Z17CurrentProtectionP12AnalogFilter>
	val12.in_value = val_ANA12;
     952:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <val_ANA12>
     956:	80 93 59 01 	sts	0x0159, r24	; 0x800159 <val12>
	CurrentProtection(&val12);
     95a:	89 e5       	ldi	r24, 0x59	; 89
     95c:	91 e0       	ldi	r25, 0x01	; 1
     95e:	0e 94 df 03 	call	0x7be	; 0x7be <_Z17CurrentProtectionP12AnalogFilter>
	val21.in_value = val_ANA21;
     962:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <val_ANA21>
     966:	80 93 54 01 	sts	0x0154, r24	; 0x800154 <val21>
	CurrentProtection(&val21);
     96a:	84 e5       	ldi	r24, 0x54	; 84
     96c:	91 e0       	ldi	r25, 0x01	; 1
     96e:	0e 94 df 03 	call	0x7be	; 0x7be <_Z17CurrentProtectionP12AnalogFilter>
	val22.in_value = val_ANA22;	
     972:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <val_ANA22>
     976:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <val22>
	CurrentProtection(&val22);
     97a:	8f e4       	ldi	r24, 0x4F	; 79
     97c:	91 e0       	ldi	r25, 0x01	; 1
     97e:	0e 94 df 03 	call	0x7be	; 0x7be <_Z17CurrentProtectionP12AnalogFilter>
	
	Left.switch_down = sw_leftdown.outstate;
     982:	e9 ee       	ldi	r30, 0xE9	; 233
     984:	f1 e0       	ldi	r31, 0x01	; 1
     986:	d6 01       	movw	r26, r12
     988:	8c 91       	ld	r24, X
     98a:	81 83       	std	Z+1, r24	; 0x01
	Left.switch_up = sw_leftup.outstate;
     98c:	d7 01       	movw	r26, r14
     98e:	8c 91       	ld	r24, X
     990:	80 83       	st	Z, r24
	Right.switch_down = sw_rightdown.outstate;
     992:	e7 ed       	ldi	r30, 0xD7	; 215
     994:	f1 e0       	ldi	r31, 0x01	; 1
     996:	d8 01       	movw	r26, r16
     998:	8c 91       	ld	r24, X
     99a:	81 83       	std	Z+1, r24	; 0x01
	Right.switch_up = sw_rightup.outstate;
     99c:	88 81       	ld	r24, Y
     99e:	80 83       	st	Z, r24
	
	if ((timer1_count > 0) && (timer1_count < TIMER1_MAXCOUNT))
     9a0:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <timer1_count>
     9a4:	9f ef       	ldi	r25, 0xFF	; 255
     9a6:	98 0f       	add	r25, r24
     9a8:	99 30       	cpi	r25, 0x09	; 9
     9aa:	18 f4       	brcc	.+6      	; 0x9b2 <__stack+0xb3>
	{
			timer1_count++;
     9ac:	8f 5f       	subi	r24, 0xFF	; 255
     9ae:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <timer1_count>
	}

    TCNT1 = WAIT_100HZ;
     9b2:	8b e3       	ldi	r24, 0x3B	; 59
     9b4:	96 ef       	ldi	r25, 0xF6	; 246
     9b6:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     9ba:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
}
     9be:	ff 91       	pop	r31
     9c0:	ef 91       	pop	r30
     9c2:	df 91       	pop	r29
     9c4:	cf 91       	pop	r28
     9c6:	bf 91       	pop	r27
     9c8:	af 91       	pop	r26
     9ca:	9f 91       	pop	r25
     9cc:	8f 91       	pop	r24
     9ce:	7f 91       	pop	r23
     9d0:	6f 91       	pop	r22
     9d2:	5f 91       	pop	r21
     9d4:	4f 91       	pop	r20
     9d6:	3f 91       	pop	r19
     9d8:	2f 91       	pop	r18
     9da:	1f 91       	pop	r17
     9dc:	0f 91       	pop	r16
     9de:	ff 90       	pop	r15
     9e0:	ef 90       	pop	r14
     9e2:	df 90       	pop	r13
     9e4:	cf 90       	pop	r12
     9e6:	0f 90       	pop	r0
     9e8:	0f be       	out	0x3f, r0	; 63
     9ea:	0f 90       	pop	r0
     9ec:	1f 90       	pop	r1
     9ee:	18 95       	reti

000009f0 <_Z13init_switchesv>:
}
*/

void init_switches(){
		
		in_left.outstate=false;
     9f0:	e8 ec       	ldi	r30, 0xC8	; 200
     9f2:	f1 e0       	ldi	r31, 0x01	; 1
     9f4:	10 82       	st	Z, r1
		in_left.reset = false;
     9f6:	16 82       	std	Z+6, r1	; 0x06
		in_left.on_trigger = false;
     9f8:	10 86       	std	Z+8, r1	; 0x08
		in_left.curr_scan=0;
     9fa:	15 82       	std	Z+5, r1	; 0x05
		in_left.scanrate=5;
     9fc:	25 e0       	ldi	r18, 0x05	; 5
     9fe:	21 83       	std	Z+1, r18	; 0x01
		in_left.port = &PINB;
     a00:	83 e2       	ldi	r24, 0x23	; 35
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	93 83       	std	Z+3, r25	; 0x03
     a06:	82 83       	std	Z+2, r24	; 0x02
		in_left.pin = SW_L;
     a08:	31 e0       	ldi	r19, 0x01	; 1
     a0a:	34 83       	std	Z+4, r19	; 0x04
		
		in_right.outstate=false;
     a0c:	ef eb       	ldi	r30, 0xBF	; 191
     a0e:	f1 e0       	ldi	r31, 0x01	; 1
     a10:	10 82       	st	Z, r1
		in_right.on_trigger = false;
     a12:	10 86       	std	Z+8, r1	; 0x08
		in_right.reset = false;
     a14:	16 82       	std	Z+6, r1	; 0x06
		in_right.curr_scan=0;
     a16:	15 82       	std	Z+5, r1	; 0x05
		in_right.scanrate=5;
     a18:	21 83       	std	Z+1, r18	; 0x01
		in_right.port = &PINB;
     a1a:	93 83       	std	Z+3, r25	; 0x03
     a1c:	82 83       	std	Z+2, r24	; 0x02
		in_right.pin = SW_R;		
     a1e:	82 e0       	ldi	r24, 0x02	; 2
     a20:	84 83       	std	Z+4, r24	; 0x04
		
		sw_leftdown.outstate=false;
     a22:	e6 eb       	ldi	r30, 0xB6	; 182
     a24:	f1 e0       	ldi	r31, 0x01	; 1
     a26:	10 82       	st	Z, r1
		sw_leftdown.curr_scan=0;
     a28:	15 82       	std	Z+5, r1	; 0x05
		sw_leftdown.scanrate=2;
     a2a:	81 83       	std	Z+1, r24	; 0x01
		sw_leftdown.port = &PIND;
     a2c:	29 e2       	ldi	r18, 0x29	; 41
     a2e:	30 e0       	ldi	r19, 0x00	; 0
     a30:	33 83       	std	Z+3, r19	; 0x03
     a32:	22 83       	std	Z+2, r18	; 0x02
		sw_leftdown.pin = LEFT_DOWN;
     a34:	90 e1       	ldi	r25, 0x10	; 16
     a36:	94 83       	std	Z+4, r25	; 0x04
		
		sw_leftup.outstate=false;
     a38:	ed ea       	ldi	r30, 0xAD	; 173
     a3a:	f1 e0       	ldi	r31, 0x01	; 1
     a3c:	10 82       	st	Z, r1
		sw_leftup.curr_scan=0;
     a3e:	15 82       	std	Z+5, r1	; 0x05
		sw_leftup.scanrate=2;
     a40:	81 83       	std	Z+1, r24	; 0x01
		sw_leftup.port = &PIND;
     a42:	33 83       	std	Z+3, r19	; 0x03
     a44:	22 83       	std	Z+2, r18	; 0x02
		sw_leftup.pin = LEFT_UP;
     a46:	90 e2       	ldi	r25, 0x20	; 32
     a48:	94 83       	std	Z+4, r25	; 0x04

		sw_rightdown.outstate=false;
     a4a:	e4 ea       	ldi	r30, 0xA4	; 164
     a4c:	f1 e0       	ldi	r31, 0x01	; 1
     a4e:	10 82       	st	Z, r1
		sw_rightdown.curr_scan=0;
     a50:	15 82       	std	Z+5, r1	; 0x05
		sw_rightdown.scanrate=2;
     a52:	81 83       	std	Z+1, r24	; 0x01
		sw_rightdown.port = &PIND;
     a54:	33 83       	std	Z+3, r19	; 0x03
     a56:	22 83       	std	Z+2, r18	; 0x02
		sw_rightdown.pin = RIGHT_DOWN;		
     a58:	90 e4       	ldi	r25, 0x40	; 64
     a5a:	94 83       	std	Z+4, r25	; 0x04

		sw_rightup.outstate=false;
     a5c:	eb e9       	ldi	r30, 0x9B	; 155
     a5e:	f1 e0       	ldi	r31, 0x01	; 1
     a60:	10 82       	st	Z, r1
		sw_rightup.curr_scan=0;
     a62:	15 82       	std	Z+5, r1	; 0x05
		sw_rightup.scanrate=2;
     a64:	81 83       	std	Z+1, r24	; 0x01
		sw_rightup.port = &PIND;
     a66:	33 83       	std	Z+3, r19	; 0x03
     a68:	22 83       	std	Z+2, r18	; 0x02
		sw_rightup.pin = RIGHT_UP;	
     a6a:	80 e8       	ldi	r24, 0x80	; 128
     a6c:	84 83       	std	Z+4, r24	; 0x04
     a6e:	08 95       	ret

00000a70 <_Z16init_protectionsv>:

*/

void init_protections()
{
	val11.trip = false;
     a70:	ee e5       	ldi	r30, 0x5E	; 94
     a72:	f1 e0       	ldi	r31, 0x01	; 1
     a74:	14 82       	std	Z+4, r1	; 0x04
	val11.in_value = 0;
     a76:	10 82       	st	Z, r1
	val11.time_rate = protection[1];
     a78:	a4 e3       	ldi	r26, 0x34	; 52
     a7a:	b1 e0       	ldi	r27, 0x01	; 1
     a7c:	11 96       	adiw	r26, 0x01	; 1
     a7e:	9c 91       	ld	r25, X
     a80:	11 97       	sbiw	r26, 0x01	; 1
     a82:	91 83       	std	Z+1, r25	; 0x01
	val11.time_count = 0;
     a84:	13 82       	std	Z+3, r1	; 0x03
	val11.analog_limit = protection[0]*CURRENT_COEFFICIENT; 
     a86:	8c 91       	ld	r24, X
     a88:	28 2f       	mov	r18, r24
     a8a:	22 0f       	add	r18, r18
     a8c:	22 0f       	add	r18, r18
     a8e:	82 0f       	add	r24, r18
     a90:	82 83       	std	Z+2, r24	; 0x02

	val12.trip = false;
     a92:	e9 e5       	ldi	r30, 0x59	; 89
     a94:	f1 e0       	ldi	r31, 0x01	; 1
     a96:	14 82       	std	Z+4, r1	; 0x04
	val12.in_value = 0;
     a98:	10 82       	st	Z, r1
	val12.time_rate = protection[1];
     a9a:	91 83       	std	Z+1, r25	; 0x01
	val12.time_count = 0;
     a9c:	13 82       	std	Z+3, r1	; 0x03
	val12.analog_limit = protection[0]*CURRENT_COEFFICIENT; 	
     a9e:	82 83       	std	Z+2, r24	; 0x02
	
	val21.trip = false;
     aa0:	e4 e5       	ldi	r30, 0x54	; 84
     aa2:	f1 e0       	ldi	r31, 0x01	; 1
     aa4:	14 82       	std	Z+4, r1	; 0x04
	val21.in_value = 0;
     aa6:	10 82       	st	Z, r1
	val21.time_rate = protection[3];
     aa8:	13 96       	adiw	r26, 0x03	; 3
     aaa:	9c 91       	ld	r25, X
     aac:	13 97       	sbiw	r26, 0x03	; 3
     aae:	91 83       	std	Z+1, r25	; 0x01
	val21.time_count = 0;
     ab0:	13 82       	std	Z+3, r1	; 0x03
	val21.analog_limit = protection[2]*CURRENT_COEFFICIENT; 
     ab2:	12 96       	adiw	r26, 0x02	; 2
     ab4:	8c 91       	ld	r24, X
     ab6:	28 2f       	mov	r18, r24
     ab8:	22 0f       	add	r18, r18
     aba:	22 0f       	add	r18, r18
     abc:	82 0f       	add	r24, r18
     abe:	82 83       	std	Z+2, r24	; 0x02
	
	val22.trip = false;
     ac0:	ef e4       	ldi	r30, 0x4F	; 79
     ac2:	f1 e0       	ldi	r31, 0x01	; 1
     ac4:	14 82       	std	Z+4, r1	; 0x04
	val22.in_value = 0;
     ac6:	10 82       	st	Z, r1
	val22.time_rate = protection[3];
     ac8:	91 83       	std	Z+1, r25	; 0x01
	val22.time_count = 0;
     aca:	13 82       	std	Z+3, r1	; 0x03
	val22.analog_limit = protection[2]*CURRENT_COEFFICIENT; 
     acc:	82 83       	std	Z+2, r24	; 0x02
     ace:	08 95       	ret

00000ad0 <__vector_21>:
}

ISR (ADC_vect) 
{
     ad0:	1f 92       	push	r1
     ad2:	0f 92       	push	r0
     ad4:	0f b6       	in	r0, 0x3f	; 63
     ad6:	0f 92       	push	r0
     ad8:	11 24       	eor	r1, r1
     ada:	2f 93       	push	r18
     adc:	3f 93       	push	r19
     ade:	6f 93       	push	r22
     ae0:	7f 93       	push	r23
     ae2:	8f 93       	push	r24
     ae4:	9f 93       	push	r25
     ae6:	af 93       	push	r26
     ae8:	bf 93       	push	r27
     aea:	ef 93       	push	r30
     aec:	ff 93       	push	r31
	
	cli();
     aee:	f8 94       	cli
	unsigned char _admux = ADMUX & ((1 << MUX3) | (1 << MUX2) | (1 << MUX1) | (1 << MUX0));
     af0:	ec e7       	ldi	r30, 0x7C	; 124
     af2:	f0 e0       	ldi	r31, 0x00	; 0
     af4:	80 81       	ld	r24, Z
	
	ADMUX &= 0b11110000;
     af6:	90 81       	ld	r25, Z
     af8:	90 7f       	andi	r25, 0xF0	; 240
     afa:	90 83       	st	Z, r25
	
	switch(_admux)
     afc:	8f 70       	andi	r24, 0x0F	; 15
     afe:	82 30       	cpi	r24, 0x02	; 2
     b00:	09 f4       	brne	.+2      	; 0xb04 <__vector_21+0x34>
     b02:	40 c0       	rjmp	.+128    	; 0xb84 <__vector_21+0xb4>
     b04:	28 f4       	brcc	.+10     	; 0xb10 <__vector_21+0x40>
     b06:	88 23       	and	r24, r24
     b08:	69 f0       	breq	.+26     	; 0xb24 <__vector_21+0x54>
     b0a:	81 30       	cpi	r24, 0x01	; 1
     b0c:	19 f1       	breq	.+70     	; 0xb54 <__vector_21+0x84>
     b0e:	71 c0       	rjmp	.+226    	; 0xbf2 <__vector_21+0x122>
     b10:	86 30       	cpi	r24, 0x06	; 6
     b12:	09 f4       	brne	.+2      	; 0xb16 <__vector_21+0x46>
     b14:	53 c0       	rjmp	.+166    	; 0xbbc <__vector_21+0xec>
     b16:	87 30       	cpi	r24, 0x07	; 7
     b18:	09 f4       	brne	.+2      	; 0xb1c <__vector_21+0x4c>
     b1a:	5e c0       	rjmp	.+188    	; 0xbd8 <__vector_21+0x108>
     b1c:	83 30       	cpi	r24, 0x03	; 3
     b1e:	09 f0       	breq	.+2      	; 0xb22 <__vector_21+0x52>
     b20:	68 c0       	rjmp	.+208    	; 0xbf2 <__vector_21+0x122>
     b22:	3e c0       	rjmp	.+124    	; 0xba0 <__vector_21+0xd0>
	{
		case AN_X_L:
	                 val_L = ADCW/10;
     b24:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
     b28:	30 91 79 00 	lds	r19, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
     b2c:	ad ec       	ldi	r26, 0xCD	; 205
     b2e:	bc ec       	ldi	r27, 0xCC	; 204
     b30:	0e 94 f6 09 	call	0x13ec	; 0x13ec <__umulhisi3>
     b34:	96 95       	lsr	r25
     b36:	87 95       	ror	r24
     b38:	96 95       	lsr	r25
     b3a:	87 95       	ror	r24
     b3c:	96 95       	lsr	r25
     b3e:	87 95       	ror	r24
     b40:	90 93 47 01 	sts	0x0147, r25	; 0x800147 <val_L+0x1>
     b44:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <val_L>
					 ADMUX |=AN_X_R;
     b48:	ec e7       	ldi	r30, 0x7C	; 124
     b4a:	f0 e0       	ldi	r31, 0x00	; 0
     b4c:	80 81       	ld	r24, Z
     b4e:	81 60       	ori	r24, 0x01	; 1
     b50:	80 83       	st	Z, r24
					 break;
     b52:	56 c0       	rjmp	.+172    	; 0xc00 <__vector_21+0x130>
	    case AN_X_R: val_R =   ADCW/10;
     b54:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
     b58:	30 91 79 00 	lds	r19, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
     b5c:	ad ec       	ldi	r26, 0xCD	; 205
     b5e:	bc ec       	ldi	r27, 0xCC	; 204
     b60:	0e 94 f6 09 	call	0x13ec	; 0x13ec <__umulhisi3>
     b64:	96 95       	lsr	r25
     b66:	87 95       	ror	r24
     b68:	96 95       	lsr	r25
     b6a:	87 95       	ror	r24
     b6c:	96 95       	lsr	r25
     b6e:	87 95       	ror	r24
     b70:	90 93 45 01 	sts	0x0145, r25	; 0x800145 <val_R+0x1>
     b74:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <val_R>
                     ADMUX |=ANA11;
     b78:	ec e7       	ldi	r30, 0x7C	; 124
     b7a:	f0 e0       	ldi	r31, 0x00	; 0
     b7c:	80 81       	ld	r24, Z
     b7e:	82 60       	ori	r24, 0x02	; 2
     b80:	80 83       	st	Z, r24
		             break;
     b82:	3e c0       	rjmp	.+124    	; 0xc00 <__vector_21+0x130>
	    case ANA11: val_ANA11 =   ADCW;
     b84:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
     b88:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
     b8c:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <val_ANA11+0x1>
     b90:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <val_ANA11>
		    	     ADMUX |= ANA12;
     b94:	ec e7       	ldi	r30, 0x7C	; 124
     b96:	f0 e0       	ldi	r31, 0x00	; 0
     b98:	80 81       	ld	r24, Z
     b9a:	83 60       	ori	r24, 0x03	; 3
     b9c:	80 83       	st	Z, r24
			         break;	
     b9e:	30 c0       	rjmp	.+96     	; 0xc00 <__vector_21+0x130>
	    case ANA12: val_ANA12 =   ADCW;
     ba0:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
     ba4:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
     ba8:	90 93 41 01 	sts	0x0141, r25	; 0x800141 <val_ANA12+0x1>
     bac:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <val_ANA12>
	                 ADMUX |=ANA21;
     bb0:	ec e7       	ldi	r30, 0x7C	; 124
     bb2:	f0 e0       	ldi	r31, 0x00	; 0
     bb4:	80 81       	ld	r24, Z
     bb6:	86 60       	ori	r24, 0x06	; 6
     bb8:	80 83       	st	Z, r24
	                 break;	
     bba:	22 c0       	rjmp	.+68     	; 0xc00 <__vector_21+0x130>
	    case ANA21: val_ANA21 =   ADCW;
     bbc:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
     bc0:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
     bc4:	90 93 3f 01 	sts	0x013F, r25	; 0x80013f <val_ANA21+0x1>
     bc8:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <val_ANA21>
	                 ADMUX |=ANA22;
     bcc:	ec e7       	ldi	r30, 0x7C	; 124
     bce:	f0 e0       	ldi	r31, 0x00	; 0
     bd0:	80 81       	ld	r24, Z
     bd2:	87 60       	ori	r24, 0x07	; 7
     bd4:	80 83       	st	Z, r24
	                 break;			
     bd6:	14 c0       	rjmp	.+40     	; 0xc00 <__vector_21+0x130>
	    case ANA22: val_ANA22 =   ADCW;
     bd8:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
     bdc:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
     be0:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <val_ANA22+0x1>
     be4:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <val_ANA22>
			         ADMUX |=AN_X_L;
     be8:	ec e7       	ldi	r30, 0x7C	; 124
     bea:	f0 e0       	ldi	r31, 0x00	; 0
     bec:	80 81       	ld	r24, Z
     bee:	80 83       	st	Z, r24
			         break;		 	 
     bf0:	07 c0       	rjmp	.+14     	; 0xc00 <__vector_21+0x130>
	    default:     ADMUX &= 0b11110000;
     bf2:	ec e7       	ldi	r30, 0x7C	; 124
     bf4:	f0 e0       	ldi	r31, 0x00	; 0
     bf6:	80 81       	ld	r24, Z
     bf8:	80 7f       	andi	r24, 0xF0	; 240
     bfa:	80 83       	st	Z, r24
	                 ADMUX |=AN_X_L;
     bfc:	80 81       	ld	r24, Z
     bfe:	80 83       	st	Z, r24
					 break;
	}
	 
   sei();
     c00:	78 94       	sei

	ADCSRA |=(1<<ADSC); 
     c02:	ea e7       	ldi	r30, 0x7A	; 122
     c04:	f0 e0       	ldi	r31, 0x00	; 0
     c06:	80 81       	ld	r24, Z
     c08:	80 64       	ori	r24, 0x40	; 64
     c0a:	80 83       	st	Z, r24
}
     c0c:	ff 91       	pop	r31
     c0e:	ef 91       	pop	r30
     c10:	bf 91       	pop	r27
     c12:	af 91       	pop	r26
     c14:	9f 91       	pop	r25
     c16:	8f 91       	pop	r24
     c18:	7f 91       	pop	r23
     c1a:	6f 91       	pop	r22
     c1c:	3f 91       	pop	r19
     c1e:	2f 91       	pop	r18
     c20:	0f 90       	pop	r0
     c22:	0f be       	out	0x3f, r0	; 63
     c24:	0f 90       	pop	r0
     c26:	1f 90       	pop	r1
     c28:	18 95       	reti

00000c2a <_Z8ADC_Initv>:

void ADC_Init()
{
	// Joystick L resistor initialization
	
	an_L.scanrate = 2;	
     c2a:	e3 e6       	ldi	r30, 0x63	; 99
     c2c:	f1 e0       	ldi	r31, 0x01	; 1
     c2e:	82 e0       	ldi	r24, 0x02	; 2
     c30:	84 87       	std	Z+12, r24	; 0x0c
	an_L.joystick_step = 0;
     c32:	10 8e       	std	Z+24, r1	; 0x18
     c34:	17 8a       	std	Z+23, r1	; 0x17
	an_L.mirror_joy_step = 0;
     c36:	12 8e       	std	Z+26, r1	; 0x1a
     c38:	11 8e       	std	Z+25, r1	; 0x19
	an_L.enabled = false;	
     c3a:	13 8e       	std	Z+27, r1	; 0x1b
	
	// Joystick R resistor initialization

	an_R.scanrate = 2;	
     c3c:	ef e7       	ldi	r30, 0x7F	; 127
     c3e:	f1 e0       	ldi	r31, 0x01	; 1
     c40:	84 87       	std	Z+12, r24	; 0x0c
	an_R.joystick_step = 0;
     c42:	10 8e       	std	Z+24, r1	; 0x18
     c44:	17 8a       	std	Z+23, r1	; 0x17
	an_R.mirror_joy_step = 0;
     c46:	12 8e       	std	Z+26, r1	; 0x1a
     c48:	11 8e       	std	Z+25, r1	; 0x19
	an_R.enabled = false;
     c4a:	13 8e       	std	Z+27, r1	; 0x1b
	
	ADCSRA |= (1 << ADEN) | (1 << ADPS2) | (1 << ADPS0) | (1 << ADIE);  //ADC 32 divider
     c4c:	ea e7       	ldi	r30, 0x7A	; 122
     c4e:	f0 e0       	ldi	r31, 0x00	; 0
     c50:	80 81       	ld	r24, Z
     c52:	8d 68       	ori	r24, 0x8D	; 141
     c54:	80 83       	st	Z, r24
	ADMUX = (0 << REFS1) | (1 << REFS0) | AN_X_L; 
     c56:	80 e4       	ldi	r24, 0x40	; 64
     c58:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
	ADCSRA |=(1<<ADSC);
     c5c:	80 81       	ld	r24, Z
     c5e:	80 64       	ori	r24, 0x40	; 64
     c60:	80 83       	st	Z, r24
     c62:	08 95       	ret

00000c64 <_Z13init_channelsv>:
		Reset_Jog_R();
}
*/

void init_channels()
{
     c64:	1f 93       	push	r17
     c66:	cf 93       	push	r28
     c68:	df 93       	push	r29
	Left.port1 = &PORTD;
     c6a:	e9 ee       	ldi	r30, 0xE9	; 233
     c6c:	f1 e0       	ldi	r31, 0x01	; 1
     c6e:	cb e2       	ldi	r28, 0x2B	; 43
     c70:	d0 e0       	ldi	r29, 0x00	; 0
     c72:	d5 87       	std	Z+13, r29	; 0x0d
     c74:	c4 87       	std	Z+12, r28	; 0x0c
	Left.pin1 = ON_L1;
     c76:	81 e0       	ldi	r24, 0x01	; 1
     c78:	86 87       	std	Z+14, r24	; 0x0e
	Left.port2 = &PORTB;
     c7a:	85 e2       	ldi	r24, 0x25	; 37
     c7c:	90 e0       	ldi	r25, 0x00	; 0
     c7e:	90 8b       	std	Z+16, r25	; 0x10
     c80:	87 87       	std	Z+15, r24	; 0x0f
	Left.pin2 = ON_L2;
     c82:	14 e0       	ldi	r17, 0x04	; 4
     c84:	11 8b       	std	Z+17, r17	; 0x11
	Left.InitChannel();
     c86:	cf 01       	movw	r24, r30
     c88:	0e 94 b6 00 	call	0x16c	; 0x16c <_ZN14ChannelControl11InitChannelEv>

	Right.port1 = &PORTD;
     c8c:	e7 ed       	ldi	r30, 0xD7	; 215
     c8e:	f1 e0       	ldi	r31, 0x01	; 1
     c90:	d5 87       	std	Z+13, r29	; 0x0d
     c92:	c4 87       	std	Z+12, r28	; 0x0c
	Right.pin1 = ON_R1;
     c94:	16 87       	std	Z+14, r17	; 0x0e
	Right.port2 = &PORTD;
     c96:	d0 8b       	std	Z+16, r29	; 0x10
     c98:	c7 87       	std	Z+15, r28	; 0x0f
	Right.pin2 = ON_R2;
     c9a:	88 e0       	ldi	r24, 0x08	; 8
     c9c:	81 8b       	std	Z+17, r24	; 0x11
	Right.InitChannel();
     c9e:	cf 01       	movw	r24, r30
     ca0:	0e 94 b6 00 	call	0x16c	; 0x16c <_ZN14ChannelControl11InitChannelEv>
}
     ca4:	df 91       	pop	r29
     ca6:	cf 91       	pop	r28
     ca8:	1f 91       	pop	r17
     caa:	08 95       	ret

00000cac <main>:

int main(void)
{	 
     cac:	cf 93       	push	r28
     cae:	df 93       	push	r29
     cb0:	00 d0       	rcall	.+0      	; 0xcb2 <main+0x6>
     cb2:	cd b7       	in	r28, 0x3d	; 61
     cb4:	de b7       	in	r29, 0x3e	; 62
	uint8_t step = 0;
	 
    DDRD = ON_L1 | ON_R1 | ON_R2;
     cb6:	8d e0       	ldi	r24, 0x0D	; 13
     cb8:	8a b9       	out	0x0a, r24	; 10
	DDRB = ON_L2; 
     cba:	84 e0       	ldi	r24, 0x04	; 4
     cbc:	84 b9       	out	0x04, r24	; 4
		
    WDTCSR |= (1<<WDCE) | (1<<WDE);
     cbe:	e0 e6       	ldi	r30, 0x60	; 96
     cc0:	f0 e0       	ldi	r31, 0x00	; 0
     cc2:	80 81       	ld	r24, Z
     cc4:	88 61       	ori	r24, 0x18	; 24
     cc6:	80 83       	st	Z, r24
    WDTCSR = (1<<WDE) | (1<<WDP2) | (1<<WDP1);
     cc8:	8e e0       	ldi	r24, 0x0E	; 14
     cca:	80 83       	st	Z, r24
	
	TCCR1A = 0;
     ccc:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
	TCCR1B = (1 << CS11)|(1 << CS10); //64 divider
     cd0:	83 e0       	ldi	r24, 0x03	; 3
     cd2:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
	
	TCNT1 = WAIT_100HZ;
     cd6:	8b e3       	ldi	r24, 0x3B	; 59
     cd8:	96 ef       	ldi	r25, 0xF6	; 246
     cda:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     cde:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	
	TIFR1 = (1<<TOV1);
     ce2:	81 e0       	ldi	r24, 0x01	; 1
     ce4:	86 bb       	out	0x16, r24	; 22
	TIMSK1 = (1<<TOIE1);
     ce6:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
	
	sei();
     cea:	78 94       	sei
	
	
	LoadEeprom();
     cec:	0e 94 f5 01 	call	0x3ea	; 0x3ea <_Z10LoadEepromv>
    init_switches();
     cf0:	0e 94 f8 04 	call	0x9f0	; 0x9f0 <_Z13init_switchesv>
	init_channels();
     cf4:	0e 94 32 06 	call	0xc64	; 0xc64 <_Z13init_channelsv>
	init_protections();
     cf8:	0e 94 38 05 	call	0xa70	; 0xa70 <_Z16init_protectionsv>
	ADC_Init();
     cfc:	0e 94 15 06 	call	0xc2a	; 0xc2a <_Z8ADC_Initv>
	twi_init();
     d00:	0e 94 35 09 	call	0x126a	; 0x126a <_Z8twi_initv>
  
    while (1) 
    {
		asm("wdr"); 

        if ((!val11.trip) && (!val12.trip))
     d04:	0f 2e       	mov	r0, r31
     d06:	fe e5       	ldi	r31, 0x5E	; 94
     d08:	ef 2e       	mov	r14, r31
     d0a:	f1 e0       	ldi	r31, 0x01	; 1
     d0c:	ff 2e       	mov	r15, r31
     d0e:	f0 2d       	mov	r31, r0
					
		} else
		{
            //Stop Left Channel
			Left.Stop();
			in_left.reset = true;
     d10:	0f 2e       	mov	r0, r31
     d12:	f8 ec       	ldi	r31, 0xC8	; 200
     d14:	6f 2e       	mov	r6, r31
     d16:	f1 e0       	ldi	r31, 0x01	; 1
     d18:	7f 2e       	mov	r7, r31
     d1a:	f0 2d       	mov	r31, r0
  
    while (1) 
    {
		asm("wdr"); 

        if ((!val11.trip) && (!val12.trip))
     d1c:	0f 2e       	mov	r0, r31
     d1e:	f9 e5       	ldi	r31, 0x59	; 89
     d20:	8f 2e       	mov	r8, r31
     d22:	f1 e0       	ldi	r31, 0x01	; 1
     d24:	9f 2e       	mov	r9, r31
     d26:	f0 2d       	mov	r31, r0
			{
				Left.lock = false;
				in_left.on_trigger = false;
			}

			if (Left.lock && Right.lock) Left.goal_step = 4;
     d28:	0f 2e       	mov	r0, r31
     d2a:	f7 ed       	ldi	r31, 0xD7	; 215
     d2c:	2f 2e       	mov	r2, r31
     d2e:	f1 e0       	ldi	r31, 0x01	; 1
     d30:	3f 2e       	mov	r3, r31
     d32:	f0 2d       	mov	r31, r0
			Left.Stop();
			in_left.reset = true;
		}


        if ((!val21.trip) && (!val22.trip))
     d34:	0f 2e       	mov	r0, r31
     d36:	f4 e5       	ldi	r31, 0x54	; 84
     d38:	4f 2e       	mov	r4, r31
     d3a:	f1 e0       	ldi	r31, 0x01	; 1
     d3c:	5f 2e       	mov	r5, r31
     d3e:	f0 2d       	mov	r31, r0
			{
				Left.lock = false;
				in_left.on_trigger = false;
			}

			if (Left.lock && Right.lock) Left.goal_step = 4;
     d40:	29 82       	std	Y+1, r2	; 0x01
     d42:	3a 82       	std	Y+2, r3	; 0x02
			Left.Stop();
			in_left.reset = true;
		}


        if ((!val21.trip) && (!val22.trip))
     d44:	0f e4       	ldi	r16, 0x4F	; 79
     d46:	11 e0       	ldi	r17, 0x01	; 1
     	ledL_on_up = Left.moving_fwd;
		ledR_on_down = Right.moving_bwd;
		ledR_on_up = Right.moving_fwd;
		
		statebyte0 = ((ledL_on_down | ledL_on_up) << STATUS_BIT0_L_ON) | ((ledR_on_down | ledR_on_up)  << STATUS_BIT0_R_ON) | 
		            (sw_leftdown.outstate << STATUS_BIT0_L_D) | (sw_leftup.outstate << STATUS_BIT0_L_U) | 
     d48:	0f 2e       	mov	r0, r31
     d4a:	f6 eb       	ldi	r31, 0xB6	; 182
     d4c:	cf 2e       	mov	r12, r31
     d4e:	f1 e0       	ldi	r31, 0x01	; 1
     d50:	df 2e       	mov	r13, r31
     d52:	f0 2d       	mov	r31, r0
     d54:	0f 2e       	mov	r0, r31
     d56:	fd ea       	ldi	r31, 0xAD	; 173
     d58:	af 2e       	mov	r10, r31
     d5a:	f1 e0       	ldi	r31, 0x01	; 1
     d5c:	bf 2e       	mov	r11, r31
     d5e:	f0 2d       	mov	r31, r0
	ADC_Init();
	twi_init();
  
    while (1) 
    {
		asm("wdr"); 
     d60:	a8 95       	wdr

        if ((!val11.trip) && (!val12.trip))
     d62:	d7 01       	movw	r26, r14
     d64:	14 96       	adiw	r26, 0x04	; 4
     d66:	8c 91       	ld	r24, X
     d68:	81 11       	cpse	r24, r1
     d6a:	55 c0       	rjmp	.+170    	; 0xe16 <main+0x16a>
     d6c:	f4 01       	movw	r30, r8
     d6e:	84 81       	ldd	r24, Z+4	; 0x04
     d70:	81 11       	cpse	r24, r1
     d72:	51 c0       	rjmp	.+162    	; 0xe16 <main+0x16a>
		{
			if (in_left.outstate)  // Button L process
     d74:	d3 01       	movw	r26, r6
     d76:	8c 91       	ld	r24, X
     d78:	88 23       	and	r24, r24
     d7a:	39 f0       	breq	.+14     	; 0xd8a <main+0xde>
			{
				Left.control_source = true;
     d7c:	e9 ee       	ldi	r30, 0xE9	; 233
     d7e:	f1 e0       	ldi	r31, 0x01	; 1
     d80:	81 e0       	ldi	r24, 0x01	; 1
     d82:	82 83       	std	Z+2, r24	; 0x02
				Left.goal_step = 4;				
     d84:	84 e0       	ldi	r24, 0x04	; 4
     d86:	85 83       	std	Z+5, r24	; 0x05
     d88:	2d c0       	rjmp	.+90     	; 0xde4 <main+0x138>
			}	
			else   //Joystick Process
			{
				if (Left.control_source)
     d8a:	80 91 eb 01 	lds	r24, 0x01EB	; 0x8001eb <Left+0x2>
     d8e:	88 23       	and	r24, r24
     d90:	69 f0       	breq	.+26     	; 0xdac <main+0x100>
				{
				    Left.goal_step = 0;
     d92:	e9 ee       	ldi	r30, 0xE9	; 233
     d94:	f1 e0       	ldi	r31, 0x01	; 1
     d96:	15 82       	std	Z+5, r1	; 0x05
				    
					if ((Left.curr_step == 0) && (!Left.moving_bwd)) Left.control_source = false;
     d98:	86 81       	ldd	r24, Z+6	; 0x06
     d9a:	81 11       	cpse	r24, r1
     d9c:	23 c0       	rjmp	.+70     	; 0xde4 <main+0x138>
     d9e:	80 91 f2 01 	lds	r24, 0x01F2	; 0x8001f2 <Left+0x9>
     da2:	81 11       	cpse	r24, r1
     da4:	1f c0       	rjmp	.+62     	; 0xde4 <main+0x138>
     da6:	10 92 eb 01 	sts	0x01EB, r1	; 0x8001eb <Left+0x2>
     daa:	1c c0       	rjmp	.+56     	; 0xde4 <main+0x138>
					 
				} else
				{
					if (an_L.enabled)
     dac:	80 91 7e 01 	lds	r24, 0x017E	; 0x80017e <an_L+0x1b>
     db0:	88 23       	and	r24, r24
     db2:	19 f0       	breq	.+6      	; 0xdba <main+0x10e>
					{
						step = an_L.joystick_step;
     db4:	80 91 7a 01 	lds	r24, 0x017A	; 0x80017a <an_L+0x17>
     db8:	06 c0       	rjmp	.+12     	; 0xdc6 <main+0x11a>
					} else
						step = an_R.mirror_joy_step;
     dba:	80 91 98 01 	lds	r24, 0x0198	; 0x800198 <an_R+0x19>
						
						
					if (an_L.enabled || an_R.enabled)
     dbe:	90 91 9a 01 	lds	r25, 0x019A	; 0x80019a <an_R+0x1b>
     dc2:	99 23       	and	r25, r25
     dc4:	79 f0       	breq	.+30     	; 0xde4 <main+0x138>
					if ((step > 0) || (Left.curr_step > 0) || Left.moving_bwd || Left.moving_fwd )
     dc6:	81 11       	cpse	r24, r1
     dc8:	0b c0       	rjmp	.+22     	; 0xde0 <main+0x134>
     dca:	90 91 ef 01 	lds	r25, 0x01EF	; 0x8001ef <Left+0x6>
     dce:	91 11       	cpse	r25, r1
     dd0:	07 c0       	rjmp	.+14     	; 0xde0 <main+0x134>
     dd2:	90 91 f2 01 	lds	r25, 0x01F2	; 0x8001f2 <Left+0x9>
     dd6:	91 11       	cpse	r25, r1
     dd8:	03 c0       	rjmp	.+6      	; 0xde0 <main+0x134>
     dda:	90 91 f1 01 	lds	r25, 0x01F1	; 0x8001f1 <Left+0x8>
     dde:	91 11       	cpse	r25, r1
					{
							Left.goal_step = step;
     de0:	80 93 ee 01 	sts	0x01EE, r24	; 0x8001ee <Left+0x5>
				}		
				
			}
			

			if (in_left.on_trigger)
     de4:	f3 01       	movw	r30, r6
     de6:	80 85       	ldd	r24, Z+8	; 0x08
     de8:	88 23       	and	r24, r24
     dea:	21 f0       	breq	.+8      	; 0xdf4 <main+0x148>
			{
				Left.lock = false;
     dec:	10 92 f4 01 	sts	0x01F4, r1	; 0x8001f4 <Left+0xb>
				in_left.on_trigger = false;
     df0:	10 86       	std	Z+8, r1	; 0x08
     df2:	0c c0       	rjmp	.+24     	; 0xe0c <main+0x160>
			}

			if (Left.lock && Right.lock) Left.goal_step = 4;
     df4:	80 91 f4 01 	lds	r24, 0x01F4	; 0x8001f4 <Left+0xb>
     df8:	88 23       	and	r24, r24
     dfa:	41 f0       	breq	.+16     	; 0xe0c <main+0x160>
     dfc:	d1 01       	movw	r26, r2
     dfe:	1b 96       	adiw	r26, 0x0b	; 11
     e00:	8c 91       	ld	r24, X
     e02:	88 23       	and	r24, r24
     e04:	19 f0       	breq	.+6      	; 0xe0c <main+0x160>
     e06:	84 e0       	ldi	r24, 0x04	; 4
     e08:	80 93 ee 01 	sts	0x01EE, r24	; 0x8001ee <Left+0x5>
			
			Left.Process(); // Process L channel
     e0c:	89 ee       	ldi	r24, 0xE9	; 233
     e0e:	91 e0       	ldi	r25, 0x01	; 1
     e10:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <_ZN14ChannelControl7ProcessEv>
     e14:	07 c0       	rjmp	.+14     	; 0xe24 <main+0x178>
					
		} else
		{
            //Stop Left Channel
			Left.Stop();
     e16:	89 ee       	ldi	r24, 0xE9	; 233
     e18:	91 e0       	ldi	r25, 0x01	; 1
     e1a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <_ZN14ChannelControl4StopEv>
			in_left.reset = true;
     e1e:	81 e0       	ldi	r24, 0x01	; 1
     e20:	f3 01       	movw	r30, r6
     e22:	86 83       	std	Z+6, r24	; 0x06
		}


        if ((!val21.trip) && (!val22.trip))
     e24:	d2 01       	movw	r26, r4
     e26:	14 96       	adiw	r26, 0x04	; 4
     e28:	8c 91       	ld	r24, X
     e2a:	81 11       	cpse	r24, r1
     e2c:	5c c0       	rjmp	.+184    	; 0xee6 <main+0x23a>
     e2e:	f8 01       	movw	r30, r16
     e30:	84 81       	ldd	r24, Z+4	; 0x04
     e32:	81 11       	cpse	r24, r1
     e34:	58 c0       	rjmp	.+176    	; 0xee6 <main+0x23a>
        {
			
			if (in_right.outstate)  // Button R process
     e36:	af eb       	ldi	r26, 0xBF	; 191
     e38:	b1 e0       	ldi	r27, 0x01	; 1
     e3a:	8c 91       	ld	r24, X
     e3c:	88 23       	and	r24, r24
     e3e:	31 f0       	breq	.+12     	; 0xe4c <main+0x1a0>
			{
				Right.control_source = true;
     e40:	81 e0       	ldi	r24, 0x01	; 1
     e42:	f1 01       	movw	r30, r2
     e44:	82 83       	std	Z+2, r24	; 0x02
				Right.goal_step = 4;				
     e46:	84 e0       	ldi	r24, 0x04	; 4
     e48:	85 83       	std	Z+5, r24	; 0x05
     e4a:	32 c0       	rjmp	.+100    	; 0xeb0 <main+0x204>
			}	
			else   //Joystick Process
			{
				if (Right.control_source)
     e4c:	d1 01       	movw	r26, r2
     e4e:	12 96       	adiw	r26, 0x02	; 2
     e50:	8c 91       	ld	r24, X
     e52:	12 97       	sbiw	r26, 0x02	; 2
     e54:	88 23       	and	r24, r24
     e56:	81 f0       	breq	.+32     	; 0xe78 <main+0x1cc>
				{
				    Right.goal_step = 0;
     e58:	15 96       	adiw	r26, 0x05	; 5
     e5a:	1c 92       	st	X, r1
     e5c:	15 97       	sbiw	r26, 0x05	; 5
				    
					if ((Right.curr_step == 0) && (!Right.moving_bwd)) Right.control_source = false;
     e5e:	16 96       	adiw	r26, 0x06	; 6
     e60:	8c 91       	ld	r24, X
     e62:	16 97       	sbiw	r26, 0x06	; 6
     e64:	81 11       	cpse	r24, r1
     e66:	24 c0       	rjmp	.+72     	; 0xeb0 <main+0x204>
     e68:	19 96       	adiw	r26, 0x09	; 9
     e6a:	8c 91       	ld	r24, X
     e6c:	19 97       	sbiw	r26, 0x09	; 9
     e6e:	81 11       	cpse	r24, r1
     e70:	1f c0       	rjmp	.+62     	; 0xeb0 <main+0x204>
     e72:	12 96       	adiw	r26, 0x02	; 2
     e74:	1c 92       	st	X, r1
     e76:	1c c0       	rjmp	.+56     	; 0xeb0 <main+0x204>
				} else
				{
					if (an_R.enabled)
     e78:	80 91 9a 01 	lds	r24, 0x019A	; 0x80019a <an_R+0x1b>
     e7c:	88 23       	and	r24, r24
     e7e:	19 f0       	breq	.+6      	; 0xe86 <main+0x1da>
					{
						step = an_R.joystick_step;
     e80:	80 91 96 01 	lds	r24, 0x0196	; 0x800196 <an_R+0x17>
     e84:	06 c0       	rjmp	.+12     	; 0xe92 <main+0x1e6>
					} else
						step = an_L.mirror_joy_step;
     e86:	80 91 7c 01 	lds	r24, 0x017C	; 0x80017c <an_L+0x19>
						
						
					if (an_L.enabled || an_R.enabled)
     e8a:	90 91 7e 01 	lds	r25, 0x017E	; 0x80017e <an_L+0x1b>
     e8e:	99 23       	and	r25, r25
     e90:	79 f0       	breq	.+30     	; 0xeb0 <main+0x204>
					if ((step > 0) || (Right.curr_step > 0) || Right.moving_bwd || Right.moving_fwd)
     e92:	81 11       	cpse	r24, r1
     e94:	0a c0       	rjmp	.+20     	; 0xeaa <main+0x1fe>
     e96:	f1 01       	movw	r30, r2
     e98:	96 81       	ldd	r25, Z+6	; 0x06
     e9a:	91 11       	cpse	r25, r1
     e9c:	06 c0       	rjmp	.+12     	; 0xeaa <main+0x1fe>
     e9e:	91 85       	ldd	r25, Z+9	; 0x09
     ea0:	91 11       	cpse	r25, r1
     ea2:	03 c0       	rjmp	.+6      	; 0xeaa <main+0x1fe>
     ea4:	90 85       	ldd	r25, Z+8	; 0x08
     ea6:	99 23       	and	r25, r25
     ea8:	19 f0       	breq	.+6      	; 0xeb0 <main+0x204>
					{
							Right.goal_step = step;
     eaa:	d1 01       	movw	r26, r2
     eac:	15 96       	adiw	r26, 0x05	; 5
     eae:	8c 93       	st	X, r24
						
				  
				}			
			}

			if (in_right.on_trigger)
     eb0:	80 91 c7 01 	lds	r24, 0x01C7	; 0x8001c7 <in_right+0x8>
     eb4:	88 23       	and	r24, r24
     eb6:	29 f0       	breq	.+10     	; 0xec2 <main+0x216>
			{
				Right.lock = false;
     eb8:	f1 01       	movw	r30, r2
     eba:	13 86       	std	Z+11, r1	; 0x0b
				in_right.on_trigger = false;
     ebc:	10 92 c7 01 	sts	0x01C7, r1	; 0x8001c7 <in_right+0x8>
     ec0:	0d c0       	rjmp	.+26     	; 0xedc <main+0x230>
			}
			
			if (Right.lock && Left.lock) Right.goal_step = 4;
     ec2:	d1 01       	movw	r26, r2
     ec4:	1b 96       	adiw	r26, 0x0b	; 11
     ec6:	8c 91       	ld	r24, X
     ec8:	1b 97       	sbiw	r26, 0x0b	; 11
     eca:	88 23       	and	r24, r24
     ecc:	39 f0       	breq	.+14     	; 0xedc <main+0x230>
     ece:	80 91 f4 01 	lds	r24, 0x01F4	; 0x8001f4 <Left+0xb>
     ed2:	88 23       	and	r24, r24
     ed4:	19 f0       	breq	.+6      	; 0xedc <main+0x230>
     ed6:	84 e0       	ldi	r24, 0x04	; 4
     ed8:	15 96       	adiw	r26, 0x05	; 5
     eda:	8c 93       	st	X, r24
			Right.Process(); // Process R channel		
     edc:	89 81       	ldd	r24, Y+1	; 0x01
     ede:	9a 81       	ldd	r25, Y+2	; 0x02
     ee0:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <_ZN14ChannelControl7ProcessEv>
     ee4:	07 c0       	rjmp	.+14     	; 0xef4 <main+0x248>
			
		} else
		{
            // Stop Right Channel
			Right.Stop();
     ee6:	89 81       	ldd	r24, Y+1	; 0x01
     ee8:	9a 81       	ldd	r25, Y+2	; 0x02
     eea:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <_ZN14ChannelControl4StopEv>
			in_right.reset = true;
     eee:	81 e0       	ldi	r24, 0x01	; 1
     ef0:	80 93 c5 01 	sts	0x01C5, r24	; 0x8001c5 <in_right+0x6>
		}
		
		if (in_left.off && in_left.reset) {
     ef4:	f3 01       	movw	r30, r6
     ef6:	87 81       	ldd	r24, Z+7	; 0x07
     ef8:	88 23       	and	r24, r24
     efa:	59 f0       	breq	.+22     	; 0xf12 <main+0x266>
     efc:	86 81       	ldd	r24, Z+6	; 0x06
     efe:	88 23       	and	r24, r24
     f00:	41 f0       	breq	.+16     	; 0xf12 <main+0x266>
				val11.trip = false;
     f02:	d7 01       	movw	r26, r14
     f04:	14 96       	adiw	r26, 0x04	; 4
     f06:	1c 92       	st	X, r1
				val12.trip = false;
     f08:	f4 01       	movw	r30, r8
     f0a:	14 82       	std	Z+4, r1	; 0x04
				in_left.reset = false;
     f0c:	d3 01       	movw	r26, r6
     f0e:	16 96       	adiw	r26, 0x06	; 6
     f10:	1c 92       	st	X, r1
		}


		if (in_right.off && in_right.reset) {
     f12:	80 91 c6 01 	lds	r24, 0x01C6	; 0x8001c6 <in_right+0x7>
     f16:	88 23       	and	r24, r24
     f18:	59 f0       	breq	.+22     	; 0xf30 <main+0x284>
     f1a:	80 91 c5 01 	lds	r24, 0x01C5	; 0x8001c5 <in_right+0x6>
     f1e:	88 23       	and	r24, r24
     f20:	39 f0       	breq	.+14     	; 0xf30 <main+0x284>
				val21.trip = false;
     f22:	f2 01       	movw	r30, r4
     f24:	14 82       	std	Z+4, r1	; 0x04
				val22.trip = false;
     f26:	d8 01       	movw	r26, r16
     f28:	14 96       	adiw	r26, 0x04	; 4
     f2a:	1c 92       	st	X, r1
				in_right.reset = false;
     f2c:	10 92 c5 01 	sts	0x01C5, r1	; 0x8001c5 <in_right+0x6>
		}
		
	    
		ledL_on_down = Left.moving_bwd;
     f30:	e9 ee       	ldi	r30, 0xE9	; 233
     f32:	f1 e0       	ldi	r31, 0x01	; 1
     f34:	61 85       	ldd	r22, Z+9	; 0x09
     f36:	60 93 d4 01 	sts	0x01D4, r22	; 0x8001d4 <ledL_on_down>
     	ledL_on_up = Left.moving_fwd;
     f3a:	80 85       	ldd	r24, Z+8	; 0x08
     f3c:	80 93 d6 01 	sts	0x01D6, r24	; 0x8001d6 <ledL_on_up>
		ledR_on_down = Right.moving_bwd;
     f40:	f1 01       	movw	r30, r2
     f42:	91 85       	ldd	r25, Z+9	; 0x09
     f44:	90 93 d3 01 	sts	0x01D3, r25	; 0x8001d3 <ledR_on_down>
		ledR_on_up = Right.moving_fwd;
     f48:	20 85       	ldd	r18, Z+8	; 0x08
     f4a:	20 93 d5 01 	sts	0x01D5, r18	; 0x8001d5 <ledR_on_up>
		
		statebyte0 = ((ledL_on_down | ledL_on_up) << STATUS_BIT0_L_ON) | ((ledR_on_down | ledR_on_up)  << STATUS_BIT0_R_ON) | 
		            (sw_leftdown.outstate << STATUS_BIT0_L_D) | (sw_leftup.outstate << STATUS_BIT0_L_U) | 
		            (sw_rightdown.outstate << STATUS_BIT0_R_D) | (sw_rightup.outstate << STATUS_BIT0_R_U) | (in_left.outstate << STATUS_BIT0_L_BUT) | (in_right.outstate << STATUS_BIT0_R_BUT);
     f4e:	d6 01       	movw	r26, r12
     f50:	ec 91       	ld	r30, X
     f52:	3e 2f       	mov	r19, r30
     f54:	33 0f       	add	r19, r19
     f56:	33 0f       	add	r19, r19
     f58:	d5 01       	movw	r26, r10
     f5a:	ec 91       	ld	r30, X
     f5c:	ee 0f       	add	r30, r30
     f5e:	ee 0f       	add	r30, r30
     f60:	ee 0f       	add	r30, r30
     f62:	e3 2b       	or	r30, r19
     f64:	46 2f       	mov	r20, r22
     f66:	48 2b       	or	r20, r24
     f68:	4e 2b       	or	r20, r30
     f6a:	e4 ea       	ldi	r30, 0xA4	; 164
     f6c:	f1 e0       	ldi	r31, 0x01	; 1
     f6e:	30 81       	ld	r19, Z
     f70:	50 e1       	ldi	r21, 0x10	; 16
     f72:	35 9f       	mul	r19, r21
     f74:	f0 01       	movw	r30, r0
     f76:	11 24       	eor	r1, r1
     f78:	e4 2b       	or	r30, r20
     f7a:	ab e9       	ldi	r26, 0x9B	; 155
     f7c:	b1 e0       	ldi	r27, 0x01	; 1
     f7e:	3c 91       	ld	r19, X
     f80:	b0 e2       	ldi	r27, 0x20	; 32
     f82:	3b 9f       	mul	r19, r27
     f84:	a0 01       	movw	r20, r0
     f86:	11 24       	eor	r1, r1
     f88:	4e 2b       	or	r20, r30
     f8a:	f3 01       	movw	r30, r6
     f8c:	30 81       	ld	r19, Z
     f8e:	50 e4       	ldi	r21, 0x40	; 64
     f90:	35 9f       	mul	r19, r21
     f92:	f0 01       	movw	r30, r0
     f94:	11 24       	eor	r1, r1
     f96:	e4 2b       	or	r30, r20
     f98:	af eb       	ldi	r26, 0xBF	; 191
     f9a:	b1 e0       	ldi	r27, 0x01	; 1
     f9c:	3c 91       	ld	r19, X
     f9e:	b0 e8       	ldi	r27, 0x80	; 128
     fa0:	3b 9f       	mul	r19, r27
     fa2:	a0 01       	movw	r20, r0
     fa4:	11 24       	eor	r1, r1
     fa6:	4e 2b       	or	r20, r30
     fa8:	39 2f       	mov	r19, r25
     faa:	32 2b       	or	r19, r18
     fac:	33 0f       	add	r19, r19
     fae:	43 2b       	or	r20, r19
     fb0:	40 93 4d 01 	sts	0x014D, r20	; 0x80014d <statebyte0>
        
		statebyte1 = (1 << STATUS_BIT1_L_EN) | (1 << STATUS_BIT1_R_EN) | (ledL_on_up << STATUS_BIT1_L_ON_U) | (ledL_on_down << STATUS_BIT1_L_ON_D) | 
																		 (ledR_on_up << STATUS_BIT1_R_ON_U) | (ledR_on_down << STATUS_BIT1_R_ON_D) |
																		 ((val11.trip | val12.trip) << STATUS_BIT1_L_TRIP) |
																		 ((val21.trip | val22.trip) << STATUS_BIT1_R_TRIP)  ;
     fb4:	88 0f       	add	r24, r24
     fb6:	88 0f       	add	r24, r24
     fb8:	66 0f       	add	r22, r22
     fba:	66 0f       	add	r22, r22
     fbc:	66 0f       	add	r22, r22
     fbe:	86 2b       	or	r24, r22
     fc0:	83 60       	ori	r24, 0x03	; 3
     fc2:	e0 e1       	ldi	r30, 0x10	; 16
     fc4:	2e 9f       	mul	r18, r30
     fc6:	90 01       	movw	r18, r0
     fc8:	11 24       	eor	r1, r1
     fca:	48 2f       	mov	r20, r24
     fcc:	42 2b       	or	r20, r18
     fce:	f0 e2       	ldi	r31, 0x20	; 32
     fd0:	9f 9f       	mul	r25, r31
     fd2:	90 01       	movw	r18, r0
     fd4:	11 24       	eor	r1, r1
     fd6:	24 2b       	or	r18, r20
     fd8:	d7 01       	movw	r26, r14
     fda:	14 96       	adiw	r26, 0x04	; 4
     fdc:	4c 91       	ld	r20, X
     fde:	f4 01       	movw	r30, r8
     fe0:	94 81       	ldd	r25, Z+4	; 0x04
     fe2:	94 2b       	or	r25, r20
     fe4:	f0 e4       	ldi	r31, 0x40	; 64
     fe6:	9f 9f       	mul	r25, r31
     fe8:	a0 01       	movw	r20, r0
     fea:	11 24       	eor	r1, r1
     fec:	42 2b       	or	r20, r18
     fee:	d2 01       	movw	r26, r4
     ff0:	14 96       	adiw	r26, 0x04	; 4
     ff2:	2c 91       	ld	r18, X
     ff4:	f8 01       	movw	r30, r16
     ff6:	94 81       	ldd	r25, Z+4	; 0x04
     ff8:	92 2b       	or	r25, r18
     ffa:	f0 e8       	ldi	r31, 0x80	; 128
     ffc:	9f 9f       	mul	r25, r31
     ffe:	90 01       	movw	r18, r0
    1000:	11 24       	eor	r1, r1
    1002:	24 2b       	or	r18, r20
    1004:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <statebyte1>

		if  (twi_process_read)
    1008:	80 91 d2 01 	lds	r24, 0x01D2	; 0x8001d2 <twi_process_read>
    100c:	88 23       	and	r24, r24
    100e:	09 f4       	brne	.+2      	; 0x1012 <main+0x366>
    1010:	a9 c0       	rjmp	.+338    	; 0x1164 <main+0x4b8>
		{
			
			TWI_DataAddr = 0x04;
    1012:	84 e0       	ldi	r24, 0x04	; 4
    1014:	80 93 05 02 	sts	0x0205, r24	; 0x800205 <TWI_DataAddr>
			TWI_DataSize  = 4;
    1018:	80 93 04 02 	sts	0x0204, r24	; 0x800204 <TWI_DataSize>
			
			
			twi_read();  // Read Data from Display board
    101c:	0e 94 44 09 	call	0x1288	; 0x1288 <_Z8twi_readv>
			
			twi_process_read = false;
    1020:	10 92 d2 01 	sts	0x01D2, r1	; 0x8001d2 <twi_process_read>
					
			timer1_count = 1; // startup timer
			
			while ((TWI_Status != TWI_FREE) && (timer1_count < TIMER1_MAXCOUNT)) //fuse condition
    1024:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <TWI_Status>
    1028:	81 30       	cpi	r24, 0x01	; 1
    102a:	e1 f7       	brne	.-8      	; 0x1024 <main+0x378>
			{
				// wait TWI reading
			}
			
			timer1_count = 0;
    102c:	10 92 38 01 	sts	0x0138, r1	; 0x800138 <timer1_count>
			
			paramtodisp_addr =   TWI_DataBuff[1];
    1030:	eb ef       	ldi	r30, 0xFB	; 251
    1032:	f1 e0       	ldi	r31, 0x01	; 1
    1034:	81 81       	ldd	r24, Z+1	; 0x01
    1036:	80 93 4a 01 	sts	0x014A, r24	; 0x80014a <paramtodisp_addr>
			paramfromdisp =      TWI_DataBuff[2];
    103a:	92 81       	ldd	r25, Z+2	; 0x02
    103c:	90 93 49 01 	sts	0x0149, r25	; 0x800149 <paramfromdisp>
			paramfromdisp_addr = TWI_DataBuff[3];
    1040:	83 81       	ldd	r24, Z+3	; 0x03
    1042:	80 93 48 01 	sts	0x0148, r24	; 0x800148 <paramfromdisp_addr>
			
			
			
			switch (paramfromdisp_addr)
    1046:	48 2f       	mov	r20, r24
    1048:	50 e0       	ldi	r21, 0x00	; 0
    104a:	fa 01       	movw	r30, r20
    104c:	31 97       	sbiw	r30, 0x01	; 1
    104e:	e1 32       	cpi	r30, 0x21	; 33
    1050:	f1 05       	cpc	r31, r1
    1052:	08 f0       	brcs	.+2      	; 0x1056 <main+0x3aa>
    1054:	85 c0       	rjmp	.+266    	; 0x1160 <main+0x4b4>
    1056:	eb 5a       	subi	r30, 0xAB	; 171
    1058:	ff 4f       	sbci	r31, 0xFF	; 255
    105a:	0c 94 f0 09 	jmp	0x13e0	; 0x13e0 <__tablejump2__>
			{
				case ADDR_WAIT_SEC_UP: if (paramfromdisp != wait_sec_up)
    105e:	80 91 3b 01 	lds	r24, 0x013B	; 0x80013b <wait_sec_up>
    1062:	98 17       	cp	r25, r24
    1064:	09 f4       	brne	.+2      	; 0x1068 <main+0x3bc>
    1066:	7e c0       	rjmp	.+252    	; 0x1164 <main+0x4b8>

unsigned char CheckMinMax(unsigned char addr, unsigned char param)
{
	switch (addr)
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
    1068:	8d ef       	ldi	r24, 0xFD	; 253
    106a:	89 0f       	add	r24, r25
    106c:	82 36       	cpi	r24, 0x62	; 98
    106e:	08 f0       	brcs	.+2      	; 0x1072 <main+0x3c6>
    1070:	9b e0       	ldi	r25, 0x0B	; 11
			
			switch (paramfromdisp_addr)
			{
				case ADDR_WAIT_SEC_UP: if (paramfromdisp != wait_sec_up)
				{
				    wait_sec_up = CheckMinMax(ADDR_WAIT_SEC_UP, paramfromdisp); 
    1072:	90 93 3b 01 	sts	0x013B, r25	; 0x80013b <wait_sec_up>
					WriteEeprom(paramfromdisp_addr);	                  
    1076:	81 e0       	ldi	r24, 0x01	; 1
    1078:	0e 94 01 03 	call	0x602	; 0x602 <_Z11WriteEepromc>
    107c:	73 c0       	rjmp	.+230    	; 0x1164 <main+0x4b8>
				}
				break;
				case ADDR_WAIT_SEC_DOWN: 
				if (paramfromdisp != wait_sec_down)
    107e:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <wait_sec_down>
    1082:	98 17       	cp	r25, r24
    1084:	09 f4       	brne	.+2      	; 0x1088 <main+0x3dc>
    1086:	6e c0       	rjmp	.+220    	; 0x1164 <main+0x4b8>
{
	switch (addr)
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
		                         break;
	    case ADDR_WAIT_SEC_DOWN: if ((param > MAX_WAIT_SEC_DOWN) || (param < MIN_WAIT_SEC_DOWN)) param = DEF_WAIT_SEC_DOWN;
    1088:	8d ef       	ldi	r24, 0xFD	; 253
    108a:	89 0f       	add	r24, r25
    108c:	82 36       	cpi	r24, 0x62	; 98
    108e:	08 f0       	brcs	.+2      	; 0x1092 <main+0x3e6>
    1090:	9e e1       	ldi	r25, 0x1E	; 30
				}
				break;
				case ADDR_WAIT_SEC_DOWN: 
				if (paramfromdisp != wait_sec_down)
				{
					wait_sec_down = CheckMinMax(ADDR_WAIT_SEC_DOWN,paramfromdisp); 
    1092:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <wait_sec_down>
					WriteEeprom(paramfromdisp_addr);
    1096:	82 e0       	ldi	r24, 0x02	; 2
    1098:	0e 94 01 03 	call	0x602	; 0x602 <_Z11WriteEepromc>
    109c:	63 c0       	rjmp	.+198    	; 0x1164 <main+0x4b8>
				}
				break;	
				
				case ADDR_WAIT_SEC_LOCK: 
				if (paramfromdisp != wait_sec_lock)
    109e:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <wait_sec_lock>
    10a2:	98 17       	cp	r25, r24
    10a4:	09 f4       	brne	.+2      	; 0x10a8 <main+0x3fc>
    10a6:	5e c0       	rjmp	.+188    	; 0x1164 <main+0x4b8>
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
		                         break;
	    case ADDR_WAIT_SEC_DOWN: if ((param > MAX_WAIT_SEC_DOWN) || (param < MIN_WAIT_SEC_DOWN)) param = DEF_WAIT_SEC_DOWN;
		                         break;
		case ADDR_WAIT_SEC_LOCK: if ((param > MAX_WAIT_SEC_LOCK) || (param < MIN_WAIT_SEC_LOCK)) param = DEF_WAIT_SEC_LOCK;
    10a8:	99 3c       	cpi	r25, 0xC9	; 201
    10aa:	08 f0       	brcs	.+2      	; 0x10ae <main+0x402>
    10ac:	96 e4       	ldi	r25, 0x46	; 70
				break;	
				
				case ADDR_WAIT_SEC_LOCK: 
				if (paramfromdisp != wait_sec_lock)
				{
					wait_sec_lock = CheckMinMax(ADDR_WAIT_SEC_LOCK,paramfromdisp); 
    10ae:	90 93 39 01 	sts	0x0139, r25	; 0x800139 <wait_sec_lock>
					WriteEeprom(paramfromdisp_addr);
    10b2:	83 e0       	ldi	r24, 0x03	; 3
    10b4:	0e 94 01 03 	call	0x602	; 0x602 <_Z11WriteEepromc>
    10b8:	55 c0       	rjmp	.+170    	; 0x1164 <main+0x4b8>
				}
				
				break;	
				case 10 ... 19:
				if (paramfromdisp != an_L.steps[paramfromdisp_addr-10])		
    10ba:	28 2f       	mov	r18, r24
    10bc:	30 e0       	ldi	r19, 0x00	; 0
    10be:	2a 50       	subi	r18, 0x0A	; 10
    10c0:	31 09       	sbc	r19, r1
    10c2:	f9 01       	movw	r30, r18
    10c4:	ed 59       	subi	r30, 0x9D	; 157
    10c6:	fe 4f       	sbci	r31, 0xFE	; 254
    10c8:	45 85       	ldd	r20, Z+13	; 0x0d
    10ca:	94 17       	cp	r25, r20
    10cc:	09 f4       	brne	.+2      	; 0x10d0 <main+0x424>
    10ce:	4a c0       	rjmp	.+148    	; 0x1164 <main+0x4b8>
				{
					if ((paramfromdisp < 100) || (paramfromdisp > 0))
					{
						an_L.steps[paramfromdisp_addr-10] = paramfromdisp;
    10d0:	f9 01       	movw	r30, r18
    10d2:	ed 59       	subi	r30, 0x9D	; 157
    10d4:	fe 4f       	sbci	r31, 0xFE	; 254
    10d6:	95 87       	std	Z+13, r25	; 0x0d
						WriteEeprom(paramfromdisp_addr);
    10d8:	0e 94 01 03 	call	0x602	; 0x602 <_Z11WriteEepromc>
    10dc:	43 c0       	rjmp	.+134    	; 0x1164 <main+0x4b8>
					}
				}			
				break;		
				
				case 20 ... 29:
				if (paramfromdisp != an_R.steps[paramfromdisp_addr-20])		
    10de:	28 2f       	mov	r18, r24
    10e0:	30 e0       	ldi	r19, 0x00	; 0
    10e2:	24 51       	subi	r18, 0x14	; 20
    10e4:	31 09       	sbc	r19, r1
    10e6:	f9 01       	movw	r30, r18
    10e8:	e1 58       	subi	r30, 0x81	; 129
    10ea:	fe 4f       	sbci	r31, 0xFE	; 254
    10ec:	45 85       	ldd	r20, Z+13	; 0x0d
    10ee:	94 17       	cp	r25, r20
    10f0:	c9 f1       	breq	.+114    	; 0x1164 <main+0x4b8>
				{
					if ((paramfromdisp < 100) || (paramfromdisp > 0))
					{
						an_R.steps[paramfromdisp_addr-20] = paramfromdisp;
    10f2:	f9 01       	movw	r30, r18
    10f4:	e1 58       	subi	r30, 0x81	; 129
    10f6:	fe 4f       	sbci	r31, 0xFE	; 254
    10f8:	95 87       	std	Z+13, r25	; 0x0d
						WriteEeprom(paramfromdisp_addr);
    10fa:	0e 94 01 03 	call	0x602	; 0x602 <_Z11WriteEepromc>
    10fe:	32 c0       	rjmp	.+100    	; 0x1164 <main+0x4b8>
					}
				}	
				break;	
				
				case 30 ... 33:
				if (paramfromdisp != protection[paramfromdisp_addr-30])
    1100:	28 2f       	mov	r18, r24
    1102:	30 e0       	ldi	r19, 0x00	; 0
    1104:	2e 51       	subi	r18, 0x1E	; 30
    1106:	31 09       	sbc	r19, r1
    1108:	f9 01       	movw	r30, r18
    110a:	ec 5c       	subi	r30, 0xCC	; 204
    110c:	fe 4f       	sbci	r31, 0xFE	; 254
    110e:	40 81       	ld	r20, Z
    1110:	94 17       	cp	r25, r20
    1112:	41 f1       	breq	.+80     	; 0x1164 <main+0x4b8>
				{
				  	if ((protection[paramfromdisp_addr-30] <= def_protection[paramfromdisp_addr-30][2]) || 
    1114:	50 e0       	ldi	r21, 0x00	; 0
    1116:	f9 01       	movw	r30, r18
    1118:	ee 0f       	add	r30, r30
    111a:	ff 1f       	adc	r31, r31
    111c:	ee 0f       	add	r30, r30
    111e:	ff 1f       	adc	r31, r31
    1120:	ee 0f       	add	r30, r30
    1122:	ff 1f       	adc	r31, r31
    1124:	e0 50       	subi	r30, 0x00	; 0
    1126:	ff 4f       	sbci	r31, 0xFF	; 255
    1128:	64 81       	ldd	r22, Z+4	; 0x04
    112a:	75 81       	ldd	r23, Z+5	; 0x05
    112c:	64 17       	cp	r22, r20
    112e:	75 07       	cpc	r23, r21
    1130:	70 f4       	brcc	.+28     	; 0x114e <main+0x4a2>
					    (protection[paramfromdisp_addr-30] >= def_protection[paramfromdisp_addr-30][1]))
    1132:	f9 01       	movw	r30, r18
    1134:	ee 0f       	add	r30, r30
    1136:	ff 1f       	adc	r31, r31
    1138:	ee 0f       	add	r30, r30
    113a:	ff 1f       	adc	r31, r31
    113c:	ee 0f       	add	r30, r30
    113e:	ff 1f       	adc	r31, r31
    1140:	e0 50       	subi	r30, 0x00	; 0
    1142:	ff 4f       	sbci	r31, 0xFF	; 255
				break;	
				
				case 30 ... 33:
				if (paramfromdisp != protection[paramfromdisp_addr-30])
				{
				  	if ((protection[paramfromdisp_addr-30] <= def_protection[paramfromdisp_addr-30][2]) || 
    1144:	62 81       	ldd	r22, Z+2	; 0x02
    1146:	73 81       	ldd	r23, Z+3	; 0x03
    1148:	46 17       	cp	r20, r22
    114a:	57 07       	cpc	r21, r23
    114c:	58 f0       	brcs	.+22     	; 0x1164 <main+0x4b8>
					    (protection[paramfromdisp_addr-30] >= def_protection[paramfromdisp_addr-30][1]))
				  	{
				        protection[paramfromdisp_addr-30] = paramfromdisp;
    114e:	f9 01       	movw	r30, r18
    1150:	ec 5c       	subi	r30, 0xCC	; 204
    1152:	fe 4f       	sbci	r31, 0xFE	; 254
    1154:	90 83       	st	Z, r25
						WriteEeprom(paramfromdisp_addr);
    1156:	0e 94 01 03 	call	0x602	; 0x602 <_Z11WriteEepromc>
						init_protections();
    115a:	0e 94 38 05 	call	0xa70	; 0xa70 <_Z16init_protectionsv>
    115e:	02 c0       	rjmp	.+4      	; 0x1164 <main+0x4b8>
					}
				
				}
				break;
				default: paramfromdisp = 0;
    1160:	10 92 49 01 	sts	0x0149, r1	; 0x800149 <paramfromdisp>
			}
			
		}
		
		if (twi_process_write)
    1164:	80 91 d1 01 	lds	r24, 0x01D1	; 0x8001d1 <twi_process_write>
    1168:	88 23       	and	r24, r24
    116a:	09 f4       	brne	.+2      	; 0x116e <main+0x4c2>
    116c:	f9 cd       	rjmp	.-1038   	; 0xd60 <main+0xb4>
		{

			TWI_DataAddr = 0x01;
    116e:	81 e0       	ldi	r24, 0x01	; 1
    1170:	80 93 05 02 	sts	0x0205, r24	; 0x800205 <TWI_DataAddr>
			TWI_DataSize  = 3;
    1174:	83 e0       	ldi	r24, 0x03	; 3
    1176:	80 93 04 02 	sts	0x0204, r24	; 0x800204 <TWI_DataSize>
			TWI_DataBuff[0] = statebyte0;
    117a:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <statebyte0>
    117e:	eb ef       	ldi	r30, 0xFB	; 251
    1180:	f1 e0       	ldi	r31, 0x01	; 1
    1182:	80 83       	st	Z, r24
			TWI_DataBuff[1] = statebyte1;
    1184:	80 91 4c 01 	lds	r24, 0x014C	; 0x80014c <statebyte1>
    1188:	81 83       	std	Z+1, r24	; 0x01
			
			switch (paramtodisp_addr)
    118a:	20 91 4a 01 	lds	r18, 0x014A	; 0x80014a <paramtodisp_addr>
    118e:	82 2f       	mov	r24, r18
    1190:	90 e0       	ldi	r25, 0x00	; 0
    1192:	fc 01       	movw	r30, r24
    1194:	31 97       	sbiw	r30, 0x01	; 1
    1196:	e1 32       	cpi	r30, 0x21	; 33
    1198:	f1 05       	cpc	r31, r1
    119a:	08 f0       	brcs	.+2      	; 0x119e <main+0x4f2>
    119c:	5b c0       	rjmp	.+182    	; 0x1254 <main+0x5a8>
    119e:	ea 58       	subi	r30, 0x8A	; 138
    11a0:	ff 4f       	sbci	r31, 0xFF	; 255
    11a2:	0c 94 f0 09 	jmp	0x13e0	; 0x13e0 <__tablejump2__>
			{
				case ADDR_WAIT_SEC_UP: paramtodisp = wait_sec_up;
    11a6:	80 91 3b 01 	lds	r24, 0x013B	; 0x80013b <wait_sec_up>
    11aa:	80 93 4b 01 	sts	0x014B, r24	; 0x80014b <paramtodisp>
				           break;
    11ae:	54 c0       	rjmp	.+168    	; 0x1258 <main+0x5ac>
			    case ADDR_WAIT_SEC_DOWN: paramtodisp = wait_sec_down;
    11b0:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <wait_sec_down>
    11b4:	80 93 4b 01 	sts	0x014B, r24	; 0x80014b <paramtodisp>
			               break;
    11b8:	4f c0       	rjmp	.+158    	; 0x1258 <main+0x5ac>
			    case ADDR_WAIT_SEC_LOCK: paramtodisp = wait_sec_lock;
    11ba:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <wait_sec_lock>
    11be:	80 93 4b 01 	sts	0x014B, r24	; 0x80014b <paramtodisp>
			               break;
    11c2:	4a c0       	rjmp	.+148    	; 0x1258 <main+0x5ac>
				case ADDR_PERSENTAGE_L: paramtodisp = val_L;
    11c4:	80 91 46 01 	lds	r24, 0x0146	; 0x800146 <val_L>
    11c8:	80 93 4b 01 	sts	0x014B, r24	; 0x80014b <paramtodisp>
						  break;
    11cc:	45 c0       	rjmp	.+138    	; 0x1258 <main+0x5ac>
			    case ADDR_CMD_L: paramtodisp = Left.goal_step*10+Left.curr_step;
    11ce:	e9 ee       	ldi	r30, 0xE9	; 233
    11d0:	f1 e0       	ldi	r31, 0x01	; 1
    11d2:	85 81       	ldd	r24, Z+5	; 0x05
    11d4:	88 0f       	add	r24, r24
    11d6:	98 2f       	mov	r25, r24
    11d8:	99 0f       	add	r25, r25
    11da:	99 0f       	add	r25, r25
    11dc:	89 0f       	add	r24, r25
    11de:	96 81       	ldd	r25, Z+6	; 0x06
    11e0:	89 0f       	add	r24, r25
    11e2:	80 93 4b 01 	sts	0x014B, r24	; 0x80014b <paramtodisp>
				          break;
    11e6:	38 c0       	rjmp	.+112    	; 0x1258 <main+0x5ac>
				case ADDR_ENABLE_L: paramtodisp = an_L.enabled;		 
    11e8:	80 91 7e 01 	lds	r24, 0x017E	; 0x80017e <an_L+0x1b>
    11ec:	80 93 4b 01 	sts	0x014B, r24	; 0x80014b <paramtodisp>
					      break;
    11f0:	33 c0       	rjmp	.+102    	; 0x1258 <main+0x5ac>
				case ADDR_PERSENTAGE_R: paramtodisp =val_R;
    11f2:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <val_R>
    11f6:	80 93 4b 01 	sts	0x014B, r24	; 0x80014b <paramtodisp>
						  break;
    11fa:	2e c0       	rjmp	.+92     	; 0x1258 <main+0x5ac>
				case ADDR_CMD_R: paramtodisp = Right.goal_step*10+Right.curr_step;
    11fc:	d1 01       	movw	r26, r2
    11fe:	15 96       	adiw	r26, 0x05	; 5
    1200:	8c 91       	ld	r24, X
    1202:	15 97       	sbiw	r26, 0x05	; 5
    1204:	88 0f       	add	r24, r24
    1206:	98 2f       	mov	r25, r24
    1208:	99 0f       	add	r25, r25
    120a:	99 0f       	add	r25, r25
    120c:	89 0f       	add	r24, r25
    120e:	16 96       	adiw	r26, 0x06	; 6
    1210:	9c 91       	ld	r25, X
    1212:	89 0f       	add	r24, r25
    1214:	80 93 4b 01 	sts	0x014B, r24	; 0x80014b <paramtodisp>
				          break;
    1218:	1f c0       	rjmp	.+62     	; 0x1258 <main+0x5ac>
				case ADDR_ENABLE_R: paramtodisp = an_R.enabled;  
    121a:	80 91 9a 01 	lds	r24, 0x019A	; 0x80019a <an_R+0x1b>
    121e:	80 93 4b 01 	sts	0x014B, r24	; 0x80014b <paramtodisp>
				          break;	
    1222:	1a c0       	rjmp	.+52     	; 0x1258 <main+0x5ac>
				case 10 ... 19: paramtodisp = an_L.steps[paramtodisp_addr-10];	
    1224:	e2 2f       	mov	r30, r18
    1226:	f0 e0       	ldi	r31, 0x00	; 0
    1228:	ed 59       	subi	r30, 0x9D	; 157
    122a:	fe 4f       	sbci	r31, 0xFE	; 254
    122c:	83 81       	ldd	r24, Z+3	; 0x03
    122e:	80 93 4b 01 	sts	0x014B, r24	; 0x80014b <paramtodisp>
				          break;
    1232:	12 c0       	rjmp	.+36     	; 0x1258 <main+0x5ac>
				case 20 ... 29: paramtodisp = an_R.steps[paramtodisp_addr-20];
    1234:	e2 2f       	mov	r30, r18
    1236:	f0 e0       	ldi	r31, 0x00	; 0
    1238:	e8 58       	subi	r30, 0x88	; 136
    123a:	fe 4f       	sbci	r31, 0xFE	; 254
    123c:	80 81       	ld	r24, Z
    123e:	80 93 4b 01 	sts	0x014B, r24	; 0x80014b <paramtodisp>
						  break;		  	
    1242:	0a c0       	rjmp	.+20     	; 0x1258 <main+0x5ac>
				case 30 ... 33: paramtodisp = protection[paramtodisp_addr-30];	
    1244:	e2 2f       	mov	r30, r18
    1246:	f0 e0       	ldi	r31, 0x00	; 0
    1248:	ea 5e       	subi	r30, 0xEA	; 234
    124a:	fe 4f       	sbci	r31, 0xFE	; 254
    124c:	80 81       	ld	r24, Z
    124e:	80 93 4b 01 	sts	0x014B, r24	; 0x80014b <paramtodisp>
				          break;
    1252:	02 c0       	rjmp	.+4      	; 0x1258 <main+0x5ac>
			    default:   paramtodisp = 0;
    1254:	10 92 4b 01 	sts	0x014B, r1	; 0x80014b <paramtodisp>
			}
			
			TWI_DataBuff[2] = paramtodisp; 
    1258:	80 91 4b 01 	lds	r24, 0x014B	; 0x80014b <paramtodisp>
    125c:	80 93 fd 01 	sts	0x01FD, r24	; 0x8001fd <TWI_DataBuff+0x2>
			
			twi_write(); // Send Data to Display board
    1260:	0e 94 4d 09 	call	0x129a	; 0x129a <_Z9twi_writev>
			
			twi_process_write = false;
    1264:	10 92 d1 01 	sts	0x01D1, r1	; 0x8001d1 <twi_process_write>
    1268:	6d cd       	rjmp	.-1318   	; 0xd44 <main+0x98>

0000126a <_Z8twi_initv>:
//////////////////////////////////////////////////////////////////////////////////////////////////////
//				
//
void twi_init(void)
{
	TWI_Status = TWI_FREE; // 
    126a:	81 e0       	ldi	r24, 0x01	; 1
    126c:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_Status>

	TWBR = TWI_TWBR;
    1270:	88 e0       	ldi	r24, 0x08	; 8
    1272:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
	TWSR = 0;
    1276:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	TWDR = 0xFF;
    127a:	8f ef       	ldi	r24, 0xFF	; 255
    127c:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
	TWCR = (1<<TWEN)|(0<<TWIE)|(0<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  TWI
    1280:	84 e0       	ldi	r24, 0x04	; 4
    1282:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    1286:	08 95       	ret

00001288 <_Z8twi_readv>:
//		TWI_DataSize -   
//	 
//		TWI_DataBuff -  
void twi_read(void)
{
	TWI_Status = TWI_BUSY; // 
    1288:	10 92 06 02 	sts	0x0206, r1	; 0x800206 <TWI_Status>
	TWI_Mode = TWI_READ; // 
    128c:	81 e0       	ldi	r24, 0x01	; 1
    128e:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <TWI_Mode>
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  START
    1292:	85 ea       	ldi	r24, 0xA5	; 165
    1294:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    1298:	08 95       	ret

0000129a <_Z9twi_writev>:
//		TWI_DataAddr -   Slave-  
//		TWI_DataSize -   
//		TWI_DataBuff -   
void twi_write(void)
{
	TWI_Status = TWI_BUSY; // 
    129a:	10 92 06 02 	sts	0x0206, r1	; 0x800206 <TWI_Status>
	TWI_Mode = TWI_WRITE; // 
    129e:	10 92 03 02 	sts	0x0203, r1	; 0x800203 <TWI_Mode>
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  START
    12a2:	85 ea       	ldi	r24, 0xA5	; 165
    12a4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    12a8:	08 95       	ret

000012aa <__vector_24>:

//////////////////////////////////////////////////////////////////////////////////////////////////////
//				  TWI -    
//
ISR(TWI_vect)
{
    12aa:	1f 92       	push	r1
    12ac:	0f 92       	push	r0
    12ae:	0f b6       	in	r0, 0x3f	; 63
    12b0:	0f 92       	push	r0
    12b2:	11 24       	eor	r1, r1
    12b4:	2f 93       	push	r18
    12b6:	3f 93       	push	r19
    12b8:	8f 93       	push	r24
    12ba:	9f 93       	push	r25
    12bc:	ef 93       	push	r30
    12be:	ff 93       	push	r31
	switch( TWSR )
    12c0:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    12c4:	88 32       	cpi	r24, 0x28	; 40
    12c6:	29 f1       	breq	.+74     	; 0x1312 <__vector_24+0x68>
    12c8:	48 f4       	brcc	.+18     	; 0x12dc <__vector_24+0x32>
    12ca:	80 31       	cpi	r24, 0x10	; 16
    12cc:	09 f4       	brne	.+2      	; 0x12d0 <__vector_24+0x26>
    12ce:	46 c0       	rjmp	.+140    	; 0x135c <__vector_24+0xb2>
    12d0:	88 31       	cpi	r24, 0x18	; 24
    12d2:	b9 f0       	breq	.+46     	; 0x1302 <__vector_24+0x58>
    12d4:	88 30       	cpi	r24, 0x08	; 8
    12d6:	09 f0       	breq	.+2      	; 0x12da <__vector_24+0x30>
    12d8:	72 c0       	rjmp	.+228    	; 0x13be <__vector_24+0x114>
    12da:	0a c0       	rjmp	.+20     	; 0x12f0 <__vector_24+0x46>
    12dc:	80 35       	cpi	r24, 0x50	; 80
    12de:	09 f4       	brne	.+2      	; 0x12e2 <__vector_24+0x38>
    12e0:	44 c0       	rjmp	.+136    	; 0x136a <__vector_24+0xc0>
    12e2:	88 35       	cpi	r24, 0x58	; 88
    12e4:	09 f4       	brne	.+2      	; 0x12e8 <__vector_24+0x3e>
    12e6:	5f c0       	rjmp	.+190    	; 0x13a6 <__vector_24+0xfc>
    12e8:	80 34       	cpi	r24, 0x40	; 64
    12ea:	09 f0       	breq	.+2      	; 0x12ee <__vector_24+0x44>
    12ec:	68 c0       	rjmp	.+208    	; 0x13be <__vector_24+0x114>
    12ee:	49 c0       	rjmp	.+146    	; 0x1382 <__vector_24+0xd8>
	{
	case TWI_START: // START 
		TWI_DataCnt = 0; //   
    12f0:	10 92 07 02 	sts	0x0207, r1	; 0x800207 <TWI_DataCnt>
		TWDR = TWI_SLAVEADDR; //   Slave-
    12f4:	8e ec       	ldi	r24, 0xCE	; 206
    12f6:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
		TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  SLA+W
    12fa:	85 e8       	ldi	r24, 0x85	; 133
    12fc:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
		break;
    1300:	64 c0       	rjmp	.+200    	; 0x13ca <__vector_24+0x120>

	case TWI_SLAWACK: // SLA+W    ACK
		TWDR = TWI_DataAddr; //   
    1302:	80 91 05 02 	lds	r24, 0x0205	; 0x800205 <TWI_DataAddr>
    1306:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
		TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  
    130a:	85 e8       	ldi	r24, 0x85	; 133
    130c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
		break;
    1310:	5c c0       	rjmp	.+184    	; 0x13ca <__vector_24+0x120>

	case TWI_DATWACK: // DATA    ACK
		if( TWI_Mode == TWI_READ ) // ?
    1312:	80 91 03 02 	lds	r24, 0x0203	; 0x800203 <TWI_Mode>
    1316:	81 30       	cpi	r24, 0x01	; 1
    1318:	21 f4       	brne	.+8      	; 0x1322 <__vector_24+0x78>
		{
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //   START
    131a:	85 ea       	ldi	r24, 0xA5	; 165
    131c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    1320:	54 c0       	rjmp	.+168    	; 0x13ca <__vector_24+0x120>
		}
		else // , 
		{
			if( TWI_DataCnt < TWI_DataSize ) //     ?
    1322:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <TWI_DataCnt>
    1326:	80 91 04 02 	lds	r24, 0x0204	; 0x800204 <TWI_DataSize>
    132a:	98 17       	cp	r25, r24
    132c:	80 f4       	brcc	.+32     	; 0x134e <__vector_24+0xa4>
			{
				TWDR = TWI_DataBuff[TWI_DataCnt++]; //  
    132e:	e0 91 07 02 	lds	r30, 0x0207	; 0x800207 <TWI_DataCnt>
    1332:	81 e0       	ldi	r24, 0x01	; 1
    1334:	8e 0f       	add	r24, r30
    1336:	80 93 07 02 	sts	0x0207, r24	; 0x800207 <TWI_DataCnt>
    133a:	f0 e0       	ldi	r31, 0x00	; 0
    133c:	e5 50       	subi	r30, 0x05	; 5
    133e:	fe 4f       	sbci	r31, 0xFE	; 254
    1340:	80 81       	ld	r24, Z
    1342:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
				TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  
    1346:	85 e8       	ldi	r24, 0x85	; 133
    1348:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    134c:	3e c0       	rjmp	.+124    	; 0x13ca <__vector_24+0x120>
			}
			else //   
			{
				TWCR = (1<<TWEN)|(0<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|(0<<TWWC); //  STOP
    134e:	84 e9       	ldi	r24, 0x94	; 148
    1350:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
				TWI_Status = TWI_FREE; //  
    1354:	81 e0       	ldi	r24, 0x01	; 1
    1356:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_Status>
    135a:	37 c0       	rjmp	.+110    	; 0x13ca <__vector_24+0x120>
			}
		}
		break;

	case TWI_REPSTART: //  START 
		TWDR = (TWI_SLAVEADDR|0x01); //   Slave-
    135c:	8f ec       	ldi	r24, 0xCF	; 207
    135e:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
		TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  SLA+R
    1362:	85 e8       	ldi	r24, 0x85	; 133
    1364:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
		break;
    1368:	30 c0       	rjmp	.+96     	; 0x13ca <__vector_24+0x120>

	case TWI_DATRACK: // DATA    ACK
		TWI_DataBuff[TWI_DataCnt++] = TWDR; //  
    136a:	e0 91 07 02 	lds	r30, 0x0207	; 0x800207 <TWI_DataCnt>
    136e:	81 e0       	ldi	r24, 0x01	; 1
    1370:	8e 0f       	add	r24, r30
    1372:	80 93 07 02 	sts	0x0207, r24	; 0x800207 <TWI_DataCnt>
    1376:	f0 e0       	ldi	r31, 0x00	; 0
    1378:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    137c:	e5 50       	subi	r30, 0x05	; 5
    137e:	fe 4f       	sbci	r31, 0xFE	; 254
    1380:	80 83       	st	Z, r24
	case TWI_SLARACK: // SLA+R    ACK
		if( TWI_DataCnt < (TWI_DataSize-1) ) //    ?
    1382:	20 91 07 02 	lds	r18, 0x0207	; 0x800207 <TWI_DataCnt>
    1386:	30 e0       	ldi	r19, 0x00	; 0
    1388:	80 91 04 02 	lds	r24, 0x0204	; 0x800204 <TWI_DataSize>
    138c:	90 e0       	ldi	r25, 0x00	; 0
    138e:	01 97       	sbiw	r24, 0x01	; 1
    1390:	28 17       	cp	r18, r24
    1392:	39 07       	cpc	r19, r25
    1394:	24 f4       	brge	.+8      	; 0x139e <__vector_24+0xf4>
		{
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //    ACK
    1396:	85 ec       	ldi	r24, 0xC5	; 197
    1398:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    139c:	16 c0       	rjmp	.+44     	; 0x13ca <__vector_24+0x120>
		}
		else // ,  
		{
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //    NACK
    139e:	85 e8       	ldi	r24, 0x85	; 133
    13a0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    13a4:	12 c0       	rjmp	.+36     	; 0x13ca <__vector_24+0x120>
		}
		break;

	case TWI_DATRNACK: // DATA    NACK
		TWI_DataBuff[TWI_DataCnt++] = TWDR; //  
    13a6:	e0 91 07 02 	lds	r30, 0x0207	; 0x800207 <TWI_DataCnt>
    13aa:	81 e0       	ldi	r24, 0x01	; 1
    13ac:	8e 0f       	add	r24, r30
    13ae:	80 93 07 02 	sts	0x0207, r24	; 0x800207 <TWI_DataCnt>
    13b2:	f0 e0       	ldi	r31, 0x00	; 0
    13b4:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    13b8:	e5 50       	subi	r30, 0x05	; 5
    13ba:	fe 4f       	sbci	r31, 0xFE	; 254
    13bc:	80 83       	st	Z, r24
	case TWI_DATWNACK: // DATA    NACK
	default: //     STOP
		TWCR = (1<<TWEN)|(0<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|(0<<TWWC); //  STOP
    13be:	84 e9       	ldi	r24, 0x94	; 148
    13c0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
		TWI_Status = TWI_FREE; // 
    13c4:	81 e0       	ldi	r24, 0x01	; 1
    13c6:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_Status>
		break;
	}
}
    13ca:	ff 91       	pop	r31
    13cc:	ef 91       	pop	r30
    13ce:	9f 91       	pop	r25
    13d0:	8f 91       	pop	r24
    13d2:	3f 91       	pop	r19
    13d4:	2f 91       	pop	r18
    13d6:	0f 90       	pop	r0
    13d8:	0f be       	out	0x3f, r0	; 63
    13da:	0f 90       	pop	r0
    13dc:	1f 90       	pop	r1
    13de:	18 95       	reti

000013e0 <__tablejump2__>:
    13e0:	ee 0f       	add	r30, r30
    13e2:	ff 1f       	adc	r31, r31
    13e4:	05 90       	lpm	r0, Z+
    13e6:	f4 91       	lpm	r31, Z
    13e8:	e0 2d       	mov	r30, r0
    13ea:	09 94       	ijmp

000013ec <__umulhisi3>:
    13ec:	a2 9f       	mul	r26, r18
    13ee:	b0 01       	movw	r22, r0
    13f0:	b3 9f       	mul	r27, r19
    13f2:	c0 01       	movw	r24, r0
    13f4:	a3 9f       	mul	r26, r19
    13f6:	70 0d       	add	r23, r0
    13f8:	81 1d       	adc	r24, r1
    13fa:	11 24       	eor	r1, r1
    13fc:	91 1d       	adc	r25, r1
    13fe:	b2 9f       	mul	r27, r18
    1400:	70 0d       	add	r23, r0
    1402:	81 1d       	adc	r24, r1
    1404:	11 24       	eor	r1, r1
    1406:	91 1d       	adc	r25, r1
    1408:	08 95       	ret

0000140a <eeprom_read_block>:
    140a:	dc 01       	movw	r26, r24
    140c:	cb 01       	movw	r24, r22

0000140e <eeprom_read_blraw>:
    140e:	fc 01       	movw	r30, r24
    1410:	f9 99       	sbic	0x1f, 1	; 31
    1412:	fe cf       	rjmp	.-4      	; 0x1410 <eeprom_read_blraw+0x2>
    1414:	06 c0       	rjmp	.+12     	; 0x1422 <eeprom_read_blraw+0x14>
    1416:	f2 bd       	out	0x22, r31	; 34
    1418:	e1 bd       	out	0x21, r30	; 33
    141a:	f8 9a       	sbi	0x1f, 0	; 31
    141c:	31 96       	adiw	r30, 0x01	; 1
    141e:	00 b4       	in	r0, 0x20	; 32
    1420:	0d 92       	st	X+, r0
    1422:	41 50       	subi	r20, 0x01	; 1
    1424:	50 40       	sbci	r21, 0x00	; 0
    1426:	b8 f7       	brcc	.-18     	; 0x1416 <eeprom_read_blraw+0x8>
    1428:	08 95       	ret

0000142a <eeprom_read_byte>:
    142a:	f9 99       	sbic	0x1f, 1	; 31
    142c:	fe cf       	rjmp	.-4      	; 0x142a <eeprom_read_byte>
    142e:	92 bd       	out	0x22, r25	; 34
    1430:	81 bd       	out	0x21, r24	; 33
    1432:	f8 9a       	sbi	0x1f, 0	; 31
    1434:	99 27       	eor	r25, r25
    1436:	80 b5       	in	r24, 0x20	; 32
    1438:	08 95       	ret

0000143a <eeprom_write_block>:
    143a:	dc 01       	movw	r26, r24
    143c:	cb 01       	movw	r24, r22
    143e:	03 c0       	rjmp	.+6      	; 0x1446 <eeprom_write_block+0xc>
    1440:	2d 91       	ld	r18, X+
    1442:	0e 94 28 0a 	call	0x1450	; 0x1450 <eeprom_write_r18>
    1446:	41 50       	subi	r20, 0x01	; 1
    1448:	50 40       	sbci	r21, 0x00	; 0
    144a:	d0 f7       	brcc	.-12     	; 0x1440 <eeprom_write_block+0x6>
    144c:	08 95       	ret

0000144e <eeprom_write_byte>:
    144e:	26 2f       	mov	r18, r22

00001450 <eeprom_write_r18>:
    1450:	f9 99       	sbic	0x1f, 1	; 31
    1452:	fe cf       	rjmp	.-4      	; 0x1450 <eeprom_write_r18>
    1454:	1f ba       	out	0x1f, r1	; 31
    1456:	92 bd       	out	0x22, r25	; 34
    1458:	81 bd       	out	0x21, r24	; 33
    145a:	20 bd       	out	0x20, r18	; 32
    145c:	0f b6       	in	r0, 0x3f	; 63
    145e:	f8 94       	cli
    1460:	fa 9a       	sbi	0x1f, 2	; 31
    1462:	f9 9a       	sbi	0x1f, 1	; 31
    1464:	0f be       	out	0x3f, r0	; 63
    1466:	01 96       	adiw	r24, 0x01	; 1
    1468:	08 95       	ret

0000146a <_exit>:
    146a:	f8 94       	cli

0000146c <__stop_program>:
    146c:	ff cf       	rjmp	.-2      	; 0x146c <__stop_program>
