OpenROAD b79f266fe41540eabc064bcaddfe19ed715ac5c2 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/mgmt_core/runs/RUN_2021.11.23_18.34.59/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/mgmt_core/runs/RUN_2021.11.23_18.34.59/tmp/merged_unpadded.lef at line 922.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/mgmt_core/runs/RUN_2021.11.23_18.34.59/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/mgmt_core/runs/RUN_2021.11.23_18.34.59/tmp/routing/19-addspacers.def
[INFO ODB-0128] Design: mgmt_core
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 818 pins.
[INFO ODB-0131]     Created 141219 components and 626663 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 532724 connections.
[INFO ODB-0133]     Created 23402 nets and 93910 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/mgmt_core/runs/RUN_2021.11.23_18.34.59/tmp/routing/19-addspacers.def
[INFO]: Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO]: Setting signal max routing layer to: met5 and clock max routing layer to met5. 
[DEPRECATION WARNING] A GLB_RT_LX_ADJUSTMENT variable is still used by your design and will be removed in a future version of OpenLane. We recommend you update to GLB_RT_LAYER_ADJUSTMENTS. Check configuration/README.md for more info.
Recommended replacement:
set ::env(GLB_RT_LAYER_ADJUSTMENTS) 0.99,0.21,0.21,0.1,0.1,0.1
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 72584
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 165
[INFO GRT-0017] Processing 358320 blockages on layer met1.
[INFO GRT-0017] Processing 1 blockages on layer met2.
[INFO GRT-0017] Processing 81 blockages on layer met3.
[INFO GRT-0017] Processing 365 blockages on layer met4.
[INFO GRT-0017] Processing 15 blockages on layer met5.

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal     618460        323710          47.66%
met2       Vertical       463845        371756          19.85%
met3       Horizontal     309230        249245          19.40%
met4       Vertical       185538        142051          23.44%
met5       Horizontal      61846         61344          0.81%
---------------------------------------------------------------

[INFO GRT-0191] Wirelength: 271470, Wirelength1: 0
[INFO GRT-0192] Number of segments: 50840
[INFO GRT-0193] Number of shifts: 0
[INFO GRT-0097] First L Route.
[INFO GRT-0191] Wirelength: 271470, Wirelength1: 271470
[INFO GRT-0192] Number of segments: 50840
[INFO GRT-0193] Number of shifts: 0
[INFO GRT-0135] Overflow report.
[INFO GRT-0136] Total hCap               : 634299
[INFO GRT-0137] Total vCap               : 513807
[INFO GRT-0138] Total usage              : 271470
[INFO GRT-0139] Max H overflow           : 18
[INFO GRT-0140] Max V overflow           : 5
[INFO GRT-0141] Max overflow             : 18
[INFO GRT-0142] Number of overflow edges : 3144
[INFO GRT-0143] H   overflow             : 1915
[INFO GRT-0144] V   overflow             : 3141
[INFO GRT-0145] Final overflow           : 5056

[INFO GRT-0098] Second L Route.
[INFO GRT-0135] Overflow report.
[INFO GRT-0136] Total hCap               : 634299
[INFO GRT-0137] Total vCap               : 513807
[INFO GRT-0138] Total usage              : 271470
[INFO GRT-0139] Max H overflow           : 18
[INFO GRT-0140] Max V overflow           : 5
[INFO GRT-0141] Max overflow             : 18
[INFO GRT-0142] Number of overflow edges : 3092
[INFO GRT-0143] H   overflow             : 1935
[INFO GRT-0144] V   overflow             : 3051
[INFO GRT-0145] Final overflow           : 4986

[INFO GRT-0099] First Z Route.
[INFO GRT-0135] Overflow report.
[INFO GRT-0136] Total hCap               : 634299
[INFO GRT-0137] Total vCap               : 513807
[INFO GRT-0138] Total usage              : 271470
[INFO GRT-0139] Max H overflow           : 16
[INFO GRT-0140] Max V overflow           : 2
[INFO GRT-0141] Max overflow             : 16
[INFO GRT-0142] Number of overflow edges : 2135
[INFO GRT-0143] H   overflow             : 1340
[INFO GRT-0144] V   overflow             : 1986
[INFO GRT-0145] Final overflow           : 3326

[INFO GRT-0100] LV routing round 0, enlarge 10.
[INFO GRT-0182] 10 threshold, 10 expand.
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 272194
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 5
[INFO GRT-0130] Max overflow         : 5
[INFO GRT-0131] Number overflow edges: 2288
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 2367
[INFO GRT-0134] Final overflow       : 2367

[INFO GRT-0100] LV routing round 1, enlarge 15.
[INFO GRT-0182] 5 threshold, 15 expand.
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 272204
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 5
[INFO GRT-0130] Max overflow         : 5
[INFO GRT-0131] Number overflow edges: 2367
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 2435
[INFO GRT-0134] Final overflow       : 2435

[INFO GRT-0100] LV routing round 2, enlarge 20.
[INFO GRT-0182] 1 threshold, 20 expand.
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 272244
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 4
[INFO GRT-0130] Max overflow         : 4
[INFO GRT-0131] Number overflow edges: 2357
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 2423
[INFO GRT-0134] Final overflow       : 2423

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0102] Iteration 1
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 272769
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 2
[INFO GRT-0130] Max overflow         : 2
[INFO GRT-0131] Number overflow edges: 1380
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 1381
[INFO GRT-0134] Final overflow       : 1381

[INFO GRT-0102] Iteration 2
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 272945
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 1
[INFO GRT-0130] Max overflow         : 1
[INFO GRT-0131] Number overflow edges: 964
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 964
[INFO GRT-0134] Final overflow       : 964

[INFO GRT-0102] Iteration 3
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 273251
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 1
[INFO GRT-0130] Max overflow         : 1
[INFO GRT-0131] Number overflow edges: 782
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 782
[INFO GRT-0134] Final overflow       : 782

[INFO GRT-0102] Iteration 4
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 273525
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 1
[INFO GRT-0130] Max overflow         : 1
[INFO GRT-0131] Number overflow edges: 543
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 543
[INFO GRT-0134] Final overflow       : 543

[INFO GRT-0102] Iteration 5
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 274020
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 1
[INFO GRT-0130] Max overflow         : 1
[INFO GRT-0131] Number overflow edges: 242
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 242
[INFO GRT-0134] Final overflow       : 242

[INFO GRT-0102] Iteration 6
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 274442
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 1
[INFO GRT-0130] Max overflow         : 1
[INFO GRT-0131] Number overflow edges: 2
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 2
[INFO GRT-0134] Final overflow       : 2

[INFO GRT-0102] Iteration 7
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 274451
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 1
[INFO GRT-0130] Max overflow         : 1
[INFO GRT-0131] Number overflow edges: 1
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 1
[INFO GRT-0134] Final overflow       : 1

[INFO GRT-0102] Iteration 8
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 274451
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 1
[INFO GRT-0130] Max overflow         : 1
[INFO GRT-0131] Number overflow edges: 1
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 1
[INFO GRT-0134] Final overflow       : 1

[INFO GRT-0102] Iteration 9
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 274465
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 0
[INFO GRT-0130] Max overflow         : 0
[INFO GRT-0131] Number overflow edges: 0
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 0
[INFO GRT-0134] Final overflow       : 0

Usage checked
[INFO GRT-0105] Maze routing finished.
Final 2D results:
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 274465
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 0
[INFO GRT-0130] Max overflow         : 0
[INFO GRT-0131] Number overflow edges: 0
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 0
[INFO GRT-0134] Final overflow       : 0

[INFO GRT-0106] Layer assignment begins.
[INFO GRT-0107] Layer assignment finished.
[INFO GRT-0108] Post-processing begins.
[INFO GRT-0109] Post-processing finished.
 Starting via filling.
[INFO GRT-0197] Via related to pin nodes: 102808
[INFO GRT-0198] Via related Steiner nodes: 3166
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 120437
[INFO GRT-0112] Final usage 3D: 633182
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1            323710        160953           49.72%             0 /  0 /  0
met2            371756         65451           17.61%             0 /  0 /  0
met3            249245         38989           15.64%             0 /  0 /  0
met4            142051          2792            1.97%             0 /  0 /  0
met5             61344          3686            6.01%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total          1148106        271871           23.68%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 2373675 um
[INFO GRT-0014] Routed nets: 23342
###############################################################################
# Created by write_sdc
# Tue Nov 23 18:38:54 2021
###############################################################################
current_design mgmt_core
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name core_clk -period 30.0000 [get_ports {core_clk}]
set_clock_transition 0.1500 [get_clocks {core_clk}]
set_clock_uncertainty 0.2500 core_clk
set_propagated_clock [get_clocks {core_clk}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {core_rst}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {debug_rx}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io0_di}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io1_di}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io1_do}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io1_oeb}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io2_di}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io2_do}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io2_oeb}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io3_di}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io3_do}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io3_oeb}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_in_pad}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_ack_i}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[0]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[10]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[11]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[12]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[13]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[14]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[15]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[16]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[17]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[18]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[19]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[1]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[20]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[21]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[22]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[23]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[24]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[25]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[26]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[27]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[28]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[29]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[2]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[30]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[31]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[3]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[4]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[5]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[6]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[7]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[8]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[9]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[0]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[100]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[101]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[102]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[103]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[104]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[105]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[106]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[107]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[108]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[109]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[10]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[110]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[111]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[112]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[113]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[114]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[115]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[116]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[117]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[118]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[119]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[11]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[120]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[121]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[122]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[123]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[124]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[125]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[126]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[127]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[12]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[13]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[14]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[15]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[16]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[17]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[18]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[19]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[1]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[20]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[21]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[22]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[23]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[24]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[25]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[26]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[27]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[28]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[29]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[2]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[30]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[31]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[32]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[33]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[34]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[35]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[36]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[37]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[38]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[39]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[3]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[40]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[41]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[42]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[43]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[44]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[45]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[46]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[47]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[48]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[49]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[4]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[50]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[51]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[52]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[53]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[54]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[55]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[56]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[57]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[58]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[59]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[5]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[60]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[61]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[62]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[63]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[64]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[65]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[66]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[67]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[68]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[69]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[6]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[70]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[71]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[72]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[73]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[74]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[75]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[76]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[77]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[78]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[79]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[7]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[80]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[81]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[82]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[83]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[84]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[85]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[86]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[87]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[88]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[89]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[8]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[90]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[91]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[92]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[93]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[94]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[95]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[96]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[97]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[98]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[99]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[9]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[0]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[10]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[11]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[12]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[13]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[14]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[15]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[16]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[17]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[18]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[19]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[1]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[20]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[21]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[22]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[23]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[24]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[25]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[26]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[27]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[28]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[29]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[2]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[30]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[31]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[3]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[4]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[5]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[6]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[7]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[8]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[9]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_ack_i}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[0]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[10]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[11]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[12]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[13]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[14]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[15]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[16]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[17]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[18]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[19]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[1]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[20]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[21]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[22]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[23]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[24]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[25]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[26]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[27]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[28]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[29]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[2]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[30]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[31]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[3]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[4]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[5]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[6]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[7]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[8]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[9]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {serial_rx}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_miso}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {trap}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq[0]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq[1]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq[2]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq[3]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq[4]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {debug_mode}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {debug_oeb}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {debug_tx}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_clk}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_cs_n}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io0_do}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io0_oeb}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_inenb_pad}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_mode0_pad}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_mode1_pad}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_out_pad}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_outenb_pad}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_stb_o}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[100]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[101]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[102]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[103]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[104]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[105]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[106]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[107]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[108]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[109]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[10]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[110]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[111]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[112]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[113]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[114]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[115]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[116]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[117]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[118]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[119]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[11]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[120]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[121]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[122]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[123]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[124]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[125]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[126]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[127]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[12]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[13]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[14]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[15]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[16]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[17]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[18]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[19]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[20]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[21]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[22]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[23]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[24]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[25]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[26]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[27]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[28]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[29]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[30]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[31]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[32]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[33]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[34]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[35]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[36]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[37]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[38]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[39]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[40]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[41]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[42]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[43]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[44]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[45]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[46]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[47]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[48]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[49]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[50]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[51]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[52]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[53]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[54]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[55]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[56]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[57]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[58]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[59]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[60]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[61]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[62]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[63]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[64]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[65]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[66]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[67]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[68]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[69]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[70]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[71]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[72]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[73]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[74]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[75]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[76]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[77]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[78]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[79]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[80]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[81]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[82]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[83]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[84]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[85]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[86]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[87]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[88]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[89]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[8]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[90]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[91]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[92]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[93]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[94]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[95]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[96]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[97]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[98]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[99]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[9]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[100]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[101]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[102]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[103]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[104]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[105]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[106]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[107]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[108]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[109]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[10]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[110]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[111]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[112]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[113]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[114]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[115]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[116]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[117]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[118]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[119]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[11]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[120]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[121]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[122]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[123]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[124]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[125]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[126]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[127]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[12]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[13]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[14]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[15]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[16]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[17]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[18]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[19]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[20]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[21]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[22]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[23]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[24]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[25]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[26]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[27]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[28]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[29]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[30]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[31]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[32]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[33]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[34]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[35]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[36]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[37]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[38]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[39]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[40]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[41]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[42]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[43]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[44]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[45]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[46]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[47]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[48]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[49]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[50]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[51]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[52]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[53]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[54]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[55]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[56]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[57]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[58]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[59]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[60]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[61]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[62]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[63]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[64]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[65]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[66]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[67]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[68]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[69]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[70]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[71]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[72]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[73]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[74]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[75]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[76]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[77]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[78]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[79]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[80]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[81]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[82]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[83]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[84]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[85]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[86]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[87]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[88]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[89]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[8]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[90]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[91]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[92]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[93]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[94]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[95]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[96]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[97]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[98]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[99]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[9]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[100]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[101]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[102]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[103]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[104]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[105]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[106]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[107]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[108]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[109]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[10]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[110]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[111]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[112]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[113]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[114]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[115]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[116]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[117]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[118]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[119]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[11]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[120]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[121]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[122]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[123]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[124]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[125]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[126]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[127]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[12]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[13]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[14]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[15]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[16]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[17]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[18]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[19]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[20]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[21]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[22]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[23]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[24]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[25]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[26]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[27]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[28]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[29]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[30]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[31]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[32]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[33]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[34]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[35]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[36]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[37]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[38]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[39]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[40]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[41]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[42]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[43]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[44]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[45]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[46]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[47]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[48]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[49]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[50]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[51]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[52]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[53]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[54]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[55]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[56]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[57]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[58]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[59]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[60]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[61]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[62]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[63]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[64]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[65]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[66]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[67]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[68]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[69]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[70]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[71]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[72]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[73]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[74]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[75]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[76]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[77]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[78]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[79]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[80]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[81]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[82]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[83]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[84]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[85]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[86]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[87]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[88]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[89]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[8]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[90]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[91]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[92]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[93]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[94]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[95]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[96]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[97]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[98]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[99]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[9]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[10]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[11]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[12]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[13]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[14]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[15]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[16]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[17]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[18]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[19]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[20]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[21]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[22]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[23]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[24]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[25]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[26]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[27]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[28]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[29]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[30]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[31]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[8]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[9]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_EN}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_WE[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_WE[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_WE[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_WE[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[10]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[11]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[12]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[13]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[14]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[15]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[16]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[17]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[18]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[19]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[20]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[21]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[22]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[23]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[24]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[25]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[26]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[27]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[28]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[29]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[30]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[31]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[8]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[9]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_cyc_o}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[10]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[11]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[12]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[13]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[14]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[15]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[16]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[17]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[18]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[19]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[20]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[21]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[22]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[23]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[24]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[25]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[26]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[27]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[28]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[29]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[30]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[31]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[8]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[9]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_sel_o[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_sel_o[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_sel_o[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_sel_o[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_stb_o}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_wb_iena}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_we_o}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {qspi_enabled}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {serial_tx}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_clk}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_cs_n}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_enabled}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_mosi}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_sdoenb}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_clk}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_csb}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[10]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[11]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[12]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[13]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[14]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[15]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[16]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[17]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[18]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[19]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[20]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[21]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[22]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[23]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[24]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[25]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[26]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[27]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[28]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[29]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[30]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[31]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[8]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[9]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {uart_enabled}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq_ena[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq_ena[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq_ena[2]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {debug_mode}]
set_load -pin_load 0.0334 [get_ports {debug_oeb}]
set_load -pin_load 0.0334 [get_ports {debug_tx}]
set_load -pin_load 0.0334 [get_ports {flash_clk}]
set_load -pin_load 0.0334 [get_ports {flash_cs_n}]
set_load -pin_load 0.0334 [get_ports {flash_io0_do}]
set_load -pin_load 0.0334 [get_ports {flash_io0_oeb}]
set_load -pin_load 0.0334 [get_ports {gpio_inenb_pad}]
set_load -pin_load 0.0334 [get_ports {gpio_mode0_pad}]
set_load -pin_load 0.0334 [get_ports {gpio_mode1_pad}]
set_load -pin_load 0.0334 [get_ports {gpio_out_pad}]
set_load -pin_load 0.0334 [get_ports {gpio_outenb_pad}]
set_load -pin_load 0.0334 [get_ports {hk_stb_o}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_EN}]
set_load -pin_load 0.0334 [get_ports {mprj_cyc_o}]
set_load -pin_load 0.0334 [get_ports {mprj_stb_o}]
set_load -pin_load 0.0334 [get_ports {mprj_wb_iena}]
set_load -pin_load 0.0334 [get_ports {mprj_we_o}]
set_load -pin_load 0.0334 [get_ports {qspi_enabled}]
set_load -pin_load 0.0334 [get_ports {serial_tx}]
set_load -pin_load 0.0334 [get_ports {spi_clk}]
set_load -pin_load 0.0334 [get_ports {spi_cs_n}]
set_load -pin_load 0.0334 [get_ports {spi_enabled}]
set_load -pin_load 0.0334 [get_ports {spi_mosi}]
set_load -pin_load 0.0334 [get_ports {spi_sdoenb}]
set_load -pin_load 0.0334 [get_ports {sram_ro_clk}]
set_load -pin_load 0.0334 [get_ports {sram_ro_csb}]
set_load -pin_load 0.0334 [get_ports {uart_enabled}]
set_load -pin_load 0.0334 [get_ports {la_iena[127]}]
set_load -pin_load 0.0334 [get_ports {la_iena[126]}]
set_load -pin_load 0.0334 [get_ports {la_iena[125]}]
set_load -pin_load 0.0334 [get_ports {la_iena[124]}]
set_load -pin_load 0.0334 [get_ports {la_iena[123]}]
set_load -pin_load 0.0334 [get_ports {la_iena[122]}]
set_load -pin_load 0.0334 [get_ports {la_iena[121]}]
set_load -pin_load 0.0334 [get_ports {la_iena[120]}]
set_load -pin_load 0.0334 [get_ports {la_iena[119]}]
set_load -pin_load 0.0334 [get_ports {la_iena[118]}]
set_load -pin_load 0.0334 [get_ports {la_iena[117]}]
set_load -pin_load 0.0334 [get_ports {la_iena[116]}]
set_load -pin_load 0.0334 [get_ports {la_iena[115]}]
set_load -pin_load 0.0334 [get_ports {la_iena[114]}]
set_load -pin_load 0.0334 [get_ports {la_iena[113]}]
set_load -pin_load 0.0334 [get_ports {la_iena[112]}]
set_load -pin_load 0.0334 [get_ports {la_iena[111]}]
set_load -pin_load 0.0334 [get_ports {la_iena[110]}]
set_load -pin_load 0.0334 [get_ports {la_iena[109]}]
set_load -pin_load 0.0334 [get_ports {la_iena[108]}]
set_load -pin_load 0.0334 [get_ports {la_iena[107]}]
set_load -pin_load 0.0334 [get_ports {la_iena[106]}]
set_load -pin_load 0.0334 [get_ports {la_iena[105]}]
set_load -pin_load 0.0334 [get_ports {la_iena[104]}]
set_load -pin_load 0.0334 [get_ports {la_iena[103]}]
set_load -pin_load 0.0334 [get_ports {la_iena[102]}]
set_load -pin_load 0.0334 [get_ports {la_iena[101]}]
set_load -pin_load 0.0334 [get_ports {la_iena[100]}]
set_load -pin_load 0.0334 [get_ports {la_iena[99]}]
set_load -pin_load 0.0334 [get_ports {la_iena[98]}]
set_load -pin_load 0.0334 [get_ports {la_iena[97]}]
set_load -pin_load 0.0334 [get_ports {la_iena[96]}]
set_load -pin_load 0.0334 [get_ports {la_iena[95]}]
set_load -pin_load 0.0334 [get_ports {la_iena[94]}]
set_load -pin_load 0.0334 [get_ports {la_iena[93]}]
set_load -pin_load 0.0334 [get_ports {la_iena[92]}]
set_load -pin_load 0.0334 [get_ports {la_iena[91]}]
set_load -pin_load 0.0334 [get_ports {la_iena[90]}]
set_load -pin_load 0.0334 [get_ports {la_iena[89]}]
set_load -pin_load 0.0334 [get_ports {la_iena[88]}]
set_load -pin_load 0.0334 [get_ports {la_iena[87]}]
set_load -pin_load 0.0334 [get_ports {la_iena[86]}]
set_load -pin_load 0.0334 [get_ports {la_iena[85]}]
set_load -pin_load 0.0334 [get_ports {la_iena[84]}]
set_load -pin_load 0.0334 [get_ports {la_iena[83]}]
set_load -pin_load 0.0334 [get_ports {la_iena[82]}]
set_load -pin_load 0.0334 [get_ports {la_iena[81]}]
set_load -pin_load 0.0334 [get_ports {la_iena[80]}]
set_load -pin_load 0.0334 [get_ports {la_iena[79]}]
set_load -pin_load 0.0334 [get_ports {la_iena[78]}]
set_load -pin_load 0.0334 [get_ports {la_iena[77]}]
set_load -pin_load 0.0334 [get_ports {la_iena[76]}]
set_load -pin_load 0.0334 [get_ports {la_iena[75]}]
set_load -pin_load 0.0334 [get_ports {la_iena[74]}]
set_load -pin_load 0.0334 [get_ports {la_iena[73]}]
set_load -pin_load 0.0334 [get_ports {la_iena[72]}]
set_load -pin_load 0.0334 [get_ports {la_iena[71]}]
set_load -pin_load 0.0334 [get_ports {la_iena[70]}]
set_load -pin_load 0.0334 [get_ports {la_iena[69]}]
set_load -pin_load 0.0334 [get_ports {la_iena[68]}]
set_load -pin_load 0.0334 [get_ports {la_iena[67]}]
set_load -pin_load 0.0334 [get_ports {la_iena[66]}]
set_load -pin_load 0.0334 [get_ports {la_iena[65]}]
set_load -pin_load 0.0334 [get_ports {la_iena[64]}]
set_load -pin_load 0.0334 [get_ports {la_iena[63]}]
set_load -pin_load 0.0334 [get_ports {la_iena[62]}]
set_load -pin_load 0.0334 [get_ports {la_iena[61]}]
set_load -pin_load 0.0334 [get_ports {la_iena[60]}]
set_load -pin_load 0.0334 [get_ports {la_iena[59]}]
set_load -pin_load 0.0334 [get_ports {la_iena[58]}]
set_load -pin_load 0.0334 [get_ports {la_iena[57]}]
set_load -pin_load 0.0334 [get_ports {la_iena[56]}]
set_load -pin_load 0.0334 [get_ports {la_iena[55]}]
set_load -pin_load 0.0334 [get_ports {la_iena[54]}]
set_load -pin_load 0.0334 [get_ports {la_iena[53]}]
set_load -pin_load 0.0334 [get_ports {la_iena[52]}]
set_load -pin_load 0.0334 [get_ports {la_iena[51]}]
set_load -pin_load 0.0334 [get_ports {la_iena[50]}]
set_load -pin_load 0.0334 [get_ports {la_iena[49]}]
set_load -pin_load 0.0334 [get_ports {la_iena[48]}]
set_load -pin_load 0.0334 [get_ports {la_iena[47]}]
set_load -pin_load 0.0334 [get_ports {la_iena[46]}]
set_load -pin_load 0.0334 [get_ports {la_iena[45]}]
set_load -pin_load 0.0334 [get_ports {la_iena[44]}]
set_load -pin_load 0.0334 [get_ports {la_iena[43]}]
set_load -pin_load 0.0334 [get_ports {la_iena[42]}]
set_load -pin_load 0.0334 [get_ports {la_iena[41]}]
set_load -pin_load 0.0334 [get_ports {la_iena[40]}]
set_load -pin_load 0.0334 [get_ports {la_iena[39]}]
set_load -pin_load 0.0334 [get_ports {la_iena[38]}]
set_load -pin_load 0.0334 [get_ports {la_iena[37]}]
set_load -pin_load 0.0334 [get_ports {la_iena[36]}]
set_load -pin_load 0.0334 [get_ports {la_iena[35]}]
set_load -pin_load 0.0334 [get_ports {la_iena[34]}]
set_load -pin_load 0.0334 [get_ports {la_iena[33]}]
set_load -pin_load 0.0334 [get_ports {la_iena[32]}]
set_load -pin_load 0.0334 [get_ports {la_iena[31]}]
set_load -pin_load 0.0334 [get_ports {la_iena[30]}]
set_load -pin_load 0.0334 [get_ports {la_iena[29]}]
set_load -pin_load 0.0334 [get_ports {la_iena[28]}]
set_load -pin_load 0.0334 [get_ports {la_iena[27]}]
set_load -pin_load 0.0334 [get_ports {la_iena[26]}]
set_load -pin_load 0.0334 [get_ports {la_iena[25]}]
set_load -pin_load 0.0334 [get_ports {la_iena[24]}]
set_load -pin_load 0.0334 [get_ports {la_iena[23]}]
set_load -pin_load 0.0334 [get_ports {la_iena[22]}]
set_load -pin_load 0.0334 [get_ports {la_iena[21]}]
set_load -pin_load 0.0334 [get_ports {la_iena[20]}]
set_load -pin_load 0.0334 [get_ports {la_iena[19]}]
set_load -pin_load 0.0334 [get_ports {la_iena[18]}]
set_load -pin_load 0.0334 [get_ports {la_iena[17]}]
set_load -pin_load 0.0334 [get_ports {la_iena[16]}]
set_load -pin_load 0.0334 [get_ports {la_iena[15]}]
set_load -pin_load 0.0334 [get_ports {la_iena[14]}]
set_load -pin_load 0.0334 [get_ports {la_iena[13]}]
set_load -pin_load 0.0334 [get_ports {la_iena[12]}]
set_load -pin_load 0.0334 [get_ports {la_iena[11]}]
set_load -pin_load 0.0334 [get_ports {la_iena[10]}]
set_load -pin_load 0.0334 [get_ports {la_iena[9]}]
set_load -pin_load 0.0334 [get_ports {la_iena[8]}]
set_load -pin_load 0.0334 [get_ports {la_iena[7]}]
set_load -pin_load 0.0334 [get_ports {la_iena[6]}]
set_load -pin_load 0.0334 [get_ports {la_iena[5]}]
set_load -pin_load 0.0334 [get_ports {la_iena[4]}]
set_load -pin_load 0.0334 [get_ports {la_iena[3]}]
set_load -pin_load 0.0334 [get_ports {la_iena[2]}]
set_load -pin_load 0.0334 [get_ports {la_iena[1]}]
set_load -pin_load 0.0334 [get_ports {la_iena[0]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[127]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[126]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[125]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[124]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[123]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[122]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[121]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[120]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[119]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[118]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[117]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[116]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[115]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[114]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[113]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[112]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[111]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[110]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[109]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[108]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[107]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[106]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[105]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[104]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[103]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[102]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[101]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[100]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[99]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[98]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[97]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[96]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[95]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[94]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[93]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[92]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[91]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[90]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[89]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[88]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[87]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[86]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[85]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[84]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[83]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[82]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[81]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[80]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[79]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[78]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[77]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[76]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[75]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[74]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[73]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[72]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[71]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[70]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[69]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[68]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[67]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[66]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[65]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[64]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[63]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[62]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[61]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[60]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[59]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[58]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[57]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[56]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[55]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[54]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[53]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[52]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[51]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[50]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[49]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[48]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[47]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[46]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[45]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[44]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[43]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[42]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[41]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[40]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[39]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[38]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[37]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[36]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[35]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[34]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[33]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[32]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[31]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[30]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[29]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[28]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[27]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[26]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[25]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[24]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[23]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[22]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[21]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[20]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[19]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[18]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[17]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[16]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[15]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[14]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[13]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[12]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[11]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[10]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[9]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[8]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[7]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[6]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[5]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[4]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[3]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[2]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[1]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[0]}]
set_load -pin_load 0.0334 [get_ports {la_output[127]}]
set_load -pin_load 0.0334 [get_ports {la_output[126]}]
set_load -pin_load 0.0334 [get_ports {la_output[125]}]
set_load -pin_load 0.0334 [get_ports {la_output[124]}]
set_load -pin_load 0.0334 [get_ports {la_output[123]}]
set_load -pin_load 0.0334 [get_ports {la_output[122]}]
set_load -pin_load 0.0334 [get_ports {la_output[121]}]
set_load -pin_load 0.0334 [get_ports {la_output[120]}]
set_load -pin_load 0.0334 [get_ports {la_output[119]}]
set_load -pin_load 0.0334 [get_ports {la_output[118]}]
set_load -pin_load 0.0334 [get_ports {la_output[117]}]
set_load -pin_load 0.0334 [get_ports {la_output[116]}]
set_load -pin_load 0.0334 [get_ports {la_output[115]}]
set_load -pin_load 0.0334 [get_ports {la_output[114]}]
set_load -pin_load 0.0334 [get_ports {la_output[113]}]
set_load -pin_load 0.0334 [get_ports {la_output[112]}]
set_load -pin_load 0.0334 [get_ports {la_output[111]}]
set_load -pin_load 0.0334 [get_ports {la_output[110]}]
set_load -pin_load 0.0334 [get_ports {la_output[109]}]
set_load -pin_load 0.0334 [get_ports {la_output[108]}]
set_load -pin_load 0.0334 [get_ports {la_output[107]}]
set_load -pin_load 0.0334 [get_ports {la_output[106]}]
set_load -pin_load 0.0334 [get_ports {la_output[105]}]
set_load -pin_load 0.0334 [get_ports {la_output[104]}]
set_load -pin_load 0.0334 [get_ports {la_output[103]}]
set_load -pin_load 0.0334 [get_ports {la_output[102]}]
set_load -pin_load 0.0334 [get_ports {la_output[101]}]
set_load -pin_load 0.0334 [get_ports {la_output[100]}]
set_load -pin_load 0.0334 [get_ports {la_output[99]}]
set_load -pin_load 0.0334 [get_ports {la_output[98]}]
set_load -pin_load 0.0334 [get_ports {la_output[97]}]
set_load -pin_load 0.0334 [get_ports {la_output[96]}]
set_load -pin_load 0.0334 [get_ports {la_output[95]}]
set_load -pin_load 0.0334 [get_ports {la_output[94]}]
set_load -pin_load 0.0334 [get_ports {la_output[93]}]
set_load -pin_load 0.0334 [get_ports {la_output[92]}]
set_load -pin_load 0.0334 [get_ports {la_output[91]}]
set_load -pin_load 0.0334 [get_ports {la_output[90]}]
set_load -pin_load 0.0334 [get_ports {la_output[89]}]
set_load -pin_load 0.0334 [get_ports {la_output[88]}]
set_load -pin_load 0.0334 [get_ports {la_output[87]}]
set_load -pin_load 0.0334 [get_ports {la_output[86]}]
set_load -pin_load 0.0334 [get_ports {la_output[85]}]
set_load -pin_load 0.0334 [get_ports {la_output[84]}]
set_load -pin_load 0.0334 [get_ports {la_output[83]}]
set_load -pin_load 0.0334 [get_ports {la_output[82]}]
set_load -pin_load 0.0334 [get_ports {la_output[81]}]
set_load -pin_load 0.0334 [get_ports {la_output[80]}]
set_load -pin_load 0.0334 [get_ports {la_output[79]}]
set_load -pin_load 0.0334 [get_ports {la_output[78]}]
set_load -pin_load 0.0334 [get_ports {la_output[77]}]
set_load -pin_load 0.0334 [get_ports {la_output[76]}]
set_load -pin_load 0.0334 [get_ports {la_output[75]}]
set_load -pin_load 0.0334 [get_ports {la_output[74]}]
set_load -pin_load 0.0334 [get_ports {la_output[73]}]
set_load -pin_load 0.0334 [get_ports {la_output[72]}]
set_load -pin_load 0.0334 [get_ports {la_output[71]}]
set_load -pin_load 0.0334 [get_ports {la_output[70]}]
set_load -pin_load 0.0334 [get_ports {la_output[69]}]
set_load -pin_load 0.0334 [get_ports {la_output[68]}]
set_load -pin_load 0.0334 [get_ports {la_output[67]}]
set_load -pin_load 0.0334 [get_ports {la_output[66]}]
set_load -pin_load 0.0334 [get_ports {la_output[65]}]
set_load -pin_load 0.0334 [get_ports {la_output[64]}]
set_load -pin_load 0.0334 [get_ports {la_output[63]}]
set_load -pin_load 0.0334 [get_ports {la_output[62]}]
set_load -pin_load 0.0334 [get_ports {la_output[61]}]
set_load -pin_load 0.0334 [get_ports {la_output[60]}]
set_load -pin_load 0.0334 [get_ports {la_output[59]}]
set_load -pin_load 0.0334 [get_ports {la_output[58]}]
set_load -pin_load 0.0334 [get_ports {la_output[57]}]
set_load -pin_load 0.0334 [get_ports {la_output[56]}]
set_load -pin_load 0.0334 [get_ports {la_output[55]}]
set_load -pin_load 0.0334 [get_ports {la_output[54]}]
set_load -pin_load 0.0334 [get_ports {la_output[53]}]
set_load -pin_load 0.0334 [get_ports {la_output[52]}]
set_load -pin_load 0.0334 [get_ports {la_output[51]}]
set_load -pin_load 0.0334 [get_ports {la_output[50]}]
set_load -pin_load 0.0334 [get_ports {la_output[49]}]
set_load -pin_load 0.0334 [get_ports {la_output[48]}]
set_load -pin_load 0.0334 [get_ports {la_output[47]}]
set_load -pin_load 0.0334 [get_ports {la_output[46]}]
set_load -pin_load 0.0334 [get_ports {la_output[45]}]
set_load -pin_load 0.0334 [get_ports {la_output[44]}]
set_load -pin_load 0.0334 [get_ports {la_output[43]}]
set_load -pin_load 0.0334 [get_ports {la_output[42]}]
set_load -pin_load 0.0334 [get_ports {la_output[41]}]
set_load -pin_load 0.0334 [get_ports {la_output[40]}]
set_load -pin_load 0.0334 [get_ports {la_output[39]}]
set_load -pin_load 0.0334 [get_ports {la_output[38]}]
set_load -pin_load 0.0334 [get_ports {la_output[37]}]
set_load -pin_load 0.0334 [get_ports {la_output[36]}]
set_load -pin_load 0.0334 [get_ports {la_output[35]}]
set_load -pin_load 0.0334 [get_ports {la_output[34]}]
set_load -pin_load 0.0334 [get_ports {la_output[33]}]
set_load -pin_load 0.0334 [get_ports {la_output[32]}]
set_load -pin_load 0.0334 [get_ports {la_output[31]}]
set_load -pin_load 0.0334 [get_ports {la_output[30]}]
set_load -pin_load 0.0334 [get_ports {la_output[29]}]
set_load -pin_load 0.0334 [get_ports {la_output[28]}]
set_load -pin_load 0.0334 [get_ports {la_output[27]}]
set_load -pin_load 0.0334 [get_ports {la_output[26]}]
set_load -pin_load 0.0334 [get_ports {la_output[25]}]
set_load -pin_load 0.0334 [get_ports {la_output[24]}]
set_load -pin_load 0.0334 [get_ports {la_output[23]}]
set_load -pin_load 0.0334 [get_ports {la_output[22]}]
set_load -pin_load 0.0334 [get_ports {la_output[21]}]
set_load -pin_load 0.0334 [get_ports {la_output[20]}]
set_load -pin_load 0.0334 [get_ports {la_output[19]}]
set_load -pin_load 0.0334 [get_ports {la_output[18]}]
set_load -pin_load 0.0334 [get_ports {la_output[17]}]
set_load -pin_load 0.0334 [get_ports {la_output[16]}]
set_load -pin_load 0.0334 [get_ports {la_output[15]}]
set_load -pin_load 0.0334 [get_ports {la_output[14]}]
set_load -pin_load 0.0334 [get_ports {la_output[13]}]
set_load -pin_load 0.0334 [get_ports {la_output[12]}]
set_load -pin_load 0.0334 [get_ports {la_output[11]}]
set_load -pin_load 0.0334 [get_ports {la_output[10]}]
set_load -pin_load 0.0334 [get_ports {la_output[9]}]
set_load -pin_load 0.0334 [get_ports {la_output[8]}]
set_load -pin_load 0.0334 [get_ports {la_output[7]}]
set_load -pin_load 0.0334 [get_ports {la_output[6]}]
set_load -pin_load 0.0334 [get_ports {la_output[5]}]
set_load -pin_load 0.0334 [get_ports {la_output[4]}]
set_load -pin_load 0.0334 [get_ports {la_output[3]}]
set_load -pin_load 0.0334 [get_ports {la_output[2]}]
set_load -pin_load 0.0334 [get_ports {la_output[1]}]
set_load -pin_load 0.0334 [get_ports {la_output[0]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[7]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[6]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[5]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[4]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[3]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[2]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[1]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[0]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[31]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[30]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[29]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[28]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[27]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[26]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[25]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[24]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[23]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[22]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[21]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[20]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[19]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[18]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[17]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[16]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[15]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[14]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[13]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[12]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[11]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[10]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[9]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[8]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[7]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[6]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[5]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[4]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[3]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[2]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[1]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[0]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_WE[3]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_WE[2]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_WE[1]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_WE[0]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[31]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[30]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[29]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[28]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[27]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[26]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[25]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[24]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[23]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[22]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[21]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[20]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[19]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[18]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[17]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[16]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[15]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[14]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[13]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[12]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[11]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[10]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[9]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[8]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[7]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[6]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[5]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[4]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[3]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[2]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[1]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[0]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[31]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[30]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[29]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[28]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[27]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[26]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[25]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[24]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[23]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[22]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[21]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[20]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[19]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[18]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[17]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[16]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[15]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[14]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[13]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[12]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[11]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[10]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[9]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[8]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[7]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[6]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[5]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[4]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[3]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[2]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[1]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[0]}]
set_load -pin_load 0.0334 [get_ports {mprj_sel_o[3]}]
set_load -pin_load 0.0334 [get_ports {mprj_sel_o[2]}]
set_load -pin_load 0.0334 [get_ports {mprj_sel_o[1]}]
set_load -pin_load 0.0334 [get_ports {mprj_sel_o[0]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[7]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[6]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[5]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[4]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[3]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[2]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[1]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[0]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[31]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[30]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[29]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[28]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[27]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[26]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[25]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[24]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[23]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[22]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[21]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[20]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[19]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[18]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[17]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[16]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[15]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[14]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[13]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[12]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[11]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[10]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[9]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[8]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[7]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[6]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[5]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[4]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[3]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[2]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[1]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[0]}]
set_load -pin_load 0.0334 [get_ports {user_irq_ena[2]}]
set_load -pin_load 0.0334 [get_ports {user_irq_ena[1]}]
set_load -pin_load 0.0334 [get_ports {user_irq_ena[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {core_clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {core_rst}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {debug_rx}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io0_di}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io1_di}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io1_do}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io1_oeb}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io2_di}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io2_do}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io2_oeb}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io3_di}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io3_do}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io3_oeb}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {gpio_in_pad}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_ack_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_ack_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {serial_rx}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {spi_miso}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {trap}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {user_irq[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {user_irq[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {user_irq[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {user_irq[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {user_irq[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {user_irq[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 8.0000 [current_design]
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _30877_ (rising edge-triggered flip-flop clocked by core_clk)
Endpoint: _30878_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock source latency
                  1.64    1.11    1.11 ^ core_clk (in)
     2    0.20                           core_clk (net)
                  1.64    0.00    1.11 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.33    1.44 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_core_clk (net)
                  0.09    0.01    1.45 ^ clkbuf_1_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    1.59 ^ clkbuf_1_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_0_core_clk (net)
                  0.05    0.00    1.60 ^ clkbuf_1_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13    1.73 ^ clkbuf_1_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_1_core_clk (net)
                  0.05    0.00    1.73 ^ clkbuf_1_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13    1.85 ^ clkbuf_1_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_2_core_clk (net)
                  0.05    0.00    1.86 ^ clkbuf_1_1_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13    1.99 ^ clkbuf_1_1_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_3_core_clk (net)
                  0.05    0.00    1.99 ^ clkbuf_1_1_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.17    0.20    2.19 ^ clkbuf_1_1_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.05                           clknet_1_1_4_core_clk (net)
                  0.18    0.03    2.21 ^ clkbuf_2_3_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17    2.38 ^ clkbuf_2_3_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_3_0_core_clk (net)
                  0.05    0.00    2.39 ^ clkbuf_2_3_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.19    2.58 ^ clkbuf_2_3_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.05                           clknet_2_3_1_core_clk (net)
                  0.15    0.01    2.59 ^ clkbuf_3_7_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.16    2.75 ^ clkbuf_3_7_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_7_0_core_clk (net)
                  0.05    0.01    2.76 ^ clkbuf_3_7_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12    2.88 ^ clkbuf_3_7_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_7_1_core_clk (net)
                  0.04    0.00    2.88 ^ clkbuf_3_7_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.13    0.18    3.06 ^ clkbuf_3_7_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_3_7_2_core_clk (net)
                  0.13    0.01    3.07 ^ clkbuf_4_15_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.18    3.25 ^ clkbuf_4_15_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_4_15_0_core_clk (net)
                  0.09    0.01    3.26 ^ clkbuf_5_30_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13    3.40 ^ clkbuf_5_30_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_30_0_core_clk (net)
                  0.04    0.00    3.40 ^ clkbuf_5_30_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.72    0.53    3.93 ^ clkbuf_5_30_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    30    0.24                           clknet_5_30_1_core_clk (net)
                  0.72    0.04    3.97 ^ clkbuf_leaf_182_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.27    4.24 ^ clkbuf_leaf_182_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.03                           clknet_leaf_182_core_clk (net)
                  0.07    0.01    4.25 ^ _30877_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.08    0.34    4.59 v _30877_/Q (sky130_fd_sc_hd__dfxtp_2)
     6    0.03                           debug_address[27] (net)
                  0.08    0.01    4.59 v _23089_/B (sky130_fd_sc_hd__nand2_1)
                  0.08    0.10    4.69 ^ _23089_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _11374_ (net)
                  0.08    0.00    4.69 ^ _23133_/A2 (sky130_fd_sc_hd__o31a_1)
                  0.05    0.13    4.82 ^ _23133_/X (sky130_fd_sc_hd__o31a_1)
     1    0.00                           _11411_ (net)
                  0.05    0.00    4.82 ^ _23136_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.09    0.13    4.95 ^ _23136_/X (sky130_fd_sc_hd__a21o_1)
     1    0.01                           _03550_ (net)
                  0.09    0.00    4.96 ^ _30878_/D (sky130_fd_sc_hd__dfxtp_2)
                                  4.96   data arrival time

                          0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock source latency
                  1.64    1.23    1.23 ^ core_clk (in)
     2    0.20                           core_clk (net)
                  1.64    0.00    1.23 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.37    1.59 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_core_clk (net)
                  0.09    0.01    1.60 ^ clkbuf_1_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.16    1.76 ^ clkbuf_1_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_0_core_clk (net)
                  0.05    0.00    1.77 ^ clkbuf_1_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    1.91 ^ clkbuf_1_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_1_core_clk (net)
                  0.05    0.00    1.91 ^ clkbuf_1_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    2.05 ^ clkbuf_1_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_2_core_clk (net)
                  0.05    0.01    2.06 ^ clkbuf_1_1_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    2.20 ^ clkbuf_1_1_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_3_core_clk (net)
                  0.05    0.00    2.20 ^ clkbuf_1_1_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.17    0.22    2.42 ^ clkbuf_1_1_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.05                           clknet_1_1_4_core_clk (net)
                  0.18    0.03    2.45 ^ clkbuf_2_3_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.19    2.63 ^ clkbuf_2_3_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_3_0_core_clk (net)
                  0.05    0.00    2.64 ^ clkbuf_2_3_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.21    2.85 ^ clkbuf_2_3_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.05                           clknet_2_3_1_core_clk (net)
                  0.15    0.01    2.86 ^ clkbuf_3_7_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.18    3.04 ^ clkbuf_3_7_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_7_0_core_clk (net)
                  0.05    0.01    3.05 ^ clkbuf_3_7_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13    3.18 ^ clkbuf_3_7_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_7_1_core_clk (net)
                  0.04    0.00    3.18 ^ clkbuf_3_7_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.13    0.19    3.38 ^ clkbuf_3_7_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_3_7_2_core_clk (net)
                  0.13    0.01    3.39 ^ clkbuf_4_14_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.10    0.21    3.61 ^ clkbuf_4_14_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_4_14_0_core_clk (net)
                  0.10    0.01    3.61 ^ clkbuf_5_28_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.15    3.76 ^ clkbuf_5_28_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_28_0_core_clk (net)
                  0.04    0.00    3.77 ^ clkbuf_5_28_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.83    0.62    4.39 ^ clkbuf_5_28_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    34    0.28                           clknet_5_28_1_core_clk (net)
                  0.85    0.11    4.49 ^ clkbuf_leaf_183_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.32    4.81 ^ clkbuf_leaf_183_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    20    0.06                           clknet_leaf_183_core_clk (net)
                  0.11    0.03    4.85 ^ _30878_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    5.10   clock uncertainty
                         -0.32    4.77   clock reconvergence pessimism
                         -0.03    4.74   library hold time
                                  4.74   data required time
-----------------------------------------------------------------------------
                                  4.74   data required time
                                 -4.96   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)


Startpoint: _29984_ (rising edge-triggered flip-flop clocked by core_clk)
Endpoint: _29437_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock source latency
                  1.64    1.11    1.11 ^ core_clk (in)
     2    0.20                           core_clk (net)
                  1.64    0.00    1.11 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.33    1.44 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_core_clk (net)
                  0.09    0.01    1.45 ^ clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    1.59 ^ clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.05    0.00    1.59 ^ clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13    1.72 ^ clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.05    0.00    1.72 ^ clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12    1.85 ^ clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00    1.85 ^ clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.11    1.95 ^ clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00    1.95 ^ clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.22    0.23    2.18 ^ clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.07                           clknet_1_0_4_core_clk (net)
                  0.22    0.02    2.21 ^ clkbuf_2_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.17    2.37 ^ clkbuf_2_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_2_0_0_core_clk (net)
                  0.03    0.00    2.37 ^ clkbuf_2_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.40    0.30    2.67 ^ clkbuf_2_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.13                           clknet_2_0_1_core_clk (net)
                  0.43    0.08    2.75 ^ clkbuf_3_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.21    2.96 ^ clkbuf_3_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_3_1_0_core_clk (net)
                  0.04    0.00    2.96 ^ clkbuf_3_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.11    3.07 ^ clkbuf_3_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_3_1_1_core_clk (net)
                  0.03    0.00    3.07 ^ clkbuf_3_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.10    0.16    3.22 ^ clkbuf_3_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_3_1_2_core_clk (net)
                  0.10    0.01    3.23 ^ clkbuf_4_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.17    3.41 ^ clkbuf_4_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_4_2_0_core_clk (net)
                  0.09    0.01    3.42 ^ clkbuf_5_5_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13    3.55 ^ clkbuf_5_5_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_5_0_core_clk (net)
                  0.04    0.00    3.55 ^ clkbuf_5_5_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.56    0.45    4.00 ^ clkbuf_5_5_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    26    0.19                           clknet_5_5_1_core_clk (net)
                  0.57    0.03    4.03 ^ clkbuf_leaf_365_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.25    4.27 ^ clkbuf_leaf_365_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.03                           clknet_leaf_365_core_clk (net)
                  0.06    0.01    4.29 ^ _29984_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.10    0.33    4.62 ^ _29984_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.01                           VexRiscv.RegFilePlugin_regFile[0][22] (net)
                  0.10    0.00    4.62 ^ _29204_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.06    0.23    4.85 ^ _29204_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _00554_ (net)
                  0.06    0.00    4.85 ^ _29208_/A0 (sky130_fd_sc_hd__mux4_1)
                  0.05    0.20    5.05 ^ _29208_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _00558_ (net)
                  0.05    0.00    5.05 ^ _27854_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.14    5.19 ^ _27854_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           VexRiscv.RegFilePlugin_regFile$rdreg[0]$d[22] (net)
                  0.08    0.00    5.19 ^ _29437_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.19   data arrival time

                          0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock source latency
                  1.64    1.23    1.23 ^ core_clk (in)
     2    0.20                           core_clk (net)
                  1.64    0.00    1.23 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.37    1.59 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_core_clk (net)
                  0.09    0.01    1.60 ^ clkbuf_1_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.16    1.76 ^ clkbuf_1_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_0_core_clk (net)
                  0.05    0.00    1.77 ^ clkbuf_1_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    1.91 ^ clkbuf_1_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_1_core_clk (net)
                  0.05    0.00    1.91 ^ clkbuf_1_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    2.05 ^ clkbuf_1_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_2_core_clk (net)
                  0.05    0.01    2.06 ^ clkbuf_1_1_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    2.20 ^ clkbuf_1_1_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_3_core_clk (net)
                  0.05    0.00    2.20 ^ clkbuf_1_1_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.17    0.22    2.42 ^ clkbuf_1_1_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.05                           clknet_1_1_4_core_clk (net)
                  0.18    0.03    2.45 ^ clkbuf_2_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.19    2.63 ^ clkbuf_2_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_2_0_core_clk (net)
                  0.05    0.00    2.64 ^ clkbuf_2_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.14    0.20    2.84 ^ clkbuf_2_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_2_2_1_core_clk (net)
                  0.14    0.02    2.86 ^ clkbuf_3_4_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.18    3.03 ^ clkbuf_3_4_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_4_0_core_clk (net)
                  0.05    0.00    3.04 ^ clkbuf_3_4_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13    3.17 ^ clkbuf_3_4_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_4_1_core_clk (net)
                  0.04    0.00    3.17 ^ clkbuf_3_4_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.14    0.20    3.37 ^ clkbuf_3_4_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_3_4_2_core_clk (net)
                  0.14    0.02    3.38 ^ clkbuf_4_8_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.10    0.22    3.60 ^ clkbuf_4_8_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_4_8_0_core_clk (net)
                  0.11    0.01    3.61 ^ clkbuf_5_16_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.15    3.77 ^ clkbuf_5_16_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_16_0_core_clk (net)
                  0.04    0.00    3.77 ^ clkbuf_5_16_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.87    0.71    4.48 ^ clkbuf_5_16_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    36    0.30                           clknet_5_16_1_core_clk (net)
                  0.87    0.05    4.53 ^ clkbuf_leaf_347_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.11    0.33    4.85 ^ clkbuf_leaf_347_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    28    0.08                           clknet_leaf_347_core_clk (net)
                  0.14    0.05    4.90 ^ _29437_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    5.15   clock uncertainty
                         -0.15    5.00   clock reconvergence pessimism
                         -0.03    4.97   library hold time
                                  4.97   data required time
-----------------------------------------------------------------------------
                                  4.97   data required time
                                 -5.19   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)


Startpoint: _32504_ (rising edge-triggered flip-flop clocked by core_clk)
Endpoint: _32118_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock source latency
                  1.64    1.11    1.11 ^ core_clk (in)
     2    0.20                           core_clk (net)
                  1.64    0.00    1.11 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.33    1.44 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_core_clk (net)
                  0.09    0.01    1.45 ^ clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    1.59 ^ clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.05    0.00    1.59 ^ clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13    1.72 ^ clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.05    0.00    1.72 ^ clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12    1.85 ^ clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00    1.85 ^ clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.11    1.95 ^ clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00    1.95 ^ clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.22    0.23    2.18 ^ clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.07                           clknet_1_0_4_core_clk (net)
                  0.22    0.02    2.21 ^ clkbuf_2_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.17    2.38 ^ clkbuf_2_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_1_0_core_clk (net)
                  0.04    0.00    2.38 ^ clkbuf_2_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.13    0.17    2.56 ^ clkbuf_2_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_2_1_1_core_clk (net)
                  0.13    0.02    2.57 ^ clkbuf_3_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.15    2.73 ^ clkbuf_3_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_0_core_clk (net)
                  0.05    0.00    2.73 ^ clkbuf_3_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12    2.85 ^ clkbuf_3_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_1_core_clk (net)
                  0.04    0.00    2.85 ^ clkbuf_3_2_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.10    0.16    3.01 ^ clkbuf_3_2_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_3_2_2_core_clk (net)
                  0.10    0.01    3.01 ^ clkbuf_4_5_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.18    3.19 ^ clkbuf_4_5_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_4_5_0_core_clk (net)
                  0.09    0.01    3.20 ^ clkbuf_5_10_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13    3.33 ^ clkbuf_5_10_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_10_0_core_clk (net)
                  0.04    0.00    3.33 ^ clkbuf_5_10_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.37    0.31    3.65 ^ clkbuf_5_10_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    16    0.12                           clknet_5_10_1_core_clk (net)
                  0.38    0.04    3.69 ^ clkbuf_leaf_44_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.21    3.90 ^ clkbuf_leaf_44_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.02                           clknet_leaf_44_core_clk (net)
                  0.05    0.00    3.90 ^ _32504_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.11    0.37    4.28 v _32504_/Q (sky130_fd_sc_hd__dfxtp_4)
     6    0.08                           la_out_storage[27] (net)
                  0.14    0.04    4.31 v _19088_/B2 (sky130_fd_sc_hd__a22oi_1)
                  0.18    0.21    4.52 ^ _19088_/Y (sky130_fd_sc_hd__a22oi_1)
     1    0.01                           _08759_ (net)
                  0.18    0.00    4.52 ^ _19096_/C1 (sky130_fd_sc_hd__o2111a_1)
                  0.06    0.21    4.73 ^ _19096_/X (sky130_fd_sc_hd__o2111a_1)
     1    0.00                           _08766_ (net)
                  0.06    0.00    4.73 ^ _19105_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.07    0.09    4.82 v _19105_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.01                           _04790_ (net)
                  0.07    0.00    4.83 v _32118_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.83   data arrival time

                          0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock source latency
                  1.64    1.23    1.23 ^ core_clk (in)
     2    0.20                           core_clk (net)
                  1.64    0.00    1.23 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.37    1.59 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_core_clk (net)
                  0.09    0.01    1.60 ^ clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.16    1.76 ^ clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.05    0.00    1.76 ^ clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    1.90 ^ clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.05    0.00    1.90 ^ clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14    2.04 ^ clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00    2.04 ^ clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.12    2.16 ^ clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00    2.16 ^ clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.22    0.25    2.41 ^ clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.07                           clknet_1_0_4_core_clk (net)
                  0.22    0.03    2.44 ^ clkbuf_2_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.19    2.63 ^ clkbuf_2_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_1_0_core_clk (net)
                  0.04    0.00    2.64 ^ clkbuf_2_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.13    0.19    2.83 ^ clkbuf_2_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_2_1_1_core_clk (net)
                  0.13    0.02    2.84 ^ clkbuf_3_3_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17    3.01 ^ clkbuf_3_3_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_3_0_core_clk (net)
                  0.05    0.00    3.02 ^ clkbuf_3_3_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13    3.15 ^ clkbuf_3_3_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_3_1_core_clk (net)
                  0.04    0.00    3.15 ^ clkbuf_3_3_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.18    3.33 ^ clkbuf_3_3_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_3_3_2_core_clk (net)
                  0.11    0.01    3.34 ^ clkbuf_4_7_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.10    0.21    3.55 ^ clkbuf_4_7_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_4_7_0_core_clk (net)
                  0.11    0.01    3.56 ^ clkbuf_5_15_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.15    3.72 ^ clkbuf_5_15_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_15_0_core_clk (net)
                  0.04    0.00    3.72 ^ clkbuf_5_15_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.63    0.54    4.26 ^ clkbuf_5_15_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    26    0.21                           clknet_5_15_1_core_clk (net)
                  0.64    0.04    4.30 ^ clkbuf_leaf_77_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.31    4.61 ^ clkbuf_leaf_77_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.09                           clknet_leaf_77_core_clk (net)
                  0.15    0.05    4.66 ^ _32118_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.91   clock uncertainty
                         -0.27    4.64   clock reconvergence pessimism
                         -0.04    4.60   library hold time
                                  4.60   data required time
-----------------------------------------------------------------------------
                                  4.60   data required time
                                 -4.83   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)


Startpoint: _31269_ (rising edge-triggered flip-flop clocked by core_clk)
Endpoint: _29864_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock source latency
                  1.64    1.11    1.11 ^ core_clk (in)
     2    0.20                           core_clk (net)
                  1.64    0.00    1.11 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.33    1.44 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_core_clk (net)
                  0.09    0.01    1.45 ^ clkbuf_1_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    1.59 ^ clkbuf_1_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_0_core_clk (net)
                  0.05    0.00    1.60 ^ clkbuf_1_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13    1.73 ^ clkbuf_1_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_1_core_clk (net)
                  0.05    0.00    1.73 ^ clkbuf_1_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13    1.85 ^ clkbuf_1_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_2_core_clk (net)
                  0.05    0.00    1.86 ^ clkbuf_1_1_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13    1.99 ^ clkbuf_1_1_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_3_core_clk (net)
                  0.05    0.00    1.99 ^ clkbuf_1_1_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.17    0.20    2.19 ^ clkbuf_1_1_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.05                           clknet_1_1_4_core_clk (net)
                  0.18    0.02    2.21 ^ clkbuf_2_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17    2.38 ^ clkbuf_2_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_2_0_core_clk (net)
                  0.05    0.00    2.38 ^ clkbuf_2_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.14    0.19    2.57 ^ clkbuf_2_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_2_2_1_core_clk (net)
                  0.14    0.02    2.58 ^ clkbuf_3_5_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.16    2.75 ^ clkbuf_3_5_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_5_0_core_clk (net)
                  0.05    0.00    2.75 ^ clkbuf_3_5_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12    2.87 ^ clkbuf_3_5_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_5_1_core_clk (net)
                  0.04    0.00    2.87 ^ clkbuf_3_5_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.17    3.04 ^ clkbuf_3_5_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_3_5_2_core_clk (net)
                  0.12    0.01    3.05 ^ clkbuf_4_11_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.19    3.24 ^ clkbuf_4_11_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_4_11_0_core_clk (net)
                  0.11    0.01    3.25 ^ clkbuf_5_23_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14    3.39 ^ clkbuf_5_23_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_23_0_core_clk (net)
                  0.04    0.00    3.40 ^ clkbuf_5_23_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.85    0.58    3.98 ^ clkbuf_5_23_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    38    0.29                           clknet_5_23_1_core_clk (net)
                  0.87    0.09    4.07 ^ clkbuf_leaf_274_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.27    4.33 ^ clkbuf_leaf_274_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_leaf_274_core_clk (net)
                  0.06    0.01    4.34 ^ _31269_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.07    0.36    4.70 v _31269_/Q (sky130_fd_sc_hd__dfxtp_4)
     8    0.04                           VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17] (net)
                  0.08    0.01    4.71 v hold586/A (sky130_fd_sc_hd__buf_8)
                  0.08    0.14    4.85 v hold586/X (sky130_fd_sc_hd__buf_8)
     2    0.11                           net2938 (net)
                  0.14    0.06    4.91 v _29864_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.91   data arrival time

                          0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock source latency
                  1.64    1.23    1.23 ^ core_clk (in)
     2    0.20                           core_clk (net)
                  1.64    0.00    1.23 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.37    1.59 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_core_clk (net)
                  0.09    0.01    1.60 ^ clkbuf_1_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.16    1.76 ^ clkbuf_1_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_0_core_clk (net)
                  0.05    0.00    1.77 ^ clkbuf_1_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    1.91 ^ clkbuf_1_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_1_core_clk (net)
                  0.05    0.00    1.91 ^ clkbuf_1_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    2.05 ^ clkbuf_1_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_2_core_clk (net)
                  0.05    0.01    2.06 ^ clkbuf_1_1_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    2.20 ^ clkbuf_1_1_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_3_core_clk (net)
                  0.05    0.00    2.20 ^ clkbuf_1_1_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.17    0.22    2.42 ^ clkbuf_1_1_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.05                           clknet_1_1_4_core_clk (net)
                  0.18    0.03    2.45 ^ clkbuf_2_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.19    2.63 ^ clkbuf_2_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_2_0_core_clk (net)
                  0.05    0.00    2.64 ^ clkbuf_2_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.14    0.20    2.84 ^ clkbuf_2_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_2_2_1_core_clk (net)
                  0.14    0.02    2.86 ^ clkbuf_3_4_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.18    3.03 ^ clkbuf_3_4_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_4_0_core_clk (net)
                  0.05    0.00    3.04 ^ clkbuf_3_4_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13    3.17 ^ clkbuf_3_4_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_4_1_core_clk (net)
                  0.04    0.00    3.17 ^ clkbuf_3_4_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.14    0.20    3.37 ^ clkbuf_3_4_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_3_4_2_core_clk (net)
                  0.14    0.02    3.38 ^ clkbuf_4_9_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.21    3.59 ^ clkbuf_4_9_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_4_9_0_core_clk (net)
                  0.10    0.02    3.60 ^ clkbuf_5_18_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.15    3.75 ^ clkbuf_5_18_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_18_0_core_clk (net)
                  0.04    0.00    3.75 ^ clkbuf_5_18_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.71    0.53    4.29 ^ clkbuf_5_18_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    30    0.24                           clknet_5_18_1_core_clk (net)
                  0.74    0.12    4.41 ^ clkbuf_leaf_349_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.11    0.32    4.73 ^ clkbuf_leaf_349_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    28    0.08                           clknet_leaf_349_core_clk (net)
                  0.14    0.04    4.77 ^ _29864_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    5.02   clock uncertainty
                         -0.27    4.75   clock reconvergence pessimism
                         -0.07    4.67   library hold time
                                  4.67   data required time
-----------------------------------------------------------------------------
                                  4.67   data required time
                                 -4.91   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)


Startpoint: _32202_ (rising edge-triggered flip-flop clocked by core_clk)
Endpoint: _32409_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock source latency
                  1.64    1.11    1.11 ^ core_clk (in)
     2    0.20                           core_clk (net)
                  1.64    0.00    1.11 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.33    1.44 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_core_clk (net)
                  0.09    0.01    1.45 ^ clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    1.59 ^ clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.05    0.00    1.59 ^ clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13    1.72 ^ clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.05    0.00    1.72 ^ clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12    1.85 ^ clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00    1.85 ^ clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.11    1.95 ^ clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00    1.95 ^ clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.22    0.23    2.18 ^ clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.07                           clknet_1_0_4_core_clk (net)
                  0.22    0.02    2.21 ^ clkbuf_2_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.17    2.38 ^ clkbuf_2_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_1_0_core_clk (net)
                  0.04    0.00    2.38 ^ clkbuf_2_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.13    0.17    2.56 ^ clkbuf_2_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_2_1_1_core_clk (net)
                  0.13    0.01    2.57 ^ clkbuf_3_3_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.15    2.73 ^ clkbuf_3_3_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_3_0_core_clk (net)
                  0.05    0.00    2.73 ^ clkbuf_3_3_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12    2.85 ^ clkbuf_3_3_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_3_1_core_clk (net)
                  0.04    0.00    2.85 ^ clkbuf_3_3_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.17    3.01 ^ clkbuf_3_3_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_3_3_2_core_clk (net)
                  0.11    0.01    3.02 ^ clkbuf_4_6_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.18    3.20 ^ clkbuf_4_6_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_4_6_0_core_clk (net)
                  0.09    0.01    3.21 ^ clkbuf_5_13_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13    3.35 ^ clkbuf_5_13_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_13_0_core_clk (net)
                  0.04    0.00    3.35 ^ clkbuf_5_13_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.57    0.41    3.76 ^ clkbuf_5_13_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    24    0.19                           clknet_5_13_1_core_clk (net)
                  0.59    0.07    3.84 ^ clkbuf_leaf_94_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.27    4.10 ^ clkbuf_leaf_94_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.06                           clknet_leaf_94_core_clk (net)
                  0.10    0.02    4.12 ^ _32202_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.05    0.31    4.43 ^ _32202_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           gpioin3_gpioin3_trigger_d (net)
                  0.05    0.00    4.43 ^ _17945_/A (sky130_fd_sc_hd__nor2_1)
                  0.04    0.06    4.49 v _17945_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.01                           _07935_ (net)
                  0.04    0.00    4.49 v _17946_/A2 (sky130_fd_sc_hd__o21a_1)
                  0.03    0.15    4.64 v _17946_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _05081_ (net)
                  0.03    0.00    4.64 v _32409_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.64   data arrival time

                          0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock source latency
                  1.64    1.23    1.23 ^ core_clk (in)
     2    0.20                           core_clk (net)
                  1.64    0.00    1.23 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.37    1.59 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_core_clk (net)
                  0.09    0.01    1.60 ^ clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.16    1.76 ^ clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.05    0.00    1.76 ^ clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14    1.90 ^ clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.05    0.00    1.90 ^ clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14    2.04 ^ clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00    2.04 ^ clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.12    2.16 ^ clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00    2.16 ^ clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.22    0.25    2.41 ^ clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.07                           clknet_1_0_4_core_clk (net)
                  0.22    0.03    2.44 ^ clkbuf_2_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.19    2.63 ^ clkbuf_2_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_1_0_core_clk (net)
                  0.04    0.00    2.64 ^ clkbuf_2_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.13    0.19    2.83 ^ clkbuf_2_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_2_1_1_core_clk (net)
                  0.13    0.02    2.84 ^ clkbuf_3_3_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17    3.01 ^ clkbuf_3_3_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_3_0_core_clk (net)
                  0.05    0.00    3.02 ^ clkbuf_3_3_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13    3.15 ^ clkbuf_3_3_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_3_1_core_clk (net)
                  0.04    0.00    3.15 ^ clkbuf_3_3_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.18    3.33 ^ clkbuf_3_3_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_3_3_2_core_clk (net)
                  0.11    0.01    3.34 ^ clkbuf_4_6_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.20    3.54 ^ clkbuf_4_6_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_4_6_0_core_clk (net)
                  0.09    0.01    3.55 ^ clkbuf_5_13_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.15    3.70 ^ clkbuf_5_13_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_13_0_core_clk (net)
                  0.04    0.00    3.70 ^ clkbuf_5_13_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.57    0.46    4.16 ^ clkbuf_5_13_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    24    0.19                           clknet_5_13_1_core_clk (net)
                  0.59    0.09    4.25 ^ clkbuf_leaf_111_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.11    0.31    4.56 ^ clkbuf_leaf_111_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    26    0.08                           clknet_leaf_111_core_clk (net)
                  0.11    0.02    4.58 ^ _32409_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.83   clock uncertainty
                         -0.40    4.43   clock reconvergence pessimism
                         -0.03    4.40   library hold time
                                  4.40   data required time
-----------------------------------------------------------------------------
                                  4.40   data required time
                                 -4.64   data arrival time
-----------------------------------------------------------------------------
                                  0.24   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: sky130_sram_2kbyte_1rw1r_32x512_8
            (falling edge-triggered flip-flop clocked by core_clk)
Endpoint: _29632_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock core_clk (fall edge)
                          0.00   15.00   clock source latency
                  0.91    0.72   15.72 v core_clk (in)
     2    0.20                           core_clk (net)
                  0.92    0.00   15.72 v clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.48   16.20 v clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_core_clk (net)
                  0.06    0.01   16.22 v clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.16   16.37 v clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.04    0.00   16.37 v clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.52 v clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.04    0.00   16.52 v clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.67 v clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00   16.67 v clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.13   16.79 v clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00   16.79 v clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.22   17.02 v clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.07                           clknet_1_0_4_core_clk (net)
                  0.15    0.03   17.04 v clkbuf_2_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.19   17.23 v clkbuf_2_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_1_0_core_clk (net)
                  0.03    0.00   17.24 v clkbuf_2_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.18   17.42 v clkbuf_2_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_2_1_1_core_clk (net)
                  0.10    0.02   17.43 v clkbuf_3_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.17   17.61 v clkbuf_3_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_0_core_clk (net)
                  0.04    0.00   17.61 v clkbuf_3_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   17.74 v clkbuf_3_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_1_core_clk (net)
                  0.03    0.00   17.75 v clkbuf_3_2_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.07    0.17   17.92 v clkbuf_3_2_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_3_2_2_core_clk (net)
                  0.07    0.01   17.93 v clkbuf_4_4_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.18   18.10 v clkbuf_4_4_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_4_0_core_clk (net)
                  0.05    0.01   18.11 v clkbuf_5_9_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   18.25 v clkbuf_5_9_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_9_0_core_clk (net)
                  0.03    0.00   18.26 v clkbuf_5_9_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.37    0.37   18.62 v clkbuf_5_9_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    26    0.19                           clknet_5_9_1_core_clk (net)
                  0.38    0.06   18.68 v clkbuf_opt_26_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.30   18.99 v clkbuf_opt_26_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_26_0_core_clk (net)
                  0.04    0.01   18.99 v clkbuf_opt_26_1_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15   19.14 v clkbuf_opt_26_1_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_opt_26_1_core_clk (net)
                  0.05    0.01   19.16 v clkbuf_leaf_15_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.16   19.32 v clkbuf_leaf_15_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.05                           clknet_leaf_15_core_clk (net)
                  0.09    0.02   19.34 v sky130_sram_2kbyte_1rw1r_32x512_8/clk0 (sky130_sram_2kbyte_1rw1r_32x512_8)
                  0.00    0.43   19.77 v sky130_sram_2kbyte_1rw1r_32x512_8/dout0[15] (sky130_sram_2kbyte_1rw1r_32x512_8)
     1    0.01                           sram_bus_dat_r[15] (net)
                  0.00    0.00   19.77 v repeater2142/A (sky130_fd_sc_hd__clkbuf_2)
                  0.64    0.46   20.23 v repeater2142/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.17                           net2142 (net)
                  0.68    0.13   20.37 v _22855_/B2 (sky130_fd_sc_hd__a221o_4)
                  0.27    0.85   21.21 v _22855_/X (sky130_fd_sc_hd__a221o_4)
     2    0.16                           _11220_ (net)
                  0.29    0.05   21.26 v _22858_/B1 (sky130_fd_sc_hd__a2111o_4)
                  0.23    0.72   21.98 v _22858_/X (sky130_fd_sc_hd__a2111o_4)
     8    0.12                           VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst[15] (net)
                  0.27    0.08   22.06 v _28158_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.42   22.48 v _28158_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02368_ (net)
                  0.09    0.01   22.48 v _25575_/A (sky130_fd_sc_hd__clkinv_2)
                  0.10    0.11   22.60 ^ _25575_/Y (sky130_fd_sc_hd__clkinv_2)
     2    0.03                           _02369_ (net)
                  0.10    0.01   22.61 ^ _28157_/A0 (sky130_fd_sc_hd__mux2_8)
                  0.57    0.51   23.12 ^ _28157_/X (sky130_fd_sc_hd__mux2_8)
    60    0.34                           _02370_ (net)
                  0.59    0.09   23.21 ^ repeater796/A (sky130_fd_sc_hd__buf_12)
                  0.45    0.32   23.52 ^ repeater796/X (sky130_fd_sc_hd__buf_12)
    80    0.43                           net796 (net)
                  0.60    0.22   23.74 ^ repeater795/A (sky130_fd_sc_hd__buf_12)
                  0.47    0.34   24.08 ^ repeater795/X (sky130_fd_sc_hd__buf_12)
    82    0.44                           net795 (net)
                  0.67    0.27   24.35 ^ repeater793/A (sky130_fd_sc_hd__buf_12)
                  0.43    0.28   24.62 ^ repeater793/X (sky130_fd_sc_hd__buf_12)
    74    0.43                           net793 (net)
                  0.80    0.37   25.00 ^ _28940_/S0 (sky130_fd_sc_hd__mux4_2)
                  0.16    0.73   25.73 v _28940_/X (sky130_fd_sc_hd__mux4_2)
     2    0.03                           _00288_ (net)
                  0.16    0.01   25.74 v _28942_/A2 (sky130_fd_sc_hd__mux4_1)
                  0.12    0.60   26.34 v _28942_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00290_ (net)
                  0.12    0.00   26.34 v _27548_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.36   26.70 v _27548_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           VexRiscv.RegFilePlugin_regFile$rdreg[1]$d[30] (net)
                  0.08    0.00   26.70 v _29632_/D (sky130_fd_sc_hd__dfxtp_1)
                                 26.70   data arrival time

                         30.00   30.00   clock core_clk (rise edge)
                          0.00   30.00   clock source latency
                  1.64    1.11   31.11 ^ core_clk (in)
     2    0.20                           core_clk (net)
                  1.64    0.00   31.11 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.33   31.44 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_core_clk (net)
                  0.09    0.01   31.45 ^ clkbuf_1_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14   31.59 ^ clkbuf_1_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_0_core_clk (net)
                  0.05    0.00   31.60 ^ clkbuf_1_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.73 ^ clkbuf_1_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_1_core_clk (net)
                  0.05    0.00   31.73 ^ clkbuf_1_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.85 ^ clkbuf_1_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_2_core_clk (net)
                  0.05    0.00   31.86 ^ clkbuf_1_1_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.99 ^ clkbuf_1_1_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_3_core_clk (net)
                  0.05    0.00   31.99 ^ clkbuf_1_1_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.17    0.20   32.19 ^ clkbuf_1_1_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.05                           clknet_1_1_4_core_clk (net)
                  0.18    0.02   32.21 ^ clkbuf_2_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17   32.38 ^ clkbuf_2_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_2_0_core_clk (net)
                  0.05    0.00   32.38 ^ clkbuf_2_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.14    0.19   32.57 ^ clkbuf_2_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_2_2_1_core_clk (net)
                  0.14    0.02   32.58 ^ clkbuf_3_5_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.16   32.75 ^ clkbuf_3_5_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_5_0_core_clk (net)
                  0.05    0.00   32.75 ^ clkbuf_3_5_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12   32.87 ^ clkbuf_3_5_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_5_1_core_clk (net)
                  0.04    0.00   32.87 ^ clkbuf_3_5_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.17   33.04 ^ clkbuf_3_5_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_3_5_2_core_clk (net)
                  0.12    0.01   33.05 ^ clkbuf_4_11_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.19   33.24 ^ clkbuf_4_11_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_4_11_0_core_clk (net)
                  0.11    0.01   33.25 ^ clkbuf_5_22_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   33.39 ^ clkbuf_5_22_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_22_0_core_clk (net)
                  0.04    0.00   33.40 ^ clkbuf_5_22_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.60    0.44   33.83 ^ clkbuf_5_22_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    26    0.20                           clknet_5_22_1_core_clk (net)
                  0.61    0.07   33.90 ^ clkbuf_leaf_275_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.10    0.27   34.17 ^ clkbuf_leaf_275_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    26    0.07                           clknet_leaf_275_core_clk (net)
                  0.12    0.03   34.20 ^ _29632_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   33.95   clock uncertainty
                          0.11   34.07   clock reconvergence pessimism
                         -0.11   33.96   library setup time
                                 33.96   data required time
-----------------------------------------------------------------------------
                                 33.96   data required time
                                -26.70   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: sky130_sram_2kbyte_1rw1r_32x512_8
            (falling edge-triggered flip-flop clocked by core_clk)
Endpoint: _29434_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock core_clk (fall edge)
                          0.00   15.00   clock source latency
                  0.91    0.72   15.72 v core_clk (in)
     2    0.20                           core_clk (net)
                  0.92    0.00   15.72 v clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.48   16.20 v clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_core_clk (net)
                  0.06    0.01   16.22 v clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.16   16.37 v clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.04    0.00   16.37 v clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.52 v clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.04    0.00   16.52 v clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.67 v clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00   16.67 v clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.13   16.79 v clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00   16.79 v clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.22   17.02 v clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.07                           clknet_1_0_4_core_clk (net)
                  0.15    0.03   17.04 v clkbuf_2_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.19   17.23 v clkbuf_2_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_1_0_core_clk (net)
                  0.03    0.00   17.24 v clkbuf_2_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.18   17.42 v clkbuf_2_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_2_1_1_core_clk (net)
                  0.10    0.02   17.43 v clkbuf_3_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.17   17.61 v clkbuf_3_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_0_core_clk (net)
                  0.04    0.00   17.61 v clkbuf_3_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   17.74 v clkbuf_3_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_1_core_clk (net)
                  0.03    0.00   17.75 v clkbuf_3_2_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.07    0.17   17.92 v clkbuf_3_2_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_3_2_2_core_clk (net)
                  0.07    0.01   17.93 v clkbuf_4_4_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.18   18.10 v clkbuf_4_4_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_4_0_core_clk (net)
                  0.05    0.01   18.11 v clkbuf_5_9_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   18.25 v clkbuf_5_9_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_9_0_core_clk (net)
                  0.03    0.00   18.26 v clkbuf_5_9_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.37    0.37   18.62 v clkbuf_5_9_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    26    0.19                           clknet_5_9_1_core_clk (net)
                  0.38    0.06   18.68 v clkbuf_opt_26_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.30   18.99 v clkbuf_opt_26_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_26_0_core_clk (net)
                  0.04    0.01   18.99 v clkbuf_opt_26_1_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15   19.14 v clkbuf_opt_26_1_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_opt_26_1_core_clk (net)
                  0.05    0.01   19.16 v clkbuf_leaf_15_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.16   19.32 v clkbuf_leaf_15_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.05                           clknet_leaf_15_core_clk (net)
                  0.09    0.02   19.34 v sky130_sram_2kbyte_1rw1r_32x512_8/clk0 (sky130_sram_2kbyte_1rw1r_32x512_8)
                  0.01    0.44   19.78 v sky130_sram_2kbyte_1rw1r_32x512_8/dout0[20] (sky130_sram_2kbyte_1rw1r_32x512_8)
     1    0.01                           sram_bus_dat_r[20] (net)
                  0.00    0.00   19.78 v repeater2130/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   19.89 v repeater2130/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net2130 (net)
                  0.05    0.00   19.89 v repeater2129/A (sky130_fd_sc_hd__clkbuf_2)
                  0.47    0.43   20.32 v repeater2129/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.12                           net2129 (net)
                  0.47    0.04   20.36 v repeater2128/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.27   20.63 v repeater2128/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net2128 (net)
                  0.05    0.00   20.63 v _22814_/B2 (sky130_fd_sc_hd__a22o_2)
                  0.17    0.35   20.99 v _22814_/X (sky130_fd_sc_hd__a22o_2)
     2    0.06                           _11189_ (net)
                  0.17    0.02   21.01 v _22817_/B1 (sky130_fd_sc_hd__a2111o_4)
                  0.07    0.54   21.55 v _22817_/X (sky130_fd_sc_hd__a2111o_4)
     1    0.01                           _11192_ (net)
                  0.07    0.00   21.55 v _22818_/B1 (sky130_fd_sc_hd__a211o_4)
                  0.10    0.39   21.94 v _22818_/X (sky130_fd_sc_hd__a211o_4)
     8    0.04                           VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst[20] (net)
                  0.10    0.01   21.95 v _28148_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.08    0.35   22.30 v _28148_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _00323_ (net)
                  0.08    0.00   22.30 v _25778_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.07   22.38 ^ _25778_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _00324_ (net)
                  0.05    0.00   22.38 ^ _28147_/A0 (sky130_fd_sc_hd__mux2_8)
                  0.63    0.46   22.84 ^ _28147_/X (sky130_fd_sc_hd__mux2_8)
    70    0.39                           _00325_ (net)
                  0.67    0.12   22.97 ^ repeater812/A (sky130_fd_sc_hd__buf_12)
                  0.44    0.44   23.41 ^ repeater812/X (sky130_fd_sc_hd__buf_12)
    74    0.39                           net812 (net)
                  0.46    0.08   23.49 ^ repeater808/A (sky130_fd_sc_hd__buf_12)
                  0.49    0.37   23.86 ^ repeater808/X (sky130_fd_sc_hd__buf_12)
    84    0.45                           net808 (net)
                  0.66    0.24   24.10 ^ repeater807/A (sky130_fd_sc_hd__buf_12)
                  0.40    0.26   24.36 ^ repeater807/X (sky130_fd_sc_hd__buf_12)
    72    0.41                           net807 (net)
                  0.84    0.41   24.77 ^ _29177_/S0 (sky130_fd_sc_hd__mux4_1)
                  0.11    0.71   25.48 v _29177_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00527_ (net)
                  0.11    0.00   25.48 v _29178_/A3 (sky130_fd_sc_hd__mux4_2)
                  0.26    0.75   26.23 v _29178_/X (sky130_fd_sc_hd__mux4_2)
     2    0.08                           _00528_ (net)
                  0.27    0.01   26.24 v _27851_/A0 (sky130_fd_sc_hd__mux2_8)
                  0.12    0.50   26.73 v _27851_/X (sky130_fd_sc_hd__mux2_8)
     2    0.09                           VexRiscv.RegFilePlugin_regFile$rdreg[0]$d[19] (net)
                  0.12    0.01   26.75 v _29434_/D (sky130_fd_sc_hd__dfxtp_1)
                                 26.75   data arrival time

                         30.00   30.00   clock core_clk (rise edge)
                          0.00   30.00   clock source latency
                  1.64    1.11   31.11 ^ core_clk (in)
     2    0.20                           core_clk (net)
                  1.64    0.00   31.11 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.33   31.44 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_core_clk (net)
                  0.09    0.01   31.45 ^ clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14   31.59 ^ clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.05    0.00   31.59 ^ clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.72 ^ clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.05    0.00   31.72 ^ clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12   31.85 ^ clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00   31.85 ^ clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.11   31.95 ^ clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00   31.95 ^ clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.22    0.23   32.18 ^ clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.07                           clknet_1_0_4_core_clk (net)
                  0.22    0.02   32.21 ^ clkbuf_2_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.17   32.37 ^ clkbuf_2_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_2_0_0_core_clk (net)
                  0.03    0.00   32.37 ^ clkbuf_2_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.40    0.30   32.67 ^ clkbuf_2_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.13                           clknet_2_0_1_core_clk (net)
                  0.43    0.08   32.75 ^ clkbuf_3_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.21   32.96 ^ clkbuf_3_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_3_1_0_core_clk (net)
                  0.04    0.00   32.96 ^ clkbuf_3_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.11   33.07 ^ clkbuf_3_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_3_1_1_core_clk (net)
                  0.03    0.00   33.07 ^ clkbuf_3_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.10    0.16   33.22 ^ clkbuf_3_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_3_1_2_core_clk (net)
                  0.10    0.01   33.23 ^ clkbuf_4_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.17   33.41 ^ clkbuf_4_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_4_2_0_core_clk (net)
                  0.09    0.01   33.42 ^ clkbuf_5_5_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.13   33.55 ^ clkbuf_5_5_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_5_0_core_clk (net)
                  0.04    0.00   33.55 ^ clkbuf_5_5_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.56    0.45   34.00 ^ clkbuf_5_5_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    26    0.19                           clknet_5_5_1_core_clk (net)
                  0.57    0.03   34.03 ^ clkbuf_leaf_364_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.26   34.29 ^ clkbuf_leaf_364_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.05                           clknet_leaf_364_core_clk (net)
                  0.09    0.01   34.30 ^ _29434_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   34.05   clock uncertainty
                          0.19   34.24   clock reconvergence pessimism
                         -0.14   34.11   library setup time
                                 34.11   data required time
-----------------------------------------------------------------------------
                                 34.11   data required time
                                -26.75   data arrival time
-----------------------------------------------------------------------------
                                  7.36   slack (MET)


Startpoint: sky130_sram_2kbyte_1rw1r_32x512_8
            (falling edge-triggered flip-flop clocked by core_clk)
Endpoint: _29633_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock core_clk (fall edge)
                          0.00   15.00   clock source latency
                  0.91    0.72   15.72 v core_clk (in)
     2    0.20                           core_clk (net)
                  0.92    0.00   15.72 v clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.48   16.20 v clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_core_clk (net)
                  0.06    0.01   16.22 v clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.16   16.37 v clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.04    0.00   16.37 v clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.52 v clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.04    0.00   16.52 v clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.67 v clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00   16.67 v clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.13   16.79 v clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00   16.79 v clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.22   17.02 v clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.07                           clknet_1_0_4_core_clk (net)
                  0.15    0.03   17.04 v clkbuf_2_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.19   17.23 v clkbuf_2_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_1_0_core_clk (net)
                  0.03    0.00   17.24 v clkbuf_2_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.18   17.42 v clkbuf_2_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_2_1_1_core_clk (net)
                  0.10    0.02   17.43 v clkbuf_3_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.17   17.61 v clkbuf_3_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_0_core_clk (net)
                  0.04    0.00   17.61 v clkbuf_3_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   17.74 v clkbuf_3_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_1_core_clk (net)
                  0.03    0.00   17.75 v clkbuf_3_2_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.07    0.17   17.92 v clkbuf_3_2_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_3_2_2_core_clk (net)
                  0.07    0.01   17.93 v clkbuf_4_4_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.18   18.10 v clkbuf_4_4_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_4_0_core_clk (net)
                  0.05    0.01   18.11 v clkbuf_5_9_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   18.25 v clkbuf_5_9_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_9_0_core_clk (net)
                  0.03    0.00   18.26 v clkbuf_5_9_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.37    0.37   18.62 v clkbuf_5_9_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    26    0.19                           clknet_5_9_1_core_clk (net)
                  0.38    0.06   18.68 v clkbuf_opt_26_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.30   18.99 v clkbuf_opt_26_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_26_0_core_clk (net)
                  0.04    0.01   18.99 v clkbuf_opt_26_1_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15   19.14 v clkbuf_opt_26_1_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_opt_26_1_core_clk (net)
                  0.05    0.01   19.16 v clkbuf_leaf_15_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.16   19.32 v clkbuf_leaf_15_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.05                           clknet_leaf_15_core_clk (net)
                  0.09    0.02   19.34 v sky130_sram_2kbyte_1rw1r_32x512_8/clk0 (sky130_sram_2kbyte_1rw1r_32x512_8)
                  0.00    0.43   19.77 v sky130_sram_2kbyte_1rw1r_32x512_8/dout0[15] (sky130_sram_2kbyte_1rw1r_32x512_8)
     1    0.01                           sram_bus_dat_r[15] (net)
                  0.00    0.00   19.77 v repeater2142/A (sky130_fd_sc_hd__clkbuf_2)
                  0.64    0.46   20.23 v repeater2142/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.17                           net2142 (net)
                  0.68    0.13   20.37 v _22855_/B2 (sky130_fd_sc_hd__a221o_4)
                  0.27    0.85   21.21 v _22855_/X (sky130_fd_sc_hd__a221o_4)
     2    0.16                           _11220_ (net)
                  0.29    0.05   21.26 v _22858_/B1 (sky130_fd_sc_hd__a2111o_4)
                  0.23    0.72   21.98 v _22858_/X (sky130_fd_sc_hd__a2111o_4)
     8    0.12                           VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst[15] (net)
                  0.27    0.08   22.06 v _28158_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.42   22.48 v _28158_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02368_ (net)
                  0.09    0.01   22.48 v _25575_/A (sky130_fd_sc_hd__clkinv_2)
                  0.10    0.11   22.60 ^ _25575_/Y (sky130_fd_sc_hd__clkinv_2)
     2    0.03                           _02369_ (net)
                  0.10    0.01   22.61 ^ _28157_/A0 (sky130_fd_sc_hd__mux2_8)
                  0.57    0.51   23.12 ^ _28157_/X (sky130_fd_sc_hd__mux2_8)
    60    0.34                           _02370_ (net)
                  0.59    0.09   23.21 ^ repeater796/A (sky130_fd_sc_hd__buf_12)
                  0.45    0.32   23.52 ^ repeater796/X (sky130_fd_sc_hd__buf_12)
    80    0.43                           net796 (net)
                  0.60    0.22   23.74 ^ repeater795/A (sky130_fd_sc_hd__buf_12)
                  0.47    0.34   24.08 ^ repeater795/X (sky130_fd_sc_hd__buf_12)
    82    0.44                           net795 (net)
                  0.67    0.27   24.35 ^ repeater793/A (sky130_fd_sc_hd__buf_12)
                  0.43    0.28   24.62 ^ repeater793/X (sky130_fd_sc_hd__buf_12)
    74    0.43                           net793 (net)
                  0.64    0.26   24.88 ^ _28951_/S0 (sky130_fd_sc_hd__mux4_1)
                  0.10    0.69   25.57 v _28951_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00299_ (net)
                  0.10    0.00   25.57 v _28952_/A3 (sky130_fd_sc_hd__mux4_1)
                  0.12    0.57   26.14 v _28952_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00300_ (net)
                  0.12    0.00   26.15 v _27549_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.39   26.54 v _27549_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           VexRiscv.RegFilePlugin_regFile$rdreg[1]$d[31] (net)
                  0.11    0.00   26.54 v _29633_/D (sky130_fd_sc_hd__dfxtp_1)
                                 26.54   data arrival time

                         30.00   30.00   clock core_clk (rise edge)
                          0.00   30.00   clock source latency
                  1.64    1.11   31.11 ^ core_clk (in)
     2    0.20                           core_clk (net)
                  1.64    0.00   31.11 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.33   31.44 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_core_clk (net)
                  0.09    0.01   31.45 ^ clkbuf_1_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14   31.59 ^ clkbuf_1_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_0_core_clk (net)
                  0.05    0.00   31.60 ^ clkbuf_1_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.73 ^ clkbuf_1_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_1_core_clk (net)
                  0.05    0.00   31.73 ^ clkbuf_1_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.85 ^ clkbuf_1_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_2_core_clk (net)
                  0.05    0.00   31.86 ^ clkbuf_1_1_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.99 ^ clkbuf_1_1_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_3_core_clk (net)
                  0.05    0.00   31.99 ^ clkbuf_1_1_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.17    0.20   32.19 ^ clkbuf_1_1_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.05                           clknet_1_1_4_core_clk (net)
                  0.18    0.02   32.21 ^ clkbuf_2_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17   32.38 ^ clkbuf_2_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_2_0_core_clk (net)
                  0.05    0.00   32.38 ^ clkbuf_2_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.14    0.19   32.57 ^ clkbuf_2_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_2_2_1_core_clk (net)
                  0.14    0.02   32.58 ^ clkbuf_3_5_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.16   32.75 ^ clkbuf_3_5_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_5_0_core_clk (net)
                  0.05    0.00   32.75 ^ clkbuf_3_5_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12   32.87 ^ clkbuf_3_5_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_5_1_core_clk (net)
                  0.04    0.00   32.87 ^ clkbuf_3_5_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.17   33.04 ^ clkbuf_3_5_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_3_5_2_core_clk (net)
                  0.12    0.01   33.05 ^ clkbuf_4_11_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.19   33.24 ^ clkbuf_4_11_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_4_11_0_core_clk (net)
                  0.11    0.01   33.25 ^ clkbuf_5_22_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   33.39 ^ clkbuf_5_22_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_22_0_core_clk (net)
                  0.04    0.00   33.40 ^ clkbuf_5_22_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.60    0.44   33.83 ^ clkbuf_5_22_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    26    0.20                           clknet_5_22_1_core_clk (net)
                  0.61    0.07   33.90 ^ clkbuf_leaf_277_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.26   34.16 ^ clkbuf_leaf_277_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.04                           clknet_leaf_277_core_clk (net)
                  0.08    0.01   34.17 ^ _29633_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   33.92   clock uncertainty
                          0.11   34.04   clock reconvergence pessimism
                         -0.13   33.91   library setup time
                                 33.91   data required time
-----------------------------------------------------------------------------
                                 33.91   data required time
                                -26.54   data arrival time
-----------------------------------------------------------------------------
                                  7.36   slack (MET)


Startpoint: sky130_sram_2kbyte_1rw1r_32x512_8
            (falling edge-triggered flip-flop clocked by core_clk)
Endpoint: _29630_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock core_clk (fall edge)
                          0.00   15.00   clock source latency
                  0.91    0.72   15.72 v core_clk (in)
     2    0.20                           core_clk (net)
                  0.92    0.00   15.72 v clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.48   16.20 v clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_core_clk (net)
                  0.06    0.01   16.22 v clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.16   16.37 v clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.04    0.00   16.37 v clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.52 v clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.04    0.00   16.52 v clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.67 v clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00   16.67 v clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.13   16.79 v clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00   16.79 v clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.22   17.02 v clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.07                           clknet_1_0_4_core_clk (net)
                  0.15    0.03   17.04 v clkbuf_2_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.19   17.23 v clkbuf_2_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_1_0_core_clk (net)
                  0.03    0.00   17.24 v clkbuf_2_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.18   17.42 v clkbuf_2_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_2_1_1_core_clk (net)
                  0.10    0.02   17.43 v clkbuf_3_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.17   17.61 v clkbuf_3_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_0_core_clk (net)
                  0.04    0.00   17.61 v clkbuf_3_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   17.74 v clkbuf_3_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_1_core_clk (net)
                  0.03    0.00   17.75 v clkbuf_3_2_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.07    0.17   17.92 v clkbuf_3_2_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_3_2_2_core_clk (net)
                  0.07    0.01   17.93 v clkbuf_4_4_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.18   18.10 v clkbuf_4_4_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_4_0_core_clk (net)
                  0.05    0.01   18.11 v clkbuf_5_9_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   18.25 v clkbuf_5_9_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_9_0_core_clk (net)
                  0.03    0.00   18.26 v clkbuf_5_9_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.37    0.37   18.62 v clkbuf_5_9_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    26    0.19                           clknet_5_9_1_core_clk (net)
                  0.38    0.06   18.68 v clkbuf_opt_26_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.30   18.99 v clkbuf_opt_26_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_26_0_core_clk (net)
                  0.04    0.01   18.99 v clkbuf_opt_26_1_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15   19.14 v clkbuf_opt_26_1_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_opt_26_1_core_clk (net)
                  0.05    0.01   19.16 v clkbuf_leaf_15_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.16   19.32 v clkbuf_leaf_15_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.05                           clknet_leaf_15_core_clk (net)
                  0.09    0.02   19.34 v sky130_sram_2kbyte_1rw1r_32x512_8/clk0 (sky130_sram_2kbyte_1rw1r_32x512_8)
                  0.00    0.43   19.77 v sky130_sram_2kbyte_1rw1r_32x512_8/dout0[15] (sky130_sram_2kbyte_1rw1r_32x512_8)
     1    0.01                           sram_bus_dat_r[15] (net)
                  0.00    0.00   19.77 v repeater2142/A (sky130_fd_sc_hd__clkbuf_2)
                  0.64    0.46   20.23 v repeater2142/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.17                           net2142 (net)
                  0.68    0.13   20.37 v _22855_/B2 (sky130_fd_sc_hd__a221o_4)
                  0.27    0.85   21.21 v _22855_/X (sky130_fd_sc_hd__a221o_4)
     2    0.16                           _11220_ (net)
                  0.29    0.05   21.26 v _22858_/B1 (sky130_fd_sc_hd__a2111o_4)
                  0.23    0.72   21.98 v _22858_/X (sky130_fd_sc_hd__a2111o_4)
     8    0.12                           VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst[15] (net)
                  0.27    0.08   22.06 v _28158_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.42   22.48 v _28158_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02368_ (net)
                  0.09    0.01   22.48 v _25575_/A (sky130_fd_sc_hd__clkinv_2)
                  0.10    0.11   22.60 ^ _25575_/Y (sky130_fd_sc_hd__clkinv_2)
     2    0.03                           _02369_ (net)
                  0.10    0.01   22.61 ^ _28157_/A0 (sky130_fd_sc_hd__mux2_8)
                  0.57    0.51   23.12 ^ _28157_/X (sky130_fd_sc_hd__mux2_8)
    60    0.34                           _02370_ (net)
                  0.59    0.09   23.21 ^ repeater796/A (sky130_fd_sc_hd__buf_12)
                  0.45    0.32   23.52 ^ repeater796/X (sky130_fd_sc_hd__buf_12)
    80    0.43                           net796 (net)
                  0.60    0.22   23.74 ^ repeater795/A (sky130_fd_sc_hd__buf_12)
                  0.47    0.34   24.08 ^ repeater795/X (sky130_fd_sc_hd__buf_12)
    82    0.44                           net795 (net)
                  0.67    0.27   24.35 ^ repeater793/A (sky130_fd_sc_hd__buf_12)
                  0.43    0.28   24.62 ^ repeater793/X (sky130_fd_sc_hd__buf_12)
    74    0.43                           net793 (net)
                  0.80    0.37   25.00 ^ _28920_/S0 (sky130_fd_sc_hd__mux4_2)
                  0.14    0.72   25.71 v _28920_/X (sky130_fd_sc_hd__mux4_2)
     2    0.02                           _00268_ (net)
                  0.15    0.01   25.72 v _28922_/A2 (sky130_fd_sc_hd__mux4_1)
                  0.11    0.59   26.32 v _28922_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00270_ (net)
                  0.11    0.00   26.32 v _27546_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35   26.67 v _27546_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           VexRiscv.RegFilePlugin_regFile$rdreg[1]$d[28] (net)
                  0.08    0.00   26.67 v _29630_/D (sky130_fd_sc_hd__dfxtp_1)
                                 26.67   data arrival time

                         30.00   30.00   clock core_clk (rise edge)
                          0.00   30.00   clock source latency
                  1.64    1.11   31.11 ^ core_clk (in)
     2    0.20                           core_clk (net)
                  1.64    0.00   31.11 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.33   31.44 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_core_clk (net)
                  0.09    0.01   31.45 ^ clkbuf_1_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14   31.59 ^ clkbuf_1_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_0_core_clk (net)
                  0.05    0.00   31.60 ^ clkbuf_1_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.73 ^ clkbuf_1_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_1_core_clk (net)
                  0.05    0.00   31.73 ^ clkbuf_1_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.85 ^ clkbuf_1_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_2_core_clk (net)
                  0.05    0.00   31.86 ^ clkbuf_1_1_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.99 ^ clkbuf_1_1_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_3_core_clk (net)
                  0.05    0.00   31.99 ^ clkbuf_1_1_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.17    0.20   32.19 ^ clkbuf_1_1_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.05                           clknet_1_1_4_core_clk (net)
                  0.18    0.02   32.21 ^ clkbuf_2_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17   32.38 ^ clkbuf_2_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_2_0_core_clk (net)
                  0.05    0.00   32.38 ^ clkbuf_2_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.14    0.19   32.57 ^ clkbuf_2_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_2_2_1_core_clk (net)
                  0.14    0.02   32.58 ^ clkbuf_3_5_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.16   32.75 ^ clkbuf_3_5_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_5_0_core_clk (net)
                  0.05    0.00   32.75 ^ clkbuf_3_5_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12   32.87 ^ clkbuf_3_5_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_5_1_core_clk (net)
                  0.04    0.00   32.87 ^ clkbuf_3_5_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.17   33.04 ^ clkbuf_3_5_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_3_5_2_core_clk (net)
                  0.12    0.01   33.05 ^ clkbuf_4_11_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.19   33.24 ^ clkbuf_4_11_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_4_11_0_core_clk (net)
                  0.11    0.01   33.25 ^ clkbuf_5_23_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   33.39 ^ clkbuf_5_23_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_23_0_core_clk (net)
                  0.04    0.00   33.40 ^ clkbuf_5_23_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.85    0.58   33.98 ^ clkbuf_5_23_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    38    0.29                           clknet_5_23_1_core_clk (net)
                  0.87    0.08   34.06 ^ clkbuf_leaf_272_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.28   34.34 ^ clkbuf_leaf_272_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_272_core_clk (net)
                  0.08    0.01   34.36 ^ _29630_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   34.11   clock uncertainty
                          0.11   34.22   clock reconvergence pessimism
                         -0.12   34.10   library setup time
                                 34.10   data required time
-----------------------------------------------------------------------------
                                 34.10   data required time
                                -26.67   data arrival time
-----------------------------------------------------------------------------
                                  7.43   slack (MET)


Startpoint: sky130_sram_2kbyte_1rw1r_32x512_8
            (falling edge-triggered flip-flop clocked by core_clk)
Endpoint: _29625_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock core_clk (fall edge)
                          0.00   15.00   clock source latency
                  0.91    0.72   15.72 v core_clk (in)
     2    0.20                           core_clk (net)
                  0.92    0.00   15.72 v clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.48   16.20 v clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_core_clk (net)
                  0.06    0.01   16.22 v clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.16   16.37 v clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.04    0.00   16.37 v clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.52 v clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.04    0.00   16.52 v clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.67 v clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00   16.67 v clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.13   16.79 v clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00   16.79 v clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.22   17.02 v clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.07                           clknet_1_0_4_core_clk (net)
                  0.15    0.03   17.04 v clkbuf_2_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.19   17.23 v clkbuf_2_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_1_0_core_clk (net)
                  0.03    0.00   17.24 v clkbuf_2_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.18   17.42 v clkbuf_2_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_2_1_1_core_clk (net)
                  0.10    0.02   17.43 v clkbuf_3_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.17   17.61 v clkbuf_3_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_0_core_clk (net)
                  0.04    0.00   17.61 v clkbuf_3_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   17.74 v clkbuf_3_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_1_core_clk (net)
                  0.03    0.00   17.75 v clkbuf_3_2_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.07    0.17   17.92 v clkbuf_3_2_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_3_2_2_core_clk (net)
                  0.07    0.01   17.93 v clkbuf_4_4_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.18   18.10 v clkbuf_4_4_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_4_0_core_clk (net)
                  0.05    0.01   18.11 v clkbuf_5_9_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   18.25 v clkbuf_5_9_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_9_0_core_clk (net)
                  0.03    0.00   18.26 v clkbuf_5_9_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.37    0.37   18.62 v clkbuf_5_9_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    26    0.19                           clknet_5_9_1_core_clk (net)
                  0.38    0.06   18.68 v clkbuf_opt_26_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.30   18.99 v clkbuf_opt_26_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_26_0_core_clk (net)
                  0.04    0.01   18.99 v clkbuf_opt_26_1_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15   19.14 v clkbuf_opt_26_1_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_opt_26_1_core_clk (net)
                  0.05    0.01   19.16 v clkbuf_leaf_15_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.16   19.32 v clkbuf_leaf_15_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.05                           clknet_leaf_15_core_clk (net)
                  0.09    0.02   19.34 v sky130_sram_2kbyte_1rw1r_32x512_8/clk0 (sky130_sram_2kbyte_1rw1r_32x512_8)
                  0.00    0.43   19.77 v sky130_sram_2kbyte_1rw1r_32x512_8/dout0[15] (sky130_sram_2kbyte_1rw1r_32x512_8)
     1    0.01                           sram_bus_dat_r[15] (net)
                  0.00    0.00   19.77 v repeater2142/A (sky130_fd_sc_hd__clkbuf_2)
                  0.64    0.46   20.23 v repeater2142/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.17                           net2142 (net)
                  0.68    0.13   20.37 v _22855_/B2 (sky130_fd_sc_hd__a221o_4)
                  0.27    0.85   21.21 v _22855_/X (sky130_fd_sc_hd__a221o_4)
     2    0.16                           _11220_ (net)
                  0.29    0.05   21.26 v _22858_/B1 (sky130_fd_sc_hd__a2111o_4)
                  0.23    0.72   21.98 v _22858_/X (sky130_fd_sc_hd__a2111o_4)
     8    0.12                           VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst[15] (net)
                  0.27    0.08   22.06 v _28158_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.42   22.48 v _28158_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02368_ (net)
                  0.09    0.01   22.48 v _25575_/A (sky130_fd_sc_hd__clkinv_2)
                  0.10    0.11   22.60 ^ _25575_/Y (sky130_fd_sc_hd__clkinv_2)
     2    0.03                           _02369_ (net)
                  0.10    0.01   22.61 ^ _28157_/A0 (sky130_fd_sc_hd__mux2_8)
                  0.57    0.51   23.12 ^ _28157_/X (sky130_fd_sc_hd__mux2_8)
    60    0.34                           _02370_ (net)
                  0.59    0.09   23.21 ^ repeater792/A (sky130_fd_sc_hd__buf_12)
                  0.48    0.34   23.55 ^ repeater792/X (sky130_fd_sc_hd__buf_12)
    82    0.45                           net792 (net)
                  0.72    0.30   23.85 ^ repeater791/A (sky130_fd_sc_hd__buf_12)
                  0.43    0.30   24.15 ^ repeater791/X (sky130_fd_sc_hd__buf_12)
    76    0.42                           net791 (net)
                  0.71    0.31   24.46 ^ _28870_/S0 (sky130_fd_sc_hd__mux4_1)
                  0.12    0.72   25.18 v _28870_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00218_ (net)
                  0.12    0.00   25.19 v _28872_/A2 (sky130_fd_sc_hd__mux4_2)
                  0.17    0.64   25.82 v _28872_/X (sky130_fd_sc_hd__mux4_2)
     2    0.04                           _00220_ (net)
                  0.17    0.02   25.84 v _27541_/A1 (sky130_fd_sc_hd__mux2_8)
                  0.25    0.50   26.34 v _27541_/X (sky130_fd_sc_hd__mux2_8)
     2    0.25                           VexRiscv.RegFilePlugin_regFile$rdreg[1]$d[23] (net)
                  0.29    0.08   26.42 v _29625_/D (sky130_fd_sc_hd__dfxtp_1)
                                 26.42   data arrival time

                         30.00   30.00   clock core_clk (rise edge)
                          0.00   30.00   clock source latency
                  1.64    1.11   31.11 ^ core_clk (in)
     2    0.20                           core_clk (net)
                  1.64    0.00   31.11 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.33   31.44 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_core_clk (net)
                  0.09    0.01   31.45 ^ clkbuf_1_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14   31.59 ^ clkbuf_1_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_0_core_clk (net)
                  0.05    0.00   31.60 ^ clkbuf_1_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.73 ^ clkbuf_1_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_1_core_clk (net)
                  0.05    0.00   31.73 ^ clkbuf_1_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.85 ^ clkbuf_1_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_2_core_clk (net)
                  0.05    0.00   31.86 ^ clkbuf_1_1_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.99 ^ clkbuf_1_1_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_3_core_clk (net)
                  0.05    0.00   31.99 ^ clkbuf_1_1_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.17    0.20   32.19 ^ clkbuf_1_1_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.05                           clknet_1_1_4_core_clk (net)
                  0.18    0.02   32.21 ^ clkbuf_2_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17   32.38 ^ clkbuf_2_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_2_0_core_clk (net)
                  0.05    0.00   32.38 ^ clkbuf_2_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.14    0.19   32.57 ^ clkbuf_2_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_2_2_1_core_clk (net)
                  0.14    0.02   32.58 ^ clkbuf_3_5_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.16   32.75 ^ clkbuf_3_5_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_5_0_core_clk (net)
                  0.05    0.00   32.75 ^ clkbuf_3_5_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12   32.87 ^ clkbuf_3_5_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_5_1_core_clk (net)
                  0.04    0.00   32.87 ^ clkbuf_3_5_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.17   33.04 ^ clkbuf_3_5_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_3_5_2_core_clk (net)
                  0.12    0.01   33.05 ^ clkbuf_4_11_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.19   33.24 ^ clkbuf_4_11_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_4_11_0_core_clk (net)
                  0.11    0.01   33.25 ^ clkbuf_5_22_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   33.39 ^ clkbuf_5_22_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_22_0_core_clk (net)
                  0.04    0.00   33.40 ^ clkbuf_5_22_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.60    0.44   33.83 ^ clkbuf_5_22_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    26    0.20                           clknet_5_22_1_core_clk (net)
                  0.61    0.07   33.90 ^ clkbuf_leaf_246_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.10    0.27   34.18 ^ clkbuf_leaf_246_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    22    0.07                           clknet_leaf_246_core_clk (net)
                  0.11    0.02   34.20 ^ _29625_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   33.95   clock uncertainty
                          0.11   34.06   clock reconvergence pessimism
                         -0.20   33.86   library setup time
                                 33.86   data required time
-----------------------------------------------------------------------------
                                 33.86   data required time
                                -26.42   data arrival time
-----------------------------------------------------------------------------
                                  7.43   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: sky130_sram_2kbyte_1rw1r_32x512_8
            (falling edge-triggered flip-flop clocked by core_clk)
Endpoint: _29632_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock core_clk (fall edge)
                          0.00   15.00   clock source latency
                  0.91    0.72   15.72 v core_clk (in)
     2    0.20                           core_clk (net)
                  0.92    0.00   15.72 v clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.48   16.20 v clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_core_clk (net)
                  0.06    0.01   16.22 v clkbuf_1_0_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.16   16.37 v clkbuf_1_0_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_0_core_clk (net)
                  0.04    0.00   16.37 v clkbuf_1_0_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.52 v clkbuf_1_0_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_1_core_clk (net)
                  0.04    0.00   16.52 v clkbuf_1_0_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   16.67 v clkbuf_1_0_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_0_2_core_clk (net)
                  0.04    0.00   16.67 v clkbuf_1_0_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.13   16.79 v clkbuf_1_0_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           clknet_1_0_3_core_clk (net)
                  0.03    0.00   16.79 v clkbuf_1_0_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.22   17.02 v clkbuf_1_0_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.07                           clknet_1_0_4_core_clk (net)
                  0.15    0.03   17.04 v clkbuf_2_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.19   17.23 v clkbuf_2_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_1_0_core_clk (net)
                  0.03    0.00   17.24 v clkbuf_2_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.18   17.42 v clkbuf_2_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_2_1_1_core_clk (net)
                  0.10    0.02   17.43 v clkbuf_3_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.17   17.61 v clkbuf_3_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_0_core_clk (net)
                  0.04    0.00   17.61 v clkbuf_3_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   17.74 v clkbuf_3_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_2_1_core_clk (net)
                  0.03    0.00   17.75 v clkbuf_3_2_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.07    0.17   17.92 v clkbuf_3_2_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_3_2_2_core_clk (net)
                  0.07    0.01   17.93 v clkbuf_4_4_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.18   18.10 v clkbuf_4_4_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           clknet_4_4_0_core_clk (net)
                  0.05    0.01   18.11 v clkbuf_5_9_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   18.25 v clkbuf_5_9_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_9_0_core_clk (net)
                  0.03    0.00   18.26 v clkbuf_5_9_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.37    0.37   18.62 v clkbuf_5_9_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    26    0.19                           clknet_5_9_1_core_clk (net)
                  0.38    0.06   18.68 v clkbuf_opt_26_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.30   18.99 v clkbuf_opt_26_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_26_0_core_clk (net)
                  0.04    0.01   18.99 v clkbuf_opt_26_1_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15   19.14 v clkbuf_opt_26_1_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_opt_26_1_core_clk (net)
                  0.05    0.01   19.16 v clkbuf_leaf_15_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.16   19.32 v clkbuf_leaf_15_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.05                           clknet_leaf_15_core_clk (net)
                  0.09    0.02   19.34 v sky130_sram_2kbyte_1rw1r_32x512_8/clk0 (sky130_sram_2kbyte_1rw1r_32x512_8)
                  0.00    0.43   19.77 v sky130_sram_2kbyte_1rw1r_32x512_8/dout0[15] (sky130_sram_2kbyte_1rw1r_32x512_8)
     1    0.01                           sram_bus_dat_r[15] (net)
                  0.00    0.00   19.77 v repeater2142/A (sky130_fd_sc_hd__clkbuf_2)
                  0.64    0.46   20.23 v repeater2142/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.17                           net2142 (net)
                  0.68    0.13   20.37 v _22855_/B2 (sky130_fd_sc_hd__a221o_4)
                  0.27    0.85   21.21 v _22855_/X (sky130_fd_sc_hd__a221o_4)
     2    0.16                           _11220_ (net)
                  0.29    0.05   21.26 v _22858_/B1 (sky130_fd_sc_hd__a2111o_4)
                  0.23    0.72   21.98 v _22858_/X (sky130_fd_sc_hd__a2111o_4)
     8    0.12                           VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst[15] (net)
                  0.27    0.08   22.06 v _28158_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.42   22.48 v _28158_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02368_ (net)
                  0.09    0.01   22.48 v _25575_/A (sky130_fd_sc_hd__clkinv_2)
                  0.10    0.11   22.60 ^ _25575_/Y (sky130_fd_sc_hd__clkinv_2)
     2    0.03                           _02369_ (net)
                  0.10    0.01   22.61 ^ _28157_/A0 (sky130_fd_sc_hd__mux2_8)
                  0.57    0.51   23.12 ^ _28157_/X (sky130_fd_sc_hd__mux2_8)
    60    0.34                           _02370_ (net)
                  0.59    0.09   23.21 ^ repeater796/A (sky130_fd_sc_hd__buf_12)
                  0.45    0.32   23.52 ^ repeater796/X (sky130_fd_sc_hd__buf_12)
    80    0.43                           net796 (net)
                  0.60    0.22   23.74 ^ repeater795/A (sky130_fd_sc_hd__buf_12)
                  0.47    0.34   24.08 ^ repeater795/X (sky130_fd_sc_hd__buf_12)
    82    0.44                           net795 (net)
                  0.67    0.27   24.35 ^ repeater793/A (sky130_fd_sc_hd__buf_12)
                  0.43    0.28   24.62 ^ repeater793/X (sky130_fd_sc_hd__buf_12)
    74    0.43                           net793 (net)
                  0.80    0.37   25.00 ^ _28940_/S0 (sky130_fd_sc_hd__mux4_2)
                  0.16    0.73   25.73 v _28940_/X (sky130_fd_sc_hd__mux4_2)
     2    0.03                           _00288_ (net)
                  0.16    0.01   25.74 v _28942_/A2 (sky130_fd_sc_hd__mux4_1)
                  0.12    0.60   26.34 v _28942_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00290_ (net)
                  0.12    0.00   26.34 v _27548_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.36   26.70 v _27548_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           VexRiscv.RegFilePlugin_regFile$rdreg[1]$d[30] (net)
                  0.08    0.00   26.70 v _29632_/D (sky130_fd_sc_hd__dfxtp_1)
                                 26.70   data arrival time

                         30.00   30.00   clock core_clk (rise edge)
                          0.00   30.00   clock source latency
                  1.64    1.11   31.11 ^ core_clk (in)
     2    0.20                           core_clk (net)
                  1.64    0.00   31.11 ^ clkbuf_0_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.33   31.44 ^ clkbuf_0_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_core_clk (net)
                  0.09    0.01   31.45 ^ clkbuf_1_1_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.14   31.59 ^ clkbuf_1_1_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_0_core_clk (net)
                  0.05    0.00   31.60 ^ clkbuf_1_1_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.73 ^ clkbuf_1_1_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_1_core_clk (net)
                  0.05    0.00   31.73 ^ clkbuf_1_1_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.85 ^ clkbuf_1_1_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_2_core_clk (net)
                  0.05    0.00   31.86 ^ clkbuf_1_1_3_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.13   31.99 ^ clkbuf_1_1_3_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_1_1_3_core_clk (net)
                  0.05    0.00   31.99 ^ clkbuf_1_1_4_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.17    0.20   32.19 ^ clkbuf_1_1_4_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.05                           clknet_1_1_4_core_clk (net)
                  0.18    0.02   32.21 ^ clkbuf_2_2_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.17   32.38 ^ clkbuf_2_2_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_2_2_0_core_clk (net)
                  0.05    0.00   32.38 ^ clkbuf_2_2_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.14    0.19   32.57 ^ clkbuf_2_2_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_2_2_1_core_clk (net)
                  0.14    0.02   32.58 ^ clkbuf_3_5_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.16   32.75 ^ clkbuf_3_5_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_5_0_core_clk (net)
                  0.05    0.00   32.75 ^ clkbuf_3_5_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.12   32.87 ^ clkbuf_3_5_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_3_5_1_core_clk (net)
                  0.04    0.00   32.87 ^ clkbuf_3_5_2_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.17   33.04 ^ clkbuf_3_5_2_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.04                           clknet_3_5_2_core_clk (net)
                  0.12    0.01   33.05 ^ clkbuf_4_11_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.19   33.24 ^ clkbuf_4_11_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     4    0.03                           clknet_4_11_0_core_clk (net)
                  0.11    0.01   33.25 ^ clkbuf_5_22_0_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.14   33.39 ^ clkbuf_5_22_0_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           clknet_5_22_0_core_clk (net)
                  0.04    0.00   33.40 ^ clkbuf_5_22_1_core_clk/A (sky130_fd_sc_hd__clkbuf_4)
                  0.60    0.44   33.83 ^ clkbuf_5_22_1_core_clk/X (sky130_fd_sc_hd__clkbuf_4)
    26    0.20                           clknet_5_22_1_core_clk (net)
                  0.61    0.07   33.90 ^ clkbuf_leaf_275_core_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.10    0.27   34.17 ^ clkbuf_leaf_275_core_clk/X (sky130_fd_sc_hd__clkbuf_16)
    26    0.07                           clknet_leaf_275_core_clk (net)
                  0.12    0.03   34.20 ^ _29632_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   33.95   clock uncertainty
                          0.11   34.07   clock reconvergence pessimism
                         -0.11   33.96   library setup time
                                 33.96   data required time
-----------------------------------------------------------------------------
                                 33.96   data required time
                                -26.70   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_21372_/S                               1.50    1.88   -0.38 (VIOLATED)
_21378_/S                               1.50    1.88   -0.38 (VIOLATED)
_21380_/S                               1.50    1.88   -0.38 (VIOLATED)
_21376_/S                               1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21376__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
_21368_/S                               1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21372__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21378__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21380__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
_21374_/S                               1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21368__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21374__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
_21370_/S                               1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21370__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
_21382_/S                               1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21382__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
_21384_/S                               1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21384__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
_21366_/S                               1.50    1.88   -0.38 (VIOLATED)
_21364_/S                               1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21364__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21366__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
_21362_/S                               1.50    1.88   -0.38 (VIOLATED)
_21321_/S                               1.50    1.88   -0.38 (VIOLATED)
_21319_/S                               1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21362__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
_21337_/S                               1.50    1.88   -0.38 (VIOLATED)
_21327_/S                               1.50    1.88   -0.38 (VIOLATED)
_21351_/S                               1.50    1.88   -0.38 (VIOLATED)
_21353_/S                               1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21319__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
_21343_/S                               1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21321__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21317__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
_21317_/S                               1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21327__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21351__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21343__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21353__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21337__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
_21335_/S                               1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21335__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
_21305_/S                               1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21360__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21305__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21349__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
_21360_/S                               1.50    1.88   -0.38 (VIOLATED)
_21386_/S                               1.50    1.88   -0.38 (VIOLATED)
ANTENNA__21386__S/DIODE                 1.50    1.88   -0.38 (VIOLATED)
_21303_/S                               1.50    1.88   -0.38 (VIOLATED)
_21349_/S                               1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21303__S/DIODE                 1.50    1.87   -0.37 (VIOLATED)
_21388_/S                               1.50    1.87   -0.37 (VIOLATED)
_21333_/S                               1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21333__S/DIODE                 1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21388__S/DIODE                 1.50    1.87   -0.37 (VIOLATED)
_21390_/S                               1.50    1.87   -0.37 (VIOLATED)
_21301_/S                               1.50    1.87   -0.37 (VIOLATED)
_21297_/S                               1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21390__S/DIODE                 1.50    1.87   -0.37 (VIOLATED)
_21299_/S                               1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21301__S/DIODE                 1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21299__S/DIODE                 1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21297__S/DIODE                 1.50    1.87   -0.37 (VIOLATED)
_21347_/S                               1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21347__S/DIODE                 1.50    1.87   -0.37 (VIOLATED)
_21331_/S                               1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21331__S/DIODE                 1.50    1.87   -0.37 (VIOLATED)
_21315_/S                               1.50    1.87   -0.37 (VIOLATED)
_21313_/S                               1.50    1.87   -0.37 (VIOLATED)
_21311_/S                               1.50    1.87   -0.37 (VIOLATED)
_21325_/S                               1.50    1.87   -0.37 (VIOLATED)
_21323_/S                               1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21315__S/DIODE                 1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21323__S/DIODE                 1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21311__S/DIODE                 1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21313__S/DIODE                 1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21325__S/DIODE                 1.50    1.87   -0.37 (VIOLATED)
_21295_/S                               1.50    1.87   -0.37 (VIOLATED)
_21357_/S                               1.50    1.87   -0.37 (VIOLATED)
_21345_/S                               1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21295__S/DIODE                 1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21345__S/DIODE                 1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21357__S/DIODE                 1.50    1.87   -0.37 (VIOLATED)
_21329_/S                               1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21329__S/DIODE                 1.50    1.87   -0.37 (VIOLATED)
_21396_/S                               1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21396__S/DIODE                 1.50    1.87   -0.37 (VIOLATED)
_21355_/S                               1.50    1.87   -0.37 (VIOLATED)
_21341_/S                               1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21394__S/DIODE                 1.50    1.87   -0.37 (VIOLATED)
_21394_/S                               1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21355__S/DIODE                 1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21341__S/DIODE                 1.50    1.87   -0.37 (VIOLATED)
_21339_/S                               1.50    1.87   -0.37 (VIOLATED)
_21402_/S                               1.50    1.87   -0.37 (VIOLATED)
ANTENNA__21339__S/DIODE                 1.50    1.86   -0.36 (VIOLATED)
ANTENNA__21402__S/DIODE                 1.50    1.86   -0.36 (VIOLATED)
_21392_/S                               1.50    1.86   -0.36 (VIOLATED)
ANTENNA__21392__S/DIODE                 1.50    1.86   -0.36 (VIOLATED)
_21398_/S                               1.50    1.86   -0.36 (VIOLATED)
_21309_/S                               1.50    1.86   -0.36 (VIOLATED)
ANTENNA__21398__S/DIODE                 1.50    1.86   -0.36 (VIOLATED)
ANTENNA__21309__S/DIODE                 1.50    1.86   -0.36 (VIOLATED)
_21307_/S                               1.50    1.86   -0.36 (VIOLATED)
ANTENNA__21307__S/DIODE                 1.50    1.86   -0.36 (VIOLATED)
_21408_/S                               1.50    1.85   -0.35 (VIOLATED)
_21410_/S                               1.50    1.85   -0.35 (VIOLATED)
ANTENNA__21410__S/DIODE                 1.50    1.85   -0.35 (VIOLATED)
_21412_/S                               1.50    1.85   -0.35 (VIOLATED)
ANTENNA__21412__S/DIODE                 1.50    1.85   -0.35 (VIOLATED)
ANTENNA__21408__S/DIODE                 1.50    1.85   -0.35 (VIOLATED)
_21404_/S                               1.50    1.85   -0.35 (VIOLATED)
ANTENNA__21404__S/DIODE                 1.50    1.85   -0.35 (VIOLATED)
_21418_/S                               1.50    1.85   -0.35 (VIOLATED)
ANTENNA__21418__S/DIODE                 1.50    1.85   -0.35 (VIOLATED)
_21406_/S                               1.50    1.85   -0.35 (VIOLATED)
_21414_/S                               1.50    1.85   -0.35 (VIOLATED)
ANTENNA__21414__S/DIODE                 1.50    1.85   -0.35 (VIOLATED)
ANTENNA__21406__S/DIODE                 1.50    1.85   -0.35 (VIOLATED)
_21416_/S                               1.50    1.85   -0.35 (VIOLATED)
ANTENNA__21416__S/DIODE                 1.50    1.85   -0.35 (VIOLATED)
_21400_/S                               1.50    1.85   -0.35 (VIOLATED)
ANTENNA__21400__S/DIODE                 1.50    1.84   -0.34 (VIOLATED)
_14486_/A                               1.50    1.84   -0.34 (VIOLATED)
ANTENNA__14486__A/DIODE                 1.50    1.84   -0.34 (VIOLATED)
_14395_/A                               1.50    1.84   -0.34 (VIOLATED)
_18088_/A1                              1.50    1.84   -0.34 (VIOLATED)
_25602_/A1                              1.50    1.84   -0.34 (VIOLATED)
ANTENNA__14395__A/DIODE                 1.50    1.84   -0.34 (VIOLATED)
ANTENNA__18088__A1/DIODE                1.50    1.84   -0.34 (VIOLATED)
ANTENNA__25602__A1/DIODE                1.50    1.84   -0.34 (VIOLATED)
_22326_/S                               1.50    1.84   -0.34 (VIOLATED)
_22324_/S                               1.50    1.84   -0.34 (VIOLATED)
ANTENNA__22324__S/DIODE                 1.50    1.84   -0.34 (VIOLATED)
ANTENNA__22326__S/DIODE                 1.50    1.84   -0.34 (VIOLATED)
_21422_/S                               1.50    1.84   -0.34 (VIOLATED)
_21420_/S                               1.50    1.84   -0.34 (VIOLATED)
ANTENNA__21422__S/DIODE                 1.50    1.84   -0.34 (VIOLATED)
ANTENNA__21420__S/DIODE                 1.50    1.84   -0.34 (VIOLATED)
_27515_/A1                              1.50    1.84   -0.34 (VIOLATED)
ANTENNA__27515__A1/DIODE                1.50    1.84   -0.34 (VIOLATED)
_33369_/Q                               1.51    1.82   -0.31 (VIOLATED)
ANTENNA__15861__C/DIODE                 1.50    1.76   -0.26 (VIOLATED)
_15852_/C                               1.50    1.76   -0.26 (VIOLATED)
_15861_/C                               1.50    1.76   -0.26 (VIOLATED)
_15845_/C                               1.50    1.76   -0.26 (VIOLATED)
_15857_/C                               1.50    1.76   -0.26 (VIOLATED)
ANTENNA__15852__C/DIODE                 1.50    1.76   -0.26 (VIOLATED)
ANTENNA__15845__C/DIODE                 1.50    1.76   -0.26 (VIOLATED)
ANTENNA__15857__C/DIODE                 1.50    1.76   -0.26 (VIOLATED)
_15834_/C                               1.50    1.76   -0.26 (VIOLATED)
ANTENNA__15834__C/DIODE                 1.50    1.76   -0.26 (VIOLATED)
_15830_/C                               1.50    1.76   -0.26 (VIOLATED)
_15848_/C                               1.50    1.76   -0.26 (VIOLATED)
ANTENNA__15830__C/DIODE                 1.50    1.76   -0.26 (VIOLATED)
ANTENNA__15848__C/DIODE                 1.50    1.76   -0.26 (VIOLATED)
_15864_/C                               1.50    1.76   -0.26 (VIOLATED)
ANTENNA__15864__C/DIODE                 1.50    1.76   -0.26 (VIOLATED)
_27415_/S                               1.50    1.76   -0.26 (VIOLATED)
ANTENNA__27415__S/DIODE                 1.50    1.76   -0.26 (VIOLATED)
ANTENNA__15837__C/DIODE                 1.50    1.76   -0.26 (VIOLATED)
_15841_/C                               1.50    1.76   -0.26 (VIOLATED)
ANTENNA__15841__C/DIODE                 1.50    1.76   -0.26 (VIOLATED)
_15837_/C                               1.50    1.76   -0.26 (VIOLATED)
_15869_/C                               1.50    1.76   -0.26 (VIOLATED)
ANTENNA__15869__C/DIODE                 1.50    1.76   -0.26 (VIOLATED)
_15826_/C                               1.50    1.76   -0.26 (VIOLATED)
ANTENNA__15826__C/DIODE                 1.50    1.76   -0.26 (VIOLATED)
_15820_/C                               1.50    1.76   -0.26 (VIOLATED)
ANTENNA__15820__C/DIODE                 1.50    1.75   -0.25 (VIOLATED)
ANTENNA__15807__C/DIODE                 1.50    1.75   -0.25 (VIOLATED)
_15811_/C                               1.50    1.75   -0.25 (VIOLATED)
ANTENNA__15811__C/DIODE                 1.50    1.75   -0.25 (VIOLATED)
_15815_/C                               1.50    1.75   -0.25 (VIOLATED)
ANTENNA__15815__C/DIODE                 1.50    1.75   -0.25 (VIOLATED)
_15807_/C                               1.50    1.75   -0.25 (VIOLATED)
_15877_/C                               1.50    1.75   -0.25 (VIOLATED)
_15873_/C                               1.50    1.75   -0.25 (VIOLATED)
_15881_/C                               1.50    1.75   -0.25 (VIOLATED)
ANTENNA__15881__C/DIODE                 1.50    1.75   -0.25 (VIOLATED)
ANTENNA__15873__C/DIODE                 1.50    1.75   -0.25 (VIOLATED)
ANTENNA__15877__C/DIODE                 1.50    1.75   -0.25 (VIOLATED)
ANTENNA__15802__C/DIODE                 1.50    1.75   -0.25 (VIOLATED)
_15802_/C                               1.50    1.75   -0.25 (VIOLATED)
_15798_/C                               1.50    1.75   -0.25 (VIOLATED)
ANTENNA__15798__C/DIODE                 1.50    1.75   -0.25 (VIOLATED)
_15890_/C                               1.50    1.75   -0.25 (VIOLATED)
ANTENNA__15890__C/DIODE                 1.50    1.75   -0.25 (VIOLATED)
ANTENNA__15894__C/DIODE                 1.50    1.75   -0.25 (VIOLATED)
_15894_/C                               1.50    1.75   -0.25 (VIOLATED)
_15794_/C                               1.50    1.75   -0.25 (VIOLATED)
ANTENNA__15794__C/DIODE                 1.50    1.75   -0.25 (VIOLATED)
ANTENNA__15885__C/DIODE                 1.50    1.75   -0.25 (VIOLATED)
_15885_/C                               1.50    1.75   -0.25 (VIOLATED)
_27655_/S                               1.50    1.75   -0.25 (VIOLATED)
_27665_/S                               1.50    1.75   -0.25 (VIOLATED)
_27671_/S                               1.50    1.75   -0.25 (VIOLATED)
_15898_/C                               1.50    1.75   -0.25 (VIOLATED)
ANTENNA__15898__C/DIODE                 1.50    1.75   -0.25 (VIOLATED)
ANTENNA__27655__S/DIODE                 1.50    1.75   -0.25 (VIOLATED)
_27661_/S                               1.50    1.75   -0.25 (VIOLATED)
_27657_/S                               1.50    1.75   -0.25 (VIOLATED)
ANTENNA__27671__S/DIODE                 1.50    1.75   -0.25 (VIOLATED)
ANTENNA__27659__S/DIODE                 1.50    1.75   -0.25 (VIOLATED)
_27659_/S                               1.50    1.75   -0.25 (VIOLATED)
ANTENNA__27657__S/DIODE                 1.50    1.75   -0.25 (VIOLATED)
_27667_/S                               1.50    1.75   -0.25 (VIOLATED)
ANTENNA__27667__S/DIODE                 1.50    1.75   -0.25 (VIOLATED)
_15918_/C                               1.50    1.75   -0.25 (VIOLATED)
_27669_/S                               1.50    1.75   -0.25 (VIOLATED)
_15902_/C                               1.50    1.75   -0.25 (VIOLATED)
ANTENNA__27661__S/DIODE                 1.50    1.75   -0.25 (VIOLATED)
ANTENNA__27665__S/DIODE                 1.50    1.75   -0.25 (VIOLATED)
ANTENNA__15902__C/DIODE                 1.50    1.75   -0.25 (VIOLATED)
_27663_/S                               1.50    1.75   -0.25 (VIOLATED)
ANTENNA__15918__C/DIODE                 1.50    1.75   -0.25 (VIOLATED)
ANTENNA__27669__S/DIODE                 1.50    1.75   -0.25 (VIOLATED)
ANTENNA__27663__S/DIODE                 1.50    1.74   -0.24 (VIOLATED)
_15910_/C                               1.50    1.74   -0.24 (VIOLATED)
_15923_/C                               1.50    1.74   -0.24 (VIOLATED)
ANTENNA__15923__C/DIODE                 1.50    1.74   -0.24 (VIOLATED)
_15906_/C                               1.50    1.74   -0.24 (VIOLATED)
ANTENNA__15906__C/DIODE                 1.50    1.74   -0.24 (VIOLATED)
ANTENNA__15910__C/DIODE                 1.50    1.74   -0.24 (VIOLATED)
_15914_/C                               1.50    1.74   -0.24 (VIOLATED)
ANTENNA__15914__C/DIODE                 1.50    1.74   -0.24 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/wmask0[2]    0.04    0.28   -0.24 (VIOLATED)
_27641_/S                               1.50    1.74   -0.24 (VIOLATED)
_27651_/S                               1.50    1.74   -0.24 (VIOLATED)
ANTENNA__27651__S/DIODE                 1.50    1.74   -0.24 (VIOLATED)
_27647_/S                               1.50    1.74   -0.24 (VIOLATED)
_27653_/S                               1.50    1.74   -0.24 (VIOLATED)
ANTENNA__27641__S/DIODE                 1.50    1.74   -0.24 (VIOLATED)
ANTENNA__27653__S/DIODE                 1.50    1.74   -0.24 (VIOLATED)
_27649_/S                               1.50    1.74   -0.24 (VIOLATED)
ANTENNA__27647__S/DIODE                 1.50    1.74   -0.24 (VIOLATED)
_14386_/A                               1.50    1.74   -0.24 (VIOLATED)
ANTENNA__27649__S/DIODE                 1.50    1.74   -0.24 (VIOLATED)
ANTENNA__14386__A/DIODE                 1.50    1.74   -0.24 (VIOLATED)
_28380_/S                               1.50    1.74   -0.24 (VIOLATED)
ANTENNA__28380__S/DIODE                 1.50    1.74   -0.24 (VIOLATED)
_27645_/S                               1.50    1.74   -0.24 (VIOLATED)
ANTENNA__27645__S/DIODE                 1.50    1.74   -0.24 (VIOLATED)
_28502_/S                               1.50    1.73   -0.23 (VIOLATED)
_28506_/S                               1.50    1.73   -0.23 (VIOLATED)
_28504_/S                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28502__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28504__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_28508_/S                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28506__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28508__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28514__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_28514_/S                               1.50    1.73   -0.23 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/wmask0[3]    0.04    0.27   -0.23 (VIOLATED)
_28500_/S                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28500__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_14856_/B                               1.50    1.73   -0.23 (VIOLATED)
_17980_/A                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__17980__A/DIODE                 1.50    1.73   -0.23 (VIOLATED)
ANTENNA__14856__B/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_14860_/B                               1.50    1.73   -0.23 (VIOLATED)
_28498_/S                               1.50    1.73   -0.23 (VIOLATED)
_28379_/S                               1.50    1.73   -0.23 (VIOLATED)
_14859_/B                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__14860__B/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_14863_/B1                              1.50    1.73   -0.23 (VIOLATED)
ANTENNA__14863__B1/DIODE                1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28379__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
ANTENNA__14859__B/DIODE                 1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28498__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_28368_/S                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28368__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_28187_/S                               1.50    1.73   -0.23 (VIOLATED)
_28496_/S                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28496__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_27643_/S                               1.50    1.73   -0.23 (VIOLATED)
_28363_/S                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__27643__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_28208_/S                               1.50    1.73   -0.23 (VIOLATED)
_28194_/S                               1.50    1.73   -0.23 (VIOLATED)
_28201_/S                               1.50    1.73   -0.23 (VIOLATED)
_28222_/S                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28168__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28187__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28194__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_28215_/S                               1.50    1.73   -0.23 (VIOLATED)
_28168_/S                               1.50    1.73   -0.23 (VIOLATED)
_28180_/S                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28201__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28363__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28208__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28222__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28215__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_28492_/S                               1.50    1.73   -0.23 (VIOLATED)
_28364_/S                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28364__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28180__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_28229_/S                               1.50    1.73   -0.23 (VIOLATED)
_28236_/S                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28229__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_28243_/S                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28236__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_28257_/S                               1.50    1.73   -0.23 (VIOLATED)
_28250_/S                               1.50    1.73   -0.23 (VIOLATED)
_28264_/S                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28243__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28257__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28250__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28264__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_28366_/S                               1.50    1.73   -0.23 (VIOLATED)
_28271_/S                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28366__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28271__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_28278_/S                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28492__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_28284_/S                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28278__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28284__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_28290_/S                               1.50    1.73   -0.23 (VIOLATED)
_28296_/S                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28290__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28296__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_28302_/S                               1.50    1.73   -0.23 (VIOLATED)
_27517_/S                               1.50    1.73   -0.23 (VIOLATED)
_28308_/S                               1.50    1.73   -0.23 (VIOLATED)
_28314_/S                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__27517__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_29288_/S1                              1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28314__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_29293_/S1                              1.50    1.73   -0.23 (VIOLATED)
ANTENNA__29288__S1/DIODE                1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28302__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28308__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_28320_/S                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28320__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_29268_/S1                              1.50    1.73   -0.23 (VIOLATED)
_29278_/S1                              1.50    1.73   -0.23 (VIOLATED)
_28326_/S                               1.50    1.73   -0.23 (VIOLATED)
_28494_/S                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__29293__S1/DIODE                1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28326__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
ANTENNA__29278__S1/DIODE                1.50    1.73   -0.23 (VIOLATED)
ANTENNA__29268__S1/DIODE                1.50    1.73   -0.23 (VIOLATED)
_28331_/S                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28331__S/DIODE                 1.50    1.73   -0.23 (VIOLATED)
_29258_/S1                              1.50    1.73   -0.23 (VIOLATED)
_28336_/S                               1.50    1.73   -0.23 (VIOLATED)
_28360_/S                               1.50    1.73   -0.23 (VIOLATED)
ANTENNA__28336__S/DIODE                 1.50    1.72   -0.22 (VIOLATED)
_28361_/S                               1.50    1.72   -0.22 (VIOLATED)
ANTENNA__29258__S1/DIODE                1.50    1.72   -0.22 (VIOLATED)
ANTENNA__28361__S/DIODE                 1.50    1.72   -0.22 (VIOLATED)
_28346_/S                               1.50    1.72   -0.22 (VIOLATED)
ANTENNA__28494__S/DIODE                 1.50    1.72   -0.22 (VIOLATED)
ANTENNA__28360__S/DIODE                 1.50    1.72   -0.22 (VIOLATED)
ANTENNA__28346__S/DIODE                 1.50    1.72   -0.22 (VIOLATED)
_28359_/S                               1.50    1.72   -0.22 (VIOLATED)
_29283_/S1                              1.50    1.72   -0.22 (VIOLATED)
_28350_/S                               1.50    1.72   -0.22 (VIOLATED)
ANTENNA__28350__S/DIODE                 1.50    1.72   -0.22 (VIOLATED)
ANTENNA__28359__S/DIODE                 1.50    1.72   -0.22 (VIOLATED)
_28341_/S                               1.50    1.72   -0.22 (VIOLATED)
ANTENNA__28341__S/DIODE                 1.50    1.72   -0.22 (VIOLATED)
ANTENNA__29283__S1/DIODE                1.50    1.72   -0.22 (VIOLATED)
_28354_/S                               1.50    1.72   -0.22 (VIOLATED)
ANTENNA__28354__S/DIODE                 1.50    1.72   -0.22 (VIOLATED)
_29273_/S1                              1.50    1.72   -0.22 (VIOLATED)
_28486_/S                               1.50    1.72   -0.22 (VIOLATED)
_28357_/S                               1.50    1.72   -0.22 (VIOLATED)
_28993_/S1                              1.50    1.72   -0.22 (VIOLATED)
ANTENNA__28357__S/DIODE                 1.50    1.72   -0.22 (VIOLATED)
_28365_/S                               1.50    1.72   -0.22 (VIOLATED)
ANTENNA__28486__S/DIODE                 1.50    1.72   -0.22 (VIOLATED)
_29263_/S1                              1.50    1.72   -0.22 (VIOLATED)
ANTENNA__28993__S1/DIODE                1.50    1.72   -0.22 (VIOLATED)
_29033_/S1                              1.50    1.72   -0.22 (VIOLATED)
ANTENNA__29273__S1/DIODE                1.50    1.72   -0.22 (VIOLATED)
ANTENNA__28365__S/DIODE                 1.50    1.72   -0.22 (VIOLATED)
_28362_/S                               1.50    1.72   -0.22 (VIOLATED)
ANTENNA__29263__S1/DIODE                1.50    1.72   -0.22 (VIOLATED)
ANTENNA__28362__S/DIODE                 1.50    1.72   -0.22 (VIOLATED)
_28988_/S1                              1.50    1.72   -0.22 (VIOLATED)
ANTENNA__29033__S1/DIODE                1.50    1.72   -0.22 (VIOLATED)
ANTENNA__28988__S1/DIODE                1.50    1.72   -0.22 (VIOLATED)
_29028_/S1                              1.50    1.72   -0.22 (VIOLATED)
ANTENNA__28512__S/DIODE                 1.50    1.72   -0.22 (VIOLATED)
ANTENNA__29028__S1/DIODE                1.50    1.72   -0.22 (VIOLATED)
_28512_/S                               1.50    1.72   -0.22 (VIOLATED)
ANTENNA__28510__S/DIODE                 1.50    1.72   -0.22 (VIOLATED)
_28510_/S                               1.50    1.72   -0.22 (VIOLATED)
_28488_/S                               1.50    1.72   -0.22 (VIOLATED)
ANTENNA__28488__S/DIODE                 1.50    1.72   -0.22 (VIOLATED)
_28490_/S                               1.50    1.71   -0.21 (VIOLATED)
ANTENNA__28490__S/DIODE                 1.50    1.71   -0.21 (VIOLATED)
_29008_/S1                              1.50    1.71   -0.21 (VIOLATED)
ANTENNA__29008__S1/DIODE                1.50    1.71   -0.21 (VIOLATED)
_27639_/S                               1.50    1.71   -0.21 (VIOLATED)
_32195_/Q                               1.51    1.72   -0.21 (VIOLATED)
ANTENNA__27639__S/DIODE                 1.50    1.71   -0.21 (VIOLATED)
_29013_/S1                              1.50    1.71   -0.21 (VIOLATED)
ANTENNA__29013__S1/DIODE                1.50    1.71   -0.21 (VIOLATED)
ANTENNA__28484__S/DIODE                 1.50    1.71   -0.21 (VIOLATED)
_28484_/S                               1.50    1.71   -0.21 (VIOLATED)
_27637_/S                               1.50    1.70   -0.20 (VIOLATED)
ANTENNA__27637__S/DIODE                 1.50    1.70   -0.20 (VIOLATED)
_28998_/S1                              1.50    1.70   -0.20 (VIOLATED)
ANTENNA__28998__S1/DIODE                1.50    1.70   -0.20 (VIOLATED)
_29003_/S1                              1.50    1.70   -0.20 (VIOLATED)
_28524_/S                               1.50    1.70   -0.20 (VIOLATED)
_27635_/S                               1.50    1.70   -0.20 (VIOLATED)
ANTENNA__29003__S1/DIODE                1.50    1.70   -0.20 (VIOLATED)
ANTENNA__27635__S/DIODE                 1.50    1.70   -0.20 (VIOLATED)
ANTENNA__28524__S/DIODE                 1.50    1.70   -0.20 (VIOLATED)
_28530_/S                               1.50    1.70   -0.20 (VIOLATED)
ANTENNA__28530__S/DIODE                 1.50    1.70   -0.20 (VIOLATED)
_28518_/S                               1.50    1.69   -0.19 (VIOLATED)
_28526_/S                               1.50    1.69   -0.19 (VIOLATED)
ANTENNA__28516__S/DIODE                 1.50    1.69   -0.19 (VIOLATED)
_28516_/S                               1.50    1.69   -0.19 (VIOLATED)
ANTENNA__28518__S/DIODE                 1.50    1.69   -0.19 (VIOLATED)
ANTENNA__28526__S/DIODE                 1.50    1.69   -0.19 (VIOLATED)
_27633_/S                               1.50    1.69   -0.19 (VIOLATED)
ANTENNA__27633__S/DIODE                 1.50    1.69   -0.19 (VIOLATED)
_28520_/S                               1.50    1.69   -0.19 (VIOLATED)
ANTENNA__28520__S/DIODE                 1.50    1.69   -0.19 (VIOLATED)
_29233_/S1                              1.50    1.69   -0.19 (VIOLATED)
_28534_/S                               1.50    1.69   -0.19 (VIOLATED)
_26010_/C                               1.50    1.69   -0.19 (VIOLATED)
_27114_/A2                              1.50    1.69   -0.19 (VIOLATED)
ANTENNA__26010__C/DIODE                 1.50    1.69   -0.19 (VIOLATED)
ANTENNA__27114__A2/DIODE                1.50    1.69   -0.19 (VIOLATED)
ANTENNA__29322__A3/DIODE                1.50    1.69   -0.19 (VIOLATED)
_29322_/A3                              1.50    1.69   -0.19 (VIOLATED)
ANTENNA__29233__S1/DIODE                1.50    1.69   -0.19 (VIOLATED)
ANTENNA__28534__S/DIODE                 1.50    1.69   -0.19 (VIOLATED)
_28438_/S                               1.50    1.68   -0.18 (VIOLATED)
ANTENNA__28438__S/DIODE                 1.50    1.68   -0.18 (VIOLATED)
ANTENNA__28436__S/DIODE                 1.50    1.68   -0.18 (VIOLATED)
_28436_/S                               1.50    1.68   -0.18 (VIOLATED)
_29303_/S1                              1.50    1.68   -0.18 (VIOLATED)
_27621_/S                               1.50    1.68   -0.18 (VIOLATED)
ANTENNA__29303__S1/DIODE                1.50    1.68   -0.18 (VIOLATED)
ANTENNA__27621__S/DIODE                 1.50    1.68   -0.18 (VIOLATED)
_28522_/S                               1.50    1.68   -0.18 (VIOLATED)
ANTENNA__28522__S/DIODE                 1.50    1.68   -0.18 (VIOLATED)
_29298_/S1                              1.50    1.68   -0.18 (VIOLATED)
ANTENNA__29298__S1/DIODE                1.50    1.67   -0.17 (VIOLATED)
_16821_/A                               1.50    1.67   -0.17 (VIOLATED)
_27623_/S                               1.50    1.67   -0.17 (VIOLATED)
ANTENNA__27623__S/DIODE                 1.50    1.67   -0.17 (VIOLATED)
_27613_/S                               1.50    1.67   -0.17 (VIOLATED)
ANTENNA__27613__S/DIODE                 1.50    1.67   -0.17 (VIOLATED)
_27619_/S                               1.50    1.67   -0.17 (VIOLATED)
ANTENNA__27619__S/DIODE                 1.50    1.67   -0.17 (VIOLATED)
ANTENNA__16821__A/DIODE                 1.50    1.67   -0.17 (VIOLATED)
_28536_/S                               1.50    1.67   -0.17 (VIOLATED)
ANTENNA__28536__S/DIODE                 1.50    1.67   -0.17 (VIOLATED)
_28528_/S                               1.50    1.67   -0.17 (VIOLATED)
ANTENNA__28528__S/DIODE                 1.50    1.67   -0.17 (VIOLATED)
_27617_/S                               1.50    1.67   -0.17 (VIOLATED)
ANTENNA__27617__S/DIODE                 1.50    1.67   -0.17 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[6]    0.04    0.21   -0.17 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[1]    0.04    0.20   -0.16 (VIOLATED)
_28542_/S                               1.50    1.66   -0.16 (VIOLATED)
ANTENNA__28532__S/DIODE                 1.50    1.66   -0.16 (VIOLATED)
_28532_/S                               1.50    1.66   -0.16 (VIOLATED)
_29228_/S1                              1.50    1.66   -0.16 (VIOLATED)
ANTENNA__28542__S/DIODE                 1.50    1.66   -0.16 (VIOLATED)
ANTENNA__29228__S1/DIODE                1.50    1.66   -0.16 (VIOLATED)
ANTENNA__27625__S/DIODE                 1.50    1.66   -0.16 (VIOLATED)
_27625_/S                               1.50    1.66   -0.16 (VIOLATED)
_27627_/S                               1.50    1.66   -0.16 (VIOLATED)
ANTENNA__27627__S/DIODE                 1.50    1.66   -0.16 (VIOLATED)
_16888_/A                               1.50    1.66   -0.16 (VIOLATED)
ANTENNA__16888__A/DIODE                 1.50    1.66   -0.16 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[0]    0.04    0.20   -0.16 (VIOLATED)
_16929_/A                               1.50    1.66   -0.16 (VIOLATED)
ANTENNA__16929__A/DIODE                 1.50    1.66   -0.16 (VIOLATED)
_27615_/S                               1.50    1.66   -0.16 (VIOLATED)
ANTENNA__27615__S/DIODE                 1.50    1.66   -0.16 (VIOLATED)
_28538_/S                               1.50    1.66   -0.16 (VIOLATED)
_29053_/S1                              1.50    1.66   -0.16 (VIOLATED)
_23972_/A                               1.50    1.66   -0.16 (VIOLATED)
ANTENNA__28538__S/DIODE                 1.50    1.66   -0.16 (VIOLATED)
ANTENNA__23972__A/DIODE                 1.50    1.66   -0.16 (VIOLATED)
_29023_/S1                              1.50    1.66   -0.16 (VIOLATED)
ANTENNA__29023__S1/DIODE                1.50    1.66   -0.16 (VIOLATED)
ANTENNA__29053__S1/DIODE                1.50    1.66   -0.16 (VIOLATED)
_29018_/S1                              1.50    1.66   -0.16 (VIOLATED)
ANTENNA__29018__S1/DIODE                1.50    1.66   -0.16 (VIOLATED)
_29048_/S1                              1.50    1.65   -0.15 (VIOLATED)
ANTENNA__29048__S1/DIODE                1.50    1.65   -0.15 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[7]    0.04    0.19   -0.15 (VIOLATED)
_22324_/A0                              1.50    1.65   -0.15 (VIOLATED)
_29243_/S1                              1.50    1.65   -0.15 (VIOLATED)
ANTENNA__22324__A0/DIODE                1.50    1.65   -0.15 (VIOLATED)
_27609_/S                               1.50    1.65   -0.15 (VIOLATED)
ANTENNA__27611__S/DIODE                 1.50    1.65   -0.15 (VIOLATED)
_27611_/S                               1.50    1.65   -0.15 (VIOLATED)
ANTENNA__27631__S/DIODE                 1.50    1.65   -0.15 (VIOLATED)
ANTENNA__29243__S1/DIODE                1.50    1.65   -0.15 (VIOLATED)
_27631_/S                               1.50    1.65   -0.15 (VIOLATED)
ANTENNA__28434__S/DIODE                 1.50    1.65   -0.15 (VIOLATED)
ANTENNA__27609__S/DIODE                 1.50    1.65   -0.15 (VIOLATED)
_28434_/S                               1.50    1.65   -0.15 (VIOLATED)
_27911_/A0                              1.50    1.65   -0.15 (VIOLATED)
ANTENNA__27911__A0/DIODE                1.50    1.65   -0.15 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/wmask0[0]    0.04    0.19   -0.15 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/wmask0[1]    0.04    0.19   -0.15 (VIOLATED)
_28432_/S                               1.50    1.65   -0.15 (VIOLATED)
ANTENNA__28432__S/DIODE                 1.50    1.65   -0.15 (VIOLATED)
_27629_/S                               1.50    1.65   -0.15 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[3]    0.04    0.18   -0.14 (VIOLATED)
_28540_/S                               1.50    1.64   -0.14 (VIOLATED)
ANTENNA__28540__S/DIODE                 1.50    1.64   -0.14 (VIOLATED)
ANTENNA__27629__S/DIODE                 1.50    1.64   -0.14 (VIOLATED)
_14473_/A                               1.50    1.64   -0.14 (VIOLATED)
ANTENNA__14473__A/DIODE                 1.50    1.64   -0.14 (VIOLATED)
_29248_/S1                              1.50    1.64   -0.14 (VIOLATED)
core_clk                                1.50    1.64   -0.14 (VIOLATED)
clkbuf_0_core_clk/A                     1.50    1.64   -0.14 (VIOLATED)
ANTENNA_clkbuf_0_core_clk_A/DIODE       1.50    1.64   -0.14 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[8]    0.04    0.18   -0.14 (VIOLATED)
ANTENNA__29248__S1/DIODE                1.50    1.64   -0.14 (VIOLATED)
_14474_/B1                              1.50    1.64   -0.14 (VIOLATED)
ANTENNA__14474__B1/DIODE                1.50    1.64   -0.14 (VIOLATED)
_19825_/A                               1.50    1.64   -0.14 (VIOLATED)
ANTENNA__19825__A/DIODE                 1.50    1.64   -0.14 (VIOLATED)
_22250_/A1                              1.50    1.63   -0.13 (VIOLATED)
ANTENNA__22250__A1/DIODE                1.50    1.63   -0.13 (VIOLATED)
_26907_/A_N                             1.50    1.63   -0.13 (VIOLATED)
_26911_/A_N                             1.50    1.63   -0.13 (VIOLATED)
ANTENNA__26911__A_N/DIODE               1.50    1.63   -0.13 (VIOLATED)
ANTENNA__26907__A_N/DIODE               1.50    1.63   -0.13 (VIOLATED)
_29218_/S1                              1.50    1.63   -0.13 (VIOLATED)
_26909_/A_N                             1.50    1.63   -0.13 (VIOLATED)
ANTENNA__26909__A_N/DIODE               1.50    1.63   -0.13 (VIOLATED)
_26890_/A                               1.50    1.63   -0.13 (VIOLATED)
ANTENNA__26903__A_N/DIODE               1.50    1.63   -0.13 (VIOLATED)
ANTENNA__26890__A/DIODE                 1.50    1.63   -0.13 (VIOLATED)
_26903_/A_N                             1.50    1.63   -0.13 (VIOLATED)
_26915_/A                               1.50    1.63   -0.13 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[4]    0.04    0.17   -0.13 (VIOLATED)
_26914_/A                               1.50    1.63   -0.13 (VIOLATED)
ANTENNA__28544__S/DIODE                 1.50    1.63   -0.13 (VIOLATED)
ANTENNA__26914__A/DIODE                 1.50    1.63   -0.13 (VIOLATED)
ANTENNA__26915__A/DIODE                 1.50    1.63   -0.13 (VIOLATED)
_26913_/A                               1.50    1.63   -0.13 (VIOLATED)
_28544_/S                               1.50    1.63   -0.13 (VIOLATED)
ANTENNA__29218__S1/DIODE                1.50    1.63   -0.13 (VIOLATED)
_29178_/S1                              1.50    1.63   -0.13 (VIOLATED)
_26905_/A_N                             1.50    1.63   -0.13 (VIOLATED)
ANTENNA__26913__A/DIODE                 1.50    1.63   -0.13 (VIOLATED)
ANTENNA__26905__A_N/DIODE               1.50    1.63   -0.13 (VIOLATED)
ANTENNA__29178__S1/DIODE                1.50    1.63   -0.13 (VIOLATED)
_29168_/S1                              1.50    1.63   -0.13 (VIOLATED)
ANTENNA__29168__S1/DIODE                1.50    1.63   -0.13 (VIOLATED)
_26892_/A                               1.50    1.63   -0.13 (VIOLATED)
ANTENNA__26892__A/DIODE                 1.50    1.63   -0.13 (VIOLATED)
ANTENNA__28546__S/DIODE                 1.50    1.63   -0.13 (VIOLATED)
_28546_/S                               1.50    1.63   -0.13 (VIOLATED)
_29253_/S1                              1.50    1.63   -0.13 (VIOLATED)
_29223_/S1                              1.50    1.63   -0.13 (VIOLATED)
ANTENNA__29253__S1/DIODE                1.50    1.63   -0.13 (VIOLATED)
_22299_/A1                              1.50    1.63   -0.13 (VIOLATED)
_29173_/S1                              1.50    1.63   -0.13 (VIOLATED)
ANTENNA__29223__S1/DIODE                1.50    1.63   -0.13 (VIOLATED)
ANTENNA__29173__S1/DIODE                1.50    1.63   -0.13 (VIOLATED)
ANTENNA__22299__A1/DIODE                1.50    1.63   -0.13 (VIOLATED)
_29238_/S1                              1.50    1.62   -0.12 (VIOLATED)
_29193_/S1                              1.50    1.62   -0.12 (VIOLATED)
_29043_/S1                              1.50    1.62   -0.12 (VIOLATED)
_29063_/S1                              1.50    1.62   -0.12 (VIOLATED)
ANTENNA__29193__S1/DIODE                1.50    1.62   -0.12 (VIOLATED)
ANTENNA__29043__S1/DIODE                1.50    1.62   -0.12 (VIOLATED)
ANTENNA__29063__S1/DIODE                1.50    1.62   -0.12 (VIOLATED)
_29058_/S1                              1.50    1.61   -0.11 (VIOLATED)
_29038_/S1                              1.50    1.61   -0.11 (VIOLATED)
ANTENNA__29058__S1/DIODE                1.50    1.61   -0.11 (VIOLATED)
ANTENNA__29038__S1/DIODE                1.50    1.61   -0.11 (VIOLATED)
_31101_/Q                               1.51    1.62   -0.11 (VIOLATED)
ANTENNA__29238__S1/DIODE                1.50    1.61   -0.11 (VIOLATED)
_28600_/S                               1.50    1.61   -0.11 (VIOLATED)
_28598_/S                               1.50    1.61   -0.11 (VIOLATED)
ANTENNA__28598__S/DIODE                 1.50    1.61   -0.11 (VIOLATED)
ANTENNA__28600__S/DIODE                 1.50    1.61   -0.11 (VIOLATED)
_28599_/S                               1.50    1.61   -0.11 (VIOLATED)
_29183_/S1                              1.50    1.61   -0.11 (VIOLATED)
ANTENNA__28599__S/DIODE                 1.50    1.61   -0.11 (VIOLATED)
ANTENNA__29183__S1/DIODE                1.50    1.61   -0.11 (VIOLATED)
_16820_/Y                               1.50    1.61   -0.11 (VIOLATED)
_28597_/S                               1.50    1.61   -0.11 (VIOLATED)
ANTENNA__28597__S/DIODE                 1.50    1.60   -0.10 (VIOLATED)
_29188_/S1                              1.50    1.60   -0.10 (VIOLATED)
ANTENNA__29188__S1/DIODE                1.50    1.60   -0.10 (VIOLATED)
_28596_/S                               1.50    1.60   -0.10 (VIOLATED)
ANTENNA__28596__S/DIODE                 1.50    1.60   -0.10 (VIOLATED)
_28595_/S                               1.50    1.60   -0.10 (VIOLATED)
ANTENNA__28595__S/DIODE                 1.50    1.60   -0.10 (VIOLATED)
_28594_/S                               1.50    1.60   -0.10 (VIOLATED)
ANTENNA__28594__S/DIODE                 1.50    1.60   -0.10 (VIOLATED)
_29103_/S1                              1.50    1.60   -0.10 (VIOLATED)
ANTENNA__29103__S1/DIODE                1.50    1.59   -0.09 (VIOLATED)
_28593_/S                               1.50    1.59   -0.09 (VIOLATED)
ANTENNA__28593__S/DIODE                 1.50    1.59   -0.09 (VIOLATED)
_22854_/B1                              1.50    1.59   -0.09 (VIOLATED)
ANTENNA__22854__B1/DIODE                1.50    1.59   -0.09 (VIOLATED)
_29143_/S1                              1.50    1.59   -0.09 (VIOLATED)
ANTENNA__29143__S1/DIODE                1.50    1.59   -0.09 (VIOLATED)
_22822_/B1                              1.50    1.59   -0.09 (VIOLATED)
_22884_/B1                              1.50    1.59   -0.09 (VIOLATED)
_22829_/B1                              1.50    1.59   -0.09 (VIOLATED)
_22792_/B1                              1.50    1.59   -0.09 (VIOLATED)
ANTENNA__22792__B1/DIODE                1.50    1.59   -0.09 (VIOLATED)
ANTENNA__22822__B1/DIODE                1.50    1.59   -0.09 (VIOLATED)
ANTENNA__22884__B1/DIODE                1.50    1.59   -0.09 (VIOLATED)
_22815_/B1                              1.50    1.58   -0.08 (VIOLATED)
ANTENNA__22815__B1/DIODE                1.50    1.58   -0.08 (VIOLATED)
ANTENNA__22829__B1/DIODE                1.50    1.58   -0.08 (VIOLATED)
_29113_/S1                              1.50    1.58   -0.08 (VIOLATED)
_28601_/S                               1.50    1.58   -0.08 (VIOLATED)
ANTENNA__29113__S1/DIODE                1.50    1.58   -0.08 (VIOLATED)
_29083_/S1                              1.50    1.58   -0.08 (VIOLATED)
_29078_/S1                              1.50    1.58   -0.08 (VIOLATED)
ANTENNA__28601__S/DIODE                 1.50    1.58   -0.08 (VIOLATED)
ANTENNA__29083__S1/DIODE                1.50    1.58   -0.08 (VIOLATED)
_22969_/B1                              1.50    1.58   -0.08 (VIOLATED)
_29163_/S1                              1.50    1.58   -0.08 (VIOLATED)
ANTENNA__29078__S1/DIODE                1.50    1.58   -0.08 (VIOLATED)
ANTENNA__29163__S1/DIODE                1.50    1.58   -0.08 (VIOLATED)
ANTENNA__22969__B1/DIODE                1.50    1.58   -0.08 (VIOLATED)
_22853_/A                               1.50    1.58   -0.08 (VIOLATED)
_22951_/B1                              1.50    1.58   -0.08 (VIOLATED)
ANTENNA__22853__A/DIODE                 1.50    1.58   -0.08 (VIOLATED)
_22870_/B1                              1.50    1.58   -0.08 (VIOLATED)
ANTENNA__22951__B1/DIODE                1.50    1.58   -0.08 (VIOLATED)
_29138_/S1                              1.50    1.58   -0.08 (VIOLATED)
ANTENNA__22870__B1/DIODE                1.50    1.58   -0.08 (VIOLATED)
_29098_/S1                              1.50    1.58   -0.08 (VIOLATED)
ANTENNA__29138__S1/DIODE                1.50    1.58   -0.08 (VIOLATED)
_29203_/S1                              1.50    1.58   -0.08 (VIOLATED)
ANTENNA__29098__S1/DIODE                1.50    1.58   -0.08 (VIOLATED)
_22883_/A                               1.50    1.58   -0.08 (VIOLATED)
ANTENNA__22883__A/DIODE                 1.50    1.58   -0.08 (VIOLATED)
ANTENNA__29203__S1/DIODE                1.50    1.58   -0.08 (VIOLATED)
_22942_/B1                              1.50    1.58   -0.08 (VIOLATED)
_22898_/B1                              1.50    1.58   -0.08 (VIOLATED)
ANTENNA__22942__B1/DIODE                1.50    1.57   -0.07 (VIOLATED)
ANTENNA__22898__B1/DIODE                1.50    1.57   -0.07 (VIOLATED)
_22960_/B1                              1.50    1.57   -0.07 (VIOLATED)
_22968_/A                               1.50    1.57   -0.07 (VIOLATED)
ANTENNA__22968__A/DIODE                 1.50    1.57   -0.07 (VIOLATED)
ANTENNA__22960__B1/DIODE                1.50    1.57   -0.07 (VIOLATED)
ANTENNA__22891__B1/DIODE                1.50    1.57   -0.07 (VIOLATED)
_22891_/B1                              1.50    1.57   -0.07 (VIOLATED)
_29198_/S1                              1.50    1.57   -0.07 (VIOLATED)
_29118_/S1                              1.50    1.57   -0.07 (VIOLATED)
ANTENNA__29118__S1/DIODE                1.50    1.57   -0.07 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[2]    0.04    0.10   -0.06 (VIOLATED)
_22905_/B1                              1.50    1.56   -0.06 (VIOLATED)
_29123_/S1                              1.50    1.56   -0.06 (VIOLATED)
ANTENNA__29198__S1/DIODE                1.50    1.56   -0.06 (VIOLATED)
ANTENNA__29123__S1/DIODE                1.50    1.56   -0.06 (VIOLATED)
_29073_/S1                              1.50    1.56   -0.06 (VIOLATED)
ANTENNA__29073__S1/DIODE                1.50    1.56   -0.06 (VIOLATED)
_22877_/B1                              1.50    1.56   -0.06 (VIOLATED)
ANTENNA__22905__B1/DIODE                1.50    1.56   -0.06 (VIOLATED)
ANTENNA__22877__B1/DIODE                1.50    1.56   -0.06 (VIOLATED)
_22863_/B1                              1.50    1.56   -0.06 (VIOLATED)
ANTENNA__22863__B1/DIODE                1.50    1.56   -0.06 (VIOLATED)
_22871_/B1                              1.50    1.55   -0.05 (VIOLATED)
_22831_/A1                              1.50    1.55   -0.05 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[5]    0.04    0.09   -0.05 (VIOLATED)
_29093_/S1                              1.50    1.55   -0.05 (VIOLATED)
_22974_/B2                              1.50    1.55   -0.05 (VIOLATED)
ANTENNA__29093__S1/DIODE                1.50    1.55   -0.05 (VIOLATED)
_29068_/S1                              1.50    1.55   -0.05 (VIOLATED)
ANTENNA__29068__S1/DIODE                1.50    1.55   -0.05 (VIOLATED)
ANTENNA__22831__A1/DIODE                1.50    1.55   -0.05 (VIOLATED)
ANTENNA__22974__B2/DIODE                1.50    1.55   -0.05 (VIOLATED)
ANTENNA__22871__B1/DIODE                1.50    1.55   -0.05 (VIOLATED)
_28592_/S                               1.50    1.55   -0.05 (VIOLATED)
ANTENNA__28592__S/DIODE                 1.50    1.55   -0.05 (VIOLATED)
_28608_/S                               1.50    1.55   -0.05 (VIOLATED)
ANTENNA__22845__B1/DIODE                1.50    1.55   -0.05 (VIOLATED)
_28590_/S                               1.50    1.55   -0.05 (VIOLATED)
ANTENNA__28608__S/DIODE                 1.50    1.55   -0.05 (VIOLATED)
_28589_/S                               1.50    1.55   -0.05 (VIOLATED)
_28587_/S                               1.50    1.55   -0.05 (VIOLATED)
_28607_/S                               1.50    1.55   -0.05 (VIOLATED)
ANTENNA__28589__S/DIODE                 1.50    1.55   -0.05 (VIOLATED)
ANTENNA__28588__S/DIODE                 1.50    1.55   -0.05 (VIOLATED)
_28591_/S                               1.50    1.55   -0.05 (VIOLATED)
_28588_/S                               1.50    1.55   -0.05 (VIOLATED)
ANTENNA__28591__S/DIODE                 1.50    1.55   -0.05 (VIOLATED)
ANTENNA__28590__S/DIODE                 1.50    1.55   -0.05 (VIOLATED)
_28586_/S                               1.50    1.55   -0.05 (VIOLATED)
ANTENNA__28587__S/DIODE                 1.50    1.55   -0.05 (VIOLATED)
ANTENNA__28607__S/DIODE                 1.50    1.55   -0.05 (VIOLATED)
_22845_/B1                              1.50    1.55   -0.05 (VIOLATED)
ANTENNA__28586__S/DIODE                 1.50    1.55   -0.05 (VIOLATED)
_28602_/S                               1.50    1.54   -0.04 (VIOLATED)
_29088_/S1                              1.50    1.54   -0.04 (VIOLATED)
_14883_/A2                              1.50    1.54   -0.04 (VIOLATED)
_28605_/S                               1.50    1.54   -0.04 (VIOLATED)
ANTENNA__14883__A2/DIODE                1.50    1.54   -0.04 (VIOLATED)
ANTENNA__29088__S1/DIODE                1.50    1.54   -0.04 (VIOLATED)
_28615_/S                               1.50    1.54   -0.04 (VIOLATED)
_28606_/S                               1.50    1.54   -0.04 (VIOLATED)
ANTENNA__28605__S/DIODE                 1.50    1.54   -0.04 (VIOLATED)
ANTENNA__28602__S/DIODE                 1.50    1.54   -0.04 (VIOLATED)
ANTENNA__28606__S/DIODE                 1.50    1.54   -0.04 (VIOLATED)
ANTENNA__28615__S/DIODE                 1.50    1.54   -0.04 (VIOLATED)
_22890_/A                               1.50    1.54   -0.04 (VIOLATED)
_28611_/S                               1.50    1.54   -0.04 (VIOLATED)
ANTENNA__22890__A/DIODE                 1.50    1.54   -0.04 (VIOLATED)
_28609_/S                               1.50    1.54   -0.04 (VIOLATED)
ANTENNA__28611__S/DIODE                 1.50    1.54   -0.04 (VIOLATED)
ANTENNA__28609__S/DIODE                 1.50    1.54   -0.04 (VIOLATED)
_22951_/A1                              1.50    1.54   -0.04 (VIOLATED)
ANTENNA__22951__A1/DIODE                1.50    1.54   -0.04 (VIOLATED)
_29208_/S1                              1.50    1.54   -0.04 (VIOLATED)
_29133_/S1                              1.50    1.54   -0.04 (VIOLATED)
_28610_/S                               1.50    1.54   -0.04 (VIOLATED)
_29108_/S1                              1.50    1.54   -0.04 (VIOLATED)
ANTENNA__28610__S/DIODE                 1.50    1.54   -0.04 (VIOLATED)
ANTENNA__29133__S1/DIODE                1.50    1.54   -0.04 (VIOLATED)
_29128_/S1                              1.50    1.54   -0.04 (VIOLATED)
ANTENNA__29108__S1/DIODE                1.50    1.54   -0.04 (VIOLATED)
ANTENNA__29128__S1/DIODE                1.50    1.54   -0.04 (VIOLATED)
_29213_/S1                              1.50    1.54   -0.04 (VIOLATED)
_29158_/S1                              1.50    1.54   -0.04 (VIOLATED)
ANTENNA__29213__S1/DIODE                1.50    1.54   -0.04 (VIOLATED)
ANTENNA__29158__S1/DIODE                1.50    1.54   -0.04 (VIOLATED)
_29153_/S1                              1.50    1.54   -0.04 (VIOLATED)
_28603_/S                               1.50    1.54   -0.04 (VIOLATED)
ANTENNA__29153__S1/DIODE                1.50    1.54   -0.04 (VIOLATED)
ANTENNA__28603__S/DIODE                 1.50    1.54   -0.04 (VIOLATED)
ANTENNA__29208__S1/DIODE                1.50    1.54   -0.04 (VIOLATED)
_28604_/S                               1.50    1.53   -0.03 (VIOLATED)
ANTENNA__28604__S/DIODE                 1.50    1.53   -0.03 (VIOLATED)
_28616_/S                               1.50    1.53   -0.03 (VIOLATED)
_29148_/S1                              1.50    1.53   -0.03 (VIOLATED)
ANTENNA__28616__S/DIODE                 1.50    1.53   -0.03 (VIOLATED)
_22942_/A1                              1.50    1.53   -0.03 (VIOLATED)
ANTENNA__29148__S1/DIODE                1.50    1.53   -0.03 (VIOLATED)
_22898_/A1                              1.50    1.53   -0.03 (VIOLATED)
ANTENNA__22942__A1/DIODE                1.50    1.53   -0.03 (VIOLATED)
_28614_/S                               1.50    1.53   -0.03 (VIOLATED)
ANTENNA__28614__S/DIODE                 1.50    1.53   -0.03 (VIOLATED)
ANTENNA__22898__A1/DIODE                1.50    1.53   -0.03 (VIOLATED)
ANTENNA__22914__A1/DIODE                1.50    1.53   -0.03 (VIOLATED)
_22914_/A1                              1.50    1.52   -0.02 (VIOLATED)
_28612_/S                               1.50    1.52   -0.02 (VIOLATED)
ANTENNA__28612__S/DIODE                 1.50    1.52   -0.02 (VIOLATED)
_28613_/S                               1.50    1.52   -0.02 (VIOLATED)
_22960_/A1                              1.50    1.52   -0.02 (VIOLATED)
ANTENNA__28613__S/DIODE                 1.50    1.52   -0.02 (VIOLATED)
_22748_/B1                              1.50    1.52   -0.02 (VIOLATED)
ANTENNA__22748__B1/DIODE                1.50    1.52   -0.02 (VIOLATED)
_22904_/A                               1.50    1.52   -0.02 (VIOLATED)
_22876_/A                               1.50    1.52   -0.02 (VIOLATED)
ANTENNA__22904__A/DIODE                 1.50    1.52   -0.02 (VIOLATED)
ANTENNA__22960__A1/DIODE                1.50    1.52   -0.02 (VIOLATED)
ANTENNA__22876__A/DIODE                 1.50    1.51   -0.01 (VIOLATED)
_22933_/B1                              1.50    1.51   -0.01 (VIOLATED)
ANTENNA__22933__B1/DIODE                1.50    1.51   -0.01 (VIOLATED)
_22924_/B1                              1.50    1.51   -0.01 (VIOLATED)
ANTENNA__22924__B1/DIODE                1.50    1.51   -0.01 (VIOLATED)
ANTENNA__28460__A1/DIODE                1.50    1.51   -0.01 (VIOLATED)
_28460_/A1                              1.50    1.51   -0.01 (VIOLATED)
ANTENNA__22808__B1/DIODE                1.50    1.51   -0.01 (VIOLATED)
_22808_/B1                              1.50    1.50   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_33369_/Q                               0.55    0.65   -0.11 (VIOLATED)
_32195_/Q                               0.55    0.62   -0.07 (VIOLATED)
_31101_/Q                               0.55    0.58   -0.04 (VIOLATED)
_16820_/Y                               0.43    0.46   -0.03 (VIOLATED)
core_clk                                0.18    0.20   -0.02 (VIOLATED)


===========================================================================
max slew violation count 774
max fanout violation count 0
max cap violation count 5
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 7.25

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.22
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock core_clk
Latency      CRPR       Skew
_32832_/CLK ^
   5.12
_32711_/CLK ^
   3.91     -0.23       0.98

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             5.81e-03   9.84e-04   3.36e-08   6.79e-03  34.3%
Combinational          5.99e-03   7.00e-03   1.80e-05   1.30e-02  65.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.18e-02   7.98e-03   1.80e-05   1.98e-02 100.0%
                          59.6%      40.3%       0.1%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 1369667 u^2 96% utilization.
area_report_end
