<stg><name>ip_handler_compute_ipv4_checksum</name>


<trans_list>

<trans id="649" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataCheckFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataCheckFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataCheckFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %iph_subSumsFifoOut, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %iph_subSumsFifoOut, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %iph_subSumsFifoOut, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %iph_subSumsFifoOut, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataCheckFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
entry:13 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %ipDataMetaFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:14 %br_ln540 = br i1 %tmp_i, void %._crit_edge.i, void

]]></Node>
<StgValue><ssdm name="br_ln540"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="0">
<![CDATA[
:0 %ipDataMetaFifo_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %ipDataMetaFifo

]]></Node>
<StgValue><ssdm name="ipDataMetaFifo_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:1 %tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %ipDataMetaFifo_read, i32 576

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ipDataCheckFifo, i1024 %ipDataMetaFifo_read

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1">
<![CDATA[
:3 %cics_firstWord_load = load i1 %cics_firstWord

]]></Node>
<StgValue><ssdm name="cics_firstWord_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="17">
<![CDATA[
:4 %cics_ip_sums_sum_V_0_load = load i17 %cics_ip_sums_sum_V_0

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_0_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="17">
<![CDATA[
:5 %cics_ip_sums_sum_V_1_load = load i17 %cics_ip_sums_sum_V_1

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_1_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="17">
<![CDATA[
:6 %cics_ip_sums_sum_V_2_load = load i17 %cics_ip_sums_sum_V_2

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_2_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="17" op_0_bw="17">
<![CDATA[
:7 %cics_ip_sums_sum_V_3_load = load i17 %cics_ip_sums_sum_V_3

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_3_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="17">
<![CDATA[
:8 %cics_ip_sums_sum_V_4_load = load i17 %cics_ip_sums_sum_V_4

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_4_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="17">
<![CDATA[
:9 %cics_ip_sums_sum_V_5_load = load i17 %cics_ip_sums_sum_V_5

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_5_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="17">
<![CDATA[
:10 %cics_ip_sums_sum_V_6_load = load i17 %cics_ip_sums_sum_V_6

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_6_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="17" op_0_bw="17">
<![CDATA[
:11 %cics_ip_sums_sum_V_7_load = load i17 %cics_ip_sums_sum_V_7

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_7_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="17" op_0_bw="17">
<![CDATA[
:12 %cics_ip_sums_sum_V_8_load = load i17 %cics_ip_sums_sum_V_8

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_8_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="17" op_0_bw="17">
<![CDATA[
:13 %cics_ip_sums_sum_V_9_load = load i17 %cics_ip_sums_sum_V_9

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_9_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="17" op_0_bw="17">
<![CDATA[
:14 %cics_ip_sums_sum_V_10_load = load i17 %cics_ip_sums_sum_V_10

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_10_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="17" op_0_bw="17">
<![CDATA[
:15 %cics_ip_sums_sum_V_11_load = load i17 %cics_ip_sums_sum_V_11

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_11_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="17" op_0_bw="17">
<![CDATA[
:16 %cics_ip_sums_sum_V_12_load = load i17 %cics_ip_sums_sum_V_12

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_12_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="17" op_0_bw="17">
<![CDATA[
:17 %cics_ip_sums_sum_V_13_load = load i17 %cics_ip_sums_sum_V_13

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_13_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="17">
<![CDATA[
:18 %cics_ip_sums_sum_V_14_load = load i17 %cics_ip_sums_sum_V_14

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_14_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="17" op_0_bw="17">
<![CDATA[
:19 %cics_ip_sums_sum_V_15_load = load i17 %cics_ip_sums_sum_V_15

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_15_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="17" op_0_bw="17">
<![CDATA[
:20 %cics_ip_sums_sum_V_16_load = load i17 %cics_ip_sums_sum_V_16

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_16_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="17" op_0_bw="17">
<![CDATA[
:21 %cics_ip_sums_sum_V_17_load = load i17 %cics_ip_sums_sum_V_17

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_17_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="17" op_0_bw="17">
<![CDATA[
:22 %cics_ip_sums_sum_V_18_load = load i17 %cics_ip_sums_sum_V_18

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_18_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="17">
<![CDATA[
:23 %cics_ip_sums_sum_V_19_load = load i17 %cics_ip_sums_sum_V_19

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_19_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="17">
<![CDATA[
:24 %cics_ip_sums_sum_V_20_load = load i17 %cics_ip_sums_sum_V_20

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_20_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="17">
<![CDATA[
:25 %cics_ip_sums_sum_V_21_load = load i17 %cics_ip_sums_sum_V_21

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_21_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="17">
<![CDATA[
:26 %cics_ip_sums_sum_V_22_load = load i17 %cics_ip_sums_sum_V_22

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_22_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="17">
<![CDATA[
:27 %cics_ip_sums_sum_V_23_load = load i17 %cics_ip_sums_sum_V_23

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_23_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="17" op_0_bw="17">
<![CDATA[
:28 %cics_ip_sums_sum_V_24_load = load i17 %cics_ip_sums_sum_V_24

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_24_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="17" op_0_bw="17">
<![CDATA[
:29 %cics_ip_sums_sum_V_25_load = load i17 %cics_ip_sums_sum_V_25

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_25_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="17" op_0_bw="17">
<![CDATA[
:30 %cics_ip_sums_sum_V_26_load = load i17 %cics_ip_sums_sum_V_26

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_26_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="17" op_0_bw="17">
<![CDATA[
:31 %cics_ip_sums_sum_V_27_load = load i17 %cics_ip_sums_sum_V_27

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_27_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="17" op_0_bw="17">
<![CDATA[
:32 %cics_ip_sums_sum_V_28_load = load i17 %cics_ip_sums_sum_V_28

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_28_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="17" op_0_bw="17">
<![CDATA[
:33 %cics_ip_sums_sum_V_29_load = load i17 %cics_ip_sums_sum_V_29

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_29_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:34 %br_ln545 = br i1 %cics_firstWord_load, void %._crit_edge1.i, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln545"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="1024">
<![CDATA[
_ifconv:0 %trunc_ln674 = trunc i1024 %ipDataMetaFifo_read

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1 %p_Result_4_i_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4_i_i"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="1024">
<![CDATA[
_ifconv:2 %trunc_ln674_1 = trunc i1024 %ipDataMetaFifo_read

]]></Node>
<StgValue><ssdm name="trunc_ln674_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:3 %p_Result_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln674_1, i8 %p_Result_4_i_i

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:4 %icmp_ln878 = icmp_ne  i4 %trunc_ln674, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:5 %zext_ln691 = zext i16 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln691"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:6 %trunc_ln691 = trunc i17 %cics_ip_sums_sum_V_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln691"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:7 %add_ln691 = add i17 %cics_ip_sums_sum_V_0_load, i17 %zext_ln691

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:8 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:9 %zext_ln1497 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln1497"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:10 %add_ln213_30 = add i16 %p_Result_s, i16 %zext_ln1497

]]></Node>
<StgValue><ssdm name="add_ln213_30"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:11 %add_ln213 = add i16 %add_ln213_30, i16 %trunc_ln691

]]></Node>
<StgValue><ssdm name="add_ln213"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:12 %zext_ln559 = zext i16 %add_ln213

]]></Node>
<StgValue><ssdm name="zext_ln559"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:13 %select_ln878 = select i1 %icmp_ln878, i17 %zext_ln559, i17 %cics_ip_sums_sum_V_0_load

]]></Node>
<StgValue><ssdm name="select_ln878"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:14 %p_Result_4_i188_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4_i188_i"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:15 %p_Result_6_i189_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_6_i189_i"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:16 %p_Result_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i189_i, i8 %p_Result_4_i188_i

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:17 %zext_ln691_1 = zext i16 %p_Result_1

]]></Node>
<StgValue><ssdm name="zext_ln691_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:18 %trunc_ln691_1 = trunc i17 %cics_ip_sums_sum_V_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:19 %add_ln691_1 = add i17 %cics_ip_sums_sum_V_1_load, i17 %zext_ln691_1

]]></Node>
<StgValue><ssdm name="add_ln691_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:20 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_1, i32 16

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:21 %zext_ln1497_1 = zext i1 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln1497_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:22 %add_ln213_31 = add i16 %p_Result_1, i16 %zext_ln1497_1

]]></Node>
<StgValue><ssdm name="add_ln213_31"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:23 %add_ln213_1 = add i16 %add_ln213_31, i16 %trunc_ln691_1

]]></Node>
<StgValue><ssdm name="add_ln213_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:24 %zext_ln559_1 = zext i16 %add_ln213_1

]]></Node>
<StgValue><ssdm name="zext_ln559_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:25 %select_ln878_1 = select i1 %icmp_ln878, i17 %zext_ln559_1, i17 %cics_ip_sums_sum_V_1_load

]]></Node>
<StgValue><ssdm name="select_ln878_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:26 %p_Result_4_i191_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_4_i191_i"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:27 %p_Result_6_i192_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="p_Result_6_i192_i"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:28 %p_Result_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i192_i, i8 %p_Result_4_i191_i

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="3" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:29 %tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:30 %icmp_ln878_1 = icmp_ne  i3 %tmp_4, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:31 %zext_ln691_2 = zext i16 %p_Result_2

]]></Node>
<StgValue><ssdm name="zext_ln691_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:32 %trunc_ln691_2 = trunc i17 %cics_ip_sums_sum_V_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:33 %add_ln691_2 = add i17 %cics_ip_sums_sum_V_2_load, i17 %zext_ln691_2

]]></Node>
<StgValue><ssdm name="add_ln691_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:34 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_2, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:35 %zext_ln1497_2 = zext i1 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln1497_2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:36 %add_ln213_32 = add i16 %p_Result_2, i16 %zext_ln1497_2

]]></Node>
<StgValue><ssdm name="add_ln213_32"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:37 %add_ln213_2 = add i16 %add_ln213_32, i16 %trunc_ln691_2

]]></Node>
<StgValue><ssdm name="add_ln213_2"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:38 %zext_ln559_2 = zext i16 %add_ln213_2

]]></Node>
<StgValue><ssdm name="zext_ln559_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:39 %select_ln878_2 = select i1 %icmp_ln878_1, i17 %zext_ln559_2, i17 %cics_ip_sums_sum_V_2_load

]]></Node>
<StgValue><ssdm name="select_ln878_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:40 %p_Result_4_i194_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_4_i194_i"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:41 %p_Result_6_i195_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="p_Result_6_i195_i"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:42 %p_Result_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i195_i, i8 %p_Result_4_i194_i

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:43 %zext_ln691_3 = zext i16 %p_Result_3

]]></Node>
<StgValue><ssdm name="zext_ln691_3"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:44 %trunc_ln691_3 = trunc i17 %cics_ip_sums_sum_V_3_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_3"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:45 %add_ln691_3 = add i17 %cics_ip_sums_sum_V_3_load, i17 %zext_ln691_3

]]></Node>
<StgValue><ssdm name="add_ln691_3"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:46 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_3, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:47 %zext_ln1497_3 = zext i1 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln1497_3"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:48 %add_ln213_33 = add i16 %p_Result_3, i16 %zext_ln1497_3

]]></Node>
<StgValue><ssdm name="add_ln213_33"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:49 %add_ln213_3 = add i16 %add_ln213_33, i16 %trunc_ln691_3

]]></Node>
<StgValue><ssdm name="add_ln213_3"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:50 %zext_ln559_3 = zext i16 %add_ln213_3

]]></Node>
<StgValue><ssdm name="zext_ln559_3"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:51 %select_ln878_3 = select i1 %icmp_ln878_1, i17 %zext_ln559_3, i17 %cics_ip_sums_sum_V_3_load

]]></Node>
<StgValue><ssdm name="select_ln878_3"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:52 %p_Result_4_i197_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="p_Result_4_i197_i"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:53 %p_Result_6_i198_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="p_Result_6_i198_i"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:54 %p_Result_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i198_i, i8 %p_Result_4_i197_i

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:55 %icmp_ln878_2 = icmp_ugt  i4 %trunc_ln674, i4 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:56 %zext_ln691_4 = zext i16 %p_Result_4

]]></Node>
<StgValue><ssdm name="zext_ln691_4"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:57 %trunc_ln691_4 = trunc i17 %cics_ip_sums_sum_V_4_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_4"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:58 %add_ln691_4 = add i17 %cics_ip_sums_sum_V_4_load, i17 %zext_ln691_4

]]></Node>
<StgValue><ssdm name="add_ln691_4"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:59 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_4, i32 16

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:60 %zext_ln1497_4 = zext i1 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln1497_4"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:61 %add_ln213_34 = add i16 %p_Result_4, i16 %zext_ln1497_4

]]></Node>
<StgValue><ssdm name="add_ln213_34"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:62 %add_ln213_4 = add i16 %add_ln213_34, i16 %trunc_ln691_4

]]></Node>
<StgValue><ssdm name="add_ln213_4"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:63 %zext_ln559_4 = zext i16 %add_ln213_4

]]></Node>
<StgValue><ssdm name="zext_ln559_4"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:64 %select_ln878_4 = select i1 %icmp_ln878_2, i17 %zext_ln559_4, i17 %cics_ip_sums_sum_V_4_load

]]></Node>
<StgValue><ssdm name="select_ln878_4"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:65 %p_Result_4_i200_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_4_i200_i"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:66 %p_Result_6_i201_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="p_Result_6_i201_i"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:67 %p_Result_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i201_i, i8 %p_Result_4_i200_i

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:68 %zext_ln691_5 = zext i16 %p_Result_5

]]></Node>
<StgValue><ssdm name="zext_ln691_5"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:69 %trunc_ln691_5 = trunc i17 %cics_ip_sums_sum_V_5_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_5"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:70 %add_ln691_5 = add i17 %cics_ip_sums_sum_V_5_load, i17 %zext_ln691_5

]]></Node>
<StgValue><ssdm name="add_ln691_5"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:71 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_5, i32 16

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:72 %zext_ln1497_5 = zext i1 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln1497_5"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:73 %add_ln213_35 = add i16 %p_Result_5, i16 %zext_ln1497_5

]]></Node>
<StgValue><ssdm name="add_ln213_35"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:74 %add_ln213_5 = add i16 %add_ln213_35, i16 %trunc_ln691_5

]]></Node>
<StgValue><ssdm name="add_ln213_5"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:75 %zext_ln559_5 = zext i16 %add_ln213_5

]]></Node>
<StgValue><ssdm name="zext_ln559_5"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:76 %select_ln878_5 = select i1 %icmp_ln878_2, i17 %zext_ln559_5, i17 %cics_ip_sums_sum_V_5_load

]]></Node>
<StgValue><ssdm name="select_ln878_5"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:77 %p_Result_4_i203_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="p_Result_4_i203_i"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:78 %p_Result_6_i204_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="p_Result_6_i204_i"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:79 %p_Result_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i204_i, i8 %p_Result_4_i203_i

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="2" op_0_bw="2" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:80 %tmp_9 = partselect i2 @_ssdm_op_PartSelect.i2.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:81 %icmp_ln878_3 = icmp_ne  i2 %tmp_9, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_3"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:82 %zext_ln691_6 = zext i16 %p_Result_6

]]></Node>
<StgValue><ssdm name="zext_ln691_6"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:83 %trunc_ln691_6 = trunc i17 %cics_ip_sums_sum_V_6_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_6"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:84 %add_ln691_6 = add i17 %cics_ip_sums_sum_V_6_load, i17 %zext_ln691_6

]]></Node>
<StgValue><ssdm name="add_ln691_6"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:85 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_6, i32 16

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:86 %zext_ln1497_6 = zext i1 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln1497_6"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:87 %add_ln213_36 = add i16 %p_Result_6, i16 %zext_ln1497_6

]]></Node>
<StgValue><ssdm name="add_ln213_36"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:88 %add_ln213_6 = add i16 %add_ln213_36, i16 %trunc_ln691_6

]]></Node>
<StgValue><ssdm name="add_ln213_6"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:89 %zext_ln559_6 = zext i16 %add_ln213_6

]]></Node>
<StgValue><ssdm name="zext_ln559_6"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:90 %select_ln878_6 = select i1 %icmp_ln878_3, i17 %zext_ln559_6, i17 %cics_ip_sums_sum_V_6_load

]]></Node>
<StgValue><ssdm name="select_ln878_6"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:91 %p_Result_4_i206_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_4_i206_i"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:92 %p_Result_6_i207_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="p_Result_6_i207_i"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:93 %p_Result_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i207_i, i8 %p_Result_4_i206_i

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:94 %zext_ln691_7 = zext i16 %p_Result_7

]]></Node>
<StgValue><ssdm name="zext_ln691_7"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:95 %trunc_ln691_7 = trunc i17 %cics_ip_sums_sum_V_7_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_7"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:96 %add_ln691_7 = add i17 %cics_ip_sums_sum_V_7_load, i17 %zext_ln691_7

]]></Node>
<StgValue><ssdm name="add_ln691_7"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:97 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_7, i32 16

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:98 %zext_ln1497_7 = zext i1 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln1497_7"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:99 %add_ln213_37 = add i16 %p_Result_7, i16 %zext_ln1497_7

]]></Node>
<StgValue><ssdm name="add_ln213_37"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:100 %add_ln213_7 = add i16 %add_ln213_37, i16 %trunc_ln691_7

]]></Node>
<StgValue><ssdm name="add_ln213_7"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:101 %zext_ln559_7 = zext i16 %add_ln213_7

]]></Node>
<StgValue><ssdm name="zext_ln559_7"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:102 %select_ln878_7 = select i1 %icmp_ln878_3, i17 %zext_ln559_7, i17 %cics_ip_sums_sum_V_7_load

]]></Node>
<StgValue><ssdm name="select_ln878_7"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:103 %p_Result_4_i209_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 136, i32 143

]]></Node>
<StgValue><ssdm name="p_Result_4_i209_i"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:104 %p_Result_6_i210_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 128, i32 135

]]></Node>
<StgValue><ssdm name="p_Result_6_i210_i"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:105 %p_Result_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i210_i, i8 %p_Result_4_i209_i

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:106 %icmp_ln878_4 = icmp_ugt  i4 %trunc_ln674, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln878_4"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:107 %zext_ln691_8 = zext i16 %p_Result_8

]]></Node>
<StgValue><ssdm name="zext_ln691_8"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:108 %trunc_ln691_8 = trunc i17 %cics_ip_sums_sum_V_8_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_8"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:109 %add_ln691_8 = add i17 %cics_ip_sums_sum_V_8_load, i17 %zext_ln691_8

]]></Node>
<StgValue><ssdm name="add_ln691_8"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:110 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_8, i32 16

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:111 %zext_ln1497_8 = zext i1 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln1497_8"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:112 %add_ln213_38 = add i16 %p_Result_8, i16 %zext_ln1497_8

]]></Node>
<StgValue><ssdm name="add_ln213_38"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:113 %add_ln213_8 = add i16 %add_ln213_38, i16 %trunc_ln691_8

]]></Node>
<StgValue><ssdm name="add_ln213_8"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:114 %zext_ln559_8 = zext i16 %add_ln213_8

]]></Node>
<StgValue><ssdm name="zext_ln559_8"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:115 %select_ln878_8 = select i1 %icmp_ln878_4, i17 %zext_ln559_8, i17 %cics_ip_sums_sum_V_8_load

]]></Node>
<StgValue><ssdm name="select_ln878_8"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:116 %p_Result_4_i212_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 152, i32 159

]]></Node>
<StgValue><ssdm name="p_Result_4_i212_i"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:117 %p_Result_6_i213_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 144, i32 151

]]></Node>
<StgValue><ssdm name="p_Result_6_i213_i"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:118 %p_Result_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i213_i, i8 %p_Result_4_i212_i

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:119 %zext_ln691_9 = zext i16 %p_Result_9

]]></Node>
<StgValue><ssdm name="zext_ln691_9"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:120 %trunc_ln691_9 = trunc i17 %cics_ip_sums_sum_V_9_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_9"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:121 %add_ln691_9 = add i17 %cics_ip_sums_sum_V_9_load, i17 %zext_ln691_9

]]></Node>
<StgValue><ssdm name="add_ln691_9"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:122 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_9, i32 16

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:123 %zext_ln1497_9 = zext i1 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln1497_9"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:124 %add_ln213_39 = add i16 %p_Result_9, i16 %zext_ln1497_9

]]></Node>
<StgValue><ssdm name="add_ln213_39"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:125 %add_ln213_9 = add i16 %add_ln213_39, i16 %trunc_ln691_9

]]></Node>
<StgValue><ssdm name="add_ln213_9"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:126 %zext_ln559_9 = zext i16 %add_ln213_9

]]></Node>
<StgValue><ssdm name="zext_ln559_9"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:127 %select_ln878_9 = select i1 %icmp_ln878_4, i17 %zext_ln559_9, i17 %cics_ip_sums_sum_V_9_load

]]></Node>
<StgValue><ssdm name="select_ln878_9"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:128 %p_Result_4_i215_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 168, i32 175

]]></Node>
<StgValue><ssdm name="p_Result_4_i215_i"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:129 %p_Result_6_i216_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 160, i32 167

]]></Node>
<StgValue><ssdm name="p_Result_6_i216_i"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:130 %p_Result_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i216_i, i8 %p_Result_4_i215_i

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:131 %icmp_ln878_5 = icmp_ugt  i4 %trunc_ln674, i4 5

]]></Node>
<StgValue><ssdm name="icmp_ln878_5"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:132 %zext_ln691_10 = zext i16 %p_Result_10

]]></Node>
<StgValue><ssdm name="zext_ln691_10"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:133 %trunc_ln691_10 = trunc i17 %cics_ip_sums_sum_V_10_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_10"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:134 %add_ln691_10 = add i17 %cics_ip_sums_sum_V_10_load, i17 %zext_ln691_10

]]></Node>
<StgValue><ssdm name="add_ln691_10"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:135 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:136 %zext_ln1497_10 = zext i1 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln1497_10"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:137 %add_ln213_40 = add i16 %p_Result_10, i16 %zext_ln1497_10

]]></Node>
<StgValue><ssdm name="add_ln213_40"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:138 %add_ln213_10 = add i16 %add_ln213_40, i16 %trunc_ln691_10

]]></Node>
<StgValue><ssdm name="add_ln213_10"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:139 %zext_ln559_10 = zext i16 %add_ln213_10

]]></Node>
<StgValue><ssdm name="zext_ln559_10"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:140 %select_ln878_10 = select i1 %icmp_ln878_5, i17 %zext_ln559_10, i17 %cics_ip_sums_sum_V_10_load

]]></Node>
<StgValue><ssdm name="select_ln878_10"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:141 %p_Result_4_i218_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 184, i32 191

]]></Node>
<StgValue><ssdm name="p_Result_4_i218_i"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:142 %p_Result_6_i219_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 176, i32 183

]]></Node>
<StgValue><ssdm name="p_Result_6_i219_i"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:143 %p_Result_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i219_i, i8 %p_Result_4_i218_i

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:144 %zext_ln691_11 = zext i16 %p_Result_11

]]></Node>
<StgValue><ssdm name="zext_ln691_11"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:145 %trunc_ln691_11 = trunc i17 %cics_ip_sums_sum_V_11_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_11"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:146 %add_ln691_11 = add i17 %cics_ip_sums_sum_V_11_load, i17 %zext_ln691_11

]]></Node>
<StgValue><ssdm name="add_ln691_11"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:147 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:148 %zext_ln1497_11 = zext i1 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln1497_11"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:149 %add_ln213_41 = add i16 %p_Result_11, i16 %zext_ln1497_11

]]></Node>
<StgValue><ssdm name="add_ln213_41"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:150 %add_ln213_11 = add i16 %add_ln213_41, i16 %trunc_ln691_11

]]></Node>
<StgValue><ssdm name="add_ln213_11"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:151 %zext_ln559_11 = zext i16 %add_ln213_11

]]></Node>
<StgValue><ssdm name="zext_ln559_11"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:152 %select_ln878_11 = select i1 %icmp_ln878_5, i17 %zext_ln559_11, i17 %cics_ip_sums_sum_V_11_load

]]></Node>
<StgValue><ssdm name="select_ln878_11"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:153 %p_Result_4_i221_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 200, i32 207

]]></Node>
<StgValue><ssdm name="p_Result_4_i221_i"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:154 %p_Result_6_i222_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 192, i32 199

]]></Node>
<StgValue><ssdm name="p_Result_6_i222_i"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:155 %p_Result_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i222_i, i8 %p_Result_4_i221_i

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:156 %icmp_ln878_6 = icmp_ugt  i4 %trunc_ln674, i4 6

]]></Node>
<StgValue><ssdm name="icmp_ln878_6"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:157 %zext_ln691_12 = zext i16 %p_Result_12

]]></Node>
<StgValue><ssdm name="zext_ln691_12"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:158 %trunc_ln691_12 = trunc i17 %cics_ip_sums_sum_V_12_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_12"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:159 %add_ln691_12 = add i17 %cics_ip_sums_sum_V_12_load, i17 %zext_ln691_12

]]></Node>
<StgValue><ssdm name="add_ln691_12"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:160 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_12, i32 16

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:161 %zext_ln1497_12 = zext i1 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln1497_12"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:162 %add_ln213_42 = add i16 %p_Result_12, i16 %zext_ln1497_12

]]></Node>
<StgValue><ssdm name="add_ln213_42"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:163 %add_ln213_12 = add i16 %add_ln213_42, i16 %trunc_ln691_12

]]></Node>
<StgValue><ssdm name="add_ln213_12"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:164 %zext_ln559_12 = zext i16 %add_ln213_12

]]></Node>
<StgValue><ssdm name="zext_ln559_12"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:165 %select_ln878_12 = select i1 %icmp_ln878_6, i17 %zext_ln559_12, i17 %cics_ip_sums_sum_V_12_load

]]></Node>
<StgValue><ssdm name="select_ln878_12"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:166 %p_Result_4_i224_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 216, i32 223

]]></Node>
<StgValue><ssdm name="p_Result_4_i224_i"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:167 %p_Result_6_i225_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 208, i32 215

]]></Node>
<StgValue><ssdm name="p_Result_6_i225_i"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:168 %p_Result_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i225_i, i8 %p_Result_4_i224_i

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:169 %zext_ln691_13 = zext i16 %p_Result_13

]]></Node>
<StgValue><ssdm name="zext_ln691_13"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:170 %trunc_ln691_13 = trunc i17 %cics_ip_sums_sum_V_13_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_13"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:171 %add_ln691_13 = add i17 %cics_ip_sums_sum_V_13_load, i17 %zext_ln691_13

]]></Node>
<StgValue><ssdm name="add_ln691_13"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:172 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_13, i32 16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:173 %zext_ln1497_13 = zext i1 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln1497_13"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:174 %add_ln213_43 = add i16 %p_Result_13, i16 %zext_ln1497_13

]]></Node>
<StgValue><ssdm name="add_ln213_43"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:175 %add_ln213_13 = add i16 %add_ln213_43, i16 %trunc_ln691_13

]]></Node>
<StgValue><ssdm name="add_ln213_13"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:176 %zext_ln559_13 = zext i16 %add_ln213_13

]]></Node>
<StgValue><ssdm name="zext_ln559_13"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:177 %select_ln878_13 = select i1 %icmp_ln878_6, i17 %zext_ln559_13, i17 %cics_ip_sums_sum_V_13_load

]]></Node>
<StgValue><ssdm name="select_ln878_13"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:178 %p_Result_4_i227_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 232, i32 239

]]></Node>
<StgValue><ssdm name="p_Result_4_i227_i"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:179 %p_Result_6_i228_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 224, i32 231

]]></Node>
<StgValue><ssdm name="p_Result_6_i228_i"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:180 %p_Result_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i228_i, i8 %p_Result_4_i227_i

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
_ifconv:181 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %ipDataMetaFifo_read, i32 3

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:182 %zext_ln691_14 = zext i16 %p_Result_14

]]></Node>
<StgValue><ssdm name="zext_ln691_14"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:183 %trunc_ln691_14 = trunc i17 %cics_ip_sums_sum_V_14_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_14"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:184 %add_ln691_14 = add i17 %cics_ip_sums_sum_V_14_load, i17 %zext_ln691_14

]]></Node>
<StgValue><ssdm name="add_ln691_14"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:185 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_14, i32 16

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:186 %zext_ln1497_14 = zext i1 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln1497_14"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:187 %add_ln213_44 = add i16 %p_Result_14, i16 %zext_ln1497_14

]]></Node>
<StgValue><ssdm name="add_ln213_44"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:188 %add_ln213_14 = add i16 %add_ln213_44, i16 %trunc_ln691_14

]]></Node>
<StgValue><ssdm name="add_ln213_14"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:189 %zext_ln559_14 = zext i16 %add_ln213_14

]]></Node>
<StgValue><ssdm name="zext_ln559_14"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:190 %select_ln878_14 = select i1 %tmp_18, i17 %zext_ln559_14, i17 %cics_ip_sums_sum_V_14_load

]]></Node>
<StgValue><ssdm name="select_ln878_14"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:191 %p_Result_4_i230_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 248, i32 255

]]></Node>
<StgValue><ssdm name="p_Result_4_i230_i"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:192 %p_Result_6_i231_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 240, i32 247

]]></Node>
<StgValue><ssdm name="p_Result_6_i231_i"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:193 %p_Result_15 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i231_i, i8 %p_Result_4_i230_i

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:194 %zext_ln691_15 = zext i16 %p_Result_15

]]></Node>
<StgValue><ssdm name="zext_ln691_15"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:195 %trunc_ln691_15 = trunc i17 %cics_ip_sums_sum_V_15_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_15"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:196 %add_ln691_15 = add i17 %cics_ip_sums_sum_V_15_load, i17 %zext_ln691_15

]]></Node>
<StgValue><ssdm name="add_ln691_15"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:197 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_15, i32 16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:198 %zext_ln1497_15 = zext i1 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln1497_15"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:199 %add_ln213_45 = add i16 %p_Result_15, i16 %zext_ln1497_15

]]></Node>
<StgValue><ssdm name="add_ln213_45"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:200 %add_ln213_15 = add i16 %add_ln213_45, i16 %trunc_ln691_15

]]></Node>
<StgValue><ssdm name="add_ln213_15"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:201 %zext_ln559_15 = zext i16 %add_ln213_15

]]></Node>
<StgValue><ssdm name="zext_ln559_15"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:202 %select_ln878_15 = select i1 %tmp_18, i17 %zext_ln559_15, i17 %cics_ip_sums_sum_V_15_load

]]></Node>
<StgValue><ssdm name="select_ln878_15"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:203 %p_Result_4_i233_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 264, i32 271

]]></Node>
<StgValue><ssdm name="p_Result_4_i233_i"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:204 %p_Result_6_i234_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 256, i32 263

]]></Node>
<StgValue><ssdm name="p_Result_6_i234_i"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:205 %p_Result_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i234_i, i8 %p_Result_4_i233_i

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:206 %icmp_ln878_7 = icmp_ugt  i4 %trunc_ln674, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln878_7"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:207 %zext_ln691_16 = zext i16 %p_Result_16

]]></Node>
<StgValue><ssdm name="zext_ln691_16"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:208 %trunc_ln691_16 = trunc i17 %cics_ip_sums_sum_V_16_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_16"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:209 %add_ln691_16 = add i17 %cics_ip_sums_sum_V_16_load, i17 %zext_ln691_16

]]></Node>
<StgValue><ssdm name="add_ln691_16"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:210 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_16, i32 16

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:211 %zext_ln1497_16 = zext i1 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln1497_16"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:212 %add_ln213_46 = add i16 %p_Result_16, i16 %zext_ln1497_16

]]></Node>
<StgValue><ssdm name="add_ln213_46"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:213 %add_ln213_16 = add i16 %add_ln213_46, i16 %trunc_ln691_16

]]></Node>
<StgValue><ssdm name="add_ln213_16"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:214 %zext_ln559_16 = zext i16 %add_ln213_16

]]></Node>
<StgValue><ssdm name="zext_ln559_16"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:215 %select_ln878_16 = select i1 %icmp_ln878_7, i17 %zext_ln559_16, i17 %cics_ip_sums_sum_V_16_load

]]></Node>
<StgValue><ssdm name="select_ln878_16"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:216 %p_Result_4_i236_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 280, i32 287

]]></Node>
<StgValue><ssdm name="p_Result_4_i236_i"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:217 %p_Result_6_i237_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 272, i32 279

]]></Node>
<StgValue><ssdm name="p_Result_6_i237_i"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:218 %p_Result_17 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i237_i, i8 %p_Result_4_i236_i

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:219 %zext_ln691_17 = zext i16 %p_Result_17

]]></Node>
<StgValue><ssdm name="zext_ln691_17"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:220 %trunc_ln691_17 = trunc i17 %cics_ip_sums_sum_V_17_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_17"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:221 %add_ln691_17 = add i17 %cics_ip_sums_sum_V_17_load, i17 %zext_ln691_17

]]></Node>
<StgValue><ssdm name="add_ln691_17"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:222 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_17, i32 16

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:223 %zext_ln1497_17 = zext i1 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln1497_17"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:224 %add_ln213_47 = add i16 %p_Result_17, i16 %zext_ln1497_17

]]></Node>
<StgValue><ssdm name="add_ln213_47"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:225 %add_ln213_17 = add i16 %add_ln213_47, i16 %trunc_ln691_17

]]></Node>
<StgValue><ssdm name="add_ln213_17"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:226 %zext_ln559_17 = zext i16 %add_ln213_17

]]></Node>
<StgValue><ssdm name="zext_ln559_17"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:227 %select_ln878_17 = select i1 %icmp_ln878_7, i17 %zext_ln559_17, i17 %cics_ip_sums_sum_V_17_load

]]></Node>
<StgValue><ssdm name="select_ln878_17"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:228 %p_Result_4_i239_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 296, i32 303

]]></Node>
<StgValue><ssdm name="p_Result_4_i239_i"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:229 %p_Result_6_i240_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 288, i32 295

]]></Node>
<StgValue><ssdm name="p_Result_6_i240_i"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:230 %p_Result_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i240_i, i8 %p_Result_4_i239_i

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:231 %icmp_ln878_8 = icmp_ugt  i4 %trunc_ln674, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln878_8"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:232 %zext_ln691_18 = zext i16 %p_Result_18

]]></Node>
<StgValue><ssdm name="zext_ln691_18"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:233 %trunc_ln691_18 = trunc i17 %cics_ip_sums_sum_V_18_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_18"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:234 %add_ln691_18 = add i17 %cics_ip_sums_sum_V_18_load, i17 %zext_ln691_18

]]></Node>
<StgValue><ssdm name="add_ln691_18"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:235 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_18, i32 16

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:236 %zext_ln1497_18 = zext i1 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln1497_18"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:237 %add_ln213_48 = add i16 %p_Result_18, i16 %zext_ln1497_18

]]></Node>
<StgValue><ssdm name="add_ln213_48"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:238 %add_ln213_18 = add i16 %add_ln213_48, i16 %trunc_ln691_18

]]></Node>
<StgValue><ssdm name="add_ln213_18"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:239 %zext_ln559_18 = zext i16 %add_ln213_18

]]></Node>
<StgValue><ssdm name="zext_ln559_18"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:240 %select_ln878_18 = select i1 %icmp_ln878_8, i17 %zext_ln559_18, i17 %cics_ip_sums_sum_V_18_load

]]></Node>
<StgValue><ssdm name="select_ln878_18"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:241 %p_Result_4_i242_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 312, i32 319

]]></Node>
<StgValue><ssdm name="p_Result_4_i242_i"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:242 %p_Result_6_i243_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 304, i32 311

]]></Node>
<StgValue><ssdm name="p_Result_6_i243_i"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:243 %p_Result_19 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i243_i, i8 %p_Result_4_i242_i

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:244 %zext_ln691_19 = zext i16 %p_Result_19

]]></Node>
<StgValue><ssdm name="zext_ln691_19"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:245 %trunc_ln691_19 = trunc i17 %cics_ip_sums_sum_V_19_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_19"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:246 %add_ln691_19 = add i17 %cics_ip_sums_sum_V_19_load, i17 %zext_ln691_19

]]></Node>
<StgValue><ssdm name="add_ln691_19"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:247 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_19, i32 16

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:248 %zext_ln1497_19 = zext i1 %tmp_24

]]></Node>
<StgValue><ssdm name="zext_ln1497_19"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:249 %add_ln213_49 = add i16 %p_Result_19, i16 %zext_ln1497_19

]]></Node>
<StgValue><ssdm name="add_ln213_49"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:250 %add_ln213_19 = add i16 %add_ln213_49, i16 %trunc_ln691_19

]]></Node>
<StgValue><ssdm name="add_ln213_19"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:251 %zext_ln559_19 = zext i16 %add_ln213_19

]]></Node>
<StgValue><ssdm name="zext_ln559_19"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:252 %select_ln878_19 = select i1 %icmp_ln878_8, i17 %zext_ln559_19, i17 %cics_ip_sums_sum_V_19_load

]]></Node>
<StgValue><ssdm name="select_ln878_19"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:253 %p_Result_4_i245_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 328, i32 335

]]></Node>
<StgValue><ssdm name="p_Result_4_i245_i"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:254 %p_Result_6_i246_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 320, i32 327

]]></Node>
<StgValue><ssdm name="p_Result_6_i246_i"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:255 %p_Result_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i246_i, i8 %p_Result_4_i245_i

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:256 %icmp_ln878_9 = icmp_ugt  i4 %trunc_ln674, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln878_9"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:257 %zext_ln691_20 = zext i16 %p_Result_20

]]></Node>
<StgValue><ssdm name="zext_ln691_20"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:258 %trunc_ln691_20 = trunc i17 %cics_ip_sums_sum_V_20_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_20"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:259 %add_ln691_20 = add i17 %cics_ip_sums_sum_V_20_load, i17 %zext_ln691_20

]]></Node>
<StgValue><ssdm name="add_ln691_20"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:260 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_20, i32 16

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:261 %zext_ln1497_20 = zext i1 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln1497_20"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:262 %add_ln213_50 = add i16 %p_Result_20, i16 %zext_ln1497_20

]]></Node>
<StgValue><ssdm name="add_ln213_50"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:263 %add_ln213_20 = add i16 %add_ln213_50, i16 %trunc_ln691_20

]]></Node>
<StgValue><ssdm name="add_ln213_20"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:264 %zext_ln559_20 = zext i16 %add_ln213_20

]]></Node>
<StgValue><ssdm name="zext_ln559_20"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:265 %select_ln878_20 = select i1 %icmp_ln878_9, i17 %zext_ln559_20, i17 %cics_ip_sums_sum_V_20_load

]]></Node>
<StgValue><ssdm name="select_ln878_20"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:266 %p_Result_4_i248_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 344, i32 351

]]></Node>
<StgValue><ssdm name="p_Result_4_i248_i"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:267 %p_Result_6_i249_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 336, i32 343

]]></Node>
<StgValue><ssdm name="p_Result_6_i249_i"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:268 %p_Result_21 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i249_i, i8 %p_Result_4_i248_i

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:269 %zext_ln691_21 = zext i16 %p_Result_21

]]></Node>
<StgValue><ssdm name="zext_ln691_21"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:270 %trunc_ln691_21 = trunc i17 %cics_ip_sums_sum_V_21_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_21"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:271 %add_ln691_21 = add i17 %cics_ip_sums_sum_V_21_load, i17 %zext_ln691_21

]]></Node>
<StgValue><ssdm name="add_ln691_21"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:272 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_21, i32 16

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:273 %zext_ln1497_21 = zext i1 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln1497_21"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:274 %add_ln213_51 = add i16 %p_Result_21, i16 %zext_ln1497_21

]]></Node>
<StgValue><ssdm name="add_ln213_51"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:275 %add_ln213_21 = add i16 %add_ln213_51, i16 %trunc_ln691_21

]]></Node>
<StgValue><ssdm name="add_ln213_21"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:276 %zext_ln559_21 = zext i16 %add_ln213_21

]]></Node>
<StgValue><ssdm name="zext_ln559_21"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:277 %select_ln878_21 = select i1 %icmp_ln878_9, i17 %zext_ln559_21, i17 %cics_ip_sums_sum_V_21_load

]]></Node>
<StgValue><ssdm name="select_ln878_21"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:278 %p_Result_4_i251_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 360, i32 367

]]></Node>
<StgValue><ssdm name="p_Result_4_i251_i"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:279 %p_Result_6_i252_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 352, i32 359

]]></Node>
<StgValue><ssdm name="p_Result_6_i252_i"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:280 %p_Result_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i252_i, i8 %p_Result_4_i251_i

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:281 %icmp_ln878_10 = icmp_ugt  i4 %trunc_ln674, i4 11

]]></Node>
<StgValue><ssdm name="icmp_ln878_10"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:282 %zext_ln691_22 = zext i16 %p_Result_22

]]></Node>
<StgValue><ssdm name="zext_ln691_22"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:283 %trunc_ln691_22 = trunc i17 %cics_ip_sums_sum_V_22_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_22"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:284 %add_ln691_22 = add i17 %cics_ip_sums_sum_V_22_load, i17 %zext_ln691_22

]]></Node>
<StgValue><ssdm name="add_ln691_22"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:285 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_22, i32 16

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:286 %zext_ln1497_22 = zext i1 %tmp_27

]]></Node>
<StgValue><ssdm name="zext_ln1497_22"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:287 %add_ln213_52 = add i16 %p_Result_22, i16 %zext_ln1497_22

]]></Node>
<StgValue><ssdm name="add_ln213_52"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:288 %add_ln213_22 = add i16 %add_ln213_52, i16 %trunc_ln691_22

]]></Node>
<StgValue><ssdm name="add_ln213_22"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:289 %zext_ln559_22 = zext i16 %add_ln213_22

]]></Node>
<StgValue><ssdm name="zext_ln559_22"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:290 %select_ln878_22 = select i1 %icmp_ln878_10, i17 %zext_ln559_22, i17 %cics_ip_sums_sum_V_22_load

]]></Node>
<StgValue><ssdm name="select_ln878_22"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:291 %p_Result_4_i254_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 376, i32 383

]]></Node>
<StgValue><ssdm name="p_Result_4_i254_i"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:292 %p_Result_6_i255_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 368, i32 375

]]></Node>
<StgValue><ssdm name="p_Result_6_i255_i"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:293 %p_Result_23 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i255_i, i8 %p_Result_4_i254_i

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:294 %zext_ln691_23 = zext i16 %p_Result_23

]]></Node>
<StgValue><ssdm name="zext_ln691_23"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:295 %trunc_ln691_23 = trunc i17 %cics_ip_sums_sum_V_23_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_23"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:296 %add_ln691_23 = add i17 %cics_ip_sums_sum_V_23_load, i17 %zext_ln691_23

]]></Node>
<StgValue><ssdm name="add_ln691_23"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:297 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_23, i32 16

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:298 %zext_ln1497_23 = zext i1 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln1497_23"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:299 %add_ln213_53 = add i16 %p_Result_23, i16 %zext_ln1497_23

]]></Node>
<StgValue><ssdm name="add_ln213_53"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:300 %add_ln213_23 = add i16 %add_ln213_53, i16 %trunc_ln691_23

]]></Node>
<StgValue><ssdm name="add_ln213_23"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:301 %zext_ln559_23 = zext i16 %add_ln213_23

]]></Node>
<StgValue><ssdm name="zext_ln559_23"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:302 %select_ln878_23 = select i1 %icmp_ln878_10, i17 %zext_ln559_23, i17 %cics_ip_sums_sum_V_23_load

]]></Node>
<StgValue><ssdm name="select_ln878_23"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:303 %p_Result_4_i257_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 392, i32 399

]]></Node>
<StgValue><ssdm name="p_Result_4_i257_i"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:304 %p_Result_6_i258_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 384, i32 391

]]></Node>
<StgValue><ssdm name="p_Result_6_i258_i"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:305 %p_Result_24 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i258_i, i8 %p_Result_4_i257_i

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:306 %icmp_ln878_11 = icmp_ugt  i4 %trunc_ln674, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln878_11"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:307 %zext_ln691_24 = zext i16 %p_Result_24

]]></Node>
<StgValue><ssdm name="zext_ln691_24"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:308 %trunc_ln691_24 = trunc i17 %cics_ip_sums_sum_V_24_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_24"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:309 %add_ln691_24 = add i17 %cics_ip_sums_sum_V_24_load, i17 %zext_ln691_24

]]></Node>
<StgValue><ssdm name="add_ln691_24"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:310 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_24, i32 16

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:311 %zext_ln1497_24 = zext i1 %tmp_29

]]></Node>
<StgValue><ssdm name="zext_ln1497_24"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:312 %add_ln213_54 = add i16 %p_Result_24, i16 %zext_ln1497_24

]]></Node>
<StgValue><ssdm name="add_ln213_54"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:313 %add_ln213_24 = add i16 %add_ln213_54, i16 %trunc_ln691_24

]]></Node>
<StgValue><ssdm name="add_ln213_24"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:314 %zext_ln559_24 = zext i16 %add_ln213_24

]]></Node>
<StgValue><ssdm name="zext_ln559_24"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:315 %select_ln878_24 = select i1 %icmp_ln878_11, i17 %zext_ln559_24, i17 %cics_ip_sums_sum_V_24_load

]]></Node>
<StgValue><ssdm name="select_ln878_24"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:316 %p_Result_4_i260_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 408, i32 415

]]></Node>
<StgValue><ssdm name="p_Result_4_i260_i"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:317 %p_Result_6_i261_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 400, i32 407

]]></Node>
<StgValue><ssdm name="p_Result_6_i261_i"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:318 %p_Result_25 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i261_i, i8 %p_Result_4_i260_i

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:319 %zext_ln691_25 = zext i16 %p_Result_25

]]></Node>
<StgValue><ssdm name="zext_ln691_25"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:320 %trunc_ln691_25 = trunc i17 %cics_ip_sums_sum_V_25_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_25"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:321 %add_ln691_25 = add i17 %cics_ip_sums_sum_V_25_load, i17 %zext_ln691_25

]]></Node>
<StgValue><ssdm name="add_ln691_25"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:322 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_25, i32 16

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:323 %zext_ln1497_25 = zext i1 %tmp_30

]]></Node>
<StgValue><ssdm name="zext_ln1497_25"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:324 %add_ln213_55 = add i16 %p_Result_25, i16 %zext_ln1497_25

]]></Node>
<StgValue><ssdm name="add_ln213_55"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:325 %add_ln213_25 = add i16 %add_ln213_55, i16 %trunc_ln691_25

]]></Node>
<StgValue><ssdm name="add_ln213_25"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:326 %zext_ln559_25 = zext i16 %add_ln213_25

]]></Node>
<StgValue><ssdm name="zext_ln559_25"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:327 %select_ln878_25 = select i1 %icmp_ln878_11, i17 %zext_ln559_25, i17 %cics_ip_sums_sum_V_25_load

]]></Node>
<StgValue><ssdm name="select_ln878_25"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:328 %p_Result_4_i263_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 424, i32 431

]]></Node>
<StgValue><ssdm name="p_Result_4_i263_i"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:329 %p_Result_6_i264_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 416, i32 423

]]></Node>
<StgValue><ssdm name="p_Result_6_i264_i"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:330 %p_Result_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i264_i, i8 %p_Result_4_i263_i

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:331 %icmp_ln878_12 = icmp_ugt  i4 %trunc_ln674, i4 13

]]></Node>
<StgValue><ssdm name="icmp_ln878_12"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:332 %zext_ln691_26 = zext i16 %p_Result_26

]]></Node>
<StgValue><ssdm name="zext_ln691_26"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:333 %trunc_ln691_26 = trunc i17 %cics_ip_sums_sum_V_26_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_26"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:334 %add_ln691_26 = add i17 %cics_ip_sums_sum_V_26_load, i17 %zext_ln691_26

]]></Node>
<StgValue><ssdm name="add_ln691_26"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:335 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_26, i32 16

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:336 %zext_ln1497_26 = zext i1 %tmp_31

]]></Node>
<StgValue><ssdm name="zext_ln1497_26"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:337 %add_ln213_56 = add i16 %p_Result_26, i16 %zext_ln1497_26

]]></Node>
<StgValue><ssdm name="add_ln213_56"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:338 %add_ln213_26 = add i16 %add_ln213_56, i16 %trunc_ln691_26

]]></Node>
<StgValue><ssdm name="add_ln213_26"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:339 %zext_ln559_26 = zext i16 %add_ln213_26

]]></Node>
<StgValue><ssdm name="zext_ln559_26"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:340 %select_ln878_26 = select i1 %icmp_ln878_12, i17 %zext_ln559_26, i17 %cics_ip_sums_sum_V_26_load

]]></Node>
<StgValue><ssdm name="select_ln878_26"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:341 %p_Result_4_i266_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 440, i32 447

]]></Node>
<StgValue><ssdm name="p_Result_4_i266_i"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:342 %p_Result_6_i267_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 432, i32 439

]]></Node>
<StgValue><ssdm name="p_Result_6_i267_i"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:343 %p_Result_27 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i267_i, i8 %p_Result_4_i266_i

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:344 %zext_ln691_27 = zext i16 %p_Result_27

]]></Node>
<StgValue><ssdm name="zext_ln691_27"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:345 %trunc_ln691_27 = trunc i17 %cics_ip_sums_sum_V_27_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_27"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:346 %add_ln691_27 = add i17 %cics_ip_sums_sum_V_27_load, i17 %zext_ln691_27

]]></Node>
<StgValue><ssdm name="add_ln691_27"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:347 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_27, i32 16

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:348 %zext_ln1497_27 = zext i1 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln1497_27"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:349 %add_ln213_57 = add i16 %p_Result_27, i16 %zext_ln1497_27

]]></Node>
<StgValue><ssdm name="add_ln213_57"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:350 %add_ln213_27 = add i16 %add_ln213_57, i16 %trunc_ln691_27

]]></Node>
<StgValue><ssdm name="add_ln213_27"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:351 %zext_ln559_27 = zext i16 %add_ln213_27

]]></Node>
<StgValue><ssdm name="zext_ln559_27"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:352 %select_ln878_27 = select i1 %icmp_ln878_12, i17 %zext_ln559_27, i17 %cics_ip_sums_sum_V_27_load

]]></Node>
<StgValue><ssdm name="select_ln878_27"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:353 %p_Result_4_i269_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 456, i32 463

]]></Node>
<StgValue><ssdm name="p_Result_4_i269_i"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:354 %p_Result_6_i270_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 448, i32 455

]]></Node>
<StgValue><ssdm name="p_Result_6_i270_i"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:355 %p_Result_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i270_i, i8 %p_Result_4_i269_i

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:356 %icmp_ln878_13 = icmp_eq  i4 %trunc_ln674, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln878_13"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:357 %zext_ln691_28 = zext i16 %p_Result_28

]]></Node>
<StgValue><ssdm name="zext_ln691_28"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:358 %trunc_ln691_28 = trunc i17 %cics_ip_sums_sum_V_28_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_28"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:359 %add_ln691_28 = add i17 %cics_ip_sums_sum_V_28_load, i17 %zext_ln691_28

]]></Node>
<StgValue><ssdm name="add_ln691_28"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:360 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_28, i32 16

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:361 %zext_ln1497_28 = zext i1 %tmp_33

]]></Node>
<StgValue><ssdm name="zext_ln1497_28"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:362 %add_ln213_58 = add i16 %p_Result_28, i16 %zext_ln1497_28

]]></Node>
<StgValue><ssdm name="add_ln213_58"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:363 %add_ln213_28 = add i16 %add_ln213_58, i16 %trunc_ln691_28

]]></Node>
<StgValue><ssdm name="add_ln213_28"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:364 %zext_ln559_28 = zext i16 %add_ln213_28

]]></Node>
<StgValue><ssdm name="zext_ln559_28"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:365 %select_ln878_28 = select i1 %icmp_ln878_13, i17 %zext_ln559_28, i17 %cics_ip_sums_sum_V_28_load

]]></Node>
<StgValue><ssdm name="select_ln878_28"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:366 %p_Result_4_i272_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 472, i32 479

]]></Node>
<StgValue><ssdm name="p_Result_4_i272_i"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:367 %p_Result_6_i273_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ipDataMetaFifo_read, i32 464, i32 471

]]></Node>
<StgValue><ssdm name="p_Result_6_i273_i"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:368 %p_Result_29 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i273_i, i8 %p_Result_4_i272_i

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:369 %zext_ln691_29 = zext i16 %p_Result_29

]]></Node>
<StgValue><ssdm name="zext_ln691_29"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:370 %trunc_ln691_29 = trunc i17 %cics_ip_sums_sum_V_29_load

]]></Node>
<StgValue><ssdm name="trunc_ln691_29"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:371 %add_ln691_29 = add i17 %cics_ip_sums_sum_V_29_load, i17 %zext_ln691_29

]]></Node>
<StgValue><ssdm name="add_ln691_29"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:372 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln691_29, i32 16

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:373 %zext_ln1497_29 = zext i1 %tmp_34

]]></Node>
<StgValue><ssdm name="zext_ln1497_29"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:374 %add_ln213_59 = add i16 %p_Result_29, i16 %zext_ln1497_29

]]></Node>
<StgValue><ssdm name="add_ln213_59"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:375 %add_ln213_29 = add i16 %add_ln213_59, i16 %trunc_ln691_29

]]></Node>
<StgValue><ssdm name="add_ln213_29"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:376 %zext_ln559_29 = zext i16 %add_ln213_29

]]></Node>
<StgValue><ssdm name="zext_ln559_29"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:377 %select_ln878_29 = select i1 %icmp_ln878_13, i17 %zext_ln559_29, i17 %cics_ip_sums_sum_V_29_load

]]></Node>
<StgValue><ssdm name="select_ln878_29"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:381 %br_ln564 = br void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="br_ln564"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:0 %cics_firstWord_flag_0_i = phi i1 1, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_firstWord_flag_0_i"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:1 %cics_ip_sums_sum_V_0_flag_1_i = phi i1 %icmp_ln878, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_0_flag_1_i"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:2 %cics_ip_sums_sum_V_0_new_1_i = phi i17 %select_ln878, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_0_new_1_i"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:3 %cics_ip_sums_sum_V_1_new_0_i = phi i17 %select_ln878_1, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_1_new_0_i"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:4 %cics_ip_sums_sum_V_2_flag_0_i = phi i1 %icmp_ln878_1, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_2_flag_0_i"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:5 %cics_ip_sums_sum_V_2_new_0_i = phi i17 %select_ln878_2, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_2_new_0_i"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:6 %cics_ip_sums_sum_V_3_new_0_i = phi i17 %select_ln878_3, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_3_new_0_i"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:7 %cics_ip_sums_sum_V_4_flag_0_i = phi i1 %icmp_ln878_2, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_4_flag_0_i"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:8 %cics_ip_sums_sum_V_4_new_0_i = phi i17 %select_ln878_4, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_4_new_0_i"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:9 %cics_ip_sums_sum_V_5_new_0_i = phi i17 %select_ln878_5, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_5_new_0_i"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:10 %cics_ip_sums_sum_V_6_flag_0_i = phi i1 %icmp_ln878_3, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_6_flag_0_i"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:11 %cics_ip_sums_sum_V_6_new_0_i = phi i17 %select_ln878_6, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_6_new_0_i"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:12 %cics_ip_sums_sum_V_7_new_0_i = phi i17 %select_ln878_7, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_7_new_0_i"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:13 %cics_ip_sums_sum_V_8_flag_0_i = phi i1 %icmp_ln878_4, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_8_flag_0_i"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:14 %cics_ip_sums_sum_V_8_new_0_i = phi i17 %select_ln878_8, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_8_new_0_i"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:15 %cics_ip_sums_sum_V_9_new_0_i = phi i17 %select_ln878_9, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_9_new_0_i"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:16 %cics_ip_sums_sum_V_10_flag_0_i = phi i1 %icmp_ln878_5, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_10_flag_0_i"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:17 %cics_ip_sums_sum_V_10_new_0_i = phi i17 %select_ln878_10, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_10_new_0_i"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:18 %cics_ip_sums_sum_V_11_new_0_i = phi i17 %select_ln878_11, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_11_new_0_i"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:19 %cics_ip_sums_sum_V_12_flag_0_i = phi i1 %icmp_ln878_6, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_12_flag_0_i"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:20 %cics_ip_sums_sum_V_12_new_0_i = phi i17 %select_ln878_12, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_12_new_0_i"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:21 %cics_ip_sums_sum_V_13_new_0_i = phi i17 %select_ln878_13, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_13_new_0_i"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:22 %cics_ip_sums_sum_V_14_flag_0_i = phi i1 %tmp_18, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_14_flag_0_i"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:23 %cics_ip_sums_sum_V_14_new_0_i = phi i17 %select_ln878_14, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_14_new_0_i"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:24 %cics_ip_sums_sum_V_15_new_0_i = phi i17 %select_ln878_15, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_15_new_0_i"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:25 %cics_ip_sums_sum_V_16_flag_0_i = phi i1 %icmp_ln878_7, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_16_flag_0_i"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:26 %cics_ip_sums_sum_V_16_new_0_i = phi i17 %select_ln878_16, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_16_new_0_i"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:27 %cics_ip_sums_sum_V_17_new_0_i = phi i17 %select_ln878_17, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_17_new_0_i"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:28 %cics_ip_sums_sum_V_18_flag_0_i = phi i1 %icmp_ln878_8, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_18_flag_0_i"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:29 %cics_ip_sums_sum_V_18_new_0_i = phi i17 %select_ln878_18, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_18_new_0_i"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:30 %cics_ip_sums_sum_V_19_new_0_i = phi i17 %select_ln878_19, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_19_new_0_i"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:31 %cics_ip_sums_sum_V_20_flag_0_i = phi i1 %icmp_ln878_9, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_20_flag_0_i"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:32 %cics_ip_sums_sum_V_20_new_0_i = phi i17 %select_ln878_20, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_20_new_0_i"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:33 %cics_ip_sums_sum_V_21_new_0_i = phi i17 %select_ln878_21, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_21_new_0_i"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:34 %cics_ip_sums_sum_V_22_flag_0_i = phi i1 %icmp_ln878_10, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_22_flag_0_i"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:35 %cics_ip_sums_sum_V_22_new_0_i = phi i17 %select_ln878_22, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_22_new_0_i"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:36 %cics_ip_sums_sum_V_23_new_0_i = phi i17 %select_ln878_23, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_23_new_0_i"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:37 %cics_ip_sums_sum_V_24_flag_0_i = phi i1 %icmp_ln878_11, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_24_flag_0_i"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:38 %cics_ip_sums_sum_V_24_new_0_i = phi i17 %select_ln878_24, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_24_new_0_i"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:39 %cics_ip_sums_sum_V_25_new_0_i = phi i17 %select_ln878_25, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_25_new_0_i"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:40 %cics_ip_sums_sum_V_26_flag_0_i = phi i1 %icmp_ln878_12, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_26_flag_0_i"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:41 %cics_ip_sums_sum_V_26_new_0_i = phi i17 %select_ln878_26, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_26_new_0_i"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:42 %cics_ip_sums_sum_V_27_new_0_i = phi i17 %select_ln878_27, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_27_new_0_i"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:43 %cics_ip_sums_sum_V_28_flag_0_i = phi i1 %icmp_ln878_13, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_28_flag_0_i"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:44 %cics_ip_sums_sum_V_28_new_0_i = phi i17 %select_ln878_28, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_28_new_0_i"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:45 %cics_ip_sums_sum_V_29_new_0_i = phi i17 %select_ln878_29, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_29_new_0_i"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:46 %or_ln566 = or i1 %tmp_last_V, i1 %cics_firstWord_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln566"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:47 %or_ln566_1 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_0_flag_1_i

]]></Node>
<StgValue><ssdm name="or_ln566_1"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:48 %select_ln566 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_0_new_1_i

]]></Node>
<StgValue><ssdm name="select_ln566"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:49 %select_ln566_1 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_1_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_1"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:50 %or_ln566_2 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_2_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln566_2"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:51 %select_ln566_2 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_2_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_2"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:52 %select_ln566_3 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_3_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_3"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:53 %or_ln566_3 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_4_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln566_3"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:54 %select_ln566_4 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_4_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_4"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:55 %select_ln566_5 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_5_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_5"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:56 %or_ln566_4 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_6_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln566_4"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:57 %select_ln566_6 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_6_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_6"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:58 %select_ln566_7 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_7_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_7"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:59 %or_ln566_5 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_8_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln566_5"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:60 %select_ln566_8 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_8_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_8"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:61 %select_ln566_9 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_9_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_9"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:62 %or_ln566_6 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_10_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln566_6"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:63 %select_ln566_10 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_10_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_10"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:64 %select_ln566_11 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_11_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_11"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:65 %or_ln566_7 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_12_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln566_7"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:66 %select_ln566_12 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_12_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_12"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:67 %select_ln566_13 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_13_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_13"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:68 %or_ln566_8 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_14_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln566_8"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:69 %select_ln566_14 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_14_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_14"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:70 %select_ln566_15 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_15_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_15"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:71 %or_ln566_9 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_16_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln566_9"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:72 %select_ln566_16 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_16_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_16"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:73 %select_ln566_17 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_17_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_17"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:74 %or_ln566_10 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_18_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln566_10"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:75 %select_ln566_18 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_18_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_18"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:76 %select_ln566_19 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_19_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_19"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:77 %or_ln566_11 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_20_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln566_11"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:78 %select_ln566_20 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_20_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_20"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:79 %select_ln566_21 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_21_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_21"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:80 %or_ln566_12 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_22_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln566_12"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:81 %select_ln566_22 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_22_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_22"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:82 %select_ln566_23 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_23_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_23"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:83 %or_ln566_13 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_24_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln566_13"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:84 %select_ln566_24 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_24_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_24"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:85 %select_ln566_25 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_25_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_25"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:86 %or_ln566_14 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_26_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln566_14"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:87 %select_ln566_26 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_26_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_26"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:88 %select_ln566_27 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_27_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_27"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:89 %or_ln566_15 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_28_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln566_15"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:90 %select_ln566_28 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_28_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_28"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:91 %select_ln566_29 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_29_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln566_29"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1.i:92 %br_ln566 = br void %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.i:0 %cics_firstWord_flag_1_i = phi i1 0, void %entry, i1 %or_ln566, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_firstWord_flag_1_i"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.i:1 %cics_firstWord_new_1_i = phi i1 0, void %entry, i1 %tmp_last_V, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_firstWord_new_1_i"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.i:2 %cics_ip_sums_sum_V_0_flag_2_i = phi i1 0, void %entry, i1 %or_ln566_1, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_0_flag_2_i"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:3 %cics_ip_sums_sum_V_0_new_2_i = phi i17 0, void %entry, i17 %select_ln566, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_0_new_2_i"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:4 %cics_ip_sums_sum_V_1_new_1_i = phi i17 0, void %entry, i17 %select_ln566_1, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_1_new_1_i"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.i:5 %cics_ip_sums_sum_V_2_flag_1_i = phi i1 0, void %entry, i1 %or_ln566_2, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_2_flag_1_i"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:6 %cics_ip_sums_sum_V_2_new_1_i = phi i17 0, void %entry, i17 %select_ln566_2, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_2_new_1_i"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:7 %cics_ip_sums_sum_V_3_new_1_i = phi i17 0, void %entry, i17 %select_ln566_3, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_3_new_1_i"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.i:8 %cics_ip_sums_sum_V_4_flag_1_i = phi i1 0, void %entry, i1 %or_ln566_3, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_4_flag_1_i"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:9 %cics_ip_sums_sum_V_4_new_1_i = phi i17 0, void %entry, i17 %select_ln566_4, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_4_new_1_i"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:10 %cics_ip_sums_sum_V_5_new_1_i = phi i17 0, void %entry, i17 %select_ln566_5, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_5_new_1_i"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.i:11 %cics_ip_sums_sum_V_6_flag_1_i = phi i1 0, void %entry, i1 %or_ln566_4, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_6_flag_1_i"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:12 %cics_ip_sums_sum_V_6_new_1_i = phi i17 0, void %entry, i17 %select_ln566_6, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_6_new_1_i"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:13 %cics_ip_sums_sum_V_7_new_1_i = phi i17 0, void %entry, i17 %select_ln566_7, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_7_new_1_i"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.i:14 %cics_ip_sums_sum_V_8_flag_1_i = phi i1 0, void %entry, i1 %or_ln566_5, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_8_flag_1_i"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:15 %cics_ip_sums_sum_V_8_new_1_i = phi i17 0, void %entry, i17 %select_ln566_8, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_8_new_1_i"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:16 %cics_ip_sums_sum_V_9_new_1_i = phi i17 0, void %entry, i17 %select_ln566_9, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_9_new_1_i"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.i:17 %cics_ip_sums_sum_V_10_flag_1_i = phi i1 0, void %entry, i1 %or_ln566_6, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_10_flag_1_i"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:18 %cics_ip_sums_sum_V_10_new_1_i = phi i17 0, void %entry, i17 %select_ln566_10, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_10_new_1_i"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:19 %cics_ip_sums_sum_V_11_new_1_i = phi i17 0, void %entry, i17 %select_ln566_11, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_11_new_1_i"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.i:20 %cics_ip_sums_sum_V_12_flag_1_i = phi i1 0, void %entry, i1 %or_ln566_7, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_12_flag_1_i"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:21 %cics_ip_sums_sum_V_12_new_1_i = phi i17 0, void %entry, i17 %select_ln566_12, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_12_new_1_i"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:22 %cics_ip_sums_sum_V_13_new_1_i = phi i17 0, void %entry, i17 %select_ln566_13, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_13_new_1_i"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.i:23 %cics_ip_sums_sum_V_14_flag_1_i = phi i1 0, void %entry, i1 %or_ln566_8, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_14_flag_1_i"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:24 %cics_ip_sums_sum_V_14_new_1_i = phi i17 0, void %entry, i17 %select_ln566_14, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_14_new_1_i"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:25 %cics_ip_sums_sum_V_15_new_1_i = phi i17 0, void %entry, i17 %select_ln566_15, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_15_new_1_i"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.i:26 %cics_ip_sums_sum_V_16_flag_1_i = phi i1 0, void %entry, i1 %or_ln566_9, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_16_flag_1_i"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:27 %cics_ip_sums_sum_V_16_new_1_i = phi i17 0, void %entry, i17 %select_ln566_16, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_16_new_1_i"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:28 %cics_ip_sums_sum_V_17_new_1_i = phi i17 0, void %entry, i17 %select_ln566_17, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_17_new_1_i"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.i:29 %cics_ip_sums_sum_V_18_flag_1_i = phi i1 0, void %entry, i1 %or_ln566_10, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_18_flag_1_i"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:30 %cics_ip_sums_sum_V_18_new_1_i = phi i17 0, void %entry, i17 %select_ln566_18, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_18_new_1_i"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:31 %cics_ip_sums_sum_V_19_new_1_i = phi i17 0, void %entry, i17 %select_ln566_19, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_19_new_1_i"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.i:32 %cics_ip_sums_sum_V_20_flag_1_i = phi i1 0, void %entry, i1 %or_ln566_11, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_20_flag_1_i"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:33 %cics_ip_sums_sum_V_20_new_1_i = phi i17 0, void %entry, i17 %select_ln566_20, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_20_new_1_i"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:34 %cics_ip_sums_sum_V_21_new_1_i = phi i17 0, void %entry, i17 %select_ln566_21, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_21_new_1_i"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.i:35 %cics_ip_sums_sum_V_22_flag_1_i = phi i1 0, void %entry, i1 %or_ln566_12, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_22_flag_1_i"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:36 %cics_ip_sums_sum_V_22_new_1_i = phi i17 0, void %entry, i17 %select_ln566_22, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_22_new_1_i"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:37 %cics_ip_sums_sum_V_23_new_1_i = phi i17 0, void %entry, i17 %select_ln566_23, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_23_new_1_i"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.i:38 %cics_ip_sums_sum_V_24_flag_1_i = phi i1 0, void %entry, i1 %or_ln566_13, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_24_flag_1_i"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:39 %cics_ip_sums_sum_V_24_new_1_i = phi i17 0, void %entry, i17 %select_ln566_24, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_24_new_1_i"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:40 %cics_ip_sums_sum_V_25_new_1_i = phi i17 0, void %entry, i17 %select_ln566_25, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_25_new_1_i"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.i:41 %cics_ip_sums_sum_V_26_flag_1_i = phi i1 0, void %entry, i1 %or_ln566_14, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_26_flag_1_i"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:42 %cics_ip_sums_sum_V_26_new_1_i = phi i17 0, void %entry, i17 %select_ln566_26, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_26_new_1_i"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:43 %cics_ip_sums_sum_V_27_new_1_i = phi i17 0, void %entry, i17 %select_ln566_27, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_27_new_1_i"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.i:44 %cics_ip_sums_sum_V_28_flag_1_i = phi i1 0, void %entry, i1 %or_ln566_15, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_28_flag_1_i"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:45 %cics_ip_sums_sum_V_28_new_1_i = phi i17 0, void %entry, i17 %select_ln566_28, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_28_new_1_i"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge.i:46 %cics_ip_sums_sum_V_29_new_1_i = phi i17 0, void %entry, i17 %select_ln566_29, void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_29_new_1_i"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i:47 %br_ln566 = br i1 %cics_ip_sums_sum_V_28_flag_1_i, void %._crit_edge.new185.i, void %mergeST186.i

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_28_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST186.i:0 %store_ln571 = store i17 %cics_ip_sums_sum_V_29_new_1_i, i17 %cics_ip_sums_sum_V_29

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_28_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST186.i:1 %store_ln571 = store i17 %cics_ip_sums_sum_V_28_new_1_i, i17 %cics_ip_sums_sum_V_28

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_28_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
mergeST186.i:2 %br_ln0 = br void %._crit_edge.new185.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.new185.i:0 %br_ln566 = br i1 %cics_ip_sums_sum_V_26_flag_1_i, void %._crit_edge.new181.i, void %mergeST182.i

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_26_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST182.i:0 %store_ln571 = store i17 %cics_ip_sums_sum_V_27_new_1_i, i17 %cics_ip_sums_sum_V_27

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_26_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST182.i:1 %store_ln571 = store i17 %cics_ip_sums_sum_V_26_new_1_i, i17 %cics_ip_sums_sum_V_26

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_26_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
mergeST182.i:2 %br_ln0 = br void %._crit_edge.new181.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.new181.i:0 %br_ln566 = br i1 %cics_ip_sums_sum_V_24_flag_1_i, void %._crit_edge.new177.i, void %mergeST178.i

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_24_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST178.i:0 %store_ln571 = store i17 %cics_ip_sums_sum_V_25_new_1_i, i17 %cics_ip_sums_sum_V_25

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_24_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST178.i:1 %store_ln571 = store i17 %cics_ip_sums_sum_V_24_new_1_i, i17 %cics_ip_sums_sum_V_24

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_24_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
mergeST178.i:2 %br_ln0 = br void %._crit_edge.new177.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.new177.i:0 %br_ln566 = br i1 %cics_ip_sums_sum_V_22_flag_1_i, void %._crit_edge.new173.i, void %mergeST174.i

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_22_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST174.i:0 %store_ln571 = store i17 %cics_ip_sums_sum_V_23_new_1_i, i17 %cics_ip_sums_sum_V_23

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_22_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST174.i:1 %store_ln571 = store i17 %cics_ip_sums_sum_V_22_new_1_i, i17 %cics_ip_sums_sum_V_22

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_22_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
mergeST174.i:2 %br_ln0 = br void %._crit_edge.new173.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.new173.i:0 %br_ln566 = br i1 %cics_ip_sums_sum_V_20_flag_1_i, void %._crit_edge.new169.i, void %mergeST170.i

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_20_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST170.i:0 %store_ln571 = store i17 %cics_ip_sums_sum_V_21_new_1_i, i17 %cics_ip_sums_sum_V_21

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_20_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST170.i:1 %store_ln571 = store i17 %cics_ip_sums_sum_V_20_new_1_i, i17 %cics_ip_sums_sum_V_20

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_20_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
mergeST170.i:2 %br_ln0 = br void %._crit_edge.new169.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.new169.i:0 %br_ln566 = br i1 %cics_ip_sums_sum_V_18_flag_1_i, void %._crit_edge.new165.i, void %mergeST166.i

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_18_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST166.i:0 %store_ln571 = store i17 %cics_ip_sums_sum_V_19_new_1_i, i17 %cics_ip_sums_sum_V_19

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_18_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST166.i:1 %store_ln571 = store i17 %cics_ip_sums_sum_V_18_new_1_i, i17 %cics_ip_sums_sum_V_18

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_18_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
mergeST166.i:2 %br_ln0 = br void %._crit_edge.new165.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.new165.i:0 %br_ln566 = br i1 %cics_ip_sums_sum_V_16_flag_1_i, void %._crit_edge.new161.i, void %mergeST162.i

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_16_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST162.i:0 %store_ln571 = store i17 %cics_ip_sums_sum_V_17_new_1_i, i17 %cics_ip_sums_sum_V_17

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_16_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST162.i:1 %store_ln571 = store i17 %cics_ip_sums_sum_V_16_new_1_i, i17 %cics_ip_sums_sum_V_16

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_16_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
mergeST162.i:2 %br_ln0 = br void %._crit_edge.new161.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.new161.i:0 %br_ln566 = br i1 %cics_ip_sums_sum_V_14_flag_1_i, void %._crit_edge.new157.i, void %mergeST158.i

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_14_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST158.i:0 %store_ln571 = store i17 %cics_ip_sums_sum_V_15_new_1_i, i17 %cics_ip_sums_sum_V_15

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_14_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST158.i:1 %store_ln571 = store i17 %cics_ip_sums_sum_V_14_new_1_i, i17 %cics_ip_sums_sum_V_14

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_14_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
mergeST158.i:2 %br_ln0 = br void %._crit_edge.new157.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.new157.i:0 %br_ln566 = br i1 %cics_ip_sums_sum_V_12_flag_1_i, void %._crit_edge.new153.i, void %mergeST154.i

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_12_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST154.i:0 %store_ln571 = store i17 %cics_ip_sums_sum_V_13_new_1_i, i17 %cics_ip_sums_sum_V_13

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_12_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST154.i:1 %store_ln571 = store i17 %cics_ip_sums_sum_V_12_new_1_i, i17 %cics_ip_sums_sum_V_12

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_12_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
mergeST154.i:2 %br_ln0 = br void %._crit_edge.new153.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.new153.i:0 %br_ln566 = br i1 %cics_ip_sums_sum_V_10_flag_1_i, void %._crit_edge.new149.i, void %mergeST150.i

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_10_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST150.i:0 %store_ln571 = store i17 %cics_ip_sums_sum_V_11_new_1_i, i17 %cics_ip_sums_sum_V_11

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_10_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST150.i:1 %store_ln571 = store i17 %cics_ip_sums_sum_V_10_new_1_i, i17 %cics_ip_sums_sum_V_10

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_10_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
mergeST150.i:2 %br_ln0 = br void %._crit_edge.new149.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.new149.i:0 %br_ln566 = br i1 %cics_ip_sums_sum_V_8_flag_1_i, void %._crit_edge.new145.i, void %mergeST146.i

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_8_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST146.i:0 %store_ln571 = store i17 %cics_ip_sums_sum_V_9_new_1_i, i17 %cics_ip_sums_sum_V_9

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_8_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST146.i:1 %store_ln571 = store i17 %cics_ip_sums_sum_V_8_new_1_i, i17 %cics_ip_sums_sum_V_8

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_8_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
mergeST146.i:2 %br_ln0 = br void %._crit_edge.new145.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.new145.i:0 %br_ln566 = br i1 %cics_ip_sums_sum_V_6_flag_1_i, void %._crit_edge.new141.i, void %mergeST142.i

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_6_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST142.i:0 %store_ln571 = store i17 %cics_ip_sums_sum_V_7_new_1_i, i17 %cics_ip_sums_sum_V_7

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_6_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST142.i:1 %store_ln571 = store i17 %cics_ip_sums_sum_V_6_new_1_i, i17 %cics_ip_sums_sum_V_6

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_6_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
mergeST142.i:2 %br_ln0 = br void %._crit_edge.new141.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.new141.i:0 %br_ln566 = br i1 %cics_ip_sums_sum_V_4_flag_1_i, void %._crit_edge.new137.i, void %mergeST138.i

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_4_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST138.i:0 %store_ln571 = store i17 %cics_ip_sums_sum_V_5_new_1_i, i17 %cics_ip_sums_sum_V_5

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_4_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST138.i:1 %store_ln571 = store i17 %cics_ip_sums_sum_V_4_new_1_i, i17 %cics_ip_sums_sum_V_4

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_4_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
mergeST138.i:2 %br_ln0 = br void %._crit_edge.new137.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.new137.i:0 %br_ln566 = br i1 %cics_ip_sums_sum_V_2_flag_1_i, void %._crit_edge.new133.i, void %mergeST134.i

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_2_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST134.i:0 %store_ln571 = store i17 %cics_ip_sums_sum_V_3_new_1_i, i17 %cics_ip_sums_sum_V_3

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_2_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST134.i:1 %store_ln571 = store i17 %cics_ip_sums_sum_V_2_new_1_i, i17 %cics_ip_sums_sum_V_2

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_2_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
mergeST134.i:2 %br_ln0 = br void %._crit_edge.new133.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.new133.i:0 %br_ln566 = br i1 %cics_ip_sums_sum_V_0_flag_2_i, void %._crit_edge.new129.i, void %mergeST130.i

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_0_flag_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST130.i:0 %store_ln571 = store i17 %cics_ip_sums_sum_V_1_new_1_i, i17 %cics_ip_sums_sum_V_1

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="631" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_0_flag_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST130.i:1 %store_ln558 = store i17 %cics_ip_sums_sum_V_0_new_2_i, i17 %cics_ip_sums_sum_V_0

]]></Node>
<StgValue><ssdm name="store_ln558"/></StgValue>
</operation>

<operation id="632" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_ip_sums_sum_V_0_flag_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
mergeST130.i:2 %br_ln0 = br void %._crit_edge.new129.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="633" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.new129.i:0 %br_ln566 = br i1 %cics_firstWord_flag_1_i, void %ip_handler_compute_ipv4_checksum.exit, void %mergeST.i

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>

<operation id="634" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_firstWord_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST.i:0 %store_ln573 = store i1 %cics_firstWord_new_1_i, i1 %cics_firstWord

]]></Node>
<StgValue><ssdm name="store_ln573"/></StgValue>
</operation>

<operation id="635" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cics_firstWord_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0">
<![CDATA[
mergeST.i:1 %br_ln0 = br void %ip_handler_compute_ipv4_checksum.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="636" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1009" op_0_bw="1009" op_1_bw="64" op_2_bw="17" op_3_bw="15" op_4_bw="17" op_5_bw="15" op_6_bw="17" op_7_bw="15" op_8_bw="17" op_9_bw="15" op_10_bw="17" op_11_bw="15" op_12_bw="17" op_13_bw="15" op_14_bw="17" op_15_bw="15" op_16_bw="17" op_17_bw="15" op_18_bw="17" op_19_bw="15" op_20_bw="17" op_21_bw="15" op_22_bw="17" op_23_bw="15" op_24_bw="17" op_25_bw="15" op_26_bw="17" op_27_bw="15" op_28_bw="17" op_29_bw="15" op_30_bw="17" op_31_bw="15" op_32_bw="17" op_33_bw="15" op_34_bw="17" op_35_bw="15" op_36_bw="17" op_37_bw="15" op_38_bw="17" op_39_bw="15" op_40_bw="17" op_41_bw="15" op_42_bw="17" op_43_bw="15" op_44_bw="17" op_45_bw="15" op_46_bw="17" op_47_bw="15" op_48_bw="17" op_49_bw="15" op_50_bw="17" op_51_bw="15" op_52_bw="17" op_53_bw="15" op_54_bw="17" op_55_bw="15" op_56_bw="17" op_57_bw="15" op_58_bw="17" op_59_bw="15" op_60_bw="17">
<![CDATA[
_ifconv:378 %tmp_16_i = bitconcatenate i1009 @_ssdm_op_BitConcatenate.i1009.i64.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17, i64 0, i17 %select_ln878_29, i15 0, i17 %select_ln878_28, i15 0, i17 %select_ln878_27, i15 0, i17 %select_ln878_26, i15 0, i17 %select_ln878_25, i15 0, i17 %select_ln878_24, i15 0, i17 %select_ln878_23, i15 0, i17 %select_ln878_22, i15 0, i17 %select_ln878_21, i15 0, i17 %select_ln878_20, i15 0, i17 %select_ln878_19, i15 0, i17 %select_ln878_18, i15 0, i17 %select_ln878_17, i15 0, i17 %select_ln878_16, i15 0, i17 %select_ln878_15, i15 0, i17 %select_ln878_14, i15 0, i17 %select_ln878_13, i15 0, i17 %select_ln878_12, i15 0, i17 %select_ln878_11, i15 0, i17 %select_ln878_10, i15 0, i17 %select_ln878_9, i15 0, i17 %select_ln878_8, i15 0, i17 %select_ln878_7, i15 0, i17 %select_ln878_6, i15 0, i17 %select_ln878_5, i15 0, i17 %select_ln878_4, i15 0, i17 %select_ln878_3, i15 0, i17 %select_ln878_2, i15 0, i17 %select_ln878_1, i15 0, i17 %select_ln878

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1024" op_0_bw="1009">
<![CDATA[
_ifconv:379 %zext_ln174 = zext i1009 %tmp_16_i

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
_ifconv:380 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %iph_subSumsFifoOut, i1024 %zext_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0">
<![CDATA[
ip_handler_compute_ipv4_checksum.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
