{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560853664651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560853664659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 15:57:44 2019 " "Processing started: Tue Jun 18 15:57:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560853664659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853664659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_robot -c fpga_robot " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_robot -c fpga_robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853664659 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560853665282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560853665282 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 movements.v(140) " "Verilog HDL Expression warning at movements.v(140): truncated literal to match 7 bits" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 140 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1560853673144 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "movements.v(128) " "Verilog HDL information at movements.v(128): always construct contains both blocking and non-blocking assignments" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560853673144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movements.v 2 2 " "Found 2 design units, including 2 entities, in source file movements.v" { { "Info" "ISGN_ENTITY_NAME" "1 set_direction " "Found entity 1: set_direction" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853673144 ""} { "Info" "ISGN_ENTITY_NAME" "2 motor_pwm " "Found entity 2: motor_pwm" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853673144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853673144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_sensor_robot_movement.v 1 1 " "Found 1 design units, including 1 entities, in source file line_sensor_robot_movement.v" { { "Info" "ISGN_ENTITY_NAME" "1 robot_movement_line_sensor " "Found entity 1: robot_movement_line_sensor" {  } { { "line_sensor_robot_movement.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/line_sensor_robot_movement.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853673148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853673148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853673148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853673148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_robot.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_robot.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_robot " "Found entity 1: fpga_robot" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853673152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853673152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_values.v 1 1 " "Found 1 design units, including 1 entities, in source file display_values.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_values " "Found entity 1: display_values" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853673154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853673154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_interface " "Found entity 1: adc_interface" {  } { { "adc_interface.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/adc_interface.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853673154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853673154 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_robot " "Elaborating entity \"fpga_robot\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560853673228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpga_robot.v(85) " "Verilog HDL assignment warning at fpga_robot.v(85): truncated value with size 32 to match size of target (8)" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673232 "|fpga_robot"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpga_robot.v(87) " "Verilog HDL assignment warning at fpga_robot.v(87): truncated value with size 32 to match size of target (8)" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673232 "|fpga_robot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_interface adc_interface:line_sensor_module " "Elaborating entity \"adc_interface\" for hierarchy \"adc_interface:line_sensor_module\"" {  } { { "fpga_robot.v" "line_sensor_module" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853673238 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 5 adc_interface.v(38) " "Verilog HDL assignment warning at adc_interface.v(38): truncated value with size 25 to match size of target (5)" {  } { { "adc_interface.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/adc_interface.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|adc_interface:line_sensor_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_values display_values:lcd_module " "Elaborating entity \"display_values\" for hierarchy \"display_values:lcd_module\"" {  } { { "fpga_robot.v" "lcd_module" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(36) " "Verilog HDL assignment warning at display_values.v(36): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(37) " "Verilog HDL assignment warning at display_values.v(37): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(38) " "Verilog HDL assignment warning at display_values.v(38): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(39) " "Verilog HDL assignment warning at display_values.v(39): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(41) " "Verilog HDL assignment warning at display_values.v(41): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(42) " "Verilog HDL assignment warning at display_values.v(42): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(43) " "Verilog HDL assignment warning at display_values.v(43): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(44) " "Verilog HDL assignment warning at display_values.v(44): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(46) " "Verilog HDL assignment warning at display_values.v(46): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(47) " "Verilog HDL assignment warning at display_values.v(47): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(48) " "Verilog HDL assignment warning at display_values.v(48): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(49) " "Verilog HDL assignment warning at display_values.v(49): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "movement_direction display_values.v(51) " "Verilog HDL Always Construct warning at display_values.v(51): variable \"movement_direction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(51) " "Verilog HDL assignment warning at display_values.v(51): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "movement_direction display_values.v(52) " "Verilog HDL Always Construct warning at display_values.v(52): variable \"movement_direction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(52) " "Verilog HDL assignment warning at display_values.v(52): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "movement_direction display_values.v(53) " "Verilog HDL Always Construct warning at display_values.v(53): variable \"movement_direction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(53) " "Verilog HDL assignment warning at display_values.v(53): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "movement_direction display_values.v(54) " "Verilog HDL Always Construct warning at display_values.v(54): variable \"movement_direction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(54) " "Verilog HDL assignment warning at display_values.v(54): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 display_values.v(88) " "Verilog HDL assignment warning at display_values.v(88): truncated value with size 32 to match size of target (18)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_values.v(96) " "Verilog HDL assignment warning at display_values.v(96): truncated value with size 32 to match size of target (6)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 "|fpga_robot|display_values:lcd_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller display_values:lcd_module\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"display_values:lcd_module\|LCD_Controller:u0\"" {  } { { "display_values.v" "u0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853673242 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673246 "|fpga_robot|display_values:lcd_module|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_direction set_direction:robot_direction " "Elaborating entity \"set_direction\" for hierarchy \"set_direction:robot_direction\"" {  } { { "fpga_robot.v" "robot_direction" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853673246 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_motor_duty_cycle movements.v(30) " "Verilog HDL or VHDL warning at movements.v(30): object \"left_motor_duty_cycle\" assigned a value but never read" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560853673246 "|fpga_robot|set_direction:robot_direction"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_motor_duty_cycle movements.v(31) " "Verilog HDL or VHDL warning at movements.v(31): object \"right_motor_duty_cycle\" assigned a value but never read" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560853673246 "|fpga_robot|set_direction:robot_direction"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_pwm motor_pwm:right_motor " "Elaborating entity \"motor_pwm\" for hierarchy \"motor_pwm:right_motor\"" {  } { { "fpga_robot.v" "right_motor" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853673250 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 movements.v(138) " "Verilog HDL assignment warning at movements.v(138): truncated value with size 32 to match size of target (7)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673250 "|fpga_robot|motor_pwm:right_motor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 movements.v(139) " "Verilog HDL assignment warning at movements.v(139): truncated value with size 32 to match size of target (1)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853673250 "|fpga_robot|motor_pwm:right_motor"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "23 " "Inferred 23 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div2\"" {  } { { "display_values.v" "Div2" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod1\"" {  } { { "display_values.v" "Mod1" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div1\"" {  } { { "display_values.v" "Div1" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod0\"" {  } { { "display_values.v" "Mod0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div0\"" {  } { { "display_values.v" "Div0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod2\"" {  } { { "display_values.v" "Mod2" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div8\"" {  } { { "display_values.v" "Div8" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod7\"" {  } { { "display_values.v" "Mod7" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div7\"" {  } { { "display_values.v" "Div7" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod6\"" {  } { { "display_values.v" "Mod6" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div6\"" {  } { { "display_values.v" "Div6" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div5\"" {  } { { "display_values.v" "Div5" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod4\"" {  } { { "display_values.v" "Mod4" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div4\"" {  } { { "display_values.v" "Div4" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod3\"" {  } { { "display_values.v" "Mod3" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div3\"" {  } { { "display_values.v" "Div3" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod5\"" {  } { { "display_values.v" "Mod5" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div11\"" {  } { { "display_values.v" "Div11" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod10\"" {  } { { "display_values.v" "Mod10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod8\"" {  } { { "display_values.v" "Mod8" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div10\"" {  } { { "display_values.v" "Div10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod9\"" {  } { { "display_values.v" "Mod9" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod11\"" {  } { { "display_values.v" "Mod11" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853673531 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1560853673531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_values:lcd_module\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"display_values:lcd_module\|lpm_divide:Div2\"" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853673590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_values:lcd_module\|lpm_divide:Div2 " "Instantiated megafunction \"display_values:lcd_module\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853673590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853673590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853673590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853673590 ""}  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560853673590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_uim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853673634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853673634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853673650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853673650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853673674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853673674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853673721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853673721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853673764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853673764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_values:lcd_module\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"display_values:lcd_module\|lpm_divide:Mod1\"" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853673774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_values:lcd_module\|lpm_divide:Mod1 " "Instantiated megafunction \"display_values:lcd_module\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853673774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853673774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853673774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853673774 ""}  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560853673774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1bm " "Found entity 1: lpm_divide_1bm" {  } { { "db/lpm_divide_1bm.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_1bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853673814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853673814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_values:lcd_module\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"display_values:lcd_module\|lpm_divide:Div1\"" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853673828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_values:lcd_module\|lpm_divide:Div1 " "Instantiated megafunction \"display_values:lcd_module\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853673828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853673828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853673828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853673828 ""}  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560853673828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_1jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853673868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853673868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853673888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853673888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853673912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853673912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_values:lcd_module\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display_values:lcd_module\|lpm_divide:Div0\"" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853673934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_values:lcd_module\|lpm_divide:Div0 " "Instantiated megafunction \"display_values:lcd_module\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853673934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853673934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853673934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853673934 ""}  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560853673934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bkm " "Found entity 1: lpm_divide_bkm" {  } { { "db/lpm_divide_bkm.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_bkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853673977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853673977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853673997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853673997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q9f " "Found entity 1: alt_u_div_q9f" {  } { { "db/alt_u_div_q9f.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_q9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853674020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853674020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_values:lcd_module\|lpm_divide:Div11 " "Elaborated megafunction instantiation \"display_values:lcd_module\|lpm_divide:Div11\"" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853674148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_values:lcd_module\|lpm_divide:Div11 " "Instantiated megafunction \"display_values:lcd_module\|lpm_divide:Div11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853674148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853674148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853674148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853674148 ""}  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560853674148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853674194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853674194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853674212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853674212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853674232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853674232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_values:lcd_module\|lpm_divide:Mod10 " "Elaborated megafunction instantiation \"display_values:lcd_module\|lpm_divide:Mod10\"" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853674245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_values:lcd_module\|lpm_divide:Mod10 " "Instantiated megafunction \"display_values:lcd_module\|lpm_divide:Mod10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853674245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853674245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853674245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853674245 ""}  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560853674245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853674289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853674289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_values:lcd_module\|lpm_divide:Div10 " "Elaborated megafunction instantiation \"display_values:lcd_module\|lpm_divide:Div10\"" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853674307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_values:lcd_module\|lpm_divide:Div10 " "Instantiated megafunction \"display_values:lcd_module\|lpm_divide:Div10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853674307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853674307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853674307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853674307 ""}  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560853674307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853674354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853674354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853674372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853674372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853674394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853674394 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "adc_interface.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/adc_interface.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1560853674727 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1560853674727 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560853674994 "|fpga_robot|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560853674994 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560853675075 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560853675995 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_11_result_int\[0\]~0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676006 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676006 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676006 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_11_result_int\[0\]~0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676006 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676006 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676006 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676006 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676006 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676006 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod6\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod6\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_11_result_int\[0\]~0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676006 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod6\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod6\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676006 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod6\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod6\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676006 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_11_result_int\[0\]~0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676006 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676006 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676006 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676006 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676006 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676006 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676006 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676006 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1560853676006 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/output_files/fpga_robot.map.smsg " "Generated suppressed messages file D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/output_files/fpga_robot.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853676043 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560853676179 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853676179 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "motor_left_a " "No output dependent on input pin \"motor_left_a\"" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676283 "|fpga_robot|motor_left_a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "motor_left_b " "No output dependent on input pin \"motor_left_b\"" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676283 "|fpga_robot|motor_left_b"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "motor_right_a " "No output dependent on input pin \"motor_right_a\"" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676283 "|fpga_robot|motor_right_a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "motor_right_b " "No output dependent on input pin \"motor_right_b\"" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853676283 "|fpga_robot|motor_right_b"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1560853676283 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2021 " "Implemented 2021 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560853676283 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560853676283 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1982 " "Implemented 1982 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560853676283 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560853676283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560853676303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 15:57:56 2019 " "Processing ended: Tue Jun 18 15:57:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560853676303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560853676303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560853676303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853676303 ""}
