Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 22 18:35:40 2023
| Host         : fedora running 64-bit Fedora release 34 (Thirty Four)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.697        0.000                      0                  275        0.133        0.000                      0                  275       49.500        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              94.697        0.000                      0                  275        0.133        0.000                      0                  275       49.500        0.000                       0                   141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       94.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.697ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v007_j_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 0.704ns (14.568%)  route 4.128ns (85.432%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.879     5.641    clock_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.456     6.097 f  FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          2.650     8.748    state[3]
    SLICE_X108Y56        LUT6 (Prop_lut6_I1_O)        0.124     8.872 r  v007_j[31]_i_3/O
                         net (fo=1, routed)           0.286     9.158    v007_j[31]_i_3_n_0
    SLICE_X108Y56        LUT2 (Prop_lut2_I1_O)        0.124     9.282 r  v007_j[31]_i_1/O
                         net (fo=32, routed)          1.192    10.474    v007_j[31]_i_1_n_0
    SLICE_X104Y52        FDRE                                         r  v007_j_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.613   105.095    clock_IBUF_BUFG
    SLICE_X104Y52        FDRE                                         r  v007_j_reg[17]/C
                         clock pessimism              0.280   105.375    
                         clock uncertainty           -0.035   105.340    
    SLICE_X104Y52        FDRE (Setup_fdre_C_CE)      -0.169   105.171    v007_j_reg[17]
  -------------------------------------------------------------------
                         required time                        105.171    
                         arrival time                         -10.474    
  -------------------------------------------------------------------
                         slack                                 94.697    

Slack (MET) :             94.697ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v007_j_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 0.704ns (14.568%)  route 4.128ns (85.432%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.879     5.641    clock_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.456     6.097 f  FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          2.650     8.748    state[3]
    SLICE_X108Y56        LUT6 (Prop_lut6_I1_O)        0.124     8.872 r  v007_j[31]_i_3/O
                         net (fo=1, routed)           0.286     9.158    v007_j[31]_i_3_n_0
    SLICE_X108Y56        LUT2 (Prop_lut2_I1_O)        0.124     9.282 r  v007_j[31]_i_1/O
                         net (fo=32, routed)          1.192    10.474    v007_j[31]_i_1_n_0
    SLICE_X104Y52        FDRE                                         r  v007_j_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.613   105.095    clock_IBUF_BUFG
    SLICE_X104Y52        FDRE                                         r  v007_j_reg[19]/C
                         clock pessimism              0.280   105.375    
                         clock uncertainty           -0.035   105.340    
    SLICE_X104Y52        FDRE (Setup_fdre_C_CE)      -0.169   105.171    v007_j_reg[19]
  -------------------------------------------------------------------
                         required time                        105.171    
                         arrival time                         -10.474    
  -------------------------------------------------------------------
                         slack                                 94.697    

Slack (MET) :             94.971ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v007_j_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.704ns (15.315%)  route 3.893ns (84.685%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 105.169 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.879     5.641    clock_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.456     6.097 f  FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          2.650     8.748    state[3]
    SLICE_X108Y56        LUT6 (Prop_lut6_I1_O)        0.124     8.872 r  v007_j[31]_i_3/O
                         net (fo=1, routed)           0.286     9.158    v007_j[31]_i_3_n_0
    SLICE_X108Y56        LUT2 (Prop_lut2_I1_O)        0.124     9.282 r  v007_j[31]_i_1/O
                         net (fo=32, routed)          0.956    10.238    v007_j[31]_i_1_n_0
    SLICE_X109Y50        FDRE                                         r  v007_j_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.687   105.169    clock_IBUF_BUFG
    SLICE_X109Y50        FDRE                                         r  v007_j_reg[10]/C
                         clock pessimism              0.280   105.449    
                         clock uncertainty           -0.035   105.414    
    SLICE_X109Y50        FDRE (Setup_fdre_C_CE)      -0.205   105.209    v007_j_reg[10]
  -------------------------------------------------------------------
                         required time                        105.209    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                 94.971    

Slack (MET) :             94.971ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v007_j_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.704ns (15.315%)  route 3.893ns (84.685%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 105.169 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.879     5.641    clock_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.456     6.097 f  FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          2.650     8.748    state[3]
    SLICE_X108Y56        LUT6 (Prop_lut6_I1_O)        0.124     8.872 r  v007_j[31]_i_3/O
                         net (fo=1, routed)           0.286     9.158    v007_j[31]_i_3_n_0
    SLICE_X108Y56        LUT2 (Prop_lut2_I1_O)        0.124     9.282 r  v007_j[31]_i_1/O
                         net (fo=32, routed)          0.956    10.238    v007_j[31]_i_1_n_0
    SLICE_X109Y50        FDRE                                         r  v007_j_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.687   105.169    clock_IBUF_BUFG
    SLICE_X109Y50        FDRE                                         r  v007_j_reg[11]/C
                         clock pessimism              0.280   105.449    
                         clock uncertainty           -0.035   105.414    
    SLICE_X109Y50        FDRE (Setup_fdre_C_CE)      -0.205   105.209    v007_j_reg[11]
  -------------------------------------------------------------------
                         required time                        105.209    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                 94.971    

Slack (MET) :             94.971ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v007_j_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.704ns (15.315%)  route 3.893ns (84.685%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 105.169 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.879     5.641    clock_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.456     6.097 f  FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          2.650     8.748    state[3]
    SLICE_X108Y56        LUT6 (Prop_lut6_I1_O)        0.124     8.872 r  v007_j[31]_i_3/O
                         net (fo=1, routed)           0.286     9.158    v007_j[31]_i_3_n_0
    SLICE_X108Y56        LUT2 (Prop_lut2_I1_O)        0.124     9.282 r  v007_j[31]_i_1/O
                         net (fo=32, routed)          0.956    10.238    v007_j[31]_i_1_n_0
    SLICE_X109Y50        FDRE                                         r  v007_j_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.687   105.169    clock_IBUF_BUFG
    SLICE_X109Y50        FDRE                                         r  v007_j_reg[5]/C
                         clock pessimism              0.280   105.449    
                         clock uncertainty           -0.035   105.414    
    SLICE_X109Y50        FDRE (Setup_fdre_C_CE)      -0.205   105.209    v007_j_reg[5]
  -------------------------------------------------------------------
                         required time                        105.209    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                 94.971    

Slack (MET) :             94.971ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v007_j_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.704ns (15.315%)  route 3.893ns (84.685%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 105.169 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.879     5.641    clock_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.456     6.097 f  FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          2.650     8.748    state[3]
    SLICE_X108Y56        LUT6 (Prop_lut6_I1_O)        0.124     8.872 r  v007_j[31]_i_3/O
                         net (fo=1, routed)           0.286     9.158    v007_j[31]_i_3_n_0
    SLICE_X108Y56        LUT2 (Prop_lut2_I1_O)        0.124     9.282 r  v007_j[31]_i_1/O
                         net (fo=32, routed)          0.956    10.238    v007_j[31]_i_1_n_0
    SLICE_X109Y50        FDRE                                         r  v007_j_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.687   105.169    clock_IBUF_BUFG
    SLICE_X109Y50        FDRE                                         r  v007_j_reg[7]/C
                         clock pessimism              0.280   105.449    
                         clock uncertainty           -0.035   105.414    
    SLICE_X109Y50        FDRE (Setup_fdre_C_CE)      -0.205   105.209    v007_j_reg[7]
  -------------------------------------------------------------------
                         required time                        105.209    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                 94.971    

Slack (MET) :             94.971ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v007_j_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.704ns (15.315%)  route 3.893ns (84.685%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 105.169 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.879     5.641    clock_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.456     6.097 f  FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          2.650     8.748    state[3]
    SLICE_X108Y56        LUT6 (Prop_lut6_I1_O)        0.124     8.872 r  v007_j[31]_i_3/O
                         net (fo=1, routed)           0.286     9.158    v007_j[31]_i_3_n_0
    SLICE_X108Y56        LUT2 (Prop_lut2_I1_O)        0.124     9.282 r  v007_j[31]_i_1/O
                         net (fo=32, routed)          0.956    10.238    v007_j[31]_i_1_n_0
    SLICE_X109Y50        FDRE                                         r  v007_j_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.687   105.169    clock_IBUF_BUFG
    SLICE_X109Y50        FDRE                                         r  v007_j_reg[8]/C
                         clock pessimism              0.280   105.449    
                         clock uncertainty           -0.035   105.414    
    SLICE_X109Y50        FDRE (Setup_fdre_C_CE)      -0.205   105.209    v007_j_reg[8]
  -------------------------------------------------------------------
                         required time                        105.209    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                 94.971    

Slack (MET) :             94.971ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v007_j_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.704ns (15.315%)  route 3.893ns (84.685%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 105.169 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.879     5.641    clock_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.456     6.097 f  FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          2.650     8.748    state[3]
    SLICE_X108Y56        LUT6 (Prop_lut6_I1_O)        0.124     8.872 r  v007_j[31]_i_3/O
                         net (fo=1, routed)           0.286     9.158    v007_j[31]_i_3_n_0
    SLICE_X108Y56        LUT2 (Prop_lut2_I1_O)        0.124     9.282 r  v007_j[31]_i_1/O
                         net (fo=32, routed)          0.956    10.238    v007_j[31]_i_1_n_0
    SLICE_X109Y50        FDRE                                         r  v007_j_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.687   105.169    clock_IBUF_BUFG
    SLICE_X109Y50        FDRE                                         r  v007_j_reg[9]/C
                         clock pessimism              0.280   105.449    
                         clock uncertainty           -0.035   105.414    
    SLICE_X109Y50        FDRE (Setup_fdre_C_CE)      -0.205   105.209    v007_j_reg[9]
  -------------------------------------------------------------------
                         required time                        105.209    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                 94.971    

Slack (MET) :             94.994ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v007_j_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 0.704ns (14.849%)  route 4.037ns (85.151%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 105.181 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.879     5.641    clock_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.456     6.097 f  FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          2.650     8.748    state[3]
    SLICE_X108Y56        LUT6 (Prop_lut6_I1_O)        0.124     8.872 r  v007_j[31]_i_3/O
                         net (fo=1, routed)           0.286     9.158    v007_j[31]_i_3_n_0
    SLICE_X108Y56        LUT2 (Prop_lut2_I1_O)        0.124     9.282 r  v007_j[31]_i_1/O
                         net (fo=32, routed)          1.101    10.383    v007_j[31]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  v007_j_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.698   105.181    clock_IBUF_BUFG
    SLICE_X109Y48        FDRE                                         r  v007_j_reg[0]/C
                         clock pessimism              0.435   105.616    
                         clock uncertainty           -0.035   105.581    
    SLICE_X109Y48        FDRE (Setup_fdre_C_CE)      -0.205   105.376    v007_j_reg[0]
  -------------------------------------------------------------------
                         required time                        105.376    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                 94.994    

Slack (MET) :             94.994ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v007_j_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 0.704ns (14.849%)  route 4.037ns (85.151%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 105.181 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.879     5.641    clock_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.456     6.097 f  FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          2.650     8.748    state[3]
    SLICE_X108Y56        LUT6 (Prop_lut6_I1_O)        0.124     8.872 r  v007_j[31]_i_3/O
                         net (fo=1, routed)           0.286     9.158    v007_j[31]_i_3_n_0
    SLICE_X108Y56        LUT2 (Prop_lut2_I1_O)        0.124     9.282 r  v007_j[31]_i_1/O
                         net (fo=32, routed)          1.101    10.383    v007_j[31]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  v007_j_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.698   105.181    clock_IBUF_BUFG
    SLICE_X109Y48        FDRE                                         r  v007_j_reg[1]/C
                         clock pessimism              0.435   105.616    
                         clock uncertainty           -0.035   105.581    
    SLICE_X109Y48        FDRE (Setup_fdre_C_CE)      -0.205   105.376    v007_j_reg[1]
  -------------------------------------------------------------------
                         required time                        105.376    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                 94.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 v007_j_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tempint001_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.289ns (56.570%)  route 0.222ns (43.430%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.638     1.735    clock_IBUF_BUFG
    SLICE_X109Y50        FDRE                                         r  v007_j_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDRE (Prop_fdre_C_Q)         0.128     1.863 f  v007_j_reg[8]/Q
                         net (fo=2, routed)           0.222     2.085    v007_j[8]
    SLICE_X107Y49        LUT1 (Prop_lut1_I0_O)        0.098     2.183 r  tempint001[8]_i_2/O
                         net (fo=1, routed)           0.000     2.183    p_0_in[8]
    SLICE_X107Y49        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.246 r  tempint001_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.246    minusOp[8]
    SLICE_X107Y49        FDRE                                         r  tempint001_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.911     2.105    clock_IBUF_BUFG
    SLICE_X107Y49        FDRE                                         r  tempint001_reg[8]/C
                         clock pessimism             -0.097     2.008    
    SLICE_X107Y49        FDRE (Hold_fdre_C_D)         0.105     2.113    tempint001_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 v007_j_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tempint001_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.292ns (56.530%)  route 0.225ns (43.470%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.638     1.735    clock_IBUF_BUFG
    SLICE_X109Y50        FDRE                                         r  v007_j_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDRE (Prop_fdre_C_Q)         0.128     1.863 f  v007_j_reg[7]/Q
                         net (fo=2, routed)           0.225     2.087    v007_j[7]
    SLICE_X107Y49        LUT1 (Prop_lut1_I0_O)        0.098     2.185 r  tempint001[8]_i_3/O
                         net (fo=1, routed)           0.000     2.185    p_0_in[7]
    SLICE_X107Y49        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.251 r  tempint001_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.251    minusOp[7]
    SLICE_X107Y49        FDRE                                         r  tempint001_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.911     2.105    clock_IBUF_BUFG
    SLICE_X107Y49        FDRE                                         r  tempint001_reg[7]/C
                         clock pessimism             -0.097     2.008    
    SLICE_X107Y49        FDRE (Hold_fdre_C_D)         0.105     2.113    tempint001_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.130%)  route 0.329ns (63.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.640     1.737    clock_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.141     1.878 r  FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.329     2.207    state[0]
    SLICE_X109Y52        LUT4 (Prop_lut4_I3_O)        0.045     2.252 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.252    FSM_sequential_state[1]_i_1_n_0
    SLICE_X109Y52        FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.908     2.102    clock_IBUF_BUFG
    SLICE_X109Y52        FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.097     2.005    
    SLICE_X109Y52        FDRE (Hold_fdre_C_D)         0.092     2.097    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 v007_j_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tempint001_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.256ns (45.436%)  route 0.307ns (54.564%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.638     1.735    clock_IBUF_BUFG
    SLICE_X109Y50        FDRE                                         r  v007_j_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDRE (Prop_fdre_C_Q)         0.141     1.876 f  v007_j_reg[5]/Q
                         net (fo=2, routed)           0.307     2.183    v007_j[5]
    SLICE_X107Y49        LUT1 (Prop_lut1_I0_O)        0.045     2.228 r  tempint001[8]_i_5/O
                         net (fo=1, routed)           0.000     2.228    p_0_in[5]
    SLICE_X107Y49        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.298 r  tempint001_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.298    minusOp[5]
    SLICE_X107Y49        FDRE                                         r  tempint001_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.911     2.105    clock_IBUF_BUFG
    SLICE_X107Y49        FDRE                                         r  tempint001_reg[5]/C
                         clock pessimism             -0.097     2.008    
    SLICE_X107Y49        FDRE (Hold_fdre_C_D)         0.105     2.113    tempint001_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 v007_j_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tempint001_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.370ns (65.487%)  route 0.195ns (34.513%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.640     1.737    clock_IBUF_BUFG
    SLICE_X109Y48        FDRE                                         r  v007_j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDRE (Prop_fdre_C_Q)         0.141     1.878 f  v007_j_reg[4]/Q
                         net (fo=3, routed)           0.194     2.072    v007_j[4]
    SLICE_X107Y48        LUT1 (Prop_lut1_I0_O)        0.044     2.116 r  tempint001[4]_i_3/O
                         net (fo=1, routed)           0.000     2.116    p_0_in[4]
    SLICE_X107Y48        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.208 r  tempint001_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.208    tempint001_reg[4]_i_1_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.247 r  tempint001_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.248    tempint001_reg[8]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.302 r  tempint001_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.302    minusOp[9]
    SLICE_X107Y50        FDRE                                         r  tempint001_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.908     2.102    clock_IBUF_BUFG
    SLICE_X107Y50        FDRE                                         r  tempint001_reg[9]/C
                         clock pessimism             -0.097     2.005    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105     2.110    tempint001_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            index001_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.189ns (33.085%)  route 0.382ns (66.915%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.640     1.737    clock_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.141     1.878 r  FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          0.382     2.260    state[3]
    SLICE_X104Y50        LUT2 (Prop_lut2_I0_O)        0.048     2.308 r  index001[13]_i_1/O
                         net (fo=1, routed)           0.000     2.308    index001[13]_i_1_n_0
    SLICE_X104Y50        FDRE                                         r  index001_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.882     2.076    clock_IBUF_BUFG
    SLICE_X104Y50        FDRE                                         r  index001_reg[13]/C
                         clock pessimism             -0.097     1.979    
    SLICE_X104Y50        FDRE (Hold_fdre_C_D)         0.131     2.110    index001_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            index001_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.189ns (32.855%)  route 0.386ns (67.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.640     1.737    clock_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.141     1.878 r  FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          0.386     2.264    state[3]
    SLICE_X104Y50        LUT2 (Prop_lut2_I0_O)        0.048     2.312 r  index001[12]_i_1/O
                         net (fo=1, routed)           0.000     2.312    index001[12]_i_1_n_0
    SLICE_X104Y50        FDRE                                         r  index001_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.882     2.076    clock_IBUF_BUFG
    SLICE_X104Y50        FDRE                                         r  index001_reg[12]/C
                         clock pessimism             -0.097     1.979    
    SLICE_X104Y50        FDRE (Hold_fdre_C_D)         0.131     2.110    index001_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 v007_j_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tempint001_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.381ns (66.146%)  route 0.195ns (33.854%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.640     1.737    clock_IBUF_BUFG
    SLICE_X109Y48        FDRE                                         r  v007_j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDRE (Prop_fdre_C_Q)         0.141     1.878 f  v007_j_reg[4]/Q
                         net (fo=3, routed)           0.194     2.072    v007_j[4]
    SLICE_X107Y48        LUT1 (Prop_lut1_I0_O)        0.044     2.116 r  tempint001[4]_i_3/O
                         net (fo=1, routed)           0.000     2.116    p_0_in[4]
    SLICE_X107Y48        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.208 r  tempint001_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.208    tempint001_reg[4]_i_1_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.247 r  tempint001_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.248    tempint001_reg[8]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.313 r  tempint001_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.313    minusOp[11]
    SLICE_X107Y50        FDRE                                         r  tempint001_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.908     2.102    clock_IBUF_BUFG
    SLICE_X107Y50        FDRE                                         r  tempint001_reg[11]/C
                         clock pessimism             -0.097     2.005    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105     2.110    tempint001_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            index001_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.732%)  route 0.382ns (67.268%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.640     1.737    clock_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.141     1.878 r  FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          0.382     2.260    state[3]
    SLICE_X104Y50        LUT2 (Prop_lut2_I0_O)        0.045     2.305 r  index001[10]_i_1/O
                         net (fo=1, routed)           0.000     2.305    index001[10]_i_1_n_0
    SLICE_X104Y50        FDRE                                         r  index001_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.882     2.076    clock_IBUF_BUFG
    SLICE_X104Y50        FDRE                                         r  index001_reg[10]/C
                         clock pessimism             -0.097     1.979    
    SLICE_X104Y50        FDRE (Hold_fdre_C_D)         0.120     2.099    index001_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            index001_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.503%)  route 0.386ns (67.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.640     1.737    clock_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.141     1.878 r  FSM_sequential_state_reg[3]/Q
                         net (fo=52, routed)          0.386     2.264    state[3]
    SLICE_X104Y50        LUT2 (Prop_lut2_I0_O)        0.045     2.309 r  index001[11]_i_1/O
                         net (fo=1, routed)           0.000     2.309    index001[11]_i_1_n_0
    SLICE_X104Y50        FDRE                                         r  index001_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.882     2.076    clock_IBUF_BUFG
    SLICE_X104Y50        FDRE                                         r  index001_reg[11]/C
                         clock pessimism             -0.097     1.979    
    SLICE_X104Y50        FDRE (Hold_fdre_C_D)         0.121     2.100    index001_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X109Y49  FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X109Y52  FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X109Y54  FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X109Y49  FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X112Y52  index000_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X112Y51  index000_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X112Y51  index000_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X112Y52  index000_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X112Y52  index000_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X109Y54  FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X103Y53  index001_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X103Y53  index001_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y53  tempint001_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y53  tempint001_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y53  tempint001_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y53  tempint001_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y54  tempint001_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y54  tempint001_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y54  tempint001_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X109Y49  FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X109Y54  FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X109Y49  FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X112Y53  index000_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X112Y53  index000_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y49  index000_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X112Y53  index000_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X112Y53  index000_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y55  index000_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y55  index000_reg[23]/C



