
----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore axi4_example ...

INFO:EDK:1467 - Generic parameter C_BASEADDR/C_HIGHADDR will not be used since
   user does not have any register space ...

----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore axi4_example ...

INFO:EDK:1467 - Generic parameter C_BASEADDR/C_HIGHADDR will not be used since
   user does not have any register space ...

----------------------------------------------------------------------------
--                            File Generation                             --
----------------------------------------------------------------------------
Creating HDL source directory ...
Generating top peripheral VHDL template ...
Generating stub user logic VHDL template ...
HDL templates successfully generated ...
Creating data directory ...
Generating XPS inteface files ...
Compiling vhdl file
"/stash/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3
_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"/stash/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3
_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"/stash/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3
_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/stash/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3
_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/stash/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3
_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file
"/stash/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3
_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"/stash/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3
_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"/stash/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3
_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/stash/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3
_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/stash/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3
_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"/stash/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3
_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/stash/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burs
t_v1_00_a/hdl/vhdl/control_state_machine.vhd" in Library
axi_slave_burst_v1_00_a.
Entity <control_state_machine> compiled.
Entity <control_state_machine> (Architecture <imp>) compiled.
Compiling vhdl file
"/stash/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burs
t_v1_00_a/hdl/vhdl/read_data_path.vhd" in Library axi_slave_burst_v1_00_a.
Entity <read_data_path> compiled.
Entity <read_data_path> (Architecture <imp>) compiled.
Compiling vhdl file
"/stash/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burs
t_v1_00_a/hdl/vhdl/addr_gen.vhd" in Library axi_slave_burst_v1_00_a.
Entity <addr_gen> compiled.
Entity <addr_gen> (Architecture <imp>) compiled.
Compiling vhdl file
"/stash/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burs
t_v1_00_a/hdl/vhdl/address_decode.vhd" in Library axi_slave_burst_v1_00_a.
Entity <address_decode> compiled.
Entity <address_decode> (Architecture <imp>) compiled.
Compiling vhdl file
"/stash/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burs
t_v1_00_a/hdl/vhdl/axi_slave_burst.vhd" in Library axi_slave_burst_v1_00_a.
Entity <axi_slave_burst> compiled.
Entity <axi_slave_burst> (Architecture <imp>) compiled.
Compiling vhdl file
"/stash/files/dev/embedded/parallella/parallella-fpga-tutorials/edk_user_reposit
ory/MyProcessorIPLib/pcores/axi4_example_v1_00_a/data/../hdl/vhdl/user_logic.vhd
" in Library axi4_example_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"/stash/files/dev/embedded/parallella/parallella-fpga-tutorials/edk_user_reposit
ory/MyProcessorIPLib/pcores/axi4_example_v1_00_a/data/../hdl/vhdl/axi4_example.v
hd" in Library axi4_example_v1_00_a.
Entity <axi4_example> compiled.
Entity <axi4_example> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = axi4_example
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
XPS interface files successfully generated ...
Creating development directory ...
Generating command option file ...
Generating readme file ...
Development misc files successfully generated ...
No ProjNavigator support files will be generated at this time ...
No XST synthesis support files will be generated at this time ...
No BFM simulation files will be generated at this time ...
No software driver files will be generated at this time ...

----------------------------------------------------------------------------
--                              Final Report                              --
----------------------------------------------------------------------------
Thank you for using Create and Import Peripheral Wizard! Please find your
peripheral hardware templates under
/stash/files/dev/embedded/parallella/parallella-fpga-tutorials/edk_user_reposito
ry/MyProcessorIPLib/pcores/axi4_example_v1_00_a.

Peripheral Summary:

  top name       : axi4_example
  version        : 1.00.a
  type           : AXI4 slave
  features       : slave attachment
                   user address ranges

Address Block Summary:

  user memory 0  : C_S_AXI_MEM0_BASEADDR
                 : C_S_AXI_MEM0_HIGHADDR

File Summary

  - HDL source -
/stash/files/dev/embedded/parallella/parallella-fpga-tutorials/edk_user_reposito
ry/MyProcessorIPLib/pcores/axi4_example_v1_00_a/hdl
  top entity     : vhdl/axi4_example.vhd
  user logic     : vhdl/user_logic.vhd

  - XPS interface -
/stash/files/dev/embedded/parallella/parallella-fpga-tutorials/edk_user_reposito
ry/MyProcessorIPLib/pcores/axi4_example_v1_00_a/data
  mpd            : axi4_example_v2_1_0.mpd
  pao            : axi4_example_v2_1_0.pao

  - Misc file -
/stash/files/dev/embedded/parallella/parallella-fpga-tutorials/edk_user_reposito
ry/MyProcessorIPLib/pcores/axi4_example_v1_00_a/devl
  help           : README.txt
  option         : ipwiz.opt
  log            : ipwiz.log


