Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date              : Wed Sep 15 18:12:42 2021
| Host              : DESKTOP-C3F5G4E running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.24 11-02-2017
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.114       -8.024                      6                54341        0.030        0.000                      0                53627        0.135        0.000                       0                 23973  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                       ------------           ----------      --------------
clkref_m0/inst/clk_in1                                                                      {0.000 2.500}          5.000           200.000         
  clk_out2_clk_ref                                                                          {0.000 5.000}          10.000          100.000         
  clkfbout_clk_ref                                                                          {0.000 2.500}          5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}         33.000          30.303          
sys_clk_p                                                                                   {0.000 2.500}          5.000           200.000         
  mmcm_clkout0                                                                              {0.000 2.500}          5.000           200.000         
    pll_clk[0]                                                                              {0.000 0.312}          0.625           1600.000        
      pll_clk[0]_DIV                                                                        {0.000 2.500}          5.000           200.000         
    pll_clk[1]                                                                              {0.000 0.312}          0.625           1600.000        
      pll_clk[1]_DIV                                                                        {0.000 2.500}          5.000           200.000         
    pll_clk[2]                                                                              {0.000 0.312}          0.625           1600.000        
      pll_clk[2]_DIV                                                                        {0.000 2.500}          5.000           200.000         
  mmcm_clkout5                                                                              {0.000 10.000}         20.000          50.000          
  mmcm_clkout6                                                                              {0.000 5.000}          10.000          100.000         
video_pll_m0/inst/clk_in1                                                                   {0.000 2.500}          5.000           200.000         
  clk_out1_video_pll                                                                        {0.000 7.692}          15.385          65.000          
  clk_out2_video_pll                                                                        {0.000 10.000}         20.000          50.000          
  clkfbout_video_pll                                                                        {0.000 2.500}          5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkref_m0/inst/clk_in1                                                                                                                                                                                                                        1.100        0.000                       0                     1  
  clk_out2_clk_ref                                                                                7.950        0.000                      0                  167        0.043        0.000                      0                  167        4.725        0.000                       0                   113  
  clkfbout_clk_ref                                                                                                                                                                                                                            3.621        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.673        0.000                      0                  965        0.031        0.000                      0                  965       15.832        0.000                       0                   489  
sys_clk_p                                                                                         2.787        0.000                      0                   23        0.059        0.000                      0                   23        1.100        0.000                       0                    19  
  mmcm_clkout0                                                                                    0.131        0.000                      0                44228        0.030        0.000                      0                44228        1.100        0.000                       0                 20447  
    pll_clk[0]                                                                                                                                                                                                                                0.135        0.000                       0                     9  
      pll_clk[0]_DIV                                                                                                                                                                                                                          1.078        0.000                       0                    40  
    pll_clk[1]                                                                                                                                                                                                                                0.135        0.000                       0                     7  
      pll_clk[1]_DIV                                                                                                                                                                                                                          1.078        0.000                       0                    25  
    pll_clk[2]                                                                                                                                                                                                                                0.135        0.000                       0                     9  
      pll_clk[2]_DIV                                                                                                                                                                                                                          1.078        0.000                       0                    40  
  mmcm_clkout5                                                                                   16.800        0.000                      0                  749        0.033        0.000                      0                  749        9.332        0.000                       0                   438  
  mmcm_clkout6                                                                                    2.845        0.000                      0                 5610        0.036        0.000                      0                 5126        0.560        0.000                       0                  1729  
video_pll_m0/inst/clk_in1                                                                                                                                                                                                                     1.100        0.000                       0                     1  
  clk_out1_video_pll                                                                              9.537        0.000                      0                  178        0.052        0.000                      0                  178        6.838        0.000                       0                   131  
  clk_out2_video_pll                                                                             13.130        0.000                      0                  896        0.040        0.000                      0                  896        9.146        0.000                       0                   469  
  clkfbout_video_pll                                                                                                                                                                                                                          3.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm_clkout5        mmcm_clkout0              2.298        0.000                      0                   28                                                                        
mmcm_clkout6        mmcm_clkout0              1.872        0.000                      0                  129                                                                        
clk_out1_video_pll  mmcm_clkout0             -2.214       -2.214                      1                    8        0.476        0.000                      0                    1  
clk_out2_video_pll  mmcm_clkout0              2.206        0.000                      0                    8        0.538        0.000                      0                    1  
mmcm_clkout0        pll_clk[0]_DIV            1.490        0.000                      0                  352        0.879        0.000                      0                  352  
mmcm_clkout0        pll_clk[1]_DIV            1.847        0.000                      0                  216        0.746        0.000                      0                  216  
mmcm_clkout0        pll_clk[2]_DIV            1.090        0.000                      0                  352        0.753        0.000                      0                  352  
mmcm_clkout0        mmcm_clkout5             11.444        0.000                      0                   10                                                                        
mmcm_clkout0        mmcm_clkout6              4.375        0.000                      0                   35                                                                        
mmcm_clkout0        clk_out1_video_pll       -4.114       -4.114                      1                    8        1.722        0.000                      0                    1  
mmcm_clkout0        clk_out2_video_pll       -0.534       -1.696                      4                   11        2.036        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.594        0.000                      0                  100        0.129        0.000                      0                  100  
**async_default**                                                                           mmcm_clkout0                                                                                mmcm_clkout0                                                                                      2.796        0.000                      0                  182        0.199        0.000                      0                  182  
**async_default**                                                                           mmcm_clkout5                                                                                mmcm_clkout5                                                                                     18.426        0.000                      0                   91        0.104        0.000                      0                   91  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkref_m0/inst/clk_in1
  To Clock:  clkref_m0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkref_m0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkref_m0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y2  clkref_m0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y2  clkref_m0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y2  clkref_m0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y2  clkref_m0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y2  clkref_m0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_ref
  To Clock:  clk_out2_clk_ref

Setup :            0  Failing Endpoints,  Worst Slack        7.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.950ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_ref rise@10.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.680ns (34.483%)  route 1.292ns (65.517%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 1.043ns, distribution 1.567ns)
  Clock Net Delay (Destination): 2.323ns (routing 0.957ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.602     1.602    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.849    -0.247 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     0.190    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.273 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.610     2.883    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X49Y73         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     3.000 f  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[4]/Q
                         net (fo=10, routed)          0.500     3.500    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X50Y74         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193     3.693 f  i2c_config_m0/i2c_master_top_m0/txr[7]_i_5/O
                         net (fo=11, routed)          0.243     3.936    i2c_config_m0/i2c_master_top_m0/txr[7]_i_5_n_0
    SLICE_X49Y73         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     4.121 r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state[15]_i_2/O
                         net (fo=3, routed)           0.526     4.647    i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_onehot_state_reg[13]
    SLICE_X49Y74         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.185     4.832 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_onehot_state[8]_i_1/O
                         net (fo=1, routed)           0.023     4.855    i2c_config_m0/i2c_master_top_m0/byte_controller_n_12
    SLICE_X49Y74         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    10.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.449    11.449    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.534     9.915 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    10.287    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.362 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.323    12.685    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X49Y74         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.127    12.812    
                         clock uncertainty           -0.066    12.746    
    SLICE_X49Y74         FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.059    12.805    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                  7.950    

Slack (MET) :             8.102ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_ref rise@10.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.707ns (39.741%)  route 1.072ns (60.259%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 1.043ns, distribution 1.567ns)
  Clock Net Delay (Destination): 2.341ns (routing 0.957ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.602     1.602    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.849    -0.247 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     0.190    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.273 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.610     2.883    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X49Y73         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     3.000 f  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[4]/Q
                         net (fo=10, routed)          0.500     3.500    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X50Y74         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193     3.693 f  i2c_config_m0/i2c_master_top_m0/txr[7]_i_5/O
                         net (fo=11, routed)          0.243     3.936    i2c_config_m0/i2c_master_top_m0/txr[7]_i_5_n_0
    SLICE_X49Y73         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     4.121 r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state[15]_i_2/O
                         net (fo=3, routed)           0.293     4.414    i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_onehot_state_reg[13]
    SLICE_X50Y74         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.212     4.626 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_onehot_state[15]_i_1/O
                         net (fo=1, routed)           0.036     4.662    i2c_config_m0/i2c_master_top_m0/byte_controller_n_6
    SLICE_X50Y74         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    10.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.449    11.449    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.534     9.915 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    10.287    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.362 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.341    12.703    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X50Y74         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[15]/C
                         clock pessimism              0.065    12.768    
                         clock uncertainty           -0.066    12.702    
    SLICE_X50Y74         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    12.764    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[15]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                          -4.662    
  -------------------------------------------------------------------
                         slack                                  8.102    

Slack (MET) :             8.105ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_ref rise@10.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.468ns (31.055%)  route 1.039ns (68.945%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 12.455 - 10.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 1.043ns, distribution 1.567ns)
  Clock Net Delay (Destination): 2.093ns (routing 0.957ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.602     1.602    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.849    -0.247 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     0.190    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.273 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.610     2.883    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X49Y73         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     3.000 f  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[4]/Q
                         net (fo=10, routed)          0.348     3.348    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X49Y74         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.174     3.522 r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state[9]_i_2/O
                         net (fo=4, routed)           0.664     4.186    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state[9]_i_2_n_0
    SLICE_X48Y73         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.177     4.363 r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state[9]_i_1/O
                         net (fo=1, routed)           0.027     4.390    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state[9]_i_1_n_0
    SLICE_X48Y73         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    10.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.449    11.449    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.534     9.915 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    10.287    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.362 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.093    12.455    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X48Y73         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.047    12.502    
                         clock uncertainty           -0.066    12.436    
    SLICE_X48Y73         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.495    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                  8.105    

Slack (MET) :             8.126ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_ref rise@10.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.686ns (39.155%)  route 1.066ns (60.845%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 1.043ns, distribution 1.567ns)
  Clock Net Delay (Destination): 2.341ns (routing 0.957ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.602     1.602    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.849    -0.247 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     0.190    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.273 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.610     2.883    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X49Y73         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     3.000 f  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[4]/Q
                         net (fo=10, routed)          0.500     3.500    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X50Y74         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193     3.693 f  i2c_config_m0/i2c_master_top_m0/txr[7]_i_5/O
                         net (fo=11, routed)          0.243     3.936    i2c_config_m0/i2c_master_top_m0/txr[7]_i_5_n_0
    SLICE_X49Y73         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     4.121 r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state[15]_i_2/O
                         net (fo=3, routed)           0.293     4.414    i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_onehot_state_reg[13]
    SLICE_X50Y74         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.191     4.605 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_onehot_state[10]_i_1/O
                         net (fo=1, routed)           0.030     4.635    i2c_config_m0/i2c_master_top_m0/byte_controller_n_11
    SLICE_X50Y74         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    10.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.449    11.449    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.534     9.915 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    10.287    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.362 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.341    12.703    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X50Y74         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.065    12.768    
                         clock uncertainty           -0.066    12.702    
    SLICE_X50Y74         FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059    12.761    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                  8.126    

Slack (MET) :             8.145ns  (required time - arrival time)
  Source:                 i2c_config_m0/lut_index_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/txr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_ref rise@10.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.647ns (37.529%)  route 1.077ns (62.471%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.625ns (routing 1.043ns, distribution 1.582ns)
  Clock Net Delay (Destination): 2.347ns (routing 0.957ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.602     1.602    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.849    -0.247 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     0.190    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.273 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.625     2.898    i2c_config_m0/clk_out2
    SLICE_X52Y73         FDCE                                         r  i2c_config_m0/lut_index_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     3.012 r  i2c_config_m0/lut_index_reg[7]/Q
                         net (fo=4, routed)           0.343     3.355    i2c_config_m0/i2c_master_top_m0/Q[7]
    SLICE_X52Y73         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     3.547 r  i2c_config_m0/i2c_master_top_m0/FSM_sequential_state[0]_i_2__0/O
                         net (fo=17, routed)          0.436     3.983    i2c_config_m0/i2c_master_top_m0/txr_reg[2]_0
    SLICE_X51Y75         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.150     4.133 r  i2c_config_m0/i2c_master_top_m0/txr[0]_i_2/O
                         net (fo=1, routed)           0.271     4.404    i2c_config_m0/i2c_master_top_m0/lut_data[8]
    SLICE_X50Y75         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.191     4.595 r  i2c_config_m0/i2c_master_top_m0/txr[0]_i_1/O
                         net (fo=1, routed)           0.027     4.622    i2c_config_m0/i2c_master_top_m0/txr_1[0]
    SLICE_X50Y75         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    10.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.449    11.449    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.534     9.915 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    10.287    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.362 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.347    12.709    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X50Y75         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[0]/C
                         clock pessimism              0.065    12.774    
                         clock uncertainty           -0.066    12.708    
    SLICE_X50Y75         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.767    i2c_config_m0/i2c_master_top_m0/txr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                          -4.622    
  -------------------------------------------------------------------
                         slack                                  8.145    

Slack (MET) :             8.173ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_ref rise@10.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.337ns (19.224%)  route 1.416ns (80.776%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 1.043ns, distribution 1.567ns)
  Clock Net Delay (Destination): 2.323ns (routing 0.957ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.602     1.602    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.849    -0.247 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     0.190    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.273 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.610     2.883    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X49Y73         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.998 f  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.848     3.846    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg_n_0_[3]
    SLICE_X48Y74         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.073     3.919 r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state[0]_i_2/O
                         net (fo=1, routed)           0.533     4.452    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state[0]_i_2_n_0
    SLICE_X49Y74         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     4.601 r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.035     4.636    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state[0]_i_1_n_0
    SLICE_X49Y74         FDPE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    10.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.449    11.449    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.534     9.915 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    10.287    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.362 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.323    12.685    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X49Y74         FDPE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.127    12.812    
                         clock uncertainty           -0.066    12.746    
    SLICE_X49Y74         FDPE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.809    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  8.173    

Slack (MET) :             8.192ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_ref rise@10.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.694ns (41.782%)  route 0.967ns (58.218%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 1.043ns, distribution 1.583ns)
  Clock Net Delay (Destination): 2.328ns (routing 0.957ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.602     1.602    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.849    -0.247 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     0.190    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.273 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.626     2.899    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X51Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.016 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_reg/Q
                         net (fo=13, routed)          0.479     3.495    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_reg_n_0
    SLICE_X51Y77         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     3.680 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_i_1__0/O
                         net (fo=8, routed)           0.226     3.906    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state1
    SLICE_X51Y76         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.187     4.093 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_2__0/O
                         net (fo=1, routed)           0.227     4.320    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_2__0_n_0
    SLICE_X49Y76         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     4.525 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_1__0/O
                         net (fo=1, routed)           0.035     4.560    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller_n_12
    SLICE_X49Y76         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    10.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.449    11.449    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.534     9.915 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    10.287    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.362 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.328    12.690    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X49Y76         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.065    12.755    
                         clock uncertainty           -0.066    12.689    
    SLICE_X49Y76         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.752    i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                          -4.560    
  -------------------------------------------------------------------
                         slack                                  8.192    

Slack (MET) :             8.199ns  (required time - arrival time)
  Source:                 i2c_config_m0/lut_index_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/txr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_ref rise@10.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.611ns (36.565%)  route 1.060ns (63.435%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.625ns (routing 1.043ns, distribution 1.582ns)
  Clock Net Delay (Destination): 2.348ns (routing 0.957ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.602     1.602    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.849    -0.247 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     0.190    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.273 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.625     2.898    i2c_config_m0/clk_out2
    SLICE_X52Y73         FDCE                                         r  i2c_config_m0/lut_index_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     3.012 r  i2c_config_m0/lut_index_reg[7]/Q
                         net (fo=4, routed)           0.343     3.355    i2c_config_m0/i2c_master_top_m0/Q[7]
    SLICE_X52Y73         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     3.547 r  i2c_config_m0/i2c_master_top_m0/FSM_sequential_state[0]_i_2__0/O
                         net (fo=17, routed)          0.436     3.983    i2c_config_m0/i2c_master_top_m0/txr_reg[2]_0
    SLICE_X51Y75         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.130     4.113 r  i2c_config_m0/i2c_master_top_m0/txr[4]_i_3/O
                         net (fo=1, routed)           0.254     4.367    i2c_config_m0/i2c_master_top_m0/lut_data[12]
    SLICE_X51Y75         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.175     4.542 r  i2c_config_m0/i2c_master_top_m0/txr[4]_i_1/O
                         net (fo=1, routed)           0.027     4.569    i2c_config_m0/i2c_master_top_m0/txr_1[4]
    SLICE_X51Y75         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    10.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.449    11.449    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.534     9.915 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    10.287    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.362 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.348    12.710    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X51Y75         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[4]/C
                         clock pessimism              0.065    12.775    
                         clock uncertainty           -0.066    12.709    
    SLICE_X51Y75         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.768    i2c_config_m0/i2c_master_top_m0/txr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  8.199    

Slack (MET) :             8.221ns  (required time - arrival time)
  Source:                 i2c_config_m0/lut_index_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/txr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_ref rise@10.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.672ns (41.533%)  route 0.946ns (58.467%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.643ns (routing 1.043ns, distribution 1.600ns)
  Clock Net Delay (Destination): 2.335ns (routing 0.957ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.602     1.602    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.849    -0.247 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     0.190    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.273 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.643     2.916    i2c_config_m0/clk_out2
    SLICE_X51Y73         FDCE                                         r  i2c_config_m0/lut_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.031 r  i2c_config_m0/lut_index_reg[4]/Q
                         net (fo=5, routed)           0.363     3.394    i2c_config_m0/i2c_master_top_m0/Q[4]
    SLICE_X52Y73         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.178     3.572 r  i2c_config_m0/i2c_master_top_m0/FSM_sequential_state[0]_i_2__0/O
                         net (fo=17, routed)          0.317     3.889    i2c_config_m0/i2c_master_top_m0/txr_reg[2]_0
    SLICE_X51Y74         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     4.077 r  i2c_config_m0/i2c_master_top_m0/txr[1]_i_3/O
                         net (fo=1, routed)           0.239     4.316    i2c_config_m0/i2c_master_top_m0/lut_data[9]
    SLICE_X52Y74         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     4.507 r  i2c_config_m0/i2c_master_top_m0/txr[1]_i_1/O
                         net (fo=1, routed)           0.027     4.534    i2c_config_m0/i2c_master_top_m0/txr_1[1]
    SLICE_X52Y74         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    10.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.449    11.449    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.534     9.915 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    10.287    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.362 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.335    12.697    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X52Y74         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[1]/C
                         clock pessimism              0.065    12.762    
                         clock uncertainty           -0.066    12.696    
    SLICE_X52Y74         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.755    i2c_config_m0/i2c_master_top_m0/txr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  8.221    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_ref rise@10.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.535ns (28.748%)  route 1.326ns (71.252%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.347ns (routing 1.043ns, distribution 1.304ns)
  Clock Net Delay (Destination): 2.323ns (routing 0.957ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.602     1.602    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.849    -0.247 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     0.190    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.273 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.347     2.620    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X48Y73         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.734 f  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[9]/Q
                         net (fo=3, routed)           0.968     3.702    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg_n_0_[9]
    SLICE_X49Y74         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     3.818 r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state[7]_i_3/O
                         net (fo=1, routed)           0.210     4.028    i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_onehot_state_reg[14]
    SLICE_X49Y74         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     4.217 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_onehot_state[7]_i_2/O
                         net (fo=1, routed)           0.122     4.339    i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_onehot_state[7]_i_2_n_0
    SLICE_X49Y74         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.116     4.455 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.026     4.481    i2c_config_m0/i2c_master_top_m0/byte_controller_n_13
    SLICE_X49Y74         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    10.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.449    11.449    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.534     9.915 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    10.287    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.362 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.323    12.685    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X49Y74         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.046    12.731    
                         clock uncertainty           -0.066    12.665    
    SLICE_X49Y74         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058    12.723    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                  8.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.065ns (32.828%)  route 0.133ns (67.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Net Delay (Source):      1.161ns (routing 0.492ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.547ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.648     0.648    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.715    -0.067 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.100    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.127 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.161     1.288    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X49Y77         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.337 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/Q
                         net (fo=15, routed)          0.117     1.454    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0[2]
    SLICE_X50Y76         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016     1.470 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_i_2/O
                         net (fo=1, routed)           0.016     1.486    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_i_2_n_0
    SLICE_X50Y76         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.759     0.759    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.915    -0.156 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.053    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.084 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.378     1.462    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X50Y76         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/C
                         clock pessimism             -0.075     1.387    
    SLICE_X50Y76         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.443    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.065ns (40.880%)  route 0.094ns (59.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      1.176ns (routing 0.492ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.547ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.648     0.648    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.715    -0.067 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.100    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.127 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.176     1.303    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X50Y74         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.352 f  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[11]/Q
                         net (fo=6, routed)           0.078     1.430    i2c_config_m0/i2c_master_top_m0/byte_controller/out[8]
    SLICE_X50Y73         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.016     1.446 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_onehot_state[12]_i_1/O
                         net (fo=1, routed)           0.016     1.462    i2c_config_m0/i2c_master_top_m0/byte_controller_n_9
    SLICE_X50Y73         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.759     0.759    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.915    -0.156 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.053    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.084 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.380     1.464    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X50Y73         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[12]/C
                         clock pessimism             -0.104     1.360    
    SLICE_X50Y73         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.416    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.093ns (64.583%)  route 0.051ns (35.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.174ns (routing 0.492ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.547ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.648     0.648    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.715    -0.067 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.100    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.127 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.174     1.301    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X50Y80         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.349 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg/Q
                         net (fo=1, routed)           0.035     1.384    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen
    SLICE_X50Y80         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.045     1.429 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_i_1/O
                         net (fo=1, routed)           0.016     1.445    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait0
    SLICE_X50Y80         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.759     0.759    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.915    -0.156 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.053    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.084 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.374     1.458    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X50Y80         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/C
                         clock pessimism             -0.116     1.342    
    SLICE_X50Y80         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.398    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 i2c_config_m0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/lut_index_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.094ns (63.946%)  route 0.053ns (36.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      1.177ns (routing 0.492ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.379ns (routing 0.547ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.648     0.648    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.715    -0.067 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.100    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.127 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.177     1.304    i2c_config_m0/clk_out2
    SLICE_X51Y73         FDCE                                         r  i2c_config_m0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.353 r  i2c_config_m0/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.041     1.394    i2c_config_m0/state[1]
    SLICE_X51Y73         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.045     1.439 r  i2c_config_m0/lut_index[4]_i_1/O
                         net (fo=1, routed)           0.012     1.451    i2c_config_m0/lut_index[4]_i_1_n_0
    SLICE_X51Y73         FDCE                                         r  i2c_config_m0/lut_index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.759     0.759    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.915    -0.156 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.053    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.084 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.379     1.463    i2c_config_m0/clk_out2
    SLICE_X51Y73         FDCE                                         r  i2c_config_m0/lut_index_reg[4]/C
                         clock pessimism             -0.117     1.346    
    SLICE_X51Y73         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.402    i2c_config_m0/lut_index_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.153ns (routing 0.492ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.547ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.648     0.648    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.715    -0.067 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.100    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.127 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.153     1.280    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X49Y91         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.329 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[6]/Q
                         net (fo=2, routed)           0.035     1.364    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[6]
    SLICE_X49Y91         LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.015     1.379 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[6]_i_1/O
                         net (fo=1, routed)           0.012     1.391    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[6]_i_1_n_0
    SLICE_X49Y91         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.759     0.759    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.915    -0.156 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.053    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.084 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.342     1.426    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X49Y91         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[6]/C
                         clock pessimism             -0.141     1.285    
    SLICE_X49Y91         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.341    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.764%)  route 0.093ns (59.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      1.178ns (routing 0.492ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.547ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.648     0.648    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.715    -0.067 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.100    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.127 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.178     1.305    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X51Y76         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.354 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/Q
                         net (fo=14, routed)          0.077     1.431    i2c_config_m0/i2c_master_top_m0/byte_controller/c_state__0[2]
    SLICE_X51Y77         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.015     1.446 r  i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]_i_1/O
                         net (fo=1, routed)           0.016     1.462    i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]
    SLICE_X51Y77         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.759     0.759    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.915    -0.156 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.053    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.084 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.376     1.460    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X51Y77         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/C
                         clock pessimism             -0.105     1.355    
    SLICE_X51Y77         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.411    i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.064ns (57.143%)  route 0.048ns (42.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.161ns (routing 0.492ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.547ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.648     0.648    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.715    -0.067 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.100    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.127 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.161     1.288    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X49Y77         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.337 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/Q
                         net (fo=13, routed)          0.036     1.373    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0[4]
    SLICE_X49Y77         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     1.388 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.012     1.400    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[0]_i_1_n_0
    SLICE_X49Y77         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.759     0.759    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.915    -0.156 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.053    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.084 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.347     1.431    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X49Y77         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]/C
                         clock pessimism             -0.138     1.293    
    SLICE_X49Y77         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.349    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.063ns (56.757%)  route 0.048ns (43.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.174ns (routing 0.492ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.547ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.648     0.648    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.715    -0.067 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.100    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.127 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.174     1.301    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X52Y75         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.349 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[5]/Q
                         net (fo=1, routed)           0.034     1.383    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg_n_0_[5]
    SLICE_X52Y75         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.015     1.398 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr[6]_i_1/O
                         net (fo=1, routed)           0.014     1.412    i2c_config_m0/i2c_master_top_m0/byte_controller/sr[6]_i_1_n_0
    SLICE_X52Y75         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.759     0.759    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.915    -0.156 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.053    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.084 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.365     1.449    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X52Y75         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]/C
                         clock pessimism             -0.144     1.305    
    SLICE_X52Y75         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.361    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.167ns (routing 0.492ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.547ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.648     0.648    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.715    -0.067 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.100    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.127 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.167     1.294    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X49Y73         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.343 r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[2]/Q
                         net (fo=11, routed)          0.037     1.380    i2c_config_m0/i2c_master_top_m0/byte_controller/out[2]
    SLICE_X49Y73         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     1.395 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.012     1.407    i2c_config_m0/i2c_master_top_m0/byte_controller_n_17
    SLICE_X49Y73         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.759     0.759    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.915    -0.156 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.053    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.084 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.358     1.442    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X49Y73         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.143     1.299    
    SLICE_X49Y73         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.355    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i2c_config_m0/lut_index_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/lut_index_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_ref  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_ref rise@0.000ns - clk_out2_clk_ref rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.080ns (44.444%)  route 0.100ns (55.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Net Delay (Source):      1.179ns (routing 0.492ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.368ns (routing 0.547ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.648     0.648    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.715    -0.067 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.100    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.127 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.179     1.306    i2c_config_m0/clk_out2
    SLICE_X51Y73         FDCE                                         r  i2c_config_m0/lut_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.355 r  i2c_config_m0/lut_index_reg[4]/Q
                         net (fo=5, routed)           0.084     1.439    i2c_config_m0/lut_index[4]
    SLICE_X52Y73         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.031     1.470 r  i2c_config_m0/lut_index[6]_i_1/O
                         net (fo=1, routed)           0.016     1.486    i2c_config_m0/lut_index[6]_i_1_n_0
    SLICE_X52Y73         FDCE                                         r  i2c_config_m0/lut_index_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_ref rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.759     0.759    clkref_m0/inst/clk_in1
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.915    -0.156 r  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.053    clkref_m0/inst/clk_out2_clk_ref
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.084 r  clkref_m0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.368     1.452    i2c_config_m0/clk_out2
    SLICE_X52Y73         FDCE                                         r  i2c_config_m0/lut_index_reg[6]/C
                         clock pessimism             -0.075     1.377    
    SLICE_X52Y73         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.433    i2c_config_m0/lut_index_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_ref
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkref_m0/inst/mmcme3_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         10.000      8.621      BUFGCE_X0Y49     clkref_m0/inst/clkout2_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT1  n/a            1.071         10.000      8.929      MMCME3_ADV_X0Y2  clkref_m0/inst/mmcme3_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X51Y73     i2c_config_m0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X51Y73     i2c_config_m0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDPE/C              n/a            0.550         10.000      9.450      SLICE_X49Y74     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X50Y74     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X50Y74     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X50Y73     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X51Y74     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X49Y73     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X50Y73     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X50Y73     i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X50Y76     i2c_config_m0/i2c_master_top_m0/ack_in_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X51Y78     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y80     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X51Y80     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X51Y80     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X51Y80     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X51Y80     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X49Y84     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X49Y76     i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X49Y92     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X49Y92     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X49Y92     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X49Y92     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y78     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y78     i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X52Y77     i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X52Y77     i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X51Y74     i2c_config_m0/i2c_master_top_m0/txr_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_ref
  To Clock:  clkfbout_clk_ref

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_ref
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkref_m0/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         5.000       3.621      BUFGCE_X0Y50     clkref_m0/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y2  clkref_m0/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y2  clkref_m0/inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.673ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.897ns (27.788%)  route 2.331ns (72.212%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 37.826 - 33.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.966ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.876ns (routing 0.335ns, distribution 1.541ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.309ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.956     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.876     5.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X25Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     6.033 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           0.407     6.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid
    SLICE_X24Y52         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     6.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.218     6.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X25Y52         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     7.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.365     7.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X25Y48         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     7.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.612     8.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X27Y49         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     8.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.205     8.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X27Y49         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     8.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.524     9.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X26Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.092    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.659    37.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X26Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.966    38.792    
                         clock uncertainty           -0.035    38.757    
    SLICE_X26Y48         FDPE (Setup_FFF_SLICEM_C_D)
                                                      0.059    38.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         38.816    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                 29.673    

Slack (MET) :             29.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.897ns (27.883%)  route 2.320ns (72.117%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 37.826 - 33.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.966ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.876ns (routing 0.335ns, distribution 1.541ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.309ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.956     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.876     5.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X25Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     6.033 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           0.407     6.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid
    SLICE_X24Y52         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     6.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.218     6.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X25Y52         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     7.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.365     7.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X25Y48         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     7.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.612     8.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X27Y49         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     8.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.205     8.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X27Y49         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     8.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.513     9.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X26Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.092    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.659    37.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X26Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.966    38.792    
                         clock uncertainty           -0.035    38.757    
    SLICE_X26Y48         FDPE (Setup_EFF_SLICEM_C_D)
                                                      0.060    38.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         38.817    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                 29.685    

Slack (MET) :             29.804ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.479ns (16.489%)  route 2.426ns (83.511%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 37.874 - 33.000 ) 
    Source Clock Delay      (SCD):    6.016ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.335ns, distribution 1.642ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.309ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.956     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.977     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.433     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X39Y89         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.394     7.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y89         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     7.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.898     8.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X26Y64         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.074     8.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.067     8.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X26Y64         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     8.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.634     8.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.092    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.707    37.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.969    38.843    
                         clock uncertainty           -0.035    38.807    
    SLICE_X28Y64         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082    38.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         38.725    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                 29.804    

Slack (MET) :             29.921ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.479ns (17.249%)  route 2.298ns (82.751%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 37.864 - 33.000 ) 
    Source Clock Delay      (SCD):    6.016ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.335ns, distribution 1.642ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.309ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.956     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.977     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.433     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X39Y89         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.394     7.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y89         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     7.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.898     8.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X26Y64         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.074     8.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.067     8.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X26Y64         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     8.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.506     8.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X27Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.092    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.697    37.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X27Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.969    38.833    
                         clock uncertainty           -0.035    38.797    
    SLICE_X27Y64         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083    38.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                 29.921    

Slack (MET) :             29.921ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.479ns (17.249%)  route 2.298ns (82.751%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 37.864 - 33.000 ) 
    Source Clock Delay      (SCD):    6.016ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.335ns, distribution 1.642ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.309ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.956     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.977     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.433     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X39Y89         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.394     7.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y89         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     7.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.898     8.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X26Y64         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.074     8.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.067     8.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X26Y64         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     8.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.506     8.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X27Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.092    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.697    37.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X27Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.969    38.833    
                         clock uncertainty           -0.035    38.797    
    SLICE_X27Y64         FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.083    38.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                 29.921    

Slack (MET) :             29.921ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.479ns (17.249%)  route 2.298ns (82.751%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 37.864 - 33.000 ) 
    Source Clock Delay      (SCD):    6.016ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.335ns, distribution 1.642ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.309ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.956     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.977     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.433     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X39Y89         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.394     7.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y89         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     7.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.898     8.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X26Y64         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.074     8.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.067     8.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X26Y64         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     8.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.506     8.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X27Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.092    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.697    37.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X27Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.969    38.833    
                         clock uncertainty           -0.035    38.797    
    SLICE_X27Y64         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083    38.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                 29.921    

Slack (MET) :             29.921ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.479ns (17.249%)  route 2.298ns (82.751%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 37.864 - 33.000 ) 
    Source Clock Delay      (SCD):    6.016ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.335ns, distribution 1.642ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.309ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.956     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.977     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.433     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X39Y89         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.394     7.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y89         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     7.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.898     8.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X26Y64         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.074     8.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.067     8.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X26Y64         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     8.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.506     8.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X27Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.092    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.697    37.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X27Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.969    38.833    
                         clock uncertainty           -0.035    38.797    
    SLICE_X27Y64         FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.083    38.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                 29.921    

Slack (MET) :             29.921ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.479ns (17.249%)  route 2.298ns (82.751%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 37.864 - 33.000 ) 
    Source Clock Delay      (SCD):    6.016ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.335ns, distribution 1.642ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.309ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.956     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.977     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.433     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X39Y89         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.394     7.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y89         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     7.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.898     8.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X26Y64         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.074     8.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.067     8.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X26Y64         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     8.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.506     8.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X27Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.092    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.697    37.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X27Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.969    38.833    
                         clock uncertainty           -0.035    38.797    
    SLICE_X27Y64         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083    38.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                 29.921    

Slack (MET) :             30.163ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.384ns (15.250%)  route 2.134ns (84.750%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 37.847 - 33.000 ) 
    Source Clock Delay      (SCD):    6.016ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.335ns, distribution 1.642ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.309ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.956     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.977     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.433     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X39Y89         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.394     7.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y89         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     7.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.898     8.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X26Y64         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.095     8.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.409     8.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X25Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.092    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.680    37.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X25Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.969    38.816    
                         clock uncertainty           -0.035    38.780    
    SLICE_X25Y63         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083    38.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         38.697    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                 30.163    

Slack (MET) :             30.163ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.384ns (15.250%)  route 2.134ns (84.750%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 37.847 - 33.000 ) 
    Source Clock Delay      (SCD):    6.016ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.335ns, distribution 1.642ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.309ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.956     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.977     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.433     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X39Y89         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.394     7.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y89         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     7.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.898     8.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X26Y64         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.095     8.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.409     8.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X25Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.092    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.680    37.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X25Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.969    38.816    
                         clock uncertainty           -0.035    38.780    
    SLICE_X25Y63         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083    38.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         38.697    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                 30.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.079ns (47.879%)  route 0.086ns (52.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.799ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Net Delay (Source):      0.857ns (routing 0.127ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.142ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.022     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.857     2.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/Q
                         net (fo=4, routed)           0.074     3.029    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[5]
    SLICE_X40Y89         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.030     3.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[4]_i_1/O
                         net (fo=1, routed)           0.012     3.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[4]_i_1_n_0
    SLICE_X40Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.755     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.013     3.799    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/C
                         clock pessimism             -0.815     2.984    
    SLICE_X40Y89         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     3.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.064ns (43.243%)  route 0.084ns (56.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.781ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.846ns
  Clock Net Delay (Source):      0.830ns (routing 0.127ns, distribution 0.703ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.142ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.022     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.830     2.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X27Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg/Q
                         net (fo=1, routed)           0.068     2.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_VEC_15
    SLICE_X27Y65         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     3.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_i_1/O
                         net (fo=1, routed)           0.016     3.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X27Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.755     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.995     3.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X27Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism             -0.846     2.935    
    SLICE_X27Y65         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.078ns (47.273%)  route 0.087ns (52.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.795ns
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.816ns
  Clock Net Delay (Source):      0.858ns (routing 0.127ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.142ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.022     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.858     2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/Q
                         net (fo=3, routed)           0.075     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[10]
    SLICE_X39Y91         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.030     3.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[9]_i_1/O
                         net (fo=1, routed)           0.012     3.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[9]_i_1_n_0
    SLICE_X39Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.755     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.009     3.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]/C
                         clock pessimism             -0.816     2.979    
    SLICE_X39Y91         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     3.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.035    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.751ns (routing 0.127ns, distribution 0.624ns)
  Clock Net Delay (Destination): 0.896ns (routing 0.142ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.022     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.751     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X22Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.139     2.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X23Y57         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.755     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.896     3.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X23Y57         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.799     2.883    
    SLICE_X23Y57         RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.062     2.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Net Delay (Source):      0.855ns (routing 0.127ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.142ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.022     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.855     2.904    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/Q
                         net (fo=2, routed)           0.129     3.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]
    SLICE_X39Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.755     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.014     3.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                         clock pessimism             -0.815     2.985    
    SLICE_X39Y89         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     3.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.064ns (41.558%)  route 0.090ns (58.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.813ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Net Delay (Source):      0.857ns (routing 0.127ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.142ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.022     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.857     2.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/Q
                         net (fo=4, routed)           0.074     3.029    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[5]
    SLICE_X39Y88         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     3.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.016     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X39Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.755     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.027     3.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism             -0.852     2.961    
    SLICE_X39Y88         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.017    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.017    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.048ns (23.762%)  route 0.154ns (76.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.750ns (routing 0.127ns, distribution 0.623ns)
  Clock Net Delay (Destination): 0.896ns (routing 0.142ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.022     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.750     2.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X22Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.154     3.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH0
    SLICE_X23Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.755     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.896     3.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X23Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.799     2.883    
    SLICE_X23Y58         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.958    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.048ns (23.762%)  route 0.154ns (76.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.750ns (routing 0.127ns, distribution 0.623ns)
  Clock Net Delay (Destination): 0.896ns (routing 0.142ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.022     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.750     2.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X22Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.154     3.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH0
    SLICE_X23Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.755     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.896     3.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X23Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.799     2.883    
    SLICE_X23Y58         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.958    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.048ns (23.762%)  route 0.154ns (76.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.750ns (routing 0.127ns, distribution 0.623ns)
  Clock Net Delay (Destination): 0.896ns (routing 0.142ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.022     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.750     2.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X22Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.154     3.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH0
    SLICE_X23Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.755     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.896     3.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X23Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.799     2.883    
    SLICE_X23Y58         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.958    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.048ns (23.762%)  route 0.154ns (76.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.750ns (routing 0.127ns, distribution 0.623ns)
  Clock Net Delay (Destination): 0.896ns (routing 0.142ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.022     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.750     2.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X22Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.154     3.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH0
    SLICE_X23Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.755     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.896     3.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X23Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.799     2.883    
    SLICE_X23Y58         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.958    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X0Y2   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X23Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.623ns (31.770%)  route 1.338ns (68.230%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 7.647 - 5.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.700ns (routing 0.335ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.309ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.700     3.165    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y88          FDSE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.279 f  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/Q
                         net (fo=6, routed)           0.322     3.601    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[1]
    SLICE_X1Y88          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     3.755 f  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=3, routed)           0.210     3.965    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X1Y87          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.178     4.143 f  your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=4, routed)           0.267     4.410    your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X1Y87          LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.177     4.587 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.539     5.126    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.488     7.647    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X0Y84          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.384     8.031    
                         clock uncertainty           -0.035     7.996    
    SLICE_X0Y84          FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.083     7.913    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                          7.913    
                         arrival time                          -5.126    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.682ns (35.707%)  route 1.228ns (64.293%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 7.656 - 5.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.681ns (routing 0.335ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.309ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.681     3.146    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X0Y84          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.263 f  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=7, routed)           0.341     3.604    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X1Y88          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.210     3.814 f  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=3, routed)           0.210     4.024    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X1Y87          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.178     4.202 f  your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=4, routed)           0.267     4.469    your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X1Y87          LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.177     4.646 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.410     5.056    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.497     7.656    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism              0.384     8.040    
                         clock uncertainty           -0.035     8.005    
    SLICE_X1Y87          FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.083     7.922    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                          7.922    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  2.866    

Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.682ns (35.707%)  route 1.228ns (64.293%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 7.656 - 5.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.681ns (routing 0.335ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.309ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.681     3.146    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X0Y84          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.263 f  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=7, routed)           0.341     3.604    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X1Y88          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.210     3.814 f  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=3, routed)           0.210     4.024    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X1Y87          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.178     4.202 f  your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=4, routed)           0.267     4.469    your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X1Y87          LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.177     4.646 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.410     5.056    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.497     7.656    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism              0.384     8.040    
                         clock uncertainty           -0.035     8.005    
    SLICE_X1Y87          FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.083     7.922    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                          7.922    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  2.866    

Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.682ns (35.707%)  route 1.228ns (64.293%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 7.656 - 5.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.681ns (routing 0.335ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.309ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.681     3.146    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X0Y84          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.263 f  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=7, routed)           0.341     3.604    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X1Y88          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.210     3.814 f  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=3, routed)           0.210     4.024    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X1Y87          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.178     4.202 f  your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=4, routed)           0.267     4.469    your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X1Y87          LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.177     4.646 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.410     5.056    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.497     7.656    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.384     8.040    
                         clock uncertainty           -0.035     8.005    
    SLICE_X1Y87          FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.083     7.922    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                          7.922    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  2.866    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.623ns (31.072%)  route 1.382ns (68.928%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 7.654 - 5.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.681ns (routing 0.335ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.309ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.681     3.146    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X0Y84          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.263 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=7, routed)           0.341     3.604    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X1Y88          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.210     3.814 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=3, routed)           0.210     4.024    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X1Y87          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.178     4.202 r  your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=4, routed)           0.395     4.597    your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X1Y88          LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     4.715 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, routed)           0.436     5.151    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    SLICE_X1Y88          FDSE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.495     7.654    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y88          FDSE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism              0.384     8.038    
                         clock uncertainty           -0.035     8.003    
    SLICE_X1Y88          FDSE (Setup_EFF_SLICEM_C_D)
                                                      0.060     8.063    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.641ns (39.617%)  route 0.977ns (60.383%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 7.655 - 5.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.681ns (routing 0.335ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.309ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.681     3.146    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X0Y84          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.263 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=7, routed)           0.341     3.604    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X1Y88          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.210     3.814 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=3, routed)           0.210     4.024    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X1Y87          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.178     4.202 r  your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=4, routed)           0.400     4.602    your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X1Y88          LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136     4.738 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/O
                         net (fo=1, routed)           0.026     4.764    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1_n_0
    SLICE_X1Y88          FDSE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.496     7.655    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y88          FDSE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism              0.384     8.039    
                         clock uncertainty           -0.035     8.004    
    SLICE_X1Y88          FDSE (Setup_BFF_SLICEM_C_D)
                                                      0.058     8.062    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.246ns (14.973%)  route 1.397ns (85.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 7.723 - 5.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.693ns (routing 0.335ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.309ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.693     3.158    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y84          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.272 r  your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, routed)           0.367     3.639    your_instance_name/inst/u_ddr4_infrastructure/input_rst_design
    SLICE_X1Y77          LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.132     3.771 r  your_instance_name/inst/u_ddr4_infrastructure/rst_async_mb_i_1/O
                         net (fo=1, routed)           1.030     4.801    your_instance_name/inst/u_ddr4_infrastructure/rst_async_mb_i_1_n_0
    SLICE_X23Y75         FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.564     7.723    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X23Y75         FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
                         clock pessimism              0.383     8.107    
                         clock uncertainty           -0.035     8.071    
    SLICE_X23Y75         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     8.132    your_instance_name/inst/u_ddr4_infrastructure/rst_async_mb_reg
  -------------------------------------------------------------------
                         required time                          8.132    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.229ns (15.494%)  route 1.249ns (84.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 7.718 - 5.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.693ns (routing 0.335ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.309ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.693     3.158    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y84          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.272 r  your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, routed)           0.217     3.489    your_instance_name/inst/u_ddr4_infrastructure/input_rst_design
    SLICE_X1Y81          LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115     3.604 r  your_instance_name/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/O
                         net (fo=1, routed)           1.032     4.636    your_instance_name/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1_n_0
    SLICE_X23Y81         FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.559     7.718    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X23Y81         FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
                         clock pessimism              0.383     8.102    
                         clock uncertainty           -0.035     8.066    
    SLICE_X23Y81         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     8.127    your_instance_name/inst/u_ddr4_infrastructure/rst_async_riu_div_reg
  -------------------------------------------------------------------
                         required time                          8.127    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.505ns (35.969%)  route 0.899ns (64.031%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 7.654 - 5.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.681ns (routing 0.335ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.309ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.681     3.146    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X0Y84          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.263 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=7, routed)           0.341     3.604    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X1Y88          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.210     3.814 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=3, routed)           0.210     4.024    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X1Y87          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.178     4.202 r  your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=4, routed)           0.348     4.550    your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.495     7.654    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y84          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                         clock pessimism              0.384     8.038    
                         clock uncertainty           -0.035     8.003    
    SLICE_X1Y84          FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     8.063    your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_reg
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.893ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.459ns (44.824%)  route 0.565ns (55.176%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 7.655 - 5.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.681ns (routing 0.335ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.309ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.681     3.146    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X0Y84          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.263 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=7, routed)           0.341     3.604    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X1Y88          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.210     3.814 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=3, routed)           0.194     4.008    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X1Y88          LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.132     4.140 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1/O
                         net (fo=1, routed)           0.030     4.170    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1_n_0
    SLICE_X1Y88          FDSE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.496     7.655    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y88          FDSE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism              0.384     8.039    
                         clock uncertainty           -0.035     8.004    
    SLICE_X1Y88          FDSE (Setup_CFF_SLICEM_C_D)
                                                      0.059     8.063    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                  3.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.065ns (54.167%)  route 0.055ns (45.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      0.683ns (routing 0.127ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.142ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          0.683     1.333    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y88          FDSE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.382 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=5, routed)           0.040     1.422    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X1Y88          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.016     1.438 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/O
                         net (fo=1, routed)           0.015     1.453    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1_n_0
    SLICE_X1Y88          FDSE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          0.819     1.736    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y88          FDSE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism             -0.397     1.338    
    SLICE_X1Y88          FDSE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.394    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.094ns (61.039%)  route 0.060ns (38.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Net Delay (Source):      0.684ns (routing 0.127ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.142ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          0.684     1.334    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.382 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/Q
                         net (fo=6, routed)           0.044     1.426    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[3]
    SLICE_X1Y87          LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.046     1.472 r  your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/O
                         net (fo=1, routed)           0.016     1.488    your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          0.821     1.738    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
                         clock pessimism             -0.371     1.367    
    SLICE_X1Y87          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.423    your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.087ns (65.414%)  route 0.046ns (34.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Net Delay (Source):      0.677ns (routing 0.127ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.142ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          0.677     1.327    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X0Y84          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.375 f  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=7, routed)           0.034     1.409    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X0Y84          LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.039     1.448 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[0]_i_1/O
                         net (fo=1, routed)           0.012     1.460    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst0[0]
    SLICE_X0Y84          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          0.809     1.726    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X0Y84          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism             -0.394     1.331    
    SLICE_X0Y84          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.387    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.079ns (58.519%)  route 0.056ns (41.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      0.683ns (routing 0.127ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.142ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          0.683     1.333    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y88          FDSE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.382 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=5, routed)           0.040     1.422    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X1Y88          LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.030     1.452 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1/O
                         net (fo=1, routed)           0.016     1.468    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1_n_0
    SLICE_X1Y88          FDSE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          0.819     1.736    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y88          FDSE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism             -0.397     1.338    
    SLICE_X1Y88          FDSE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.394    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.078ns (58.209%)  route 0.056ns (41.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      0.684ns (routing 0.127ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.142ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          0.684     1.334    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.382 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=4, routed)           0.042     1.424    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]
    SLICE_X1Y87          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.030     1.454 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_2/O
                         net (fo=1, routed)           0.014     1.468    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_2_n_0
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          0.819     1.736    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism             -0.397     1.338    
    SLICE_X1Y87          FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.394    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.088ns (61.111%)  route 0.056ns (38.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      0.684ns (routing 0.127ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.142ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          0.684     1.334    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.382 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/Q
                         net (fo=6, routed)           0.044     1.426    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[3]
    SLICE_X1Y87          LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.040     1.466 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[3]_i_1/O
                         net (fo=1, routed)           0.012     1.478    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[3]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          0.819     1.736    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism             -0.397     1.338    
    SLICE_X1Y87          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.056     1.394    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.048ns (23.415%)  route 0.157ns (76.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Net Delay (Source):      0.682ns (routing 0.127ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.142ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          0.682     1.332    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y86          FDPE                                         r  your_instance_name/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.380 r  your_instance_name/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/Q
                         net (fo=1, routed)           0.157     1.537    your_instance_name/inst/u_ddr4_infrastructure/rst_input_async[1]
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          0.821     1.738    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                         clock pessimism             -0.362     1.376    
    SLICE_X1Y87          FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.056     1.432    your_instance_name/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      0.685ns (routing 0.127ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.142ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          0.685     1.335    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.383 r  your_instance_name/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/Q
                         net (fo=1, routed)           0.130     1.513    your_instance_name/inst/u_ddr4_infrastructure/rst_input_sync_r[2]
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          0.821     1.738    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                         clock pessimism             -0.397     1.340    
    SLICE_X1Y87          FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     1.396    your_instance_name/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.095ns (35.714%)  route 0.171ns (64.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Net Delay (Source):      0.677ns (routing 0.127ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.142ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          0.677     1.327    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X0Y84          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.375 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=7, routed)           0.155     1.530    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X1Y87          LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.047     1.577 r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1/O
                         net (fo=1, routed)           0.016     1.593    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          0.819     1.736    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism             -0.330     1.406    
    SLICE_X1Y87          FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.462    your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.049ns (23.223%)  route 0.162ns (76.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      0.685ns (routing 0.127ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.142ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          0.685     1.335    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.384 r  your_instance_name/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/Q
                         net (fo=1, routed)           0.162     1.546    your_instance_name/inst/u_ddr4_infrastructure/rst_input_sync_r[0]
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          0.821     1.738    your_instance_name/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X1Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                         clock pessimism             -0.397     1.340    
    SLICE_X1Y87          FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.056     1.396    your_instance_name/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         5.000       3.621      BUFGCE_X0Y27     sys_clk_BUFGCE_inst/I
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y1  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X0Y84      your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Min Period        n/a     FDSE/C             n/a            0.550         5.000       4.450      SLICE_X1Y88      your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X1Y87      your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X1Y87      your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
Min Period        n/a     FDSE/C             n/a            0.550         5.000       4.450      SLICE_X1Y88      your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
Min Period        n/a     FDSE/C             n/a            0.550         5.000       4.450      SLICE_X1Y88      your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X1Y87      your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X1Y84      your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_reg/C
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Fast    FDSE/C             n/a            0.275         2.500       2.225      SLICE_X1Y88      your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.275         2.500       2.225      SLICE_X1Y88      your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X0Y84      your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X1Y84      your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X23Y75     your_instance_name/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X23Y75     your_instance_name/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.275         2.500       2.225      SLICE_X1Y86      your_instance_name/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.275         2.500       2.225      SLICE_X1Y86      your_instance_name/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X1Y87      your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X1Y87      your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
High Pulse Width  Slow    FDSE/C             n/a            0.275         2.500       2.225      SLICE_X1Y88      your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
High Pulse Width  Slow    FDSE/C             n/a            0.275         2.500       2.225      SLICE_X1Y88      your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X1Y87      your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
High Pulse Width  Slow    FDPE/C             n/a            0.275         2.500       2.225      SLICE_X1Y86      your_instance_name/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.275         2.500       2.225      SLICE_X1Y86      your_instance_name/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X1Y84      your_instance_name/inst/u_ddr4_infrastructure/input_rst_design_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.116ns (2.568%)  route 4.402ns (97.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 10.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 0.335ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.309ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.946     5.223    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X21Y76         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.339 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/Q
                         net (fo=320, routed)         4.402     9.741    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1
    SLICE_X7Y5           FDSE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.708    10.029    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X7Y5           FDSE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[6]/C
                         clock pessimism             -0.019    10.011    
                         clock uncertainty           -0.056     9.955    
    SLICE_X7Y5           FDSE (Setup_EFF_SLICEM_C_S)
                                                     -0.083     9.872    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[6]
  -------------------------------------------------------------------
                         required time                          9.872    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.116ns (2.568%)  route 4.402ns (97.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 10.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 0.335ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.309ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.946     5.223    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X21Y76         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.339 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/Q
                         net (fo=320, routed)         4.402     9.741    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1
    SLICE_X7Y5           FDSE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.708    10.029    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X7Y5           FDSE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[7]/C
                         clock pessimism             -0.019    10.011    
                         clock uncertainty           -0.056     9.955    
    SLICE_X7Y5           FDSE (Setup_EFF2_SLICEM_C_S)
                                                     -0.083     9.872    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.872    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.116ns (2.568%)  route 4.402ns (97.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 10.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 0.335ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.309ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.946     5.223    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X21Y76         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.339 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/Q
                         net (fo=320, routed)         4.402     9.741    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1
    SLICE_X7Y5           FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.708    10.029    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X7Y5           FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[8]/C
                         clock pessimism             -0.019    10.011    
                         clock uncertainty           -0.056     9.955    
    SLICE_X7Y5           FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.083     9.872    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[8]
  -------------------------------------------------------------------
                         required time                          9.872    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.116ns (2.568%)  route 4.402ns (97.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 10.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 0.335ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.309ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.946     5.223    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X21Y76         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.339 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/Q
                         net (fo=320, routed)         4.402     9.741    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1
    SLICE_X7Y5           FDSE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.708    10.029    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X7Y5           FDSE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[9]/C
                         clock pessimism             -0.019    10.011    
                         clock uncertainty           -0.056     9.955    
    SLICE_X7Y5           FDSE (Setup_FFF2_SLICEM_C_S)
                                                     -0.083     9.872    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[9]
  -------------------------------------------------------------------
                         required time                          9.872    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.116ns (2.569%)  route 4.399ns (97.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 10.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 0.335ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.309ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.946     5.223    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X21Y76         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.339 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/Q
                         net (fo=320, routed)         4.399     9.738    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1
    SLICE_X8Y5           FDSE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.708    10.029    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X8Y5           FDSE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[6]/C
                         clock pessimism             -0.019    10.011    
                         clock uncertainty           -0.056     9.955    
    SLICE_X8Y5           FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.083     9.872    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[6]
  -------------------------------------------------------------------
                         required time                          9.872    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.116ns (2.573%)  route 4.393ns (97.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 10.035 - 5.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 0.335ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.309ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.946     5.223    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X21Y76         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.339 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/Q
                         net (fo=320, routed)         4.393     9.732    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1
    SLICE_X9Y4           FDSE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.714    10.035    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X9Y4           FDSE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[7]/C
                         clock pessimism             -0.019    10.017    
                         clock uncertainty           -0.056     9.961    
    SLICE_X9Y4           FDSE (Setup_AFF_SLICEL_C_S)
                                                     -0.084     9.877    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[7]
  -------------------------------------------------------------------
                         required time                          9.877    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.116ns (2.573%)  route 4.393ns (97.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 10.035 - 5.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 0.335ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.309ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.946     5.223    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X21Y76         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.339 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/Q
                         net (fo=320, routed)         4.393     9.732    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1
    SLICE_X9Y4           FDSE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.714    10.035    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X9Y4           FDSE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[7]/C
                         clock pessimism             -0.019    10.017    
                         clock uncertainty           -0.056     9.961    
    SLICE_X9Y4           FDSE (Setup_BFF_SLICEL_C_S)
                                                     -0.084     9.877    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[7]
  -------------------------------------------------------------------
                         required time                          9.877    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.116ns (2.573%)  route 4.393ns (97.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 10.035 - 5.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 0.335ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.309ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.946     5.223    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X21Y76         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.339 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/Q
                         net (fo=320, routed)         4.393     9.732    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1
    SLICE_X9Y4           FDSE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.714    10.035    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X9Y4           FDSE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[6]/C
                         clock pessimism             -0.019    10.017    
                         clock uncertainty           -0.056     9.961    
    SLICE_X9Y4           FDSE (Setup_CFF_SLICEL_C_S)
                                                     -0.084     9.877    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[6]
  -------------------------------------------------------------------
                         required time                          9.877    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.116ns (2.573%)  route 4.393ns (97.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 10.035 - 5.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 0.335ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.309ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.946     5.223    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X21Y76         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.339 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/Q
                         net (fo=320, routed)         4.393     9.732    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1
    SLICE_X9Y4           FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.714    10.035    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X9Y4           FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[8]/C
                         clock pessimism             -0.019    10.017    
                         clock uncertainty           -0.056     9.961    
    SLICE_X9Y4           FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     9.877    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[8]
  -------------------------------------------------------------------
                         required time                          9.877    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.116ns (2.573%)  route 4.393ns (97.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 10.035 - 5.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 0.335ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.309ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.946     5.223    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X21Y76         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.339 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1_reg/Q
                         net (fo=320, routed)         4.393     9.732    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1
    SLICE_X9Y4           FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.714    10.035    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X9Y4           FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[8]/C
                         clock pessimism             -0.019    10.017    
                         clock uncertainty           -0.056     9.961    
    SLICE_X9Y4           FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.082     9.879    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[8]
  -------------------------------------------------------------------
                         required time                          9.879    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  0.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.820ns (routing 0.127ns, distribution 0.693ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.142ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.820     2.546    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/input_rst_mmcm_reg
    SLICE_X16Y114        FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y114        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.595 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.103     2.698    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD0
    SLICE_X15Y114        RAMD32                                       r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.989     2.658    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
    SLICE_X15Y114        RAMD32                                       r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA/CLK
                         clock pessimism             -0.064     2.594    
    SLICE_X15Y114        RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.669    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.820ns (routing 0.127ns, distribution 0.693ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.142ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.820     2.546    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/input_rst_mmcm_reg
    SLICE_X16Y114        FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y114        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.595 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.103     2.698    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD0
    SLICE_X15Y114        RAMD32                                       r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.989     2.658    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
    SLICE_X15Y114        RAMD32                                       r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA_D1/CLK
                         clock pessimism             -0.064     2.594    
    SLICE_X15Y114        RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.669    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.820ns (routing 0.127ns, distribution 0.693ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.142ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.820     2.546    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/input_rst_mmcm_reg
    SLICE_X16Y114        FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y114        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.595 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.103     2.698    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD0
    SLICE_X15Y114        RAMD32                                       r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.989     2.658    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
    SLICE_X15Y114        RAMD32                                       r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB/CLK
                         clock pessimism             -0.064     2.594    
    SLICE_X15Y114        RAMD32 (Hold_F5LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.669    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.820ns (routing 0.127ns, distribution 0.693ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.142ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.820     2.546    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/input_rst_mmcm_reg
    SLICE_X16Y114        FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y114        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.595 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.103     2.698    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD0
    SLICE_X15Y114        RAMD32                                       r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.989     2.658    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
    SLICE_X15Y114        RAMD32                                       r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB_D1/CLK
                         clock pessimism             -0.064     2.594    
    SLICE_X15Y114        RAMD32 (Hold_F6LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.669    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.820ns (routing 0.127ns, distribution 0.693ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.142ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.820     2.546    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/input_rst_mmcm_reg
    SLICE_X16Y114        FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y114        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.595 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.103     2.698    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD0
    SLICE_X15Y114        RAMD32                                       r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.989     2.658    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
    SLICE_X15Y114        RAMD32                                       r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC/CLK
                         clock pessimism             -0.064     2.594    
    SLICE_X15Y114        RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.669    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.820ns (routing 0.127ns, distribution 0.693ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.142ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.820     2.546    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/input_rst_mmcm_reg
    SLICE_X16Y114        FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y114        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.595 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.103     2.698    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD0
    SLICE_X15Y114        RAMD32                                       r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.989     2.658    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
    SLICE_X15Y114        RAMD32                                       r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC_D1/CLK
                         clock pessimism             -0.064     2.594    
    SLICE_X15Y114        RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.669    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.820ns (routing 0.127ns, distribution 0.693ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.142ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.820     2.546    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/input_rst_mmcm_reg
    SLICE_X16Y114        FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y114        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.595 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.103     2.698    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD0
    SLICE_X15Y114        RAMS32                                       r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.989     2.658    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
    SLICE_X15Y114        RAMS32                                       r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD/CLK
                         clock pessimism             -0.064     2.594    
    SLICE_X15Y114        RAMS32 (Hold_H5LUT_SLICEM_CLK_ADR0)
                                                      0.075     2.669    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.820ns (routing 0.127ns, distribution 0.693ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.142ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.820     2.546    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/input_rst_mmcm_reg
    SLICE_X16Y114        FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y114        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.595 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.103     2.698    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD0
    SLICE_X15Y114        RAMS32                                       r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.989     2.658    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
    SLICE_X15Y114        RAMS32                                       r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD_D1/CLK
                         clock pessimism             -0.064     2.594    
    SLICE_X15Y114        RAMS32 (Hold_H6LUT_SLICEM_CLK_ADR0)
                                                      0.075     2.669    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmd_row_cas_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][2][10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.086ns (49.425%)  route 0.088ns (50.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Net Delay (Source):      0.855ns (routing 0.127ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.142ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.855     2.581    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/input_rst_mmcm_reg
    SLICE_X16Y136        FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmd_row_cas_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y136        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.629 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmd_row_cas_reg[8]/Q
                         net (fo=4, routed)           0.075     2.704    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmd_row_cas_reg_n_0_[8]
    SLICE_X14Y136        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.038     2.742 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][2][10]_i_1__0/O
                         net (fo=1, routed)           0.013     2.755    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][2][10]_i_1__0_n_0
    SLICE_X14Y136        FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.019     2.688    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/input_rst_mmcm_reg
    SLICE_X14Y136        FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][2][10]/C
                         clock pessimism             -0.019     2.669    
    SLICE_X14Y136        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     2.725    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][2][10]
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr_axi/axi_w_channel_0/wdf_data_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.049ns (29.167%)  route 0.119ns (70.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Net Delay (Source):      0.813ns (routing 0.127ns, distribution 0.686ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.142ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.813     2.539    your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/input_rst_mmcm_reg
    SLICE_X15Y107        FDRE                                         r  your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.588 r  your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[125]/Q
                         net (fo=3, routed)           0.119     2.707    your_instance_name/inst/u_ddr_axi/axi_w_channel_0/wdata_d2[125]
    SLICE_X17Y107        FDRE                                         r  your_instance_name/inst/u_ddr_axi/axi_w_channel_0/wdf_data_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.967     2.636    your_instance_name/inst/u_ddr_axi/axi_w_channel_0/input_rst_mmcm_reg
    SLICE_X17Y107        FDRE                                         r  your_instance_name/inst/u_ddr_axi/axi_w_channel_0/wdf_data_reg[125]/C
                         clock pessimism             -0.015     2.621    
    SLICE_X17Y107        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.056     2.677    your_instance_name/inst/u_ddr_axi/axi_w_channel_0/wdf_data_reg[125]
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RAMB36E2/CLKARDCLK         n/a            1.709         5.000       3.291      RAMB36_X2Y9            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK         n/a            1.709         5.000       3.291      RAMB36_X2Y9            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK         n/a            1.709         5.000       3.291      RAMB36_X0Y14           frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK         n/a            1.709         5.000       3.291      RAMB36_X1Y22           frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK         n/a            1.709         5.000       3.291      RAMB18_X1Y30           your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X0Y8    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X0Y9    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X0Y10   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X0Y11   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X0Y130  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X0Y3         your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X0Y1         your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X0Y3         your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X0Y5         your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X0Y5         your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X0Y1         your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK         n/a            0.854         2.500       1.646      RAMB18_X1Y30           your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK         n/a            0.854         2.500       1.646      RAMB36_X0Y14           frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK         n/a            0.854         2.500       1.646      RAMB36_X2Y9            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK         n/a            0.854         2.500       1.646      RAMB36_X2Y9            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X0Y1         your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X0Y5         your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X0Y3         your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X0Y5         your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X0Y1         your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X0Y3         your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    RAMB36E2/CLKARDCLK         n/a            0.854         2.500       1.646      RAMB36_X1Y22           frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK         n/a            0.854         2.500       1.646      RAMB36_X2Y9            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK         n/a            0.854         2.500       1.646      RAMB36_X2Y9            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK         n/a            0.854         2.500       1.646      RAMB36_X0Y14           frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]
  To Clock:  pll_clk[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]
Waveform(ns):       { 0.000 0.313 }
Period(ns):         0.625
Sources:            { your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.625       0.230      BITSLICE_CONTROL_X0Y0  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.625       0.230      BITSLICE_CONTROL_X0Y1  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.625       0.230      BITSLICE_CONTROL_X0Y2  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.625       0.230      BITSLICE_CONTROL_X0Y3  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.625       0.230      BITSLICE_CONTROL_X0Y4  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.625       0.230      BITSLICE_CONTROL_X0Y5  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.625       0.230      BITSLICE_CONTROL_X0Y6  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.625       0.230      BITSLICE_CONTROL_X0Y7  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a                       0.374         0.625       0.251      PLLE3_ADV_X0Y1         your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y0  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y0  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y1  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y1  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y2  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y2  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y3  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y3  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y4  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y4  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y0  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y0  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y1  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y1  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y2  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y2  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y3  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y3  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y4  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y4  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.935      0.735      BITSLICE_CONTROL_X0Y3  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.935      0.735      BITSLICE_CONTROL_X0Y4  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.945      0.745      BITSLICE_CONTROL_X0Y5  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.946      0.746      BITSLICE_CONTROL_X0Y2  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.949      0.749      BITSLICE_CONTROL_X0Y6  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.950      0.750      BITSLICE_CONTROL_X0Y1  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.951      0.751      BITSLICE_CONTROL_X0Y7  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.952      0.752      BITSLICE_CONTROL_X0Y0  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.166      0.966      BITSLICE_CONTROL_X0Y3  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.167      0.967      BITSLICE_CONTROL_X0Y4  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_DIV
  To Clock:  pll_clk[0]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_DIV
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y8   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y9   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y10  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y11  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y13  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y15  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y16  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y17  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y18  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y19  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y15  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y16  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y28  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y29  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y2   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y3   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y41  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y42  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y8   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y9   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y8   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y8   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y11  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y13  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y13  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y17  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y19  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y19  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y21  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y21  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]
  To Clock:  pll_clk[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]
Waveform(ns):       { 0.000 0.313 }
Period(ns):         0.625
Sources:            { your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X0Y10  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X0Y11  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X0Y12  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X0Y13  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X0Y14  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X0Y15  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a            0.374         0.625       0.251      PLLE3_ADV_X0Y3          your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y10  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y10  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y11  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y11  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y12  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y12  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y13  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y13  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y14  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y14  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y10  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y10  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y11  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y11  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y12  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y12  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y13  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y13  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y14  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y14  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_DIV
  To Clock:  pll_clk[1]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_DIV
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y67   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y68   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y70   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y71   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y72   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y74   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y78   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y80   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y81   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y82   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y72   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y74   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y85   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y88   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y100  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y101  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y67   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y71   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y71   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y78   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y67   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y68   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y70   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y71   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y72   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y74   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y78   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y80   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y81   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y82   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]
  To Clock:  pll_clk[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]
Waveform(ns):       { 0.000 0.313 }
Period(ns):         0.625
Sources:            { your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.625       0.230      BITSLICE_CONTROL_X0Y20  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.625       0.230      BITSLICE_CONTROL_X0Y21  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.625       0.230      BITSLICE_CONTROL_X0Y22  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.625       0.230      BITSLICE_CONTROL_X0Y23  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.625       0.230      BITSLICE_CONTROL_X0Y16  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.625       0.230      BITSLICE_CONTROL_X0Y17  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.625       0.230      BITSLICE_CONTROL_X0Y18  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.625       0.230      BITSLICE_CONTROL_X0Y19  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a                       0.374         0.625       0.251      PLLE3_ADV_X0Y5          your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y20  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y20  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y21  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y21  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y22  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y22  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y23  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y23  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y16  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y16  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y20  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y20  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y21  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y21  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y22  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y22  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y23  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y23  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y16  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.313       0.135      BITSLICE_CONTROL_X0Y16  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.929      0.729      BITSLICE_CONTROL_X0Y20  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.929      0.729      BITSLICE_CONTROL_X0Y19  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.939      0.739      BITSLICE_CONTROL_X0Y21  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.940      0.740      BITSLICE_CONTROL_X0Y18  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.943      0.743      BITSLICE_CONTROL_X0Y22  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.944      0.744      BITSLICE_CONTROL_X0Y17  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.945      0.745      BITSLICE_CONTROL_X0Y23  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.946      0.746      BITSLICE_CONTROL_X0Y16  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.162      0.962      BITSLICE_CONTROL_X0Y19  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.163      0.963      BITSLICE_CONTROL_X0Y20  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_DIV
  To Clock:  pll_clk[2]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_DIV
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y130  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y132  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y133  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y134  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y135  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y136  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y138  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y139  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y140  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X0Y141  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y134  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y135  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y136  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y138  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y139  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y140  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y140  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y141  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y141  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y147  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y130  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y132  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y133  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y134  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y134  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y135  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y136  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y138  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y139  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X0Y143  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       16.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.800ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.798ns (26.905%)  route 2.168ns (73.095%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 25.155 - 20.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.335ns, distribution 1.694ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.309ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.228    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.311 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         2.029     5.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X25Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/Q
                         net (fo=14, routed)          0.414     5.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[2]
    SLICE_X26Y56         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.190     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[0]_i_2/O
                         net (fo=2, routed)           0.300     6.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[3]_0
    SLICE_X27Y56         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     6.532 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.263     6.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X27Y56         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     6.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=23, routed)          0.575     7.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X27Y57         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132     7.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.616     8.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X27Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    22.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    22.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    23.273    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    23.348 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.807    25.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.067    25.222    
                         clock uncertainty           -0.067    25.155    
    SLICE_X27Y57         FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    25.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         25.105    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                 16.800    

Slack (MET) :             17.115ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 1.008ns (35.821%)  route 1.806ns (64.179%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.146ns = ( 25.146 - 20.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.335ns, distribution 1.694ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.309ns, distribution 1.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.228    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.311 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         2.029     5.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X25Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/Q
                         net (fo=14, routed)          0.414     5.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[2]
    SLICE_X26Y56         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.190     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[0]_i_2/O
                         net (fo=2, routed)           0.300     6.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[3]_0
    SLICE_X27Y56         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     6.532 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.263     6.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X27Y56         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     6.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=23, routed)          0.639     7.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X24Y54         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177     7.799 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__4/O
                         net (fo=1, routed)           0.145     7.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__4_n_0
    SLICE_X24Y55         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.165     8.109 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_1/O
                         net (fo=1, routed)           0.045     8.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_11
    SLICE_X24Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    22.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    22.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    23.273    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    23.348 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.798    25.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X24Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.127    25.273    
                         clock uncertainty           -0.067    25.207    
    SLICE_X24Y55         FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.062    25.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         25.269    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                 17.115    

Slack (MET) :             17.136ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.798ns (30.308%)  route 1.835ns (69.692%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 25.156 - 20.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.335ns, distribution 1.694ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.309ns, distribution 1.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.228    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.311 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         2.029     5.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X25Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/Q
                         net (fo=14, routed)          0.414     5.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[2]
    SLICE_X26Y56         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.190     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[0]_i_2/O
                         net (fo=2, routed)           0.300     6.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[3]_0
    SLICE_X27Y56         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     6.532 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.263     6.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X27Y56         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     6.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=23, routed)          0.575     7.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X27Y57         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132     7.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.283     7.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X26Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    22.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    22.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    23.273    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    23.348 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.808    25.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.067    25.223    
                         clock uncertainty           -0.067    25.156    
    SLICE_X26Y57         FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.048    25.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         25.108    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                 17.136    

Slack (MET) :             17.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.797ns (29.839%)  route 1.874ns (70.161%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 25.147 - 20.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.335ns, distribution 1.703ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.309ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.228    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.311 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         2.038     5.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y56         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     5.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/Q
                         net (fo=15, routed)          0.459     5.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/Q[1]
    SLICE_X25Y56         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     6.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.210     6.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6_n_0
    SLICE_X25Y56         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     6.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4/O
                         net (fo=1, routed)           0.458     6.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4_n_0
    SLICE_X26Y56         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.137     7.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=21, routed)          0.718     7.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X25Y54         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     7.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1/O
                         net (fo=1, routed)           0.029     8.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_15
    SLICE_X25Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    22.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    22.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    23.273    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    23.348 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.799    25.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X25Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.067    25.214    
                         clock uncertainty           -0.067    25.147    
    SLICE_X25Y54         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    25.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         25.206    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                 17.187    

Slack (MET) :             17.259ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.936ns (35.017%)  route 1.737ns (64.983%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 25.157 - 20.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.335ns, distribution 1.703ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.309ns, distribution 1.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.228    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.311 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         2.038     5.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y56         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     5.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/Q
                         net (fo=15, routed)          0.459     5.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/Q[1]
    SLICE_X25Y56         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     6.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.210     6.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6_n_0
    SLICE_X25Y56         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     6.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4/O
                         net (fo=1, routed)           0.458     6.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4_n_0
    SLICE_X26Y56         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.137     7.088 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=21, routed)          0.437     7.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X26Y59         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.177     7.702 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_2/O
                         net (fo=1, routed)           0.128     7.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_2_n_0
    SLICE_X26Y59         LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.147     7.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_1/O
                         net (fo=1, routed)           0.045     8.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
    SLICE_X26Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    22.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    22.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    23.273    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    23.348 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.809    25.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.128    25.285    
                         clock uncertainty           -0.067    25.218    
    SLICE_X26Y59         FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.062    25.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         25.280    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                 17.259    

Slack (MET) :             17.353ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.920ns (35.714%)  route 1.656ns (64.286%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 25.157 - 20.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.335ns, distribution 1.703ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.309ns, distribution 1.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.228    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.311 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         2.038     5.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y56         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     5.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/Q
                         net (fo=15, routed)          0.459     5.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/Q[1]
    SLICE_X25Y56         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     6.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.210     6.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6_n_0
    SLICE_X25Y56         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     6.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4/O
                         net (fo=1, routed)           0.458     6.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4_n_0
    SLICE_X26Y56         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.137     7.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=21, routed)          0.432     7.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X26Y59         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     7.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0/O
                         net (fo=1, routed)           0.067     7.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0_n_0
    SLICE_X26Y59         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.132     7.895 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r[0]_i_1/O
                         net (fo=1, routed)           0.030     7.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_7
    SLICE_X26Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    22.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    22.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    23.273    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    23.348 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.809    25.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.128    25.285    
                         clock uncertainty           -0.067    25.218    
    SLICE_X26Y59         FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059    25.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         25.277    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                 17.353    

Slack (MET) :             17.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.821ns (32.592%)  route 1.698ns (67.408%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.146ns = ( 25.146 - 20.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.335ns, distribution 1.694ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.309ns, distribution 1.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.228    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.311 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         2.029     5.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X25Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/Q
                         net (fo=14, routed)          0.414     5.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[2]
    SLICE_X26Y56         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.190     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[0]_i_2/O
                         net (fo=2, routed)           0.300     6.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[3]_0
    SLICE_X27Y56         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     6.532 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.263     6.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X27Y56         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     6.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=23, routed)          0.566     7.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X24Y55         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     7.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5/O
                         net (fo=1, routed)           0.125     7.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5_n_0
    SLICE_X24Y55         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.115     7.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
                         net (fo=1, routed)           0.030     7.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_19
    SLICE_X24Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    22.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    22.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    23.273    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    23.348 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.798    25.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X24Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.127    25.273    
                         clock uncertainty           -0.067    25.207    
    SLICE_X24Y55         FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059    25.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         25.266    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                 17.407    

Slack (MET) :             17.408ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.612ns (24.990%)  route 1.837ns (75.010%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.145ns = ( 25.145 - 20.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.335ns, distribution 1.703ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.309ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.228    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.311 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         2.038     5.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y56         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     5.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/Q
                         net (fo=15, routed)          0.459     5.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/Q[1]
    SLICE_X25Y56         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     6.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.210     6.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6_n_0
    SLICE_X25Y56         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     6.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4/O
                         net (fo=1, routed)           0.458     6.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4_n_0
    SLICE_X26Y56         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.137     7.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=21, routed)          0.710     7.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/next_state[0]
    SLICE_X25Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    22.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    22.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    23.273    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    23.348 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.797    25.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X25Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.067    25.212    
                         clock uncertainty           -0.067    25.146    
    SLICE_X25Y54         FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060    25.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         25.206    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                 17.408    

Slack (MET) :             17.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.798ns (31.907%)  route 1.703ns (68.093%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 25.147 - 20.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.335ns, distribution 1.694ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.309ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.228    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.311 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         2.029     5.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X25Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/Q
                         net (fo=14, routed)          0.414     5.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[2]
    SLICE_X26Y56         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.190     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[0]_i_2/O
                         net (fo=2, routed)           0.300     6.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[3]_0
    SLICE_X27Y56         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     6.532 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.263     6.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X27Y56         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     6.983 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=23, routed)          0.699     7.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X25Y54         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.132     7.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_read_mode_i_1/O
                         net (fo=1, routed)           0.027     7.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_5
    SLICE_X25Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    22.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    22.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    23.273    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    23.348 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.799    25.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X25Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.145    25.292    
                         clock uncertainty           -0.067    25.226    
    SLICE_X25Y54         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    25.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         25.285    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                 17.444    

Slack (MET) :             17.466ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.666ns (27.704%)  route 1.738ns (72.296%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 25.149 - 20.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.335ns, distribution 1.694ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.309ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.228    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.311 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         2.029     5.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X25Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/Q
                         net (fo=14, routed)          0.414     5.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[2]
    SLICE_X26Y56         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.190     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[0]_i_2/O
                         net (fo=2, routed)           0.300     6.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[3]_0
    SLICE_X27Y56         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     6.532 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2/O
                         net (fo=1, routed)           0.263     6.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2_n_0
    SLICE_X27Y56         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     6.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=23, routed)          0.761     7.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]_0[0]
    SLICE_X26Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    22.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    22.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    23.273    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    23.348 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.801    25.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.067    25.216    
                         clock uncertainty           -0.067    25.150    
    SLICE_X26Y56         FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060    25.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.210    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                 17.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.078ns (45.614%)  route 0.093ns (54.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Net Delay (Source):      0.833ns (routing 0.127ns, distribution 0.706ns)
  Clock Net Delay (Destination): 0.988ns (routing 0.142ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.700    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.727 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.833     2.560    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X23Y52         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     2.608 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[14]/Q
                         net (fo=1, routed)           0.077     2.685    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg_n_0_[14]
    SLICE_X22Y52         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.030     2.715 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[14]_i_1/O
                         net (fo=1, routed)           0.016     2.731    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/p_0_in[14]
    SLICE_X22Y52         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     1.639    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.670 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.988     2.658    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X22Y52         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/C
                         clock pessimism             -0.015     2.643    
    SLICE_X22Y52         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.699    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.086ns (49.711%)  route 0.087ns (50.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Net Delay (Source):      0.833ns (routing 0.127ns, distribution 0.706ns)
  Clock Net Delay (Destination): 0.988ns (routing 0.142ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.700    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.727 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.833     2.560    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X23Y52         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     2.608 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[13]/Q
                         net (fo=1, routed)           0.076     2.684    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg_n_0_[13]
    SLICE_X22Y52         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     2.722 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[13]_i_1/O
                         net (fo=1, routed)           0.011     2.733    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/p_0_in[13]
    SLICE_X22Y52         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     1.639    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.670 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.988     2.658    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X22Y52         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[13]/C
                         clock pessimism             -0.015     2.643    
    SLICE_X22Y52         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     2.699    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Net Delay (Source):      0.827ns (routing 0.127ns, distribution 0.700ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.142ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.700    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.727 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.827     2.554    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X19Y51         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.602 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/Q
                         net (fo=1, routed)           0.119     2.721    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/G_1PIPE_IFACE.s_di_r_reg[8][1]
    SLICE_X20Y51         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     1.639    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.670 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.975     2.645    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/CLK
    SLICE_X20Y51         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1]/C
                         clock pessimism             -0.016     2.629    
    SLICE_X20Y51         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     2.685    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.049ns (27.222%)  route 0.131ns (72.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.595ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Net Delay (Source):      0.868ns (routing 0.127ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.142ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.700    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.727 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.868     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X25Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.644 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.131     2.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X26Y50         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     1.639    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.670 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.028     2.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X26Y50         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.029     2.669    
    SLICE_X26Y50         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.065     2.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.734    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Net Delay (Source):      0.832ns (routing 0.127ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.142ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.700    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.727 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.832     2.559    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X22Y52         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.608 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[13]/Q
                         net (fo=1, routed)           0.169     2.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[14]
    SLICE_X25Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     1.639    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.670 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.024     2.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X25Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
                         clock pessimism             -0.015     2.679    
    SLICE_X25Y50         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.048ns (21.719%)  route 0.173ns (78.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Net Delay (Source):      0.828ns (routing 0.127ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.142ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.700    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.727 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.828     2.555    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X23Y48         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     2.603 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[1]/Q
                         net (fo=1, routed)           0.173     2.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[2]
    SLICE_X25Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     1.639    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.670 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.024     2.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X25Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/C
                         clock pessimism             -0.015     2.679    
    SLICE_X25Y50         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.734    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.049ns (22.172%)  route 0.172ns (77.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Net Delay (Source):      0.832ns (routing 0.127ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.142ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.700    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.727 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.832     2.559    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X22Y50         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.608 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/Q
                         net (fo=1, routed)           0.172     2.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[6]
    SLICE_X25Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     1.639    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.670 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.024     2.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X25Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/C
                         clock pessimism             -0.015     2.679    
    SLICE_X25Y50         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.048ns (32.653%)  route 0.099ns (67.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.833ns (routing 0.127ns, distribution 0.706ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.142ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.700    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.727 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.833     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X23Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/Q
                         net (fo=2, routed)           0.099     2.707    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[33]
    SLICE_X23Y53         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     1.639    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.670 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.987     2.657    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X23Y53         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[12]/C
                         clock pessimism             -0.053     2.603    
    SLICE_X23Y53         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     2.659    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.063ns (58.333%)  route 0.045ns (41.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.866ns (routing 0.127ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.142ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.700    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.727 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.866     2.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X29Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.641 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1]/Q
                         net (fo=1, routed)           0.031     2.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1[1]
    SLICE_X29Y61         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.015     2.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_temp_inferred_i_1__0/O
                         net (fo=2, routed)           0.014     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_temp
    SLICE_X29Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     1.639    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.670 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.026     2.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X29Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[0]/C
                         clock pessimism             -0.098     2.597    
    SLICE_X29Y61         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.056     2.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.653    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.048ns (25.532%)  route 0.140ns (74.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Net Delay (Source):      0.864ns (routing 0.127ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.142ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.700    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.727 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.864     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X24Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.639 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/Q
                         net (fo=1, routed)           0.140     2.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIE1
    SLICE_X26Y50         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     1.639    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.670 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.028     2.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X26Y50         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK
                         clock pessimism             -0.029     2.669    
    SLICE_X26Y50         RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.062     2.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout5
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         20.000      18.621     BUFGCE_X0Y24  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         20.000      18.664     SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         20.000      18.664     SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         20.000      18.664     SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         20.000      18.664     SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         20.000      18.664     SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         20.000      18.664     SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         20.000      18.664     SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         20.000      18.664     SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         20.000      18.664     SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         10.000      9.332      SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         10.000      9.332      SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         10.000      9.332      SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         10.000      9.332      SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         10.000      9.332      SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         10.000      9.332      SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         10.000      9.332      SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         10.000      9.332      SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         10.000      9.332      SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         10.000      9.332      SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         10.000      9.332      SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         10.000      9.332      SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         10.000      9.332      SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         10.000      9.332      SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         10.000      9.332      SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         10.000      9.332      SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         10.000      9.332      SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         10.000      9.332      SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         10.000      9.332      SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         10.000      9.332      SLICE_X26Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.956ns  (logic 1.026ns (14.750%)  route 5.930ns (85.250%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 14.986 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.335ns, distribution 1.616ns)
  Clock Net Delay (Destination): 1.665ns (routing 0.309ns, distribution 1.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        1.951     5.228    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X18Y41         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     5.345 f  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=60, routed)          0.758     6.103    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[1]
    SLICE_X21Y50         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     6.288 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.206     6.494    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10_n_0
    SLICE_X21Y50         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     6.679 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.216     6.895    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4_n_0
    SLICE_X19Y51         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     7.084 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.405     7.489    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2_n_0
    SLICE_X17Y49         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     7.608 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=61, routed)          2.813    10.421    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[8]_0
    SLICE_X0Y143         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.116    10.537 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_2/O
                         net (fo=1, routed)           1.505    12.042    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_2_n_0
    SLICE_X3Y50          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115    12.157 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1/O
                         net (fo=1, routed)           0.027    12.184    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    11.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    12.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    12.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345    13.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        1.665    14.986    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X3Y50          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/C
                         clock pessimism              0.045    15.031    
                         clock uncertainty           -0.061    14.970    
    SLICE_X3Y50          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    15.029    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.934ns  (logic 1.114ns (16.066%)  route 5.820ns (83.934%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.335ns, distribution 1.616ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.309ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        1.951     5.228    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X18Y41         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     5.345 f  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=60, routed)          0.758     6.103    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[1]
    SLICE_X21Y50         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     6.288 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.206     6.494    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10_n_0
    SLICE_X21Y50         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     6.679 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.216     6.895    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4_n_0
    SLICE_X19Y51         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     7.084 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.405     7.489    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2_n_0
    SLICE_X17Y49         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     7.608 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=61, routed)          2.717    10.325    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[8]_0
    SLICE_X0Y144         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189    10.514 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_2/O
                         net (fo=1, routed)           1.489    12.003    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_2_n_0
    SLICE_X0Y51          LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130    12.133 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1/O
                         net (fo=1, routed)           0.029    12.162    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1_n_0
    SLICE_X0Y51          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    11.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    12.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    12.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345    13.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        1.650    14.971    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y51          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/C
                         clock pessimism              0.045    15.016    
                         clock uncertainty           -0.061    14.956    
    SLICE_X0Y51          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    15.015    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.993ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 1.054ns (15.516%)  route 5.739ns (84.484%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.335ns, distribution 1.616ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.309ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        1.951     5.228    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X18Y41         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     5.345 f  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=60, routed)          0.758     6.103    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[1]
    SLICE_X21Y50         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     6.288 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.206     6.494    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10_n_0
    SLICE_X21Y50         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     6.679 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.216     6.895    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4_n_0
    SLICE_X19Y51         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     7.084 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.405     7.489    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2_n_0
    SLICE_X17Y49         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     7.608 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=61, routed)          2.646    10.254    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[8]_0
    SLICE_X0Y142         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188    10.442 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_2/O
                         net (fo=1, routed)           1.482    11.924    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_2_n_0
    SLICE_X0Y52          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071    11.995 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_1/O
                         net (fo=1, routed)           0.026    12.021    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_1_n_0
    SLICE_X0Y52          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    11.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    12.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    12.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345    13.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        1.650    14.971    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y52          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]/C
                         clock pessimism              0.045    15.016    
                         clock uncertainty           -0.061    14.956    
    SLICE_X0Y52          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    15.014    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                  2.993    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 1.043ns (15.512%)  route 5.681ns (84.488%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.335ns, distribution 1.616ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.309ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        1.951     5.228    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X18Y41         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     5.345 f  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=60, routed)          0.758     6.103    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[1]
    SLICE_X21Y50         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     6.288 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.206     6.494    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10_n_0
    SLICE_X21Y50         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     6.679 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.216     6.895    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4_n_0
    SLICE_X19Y51         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     7.084 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.405     7.489    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2_n_0
    SLICE_X17Y49         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     7.608 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=61, routed)          2.814    10.422    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[8]_0
    SLICE_X0Y143         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116    10.538 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_2/O
                         net (fo=1, routed)           1.255    11.793    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_2_n_0
    SLICE_X0Y49          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132    11.925 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_1/O
                         net (fo=1, routed)           0.027    11.952    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    11.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    12.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    12.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345    13.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        1.643    14.964    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y49          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]/C
                         clock pessimism              0.045    15.009    
                         clock uncertainty           -0.061    14.949    
    SLICE_X0Y49          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    15.008    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -11.952    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.662ns  (logic 1.155ns (17.337%)  route 5.507ns (82.663%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.335ns, distribution 1.616ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.309ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        1.951     5.228    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X18Y41         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     5.345 f  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=60, routed)          0.758     6.103    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[1]
    SLICE_X21Y50         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     6.288 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.206     6.494    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10_n_0
    SLICE_X21Y50         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     6.679 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.216     6.895    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4_n_0
    SLICE_X19Y51         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     7.084 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.405     7.489    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2_n_0
    SLICE_X17Y49         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     7.608 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=61, routed)          2.715    10.323    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[8]_0
    SLICE_X0Y144         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172    10.495 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_2/O
                         net (fo=1, routed)           1.180    11.675    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_2_n_0
    SLICE_X0Y51          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188    11.863 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_1/O
                         net (fo=1, routed)           0.027    11.890    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_1_n_0
    SLICE_X0Y51          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    11.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    12.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    12.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345    13.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        1.650    14.971    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y51          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/C
                         clock pessimism              0.045    15.016    
                         clock uncertainty           -0.061    14.956    
    SLICE_X0Y51          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    15.015    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -11.890    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.646ns  (logic 0.959ns (14.430%)  route 5.687ns (85.570%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 0.335ns, distribution 1.619ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.309ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        1.954     5.231    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X19Y43         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     5.348 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[6]/Q
                         net (fo=46, routed)          0.811     6.159    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[6]
    SLICE_X19Y52         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.192     6.351 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_11/O
                         net (fo=1, routed)           0.281     6.632    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_11_n_0
    SLICE_X16Y52         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     6.748 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_9/O
                         net (fo=1, routed)           0.258     7.006    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_9_n_0
    SLICE_X19Y52         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     7.194 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_8/O
                         net (fo=1, routed)           0.315     7.509    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_8_n_0
    SLICE_X17Y49         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.042     7.551 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_5/O
                         net (fo=48, routed)          2.610    10.161    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_5_n_0
    SLICE_X0Y140         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172    10.333 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_2/O
                         net (fo=1, routed)           1.386    11.719    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_2_n_0
    SLICE_X0Y51          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132    11.851 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_1/O
                         net (fo=1, routed)           0.026    11.877    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_1_n_0
    SLICE_X0Y51          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    11.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    12.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    12.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345    13.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        1.648    14.969    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y51          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/C
                         clock pessimism              0.045    15.014    
                         clock uncertainty           -0.061    14.954    
    SLICE_X0Y51          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060    15.014    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 1.156ns (17.402%)  route 5.487ns (82.598%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.335ns, distribution 1.616ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.309ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        1.951     5.228    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X18Y41         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     5.345 f  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=60, routed)          0.758     6.103    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[1]
    SLICE_X21Y50         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     6.288 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.206     6.494    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10_n_0
    SLICE_X21Y50         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     6.679 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.216     6.895    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4_n_0
    SLICE_X19Y51         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     7.084 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.405     7.489    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2_n_0
    SLICE_X17Y49         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     7.608 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=61, routed)          2.640    10.248    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[8]_0
    SLICE_X0Y142         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188    10.436 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_2/O
                         net (fo=1, routed)           1.233    11.669    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_2_n_0
    SLICE_X0Y52          LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173    11.842 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_1/O
                         net (fo=1, routed)           0.029    11.871    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_1_n_0
    SLICE_X0Y52          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    11.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    12.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    12.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345    13.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        1.650    14.971    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y52          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/C
                         clock pessimism              0.045    15.016    
                         clock uncertainty           -0.061    14.956    
    SLICE_X0Y52          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    15.015    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -11.871    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 0.579ns (9.418%)  route 5.569ns (90.582%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.335ns, distribution 1.605ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.309ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        1.940     5.217    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X13Y34         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     5.331 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[28]/Q
                         net (fo=13, routed)          1.510     6.841    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X19Y38         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.131     6.972 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     6.972    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_28
    SLICE_X19Y38         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[5])
                                                      0.142     7.114 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/O[5]
                         net (fo=27, routed)          1.886     9.000    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][4]
    SLICE_X11Y36         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     9.192 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=25, routed)          2.173    11.365    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y7          RAMB36E2                                     r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    11.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    12.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    12.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345    13.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        1.702    15.023    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E2                                     r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.044    15.068    
                         clock uncertainty           -0.061    15.007    
    RAMB36_X2Y7          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.430    14.577    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -11.365    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.562ns  (logic 0.972ns (14.813%)  route 5.590ns (85.187%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 0.335ns, distribution 1.619ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.309ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        1.954     5.231    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X19Y43         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     5.348 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[6]/Q
                         net (fo=46, routed)          0.811     6.159    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[6]
    SLICE_X19Y52         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.192     6.351 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_11/O
                         net (fo=1, routed)           0.281     6.632    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_11_n_0
    SLICE_X16Y52         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     6.748 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_9/O
                         net (fo=1, routed)           0.258     7.006    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_9_n_0
    SLICE_X19Y52         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     7.194 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_8/O
                         net (fo=1, routed)           0.315     7.509    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_8_n_0
    SLICE_X17Y49         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.042     7.551 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_5/O
                         net (fo=48, routed)          2.733    10.284    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_5_n_0
    SLICE_X0Y143         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.185    10.469 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_2/O
                         net (fo=1, routed)           1.165    11.634    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_2_n_0
    SLICE_X0Y52          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132    11.766 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_1/O
                         net (fo=1, routed)           0.027    11.793    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_1_n_0
    SLICE_X0Y52          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    11.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    12.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    12.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345    13.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        1.650    14.971    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y52          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/C
                         clock pessimism              0.045    15.016    
                         clock uncertainty           -0.061    14.955    
    SLICE_X0Y52          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    15.014    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 1.096ns (16.740%)  route 5.451ns (83.260%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.335ns, distribution 1.616ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.309ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        1.951     5.228    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X18Y41         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     5.345 f  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=60, routed)          0.758     6.103    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[1]
    SLICE_X21Y50         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     6.288 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.206     6.494    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10_n_0
    SLICE_X21Y50         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     6.679 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.216     6.895    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4_n_0
    SLICE_X19Y51         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     7.084 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.405     7.489    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2_n_0
    SLICE_X17Y49         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     7.608 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=61, routed)          2.541    10.149    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[8]_0
    SLICE_X0Y140         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.185    10.334 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_2/O
                         net (fo=1, routed)           1.298    11.632    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_2_n_0
    SLICE_X0Y52          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116    11.748 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_1/O
                         net (fo=1, routed)           0.027    11.775    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_1_n_0
    SLICE_X0Y52          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    11.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    12.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    12.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345    13.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    13.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        1.648    14.969    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y52          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]/C
                         clock pessimism              0.045    15.014    
                         clock uncertainty           -0.061    14.954    
    SLICE_X0Y52          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    15.014    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  3.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_NIBBLE_SEL
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.048ns (6.916%)  route 0.646ns (93.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Net Delay (Source):      0.773ns (routing 0.127ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.831ns (routing 0.142ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        0.773     2.499    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y48          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.547 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[0]/Q
                         net (fo=1, routed)           0.646     3.193    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2riu_nibble_sel_upp_reg[0][0]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_NIBBLE_SEL
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        0.831     2.500    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/riu_clk
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                         clock pessimism             -0.017     2.483    
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_NIBBLE_SEL)
                                                      0.675     3.158    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.158    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_NIBBLE_SEL
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.048ns (8.304%)  route 0.530ns (91.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Net Delay (Source):      0.739ns (routing 0.127ns, distribution 0.612ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.142ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        0.739     2.465    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y85          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.513 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[9]/Q
                         net (fo=1, routed)           0.530     3.043    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/Q[0]
    BITSLICE_CONTROL_X0Y18
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_NIBBLE_SEL
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        0.844     2.513    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/riu_clk
    BITSLICE_CONTROL_X0Y18
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                         clock pessimism              0.043     2.555    
    BITSLICE_CONTROL_X0Y18
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_NIBBLE_SEL)
                                                      0.452     3.007    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.007    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      0.829ns (routing 0.127ns, distribution 0.702ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.142ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        0.829     2.555    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X21Y22         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.604 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.034     2.638    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X21Y22         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.045     2.683 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.016     2.699    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X21Y22         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        0.995     2.664    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X21Y22         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.062     2.602    
    SLICE_X21Y22         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.658    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -2.658    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_enable_alu_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.095ns (50.532%)  route 0.093ns (49.468%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Net Delay (Source):      0.823ns (routing 0.127ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.142ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        0.823     2.549    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X20Y41         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_enable_alu_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.597 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_enable_alu_i_reg/Q
                         net (fo=32, routed)          0.082     2.679    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I5
    SLICE_X19Y41         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.015     2.694 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.001     2.695    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_28
    SLICE_X19Y41         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     2.727 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[4]
                         net (fo=3, routed)           0.010     2.737    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/LMB_ABus[4]
    SLICE_X19Y41         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        0.986     2.655    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Clk
    SLICE_X19Y41         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[27]/C
                         clock pessimism             -0.015     2.640    
    SLICE_X19Y41         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.696    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.049ns (24.020%)  route 0.155ns (75.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Net Delay (Source):      0.784ns (routing 0.127ns, distribution 0.657ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.142ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        0.784     2.510    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/clka
    SLICE_X4Y27          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     2.559 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.155     2.714    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
    SLICE_X4Y27          SRL16E                                       r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        0.940     2.609    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/clka
    SLICE_X4Y27          SRL16E                                       r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.058     2.551    
    SLICE_X4Y27          SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     2.671    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_enable_alu_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.096ns (50.526%)  route 0.094ns (49.474%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Net Delay (Source):      0.823ns (routing 0.127ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.142ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        0.823     2.549    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X20Y41         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_enable_alu_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.597 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_enable_alu_i_reg/Q
                         net (fo=32, routed)          0.083     2.680    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[3].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I5
    SLICE_X19Y41         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.015     2.695 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[3].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.001     2.696    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_27
    SLICE_X19Y41         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.033     2.729 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[5]
                         net (fo=3, routed)           0.010     2.739    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/LMB_ABus[3]
    SLICE_X19Y41         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        0.986     2.655    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Clk
    SLICE_X19Y41         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[28]/C
                         clock pessimism             -0.015     2.640    
    SLICE_X19Y41         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     2.696    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.048ns (23.188%)  route 0.159ns (76.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Net Delay (Source):      0.823ns (routing 0.127ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.142ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        0.823     2.549    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X11Y42         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.597 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=132, routed)         0.159     2.756    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X15Y41         RAMS32                                       r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        0.982     2.651    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X15Y41         RAMS32                                       r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD/CLK
                         clock pessimism             -0.016     2.635    
    SLICE_X15Y41         RAMS32 (Hold_D5LUT_SLICEM_CLK_ADR4)
                                                      0.075     2.710    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.048ns (23.188%)  route 0.159ns (76.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Net Delay (Source):      0.823ns (routing 0.127ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.142ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        0.823     2.549    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X11Y42         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.597 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=132, routed)         0.159     2.756    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X15Y41         RAMS32                                       r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        0.982     2.651    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X15Y41         RAMS32                                       r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
                         clock pessimism             -0.016     2.635    
    SLICE_X15Y41         RAMS32 (Hold_D6LUT_SLICEM_CLK_ADR4)
                                                      0.075     2.710    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/MEM_Div_By_Zero_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[25].Using_FDR.MSR_I/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.063ns (43.448%)  route 0.082ns (56.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      0.826ns (routing 0.127ns, distribution 0.699ns)
  Clock Net Delay (Destination): 0.988ns (routing 0.142ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        0.826     2.552    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X16Y44         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/MEM_Div_By_Zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.600 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/MEM_Div_By_Zero_reg/Q
                         net (fo=2, routed)           0.070     2.670    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/MEM_Div_By_Zero_reg
    SLICE_X16Y44         LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.015     2.685 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/Using_FPGA.Native_i_1__78/O
                         net (fo=1, routed)           0.012     2.697    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[25].Using_FDR.MSR_I/Using_FPGA.Native_0
    SLICE_X16Y44         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[25].Using_FDR.MSR_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        0.988     2.657    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[25].Using_FDR.MSR_I/Clk
    SLICE_X16Y44         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[25].Using_FDR.MSR_I/Using_FPGA.Native/C
                         clock pessimism             -0.062     2.595    
    SLICE_X16Y44         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.651    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[25].Using_FDR.MSR_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.096ns (53.333%)  route 0.084ns (46.667%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Net Delay (Source):      0.822ns (routing 0.127ns, distribution 0.695ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.142ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        0.822     2.548    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X16Y41         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.597 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[7]/Q
                         net (fo=1, routed)           0.073     2.670    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_2[7]
    SLICE_X17Y41         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     2.685 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__2_i_8/O
                         net (fo=1, routed)           0.001     2.686    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__2_i_8_n_0
    SLICE_X17Y41         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     2.718 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__2/O[0]
                         net (fo=1, routed)           0.010     2.728    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[25]
    SLICE_X17Y41         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1743, routed)        0.972     2.641    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X17Y41         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[7]/C
                         clock pessimism             -0.016     2.625    
    SLICE_X17Y41         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.681    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.681    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         10.000      5.000      BITSLICE_CONTROL_X0Y0   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         10.000      5.000      BITSLICE_CONTROL_X0Y1   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         10.000      5.000      BITSLICE_CONTROL_X0Y20  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         10.000      5.000      BITSLICE_CONTROL_X0Y21  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         10.000      5.000      BITSLICE_CONTROL_X0Y22  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         10.000      5.000      BITSLICE_CONTROL_X0Y23  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         10.000      5.000      BITSLICE_CONTROL_X0Y2   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         10.000      5.000      BITSLICE_CONTROL_X0Y3   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         10.000      5.000      BITSLICE_CONTROL_X0Y4   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         10.000      5.000      BITSLICE_CONTROL_X0Y5   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y0   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y23  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y7   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y17  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y0   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y20  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y22  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y23  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y7   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y10  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y20  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y21  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y2   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y2   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y3   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y3   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y4   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y4   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y5   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         5.000       2.750      BITSLICE_CONTROL_X0Y10  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.232         1.672       0.560      BITSLICE_CONTROL_X0Y23  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.232         1.671       0.561      BITSLICE_CONTROL_X0Y16  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.232         1.669       0.563      BITSLICE_CONTROL_X0Y22  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.232         1.669       0.563      BITSLICE_CONTROL_X0Y17  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.232         1.668       0.564      BITSLICE_CONTROL_X0Y7   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.232         1.667       0.565      BITSLICE_CONTROL_X0Y0   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.232         1.665       0.567      BITSLICE_CONTROL_X0Y1   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.232         1.665       0.567      BITSLICE_CONTROL_X0Y21  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.232         1.665       0.567      BITSLICE_CONTROL_X0Y6   your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.232         1.664       0.568      BITSLICE_CONTROL_X0Y18  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  video_pll_m0/inst/clk_in1
  To Clock:  video_pll_m0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_pll_m0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { video_pll_m0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y0  video_pll_m0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y0  video_pll_m0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y0  video_pll_m0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y0  video_pll_m0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y0  video_pll_m0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        9.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.838ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.537ns  (required time - arrival time)
  Source:                 video_timing_data_m0/read_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_timing_data_m0/read_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 0.211ns (3.612%)  route 5.630ns (96.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 16.597 - 15.385 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.933ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.265ns (routing 0.858ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.727     1.727    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.230    -1.503 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -1.066    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.983 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.540     1.557    video_timing_data_m0/clk_out1
    SLICE_X5Y158         FDCE                                         r  video_timing_data_m0/read_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y158         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     1.674 r  video_timing_data_m0/read_req_reg/Q
                         net (fo=2, routed)           5.594     7.268    video_timing_data_m0/color_bar_m0/read_req
    SLICE_X5Y158         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.094     7.362 r  video_timing_data_m0/color_bar_m0/read_req_i_1/O
                         net (fo=1, routed)           0.036     7.398    video_timing_data_m0/color_bar_m0_n_3
    SLICE_X5Y158         FDCE                                         r  video_timing_data_m0/read_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    15.385 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    16.949    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.064    13.885 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    14.257    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.332 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.265    16.597    video_timing_data_m0/clk_out1
    SLICE_X5Y158         FDCE                                         r  video_timing_data_m0/read_req_reg/C
                         clock pessimism              0.342    16.939    
                         clock uncertainty           -0.066    16.873    
    SLICE_X5Y158         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    16.935    video_timing_data_m0/read_req_reg
  -------------------------------------------------------------------
                         required time                         16.935    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  9.537    

Slack (MET) :             12.664ns  (required time - arrival time)
  Source:                 frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.496ns (23.812%)  route 1.587ns (76.188%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 16.611 - 15.385 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.538ns (routing 0.933ns, distribution 1.605ns)
  Clock Net Delay (Destination): 2.279ns (routing 0.858ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.727     1.727    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.230    -1.503 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -1.066    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.983 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.538     1.555    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X12Y75         FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     1.672 f  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[4]/Q
                         net (fo=2, routed)           0.539     2.211    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/arst_sync_rd_rst
    SLICE_X3Y67          LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.190     2.401 f  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=2, routed)           0.515     2.916    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X3Y71          LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     3.105 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_10/O
                         net (fo=1, routed)           0.533     3.638    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y14         RAMB36E2                                     r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    15.385 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    16.949    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.064    13.885 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    14.257    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.332 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.279    16.611    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y14         RAMB36E2                                     r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.219    16.830    
                         clock uncertainty           -0.066    16.764    
    RAMB36_X0Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462    16.302    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         16.302    
                         arrival time                          -3.638    
  -------------------------------------------------------------------
                         slack                                 12.664    

Slack (MET) :             12.824ns  (required time - arrival time)
  Source:                 video_timing_data_m0/color_bar_m0/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_timing_data_m0/color_bar_m0/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.816ns (33.580%)  route 1.614ns (66.420%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 16.607 - 15.385 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 0.933ns, distribution 1.615ns)
  Clock Net Delay (Destination): 2.275ns (routing 0.858ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.727     1.727    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.230    -1.503 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -1.066    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.983 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.548     1.565    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X3Y42          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     1.683 f  video_timing_data_m0/color_bar_m0/v_cnt_reg[8]/Q
                         net (fo=6, routed)           0.561     2.244    video_timing_data_m0/color_bar_m0/v_cnt_reg_n_0_[8]
    SLICE_X3Y42          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     2.417 f  video_timing_data_m0/color_bar_m0/v_cnt[11]_i_8/O
                         net (fo=1, routed)           0.291     2.708    video_timing_data_m0/color_bar_m0/v_cnt[11]_i_8_n_0
    SLICE_X2Y43          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     2.840 r  video_timing_data_m0/color_bar_m0/v_cnt[11]_i_7/O
                         net (fo=1, routed)           0.146     2.986    video_timing_data_m0/color_bar_m0/v_cnt[11]_i_7_n_0
    SLICE_X2Y42          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     3.175 r  video_timing_data_m0/color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=12, routed)          0.227     3.402    video_timing_data_m0/color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X2Y43          LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     3.606 r  video_timing_data_m0/color_bar_m0/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.389     3.995    video_timing_data_m0/color_bar_m0/v_cnt[0]_i_1_n_0
    SLICE_X2Y43          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    15.385 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    16.949    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.064    13.885 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    14.257    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.332 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.275    16.607    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X2Y43          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_cnt_reg[0]/C
                         clock pessimism              0.218    16.825    
                         clock uncertainty           -0.066    16.759    
    SLICE_X2Y43          FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060    16.819    video_timing_data_m0/color_bar_m0/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         16.819    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                 12.824    

Slack (MET) :             13.175ns  (required time - arrival time)
  Source:                 video_timing_data_m0/color_bar_m0/vs_reg_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_timing_data_m0/video_vs_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.114ns (5.711%)  route 1.882ns (94.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 16.597 - 15.385 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.547ns (routing 0.933ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.265ns (routing 0.858ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.727     1.727    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.230    -1.503 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -1.066    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.983 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.547     1.564    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X2Y44          FDCE                                         r  video_timing_data_m0/color_bar_m0/vs_reg_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.678 r  video_timing_data_m0/color_bar_m0/vs_reg_d0_reg/Q
                         net (fo=2, routed)           1.882     3.560    video_timing_data_m0/video_vs
    SLICE_X5Y158         FDCE                                         r  video_timing_data_m0/video_vs_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    15.385 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    16.949    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.064    13.885 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    14.257    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.332 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.265    16.597    video_timing_data_m0/clk_out1
    SLICE_X5Y158         FDCE                                         r  video_timing_data_m0/video_vs_d0_reg/C
                         clock pessimism              0.145    16.742    
                         clock uncertainty           -0.066    16.676    
    SLICE_X5Y158         FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.059    16.735    video_timing_data_m0/video_vs_d0_reg
  -------------------------------------------------------------------
                         required time                         16.735    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                 13.175    

Slack (MET) :             13.175ns  (required time - arrival time)
  Source:                 video_timing_data_m0/color_bar_m0/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_timing_data_m0/color_bar_m0/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.818ns (39.346%)  route 1.261ns (60.654%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 16.607 - 15.385 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 0.933ns, distribution 1.615ns)
  Clock Net Delay (Destination): 2.275ns (routing 0.858ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.727     1.727    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.230    -1.503 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -1.066    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.983 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.548     1.565    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X3Y42          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     1.683 f  video_timing_data_m0/color_bar_m0/v_cnt_reg[8]/Q
                         net (fo=6, routed)           0.561     2.244    video_timing_data_m0/color_bar_m0/v_cnt_reg_n_0_[8]
    SLICE_X3Y42          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     2.417 f  video_timing_data_m0/color_bar_m0/v_cnt[11]_i_8/O
                         net (fo=1, routed)           0.291     2.708    video_timing_data_m0/color_bar_m0/v_cnt[11]_i_8_n_0
    SLICE_X2Y43          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     2.840 r  video_timing_data_m0/color_bar_m0/v_cnt[11]_i_7/O
                         net (fo=1, routed)           0.146     2.986    video_timing_data_m0/color_bar_m0/v_cnt[11]_i_7_n_0
    SLICE_X2Y42          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     3.175 r  video_timing_data_m0/color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=12, routed)          0.228     3.403    video_timing_data_m0/color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X2Y43          LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.206     3.609 r  video_timing_data_m0/color_bar_m0/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.035     3.644    video_timing_data_m0/color_bar_m0/v_cnt[5]_i_1_n_0
    SLICE_X2Y43          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    15.385 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    16.949    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.064    13.885 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    14.257    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.332 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.275    16.607    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X2Y43          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_cnt_reg[5]/C
                         clock pessimism              0.218    16.825    
                         clock uncertainty           -0.066    16.759    
    SLICE_X2Y43          FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    16.819    video_timing_data_m0/color_bar_m0/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         16.819    
                         arrival time                          -3.644    
  -------------------------------------------------------------------
                         slack                                 13.175    

Slack (MET) :             13.176ns  (required time - arrival time)
  Source:                 frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.539ns (26.736%)  route 1.477ns (73.264%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 16.607 - 15.385 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.551ns (routing 0.933ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.275ns (routing 0.858ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.727     1.727    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.230    -1.503 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -1.066    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.983 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.551     1.568    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y53          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     1.682 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[5]/Q
                         net (fo=2, routed)           0.428     2.110    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR_RD[5]
    SLICE_X4Y66          LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.133     2.243 f  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_8/O
                         net (fo=1, routed)           0.453     2.696    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_8_n_0
    SLICE_X4Y66          LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.176     2.872 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_4/O
                         net (fo=1, routed)           0.146     3.018    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/comp1
    SLICE_X4Y68          LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     3.134 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.450     3.584    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X4Y71          FDSE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    15.385 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    16.949    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.064    13.885 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    14.257    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.332 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.275    16.607    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X4Y71          FDSE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.160    16.767    
                         clock uncertainty           -0.066    16.701    
    SLICE_X4Y71          FDSE (Setup_AFF_SLICEM_C_D)
                                                      0.059    16.760    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         16.760    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                 13.176    

Slack (MET) :             13.201ns  (required time - arrival time)
  Source:                 video_timing_data_m0/color_bar_m0/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_timing_data_m0/color_bar_m0/v_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.800ns (38.967%)  route 1.253ns (61.033%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 16.607 - 15.385 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 0.933ns, distribution 1.615ns)
  Clock Net Delay (Destination): 2.275ns (routing 0.858ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.727     1.727    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.230    -1.503 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -1.066    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.983 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.548     1.565    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X3Y42          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     1.683 f  video_timing_data_m0/color_bar_m0/v_cnt_reg[8]/Q
                         net (fo=6, routed)           0.561     2.244    video_timing_data_m0/color_bar_m0/v_cnt_reg_n_0_[8]
    SLICE_X3Y42          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     2.417 f  video_timing_data_m0/color_bar_m0/v_cnt[11]_i_8/O
                         net (fo=1, routed)           0.291     2.708    video_timing_data_m0/color_bar_m0/v_cnt[11]_i_8_n_0
    SLICE_X2Y43          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     2.840 r  video_timing_data_m0/color_bar_m0/v_cnt[11]_i_7/O
                         net (fo=1, routed)           0.146     2.986    video_timing_data_m0/color_bar_m0/v_cnt[11]_i_7_n_0
    SLICE_X2Y42          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     3.175 r  video_timing_data_m0/color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=12, routed)          0.228     3.403    video_timing_data_m0/color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X2Y43          LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.591 r  video_timing_data_m0/color_bar_m0/v_cnt[1]_i_1/O
                         net (fo=1, routed)           0.027     3.618    video_timing_data_m0/color_bar_m0/v_cnt[1]_i_1_n_0
    SLICE_X2Y43          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    15.385 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    16.949    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.064    13.885 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    14.257    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.332 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.275    16.607    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X2Y43          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_cnt_reg[1]/C
                         clock pessimism              0.218    16.825    
                         clock uncertainty           -0.066    16.759    
    SLICE_X2Y43          FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    16.819    video_timing_data_m0/color_bar_m0/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         16.819    
                         arrival time                          -3.618    
  -------------------------------------------------------------------
                         slack                                 13.201    

Slack (MET) :             13.220ns  (required time - arrival time)
  Source:                 video_timing_data_m0/color_bar_m0/video_active_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gregce.ram_rd_en_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.158ns (7.980%)  route 1.822ns (92.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 16.611 - 15.385 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.547ns (routing 0.933ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.279ns (routing 0.858ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.727     1.727    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.230    -1.503 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -1.066    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.983 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.547     1.564    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X2Y44          FDCE                                         r  video_timing_data_m0/color_bar_m0/video_active_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     1.682 r  video_timing_data_m0/color_bar_m0/video_active_d0_reg/Q
                         net (fo=5, routed)           0.894     2.576    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X2Y70          LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     2.616 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gbm.gregce.ram_rd_en_d1_i_1/O
                         net (fo=18, routed)          0.928     3.544    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X1Y63          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gregce.ram_rd_en_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    15.385 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    16.949    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.064    13.885 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    14.257    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.332 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.279    16.611    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X1Y63          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gregce.ram_rd_en_d1_reg/C
                         clock pessimism              0.160    16.771    
                         clock uncertainty           -0.066    16.705    
    SLICE_X1Y63          FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059    16.764    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gregce.ram_rd_en_d1_reg
  -------------------------------------------------------------------
                         required time                         16.764    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                 13.220    

Slack (MET) :             13.256ns  (required time - arrival time)
  Source:                 video_timing_data_m0/color_bar_m0/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_timing_data_m0/color_bar_m0/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.745ns (37.176%)  route 1.259ns (62.824%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 16.610 - 15.385 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 0.933ns, distribution 1.615ns)
  Clock Net Delay (Destination): 2.278ns (routing 0.858ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.727     1.727    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.230    -1.503 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -1.066    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.983 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.548     1.565    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X3Y42          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     1.683 f  video_timing_data_m0/color_bar_m0/v_cnt_reg[8]/Q
                         net (fo=6, routed)           0.561     2.244    video_timing_data_m0/color_bar_m0/v_cnt_reg_n_0_[8]
    SLICE_X3Y42          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     2.417 f  video_timing_data_m0/color_bar_m0/v_cnt[11]_i_8/O
                         net (fo=1, routed)           0.291     2.708    video_timing_data_m0/color_bar_m0/v_cnt[11]_i_8_n_0
    SLICE_X2Y43          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     2.840 r  video_timing_data_m0/color_bar_m0/v_cnt[11]_i_7/O
                         net (fo=1, routed)           0.146     2.986    video_timing_data_m0/color_bar_m0/v_cnt[11]_i_7_n_0
    SLICE_X2Y42          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     3.175 r  video_timing_data_m0/color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=12, routed)          0.226     3.401    video_timing_data_m0/color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X2Y44          LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     3.534 r  video_timing_data_m0/color_bar_m0/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.035     3.569    video_timing_data_m0/color_bar_m0/v_cnt[3]_i_1_n_0
    SLICE_X2Y44          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    15.385 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    16.949    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.064    13.885 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    14.257    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.332 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.278    16.610    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X2Y44          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_cnt_reg[3]/C
                         clock pessimism              0.218    16.828    
                         clock uncertainty           -0.066    16.762    
    SLICE_X2Y44          FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    16.825    video_timing_data_m0/color_bar_m0/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         16.825    
                         arrival time                          -3.569    
  -------------------------------------------------------------------
                         slack                                 13.256    

Slack (MET) :             13.264ns  (required time - arrival time)
  Source:                 video_timing_data_m0/color_bar_m0/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_timing_data_m0/color_bar_m0/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.772ns (36.518%)  route 1.342ns (63.482%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 16.606 - 15.385 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 0.933ns, distribution 1.615ns)
  Clock Net Delay (Destination): 2.274ns (routing 0.858ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.727     1.727    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.230    -1.503 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -1.066    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.983 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.548     1.565    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X3Y42          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     1.683 f  video_timing_data_m0/color_bar_m0/v_cnt_reg[8]/Q
                         net (fo=6, routed)           0.561     2.244    video_timing_data_m0/color_bar_m0/v_cnt_reg_n_0_[8]
    SLICE_X3Y42          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     2.417 f  video_timing_data_m0/color_bar_m0/v_cnt[11]_i_8/O
                         net (fo=1, routed)           0.291     2.708    video_timing_data_m0/color_bar_m0/v_cnt[11]_i_8_n_0
    SLICE_X2Y43          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     2.840 r  video_timing_data_m0/color_bar_m0/v_cnt[11]_i_7/O
                         net (fo=1, routed)           0.146     2.986    video_timing_data_m0/color_bar_m0/v_cnt[11]_i_7_n_0
    SLICE_X2Y42          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     3.175 r  video_timing_data_m0/color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=12, routed)          0.299     3.474    video_timing_data_m0/color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X3Y42          LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.160     3.634 r  video_timing_data_m0/color_bar_m0/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.045     3.679    video_timing_data_m0/color_bar_m0/v_cnt[8]_i_1_n_0
    SLICE_X3Y42          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    15.385 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    16.949    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.064    13.885 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    14.257    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.332 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.274    16.606    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X3Y42          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_cnt_reg[8]/C
                         clock pessimism              0.341    16.947    
                         clock uncertainty           -0.066    16.881    
    SLICE_X3Y42          FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    16.943    video_timing_data_m0/color_bar_m0/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         16.943    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                 13.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.065ns (57.522%)  route 0.048ns (42.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.506ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      1.133ns (routing 0.434ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.481ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.703     0.703    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.524    -0.821 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.654    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.627 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         1.133     0.506    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y53          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.555 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/Q
                         net (fo=4, routed)           0.033     0.588    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][4]
    SLICE_X4Y53          LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.016     0.604 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.015     0.619    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X4Y53          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.585    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.554 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         1.317     0.763    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y53          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism             -0.252     0.511    
    SLICE_X4Y53          FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.567    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 video_timing_data_m0/color_bar_m0/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_timing_data_m0/color_bar_m0/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Net Delay (Source):      1.126ns (routing 0.434ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.481ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.703     0.703    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.524    -0.821 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.654    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.627 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         1.126     0.499    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X3Y44          FDCE                                         r  video_timing_data_m0/color_bar_m0/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.548 r  video_timing_data_m0/color_bar_m0/h_cnt_reg[9]/Q
                         net (fo=5, routed)           0.037     0.585    video_timing_data_m0/color_bar_m0/h_cnt_reg_n_0_[9]
    SLICE_X3Y44          LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     0.600 r  video_timing_data_m0/color_bar_m0/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.012     0.612    video_timing_data_m0/color_bar_m0/h_cnt[9]
    SLICE_X3Y44          FDCE                                         r  video_timing_data_m0/color_bar_m0/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.585    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.554 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         1.306     0.752    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X3Y44          FDCE                                         r  video_timing_data_m0/color_bar_m0/h_cnt_reg[9]/C
                         clock pessimism             -0.248     0.504    
    SLICE_X3Y44          FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.560    video_timing_data_m0/color_bar_m0/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 video_timing_data_m0/color_bar_m0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_timing_data_m0/color_bar_m0/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Net Delay (Source):      1.127ns (routing 0.434ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.481ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.703     0.703    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.524    -0.821 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.654    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.627 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         1.127     0.500    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X3Y46          FDCE                                         r  video_timing_data_m0/color_bar_m0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.549 r  video_timing_data_m0/color_bar_m0/h_cnt_reg[4]/Q
                         net (fo=5, routed)           0.035     0.584    video_timing_data_m0/color_bar_m0/h_cnt_reg_n_0_[4]
    SLICE_X3Y46          LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.599 r  video_timing_data_m0/color_bar_m0/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.015     0.614    video_timing_data_m0/color_bar_m0/h_cnt[4]
    SLICE_X3Y46          FDCE                                         r  video_timing_data_m0/color_bar_m0/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.585    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.554 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         1.307     0.753    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X3Y46          FDCE                                         r  video_timing_data_m0/color_bar_m0/h_cnt_reg[4]/C
                         clock pessimism             -0.248     0.505    
    SLICE_X3Y46          FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.561    video_timing_data_m0/color_bar_m0/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 video_timing_data_m0/color_bar_m0/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_timing_data_m0/color_bar_m0/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.505ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      1.132ns (routing 0.434ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.481ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.703     0.703    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.524    -0.821 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.654    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.627 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         1.132     0.505    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X2Y44          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.554 r  video_timing_data_m0/color_bar_m0/v_cnt_reg[2]/Q
                         net (fo=8, routed)           0.034     0.588    video_timing_data_m0/color_bar_m0/v_cnt_reg_n_0_[2]
    SLICE_X2Y44          LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.015     0.603 r  video_timing_data_m0/color_bar_m0/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.016     0.619    video_timing_data_m0/color_bar_m0/v_cnt[4]_i_1_n_0
    SLICE_X2Y44          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.585    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.554 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         1.316     0.762    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X2Y44          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_cnt_reg[4]/C
                         clock pessimism             -0.252     0.510    
    SLICE_X2Y44          FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.566    video_timing_data_m0/color_bar_m0/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 video_timing_data_m0/color_bar_m0/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_timing_data_m0/color_bar_m0/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.758ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Net Delay (Source):      1.129ns (routing 0.434ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.481ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.703     0.703    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.524    -0.821 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.654    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.627 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         1.129     0.502    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X3Y42          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.551 r  video_timing_data_m0/color_bar_m0/v_cnt_reg[7]/Q
                         net (fo=6, routed)           0.039     0.590    video_timing_data_m0/color_bar_m0/v_cnt_reg_n_0_[7]
    SLICE_X3Y42          LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     0.605 r  video_timing_data_m0/color_bar_m0/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.012     0.617    video_timing_data_m0/color_bar_m0/v_cnt[9]_i_1_n_0
    SLICE_X3Y42          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.585    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.554 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         1.312     0.758    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X3Y42          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_cnt_reg[9]/C
                         clock pessimism             -0.251     0.507    
    SLICE_X3Y42          FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.563    video_timing_data_m0/color_bar_m0/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 video_timing_data_m0/color_bar_m0/v_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_timing_data_m0/color_bar_m0/v_active_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.761ns
    Source Clock Delay      (SCD):    0.504ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      1.131ns (routing 0.434ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.481ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.703     0.703    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.524    -0.821 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.654    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.627 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         1.131     0.504    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X2Y43          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.553 r  video_timing_data_m0/color_bar_m0/v_active_reg/Q
                         net (fo=2, routed)           0.035     0.588    video_timing_data_m0/color_bar_m0/v_active
    SLICE_X2Y43          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     0.603 r  video_timing_data_m0/color_bar_m0/v_active_i_1/O
                         net (fo=1, routed)           0.016     0.619    video_timing_data_m0/color_bar_m0/v_active_i_1_n_0
    SLICE_X2Y43          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.585    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.554 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         1.315     0.761    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X2Y43          FDCE                                         r  video_timing_data_m0/color_bar_m0/v_active_reg/C
                         clock pessimism             -0.252     0.509    
    SLICE_X2Y43          FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.565    video_timing_data_m0/color_bar_m0/v_active_reg
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 video_timing_data_m0/color_bar_m0/h_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_timing_data_m0/color_bar_m0/h_active_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.783%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      1.130ns (routing 0.434ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.481ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.703     0.703    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.524    -0.821 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.654    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.627 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         1.130     0.503    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X2Y44          FDCE                                         r  video_timing_data_m0/color_bar_m0/h_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.551 r  video_timing_data_m0/color_bar_m0/h_active_reg/Q
                         net (fo=2, routed)           0.036     0.587    video_timing_data_m0/color_bar_m0/h_active_reg_n_0
    SLICE_X2Y44          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     0.602 r  video_timing_data_m0/color_bar_m0/h_active_i_1/O
                         net (fo=1, routed)           0.016     0.618    video_timing_data_m0/color_bar_m0/h_active_i_1_n_0
    SLICE_X2Y44          FDCE                                         r  video_timing_data_m0/color_bar_m0/h_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.585    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.554 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         1.313     0.759    video_timing_data_m0/color_bar_m0/clk_out1
    SLICE_X2Y44          FDCE                                         r  video_timing_data_m0/color_bar_m0/h_active_reg/C
                         clock pessimism             -0.252     0.507    
    SLICE_X2Y44          FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.563    video_timing_data_m0/color_bar_m0/h_active_reg
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.065ns (54.622%)  route 0.054ns (45.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.487ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Net Delay (Source):      1.114ns (routing 0.434ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.481ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.703     0.703    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.524    -0.821 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.654    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.627 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         1.114     0.487    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X5Y65          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     0.536 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.038     0.574    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X5Y65          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.016     0.590 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.016     0.606    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/p_1_out
    SLICE_X5Y65          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.585    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.554 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         1.299     0.745    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X5Y65          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism             -0.253     0.492    
    SLICE_X5Y65          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.548    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           0.606    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.065ns (53.719%)  route 0.056ns (46.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.488ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Net Delay (Source):      1.115ns (routing 0.434ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.481ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.703     0.703    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.524    -0.821 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.654    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.627 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         1.115     0.488    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y66          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.537 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.040     0.577    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[5]
    SLICE_X4Y66          LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.016     0.593 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.016     0.609    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__0[5]
    SLICE_X4Y66          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.585    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.554 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         1.301     0.747    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y66          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.254     0.493    
    SLICE_X4Y66          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.549    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.048ns (31.579%)  route 0.104ns (68.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      1.134ns (routing 0.434ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.481ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.703     0.703    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.524    -0.821 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.654    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.627 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         1.134     0.507    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X0Y50          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.555 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.104     0.659    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X0Y50          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.585    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.554 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         1.320     0.766    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X0Y50          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.225     0.541    
    SLICE_X0Y50          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     0.597    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.597    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         15.385      13.676     RAMB36_X0Y14     frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.379         15.385      14.006     BUFGCE_X0Y12     video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     SRL16E/CLK          n/a            1.116         15.385      14.269     SLICE_X5Y65      frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         15.385      14.314     MMCME3_ADV_X0Y0  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.550         15.385      14.835     SLICE_X2Y44      video_timing_data_m0/color_bar_m0/h_active_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         15.385      14.835     SLICE_X3Y44      video_timing_data_m0/color_bar_m0/h_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         15.385      14.835     SLICE_X3Y44      video_timing_data_m0/color_bar_m0/h_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         15.385      14.835     SLICE_X3Y44      video_timing_data_m0/color_bar_m0/h_cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         15.385      14.835     SLICE_X3Y46      video_timing_data_m0/color_bar_m0/h_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         15.385      14.835     SLICE_X3Y46      video_timing_data_m0/color_bar_m0/h_cnt_reg[2]/C
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         7.692       6.838      RAMB36_X0Y14     frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         7.692       6.838      RAMB36_X0Y14     frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.558         7.692       7.134      SLICE_X5Y65      frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.558         7.692       7.134      SLICE_X5Y65      frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X3Y44      video_timing_data_m0/color_bar_m0/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X3Y44      video_timing_data_m0/color_bar_m0/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X3Y44      video_timing_data_m0/color_bar_m0/h_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X3Y44      video_timing_data_m0/color_bar_m0/h_cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X3Y44      video_timing_data_m0/color_bar_m0/h_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X3Y44      video_timing_data_m0/color_bar_m0/h_cnt_reg[8]/C
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         7.692       6.838      RAMB36_X0Y14     frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         7.692       6.838      RAMB36_X0Y14     frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         7.692       7.134      SLICE_X5Y65      frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.558         7.692       7.134      SLICE_X5Y65      frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X2Y44      video_timing_data_m0/color_bar_m0/h_active_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X2Y44      video_timing_data_m0/color_bar_m0/h_active_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X3Y44      video_timing_data_m0/color_bar_m0/h_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X3Y44      video_timing_data_m0/color_bar_m0/h_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X3Y44      video_timing_data_m0/color_bar_m0/h_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         7.692       7.417      SLICE_X3Y44      video_timing_data_m0/color_bar_m0/h_cnt_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :            0  Failing Endpoints,  Worst Slack       13.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.130ns  (required time - arrival time)
  Source:                 sd_card_bmp_m0/bmp_read_m0/write_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_bmp_m0/bmp_read_m0/write_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 0.291ns (4.243%)  route 6.567ns (95.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.653ns = ( 20.653 - 20.000 ) 
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.686ns, distribution 1.267ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.630ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.727     1.727    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.230    -1.503 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -1.100    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.017 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.953     0.936    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X23Y100        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/write_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     1.050 r  sd_card_bmp_m0/bmp_read_m0/write_req_reg/Q
                         net (fo=2, routed)           6.540     7.590    sd_card_bmp_m0/bmp_read_m0/write_req
    SLICE_X23Y100        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.177     7.767 r  sd_card_bmp_m0/bmp_read_m0/write_req_i_1/O
                         net (fo=1, routed)           0.027     7.794    sd_card_bmp_m0/bmp_read_m0/write_req_i_1_n_0
    SLICE_X23Y100        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/write_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    20.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    21.564    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.064    18.500 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    18.845    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    18.920 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.733    20.653    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X23Y100        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/write_req_reg/C
                         clock pessimism              0.280    20.933    
                         clock uncertainty           -0.068    20.865    
    SLICE_X23Y100        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    20.924    sd_card_bmp_m0/bmp_read_m0/write_req_reg
  -------------------------------------------------------------------
                         required time                         20.924    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                 13.130    

Slack (MET) :             15.714ns  (required time - arrival time)
  Source:                 sd_card_bmp_m0/bmp_read_m0/file_len_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.876ns (21.721%)  route 3.157ns (78.279%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.641ns = ( 20.641 - 20.000 ) 
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.686ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.630ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.727     1.727    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.230    -1.503 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -1.100    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.017 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.957     0.940    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X13Y104        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/file_len_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     1.054 r  sd_card_bmp_m0/bmp_read_m0/file_len_reg[26]/Q
                         net (fo=4, routed)           0.771     1.825    sd_card_bmp_m0/bmp_read_m0/file_len[26]
    SLICE_X16Y106        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     1.957 r  sd_card_bmp_m0/bmp_read_m0/bmp_data_valid0_carry__0_i_11/O
                         net (fo=1, routed)           0.000     1.957    sd_card_bmp_m0/bmp_read_m0/bmp_data_valid0_carry__0_i_11_n_0
    SLICE_X16Y106        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.262     2.219 r  sd_card_bmp_m0/bmp_read_m0/bmp_data_valid0_carry__0/CO[7]
                         net (fo=4, routed)           0.797     3.016    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/CO[0]
    SLICE_X18Y88         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     3.193 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/bmp_data[15]_i_2/O
                         net (fo=1, routed)           0.584     3.777    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[0]_1
    SLICE_X18Y99         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191     3.968 r  sd_card_bmp_m0/bmp_read_m0/bmp_data[15]_i_1/O
                         net (fo=8, routed)           1.005     4.973    sd_card_bmp_m0/bmp_read_m0/bmp_data[15]_i_1_n_0
    SLICE_X5Y105         FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    20.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    21.564    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.064    18.500 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    18.845    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    18.920 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.721    20.641    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X5Y105         FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[12]/C
                         clock pessimism              0.162    20.803    
                         clock uncertainty           -0.068    20.735    
    SLICE_X5Y105         FDCE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.048    20.687    sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[12]
  -------------------------------------------------------------------
                         required time                         20.687    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                 15.714    

Slack (MET) :             15.718ns  (required time - arrival time)
  Source:                 sd_card_bmp_m0/bmp_read_m0/file_len_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.876ns (21.737%)  route 3.154ns (78.263%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.641ns = ( 20.641 - 20.000 ) 
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.686ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.630ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.727     1.727    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.230    -1.503 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -1.100    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.017 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.957     0.940    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X13Y104        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/file_len_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     1.054 r  sd_card_bmp_m0/bmp_read_m0/file_len_reg[26]/Q
                         net (fo=4, routed)           0.771     1.825    sd_card_bmp_m0/bmp_read_m0/file_len[26]
    SLICE_X16Y106        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     1.957 r  sd_card_bmp_m0/bmp_read_m0/bmp_data_valid0_carry__0_i_11/O
                         net (fo=1, routed)           0.000     1.957    sd_card_bmp_m0/bmp_read_m0/bmp_data_valid0_carry__0_i_11_n_0
    SLICE_X16Y106        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.262     2.219 r  sd_card_bmp_m0/bmp_read_m0/bmp_data_valid0_carry__0/CO[7]
                         net (fo=4, routed)           0.797     3.016    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/CO[0]
    SLICE_X18Y88         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     3.193 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/bmp_data[15]_i_2/O
                         net (fo=1, routed)           0.584     3.777    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[0]_1
    SLICE_X18Y99         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191     3.968 r  sd_card_bmp_m0/bmp_read_m0/bmp_data[15]_i_1/O
                         net (fo=8, routed)           1.002     4.970    sd_card_bmp_m0/bmp_read_m0/bmp_data[15]_i_1_n_0
    SLICE_X5Y105         FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    20.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    21.564    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.064    18.500 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    18.845    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    18.920 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.721    20.641    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X5Y105         FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[10]/C
                         clock pessimism              0.162    20.803    
                         clock uncertainty           -0.068    20.735    
    SLICE_X5Y105         FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.047    20.688    sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[10]
  -------------------------------------------------------------------
                         required time                         20.688    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                 15.718    

Slack (MET) :             15.816ns  (required time - arrival time)
  Source:                 sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.705ns (17.481%)  route 3.328ns (82.519%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.734ns = ( 20.734 - 20.000 ) 
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.948ns (routing 0.686ns, distribution 1.262ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.630ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.727     1.727    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.230    -1.503 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -1.100    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.017 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.948     0.931    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/CLK
    SLICE_X19Y79         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     1.045 f  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15]/Q
                         net (fo=7, routed)           0.577     1.622    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg_n_0_[15]
    SLICE_X21Y76         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     1.662 f  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_read_valid_i_2/O
                         net (fo=5, routed)           0.423     2.085    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_read_valid_i_2_n_0
    SLICE_X20Y75         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.133     2.218 f  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_12/O
                         net (fo=2, routed)           0.374     2.592    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_12_n_0
    SLICE_X23Y75         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.193     2.785 f  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_9/O
                         net (fo=17, routed)          1.008     3.793    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_9_n_0
    SLICE_X20Y83         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.115     3.908 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6/O
                         net (fo=1, routed)           0.279     4.187    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6_n_0
    SLICE_X23Y84         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.043     4.230 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3/O
                         net (fo=1, routed)           0.000     4.230    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3_n_0
    SLICE_X23Y84         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.067     4.297 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.667     4.964    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X24Y77         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    20.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    21.564    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.064    18.500 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    18.845    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    18.920 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.814    20.734    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/CLK
    SLICE_X24Y77         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.162    20.896    
                         clock uncertainty           -0.068    20.827    
    SLICE_X24Y77         FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047    20.780    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         20.780    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                 15.816    

Slack (MET) :             15.819ns  (required time - arrival time)
  Source:                 sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.705ns (17.871%)  route 3.240ns (82.129%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.648ns = ( 20.648 - 20.000 ) 
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.948ns (routing 0.686ns, distribution 1.262ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.630ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.727     1.727    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.230    -1.503 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -1.100    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.017 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.948     0.931    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/CLK
    SLICE_X19Y79         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     1.045 f  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15]/Q
                         net (fo=7, routed)           0.577     1.622    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg_n_0_[15]
    SLICE_X21Y76         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     1.662 f  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_read_valid_i_2/O
                         net (fo=5, routed)           0.423     2.085    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_read_valid_i_2_n_0
    SLICE_X20Y75         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.133     2.218 f  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_12/O
                         net (fo=2, routed)           0.374     2.592    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_12_n_0
    SLICE_X23Y75         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.193     2.785 f  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_9/O
                         net (fo=17, routed)          1.008     3.793    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_9_n_0
    SLICE_X20Y83         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.115     3.908 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6/O
                         net (fo=1, routed)           0.279     4.187    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6_n_0
    SLICE_X23Y84         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.043     4.230 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3/O
                         net (fo=1, routed)           0.000     4.230    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3_n_0
    SLICE_X23Y84         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.067     4.297 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.579     4.876    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X23Y84         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    20.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    21.564    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.064    18.500 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    18.845    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    18.920 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.728    20.648    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/CLK
    SLICE_X23Y84         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.162    20.810    
                         clock uncertainty           -0.068    20.742    
    SLICE_X23Y84         FDCE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047    20.695    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         20.695    
                         arrival time                          -4.876    
  -------------------------------------------------------------------
                         slack                                 15.819    

Slack (MET) :             15.868ns  (required time - arrival time)
  Source:                 sd_card_bmp_m0/bmp_read_m0/file_len_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.876ns (22.560%)  route 3.007ns (77.440%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.647ns = ( 20.647 - 20.000 ) 
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.686ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.630ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.727     1.727    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.230    -1.503 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -1.100    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.017 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.957     0.940    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X13Y104        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/file_len_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     1.054 r  sd_card_bmp_m0/bmp_read_m0/file_len_reg[26]/Q
                         net (fo=4, routed)           0.771     1.825    sd_card_bmp_m0/bmp_read_m0/file_len[26]
    SLICE_X16Y106        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     1.957 r  sd_card_bmp_m0/bmp_read_m0/bmp_data_valid0_carry__0_i_11/O
                         net (fo=1, routed)           0.000     1.957    sd_card_bmp_m0/bmp_read_m0/bmp_data_valid0_carry__0_i_11_n_0
    SLICE_X16Y106        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.262     2.219 r  sd_card_bmp_m0/bmp_read_m0/bmp_data_valid0_carry__0/CO[7]
                         net (fo=4, routed)           0.797     3.016    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/CO[0]
    SLICE_X18Y88         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     3.193 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/bmp_data[15]_i_2/O
                         net (fo=1, routed)           0.584     3.777    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[0]_1
    SLICE_X18Y99         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191     3.968 r  sd_card_bmp_m0/bmp_read_m0/bmp_data[15]_i_1/O
                         net (fo=8, routed)           0.855     4.823    sd_card_bmp_m0/bmp_read_m0/bmp_data[15]_i_1_n_0
    SLICE_X12Y115        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    20.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    21.564    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.064    18.500 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    18.845    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    18.920 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.727    20.647    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X12Y115        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[11]/C
                         clock pessimism              0.162    20.809    
                         clock uncertainty           -0.068    20.741    
    SLICE_X12Y115        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    20.691    sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[11]
  -------------------------------------------------------------------
                         required time                         20.691    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 15.868    

Slack (MET) :             15.868ns  (required time - arrival time)
  Source:                 sd_card_bmp_m0/bmp_read_m0/file_len_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.876ns (22.560%)  route 3.007ns (77.440%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.647ns = ( 20.647 - 20.000 ) 
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.686ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.630ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.727     1.727    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.230    -1.503 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -1.100    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.017 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.957     0.940    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X13Y104        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/file_len_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     1.054 r  sd_card_bmp_m0/bmp_read_m0/file_len_reg[26]/Q
                         net (fo=4, routed)           0.771     1.825    sd_card_bmp_m0/bmp_read_m0/file_len[26]
    SLICE_X16Y106        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     1.957 r  sd_card_bmp_m0/bmp_read_m0/bmp_data_valid0_carry__0_i_11/O
                         net (fo=1, routed)           0.000     1.957    sd_card_bmp_m0/bmp_read_m0/bmp_data_valid0_carry__0_i_11_n_0
    SLICE_X16Y106        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.262     2.219 r  sd_card_bmp_m0/bmp_read_m0/bmp_data_valid0_carry__0/CO[7]
                         net (fo=4, routed)           0.797     3.016    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/CO[0]
    SLICE_X18Y88         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     3.193 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/bmp_data[15]_i_2/O
                         net (fo=1, routed)           0.584     3.777    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[0]_1
    SLICE_X18Y99         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191     3.968 r  sd_card_bmp_m0/bmp_read_m0/bmp_data[15]_i_1/O
                         net (fo=8, routed)           0.855     4.823    sd_card_bmp_m0/bmp_read_m0/bmp_data[15]_i_1_n_0
    SLICE_X12Y115        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    20.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    21.564    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.064    18.500 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    18.845    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    18.920 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.727    20.647    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X12Y115        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[13]/C
                         clock pessimism              0.162    20.809    
                         clock uncertainty           -0.068    20.741    
    SLICE_X12Y115        FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050    20.691    sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[13]
  -------------------------------------------------------------------
                         required time                         20.691    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 15.868    

Slack (MET) :             15.868ns  (required time - arrival time)
  Source:                 sd_card_bmp_m0/bmp_read_m0/file_len_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.876ns (22.560%)  route 3.007ns (77.440%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.647ns = ( 20.647 - 20.000 ) 
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.686ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.630ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.727     1.727    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.230    -1.503 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -1.100    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.017 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.957     0.940    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X13Y104        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/file_len_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     1.054 r  sd_card_bmp_m0/bmp_read_m0/file_len_reg[26]/Q
                         net (fo=4, routed)           0.771     1.825    sd_card_bmp_m0/bmp_read_m0/file_len[26]
    SLICE_X16Y106        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     1.957 r  sd_card_bmp_m0/bmp_read_m0/bmp_data_valid0_carry__0_i_11/O
                         net (fo=1, routed)           0.000     1.957    sd_card_bmp_m0/bmp_read_m0/bmp_data_valid0_carry__0_i_11_n_0
    SLICE_X16Y106        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.262     2.219 r  sd_card_bmp_m0/bmp_read_m0/bmp_data_valid0_carry__0/CO[7]
                         net (fo=4, routed)           0.797     3.016    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/CO[0]
    SLICE_X18Y88         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     3.193 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/bmp_data[15]_i_2/O
                         net (fo=1, routed)           0.584     3.777    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[0]_1
    SLICE_X18Y99         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191     3.968 r  sd_card_bmp_m0/bmp_read_m0/bmp_data[15]_i_1/O
                         net (fo=8, routed)           0.855     4.823    sd_card_bmp_m0/bmp_read_m0/bmp_data[15]_i_1_n_0
    SLICE_X12Y115        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    20.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    21.564    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.064    18.500 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    18.845    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    18.920 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.727    20.647    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X12Y115        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[15]/C
                         clock pessimism              0.162    20.809    
                         clock uncertainty           -0.068    20.741    
    SLICE_X12Y115        FDCE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050    20.691    sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[15]
  -------------------------------------------------------------------
                         required time                         20.691    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 15.868    

Slack (MET) :             15.868ns  (required time - arrival time)
  Source:                 sd_card_bmp_m0/bmp_read_m0/file_len_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.876ns (22.560%)  route 3.007ns (77.440%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.647ns = ( 20.647 - 20.000 ) 
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.686ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.630ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.727     1.727    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.230    -1.503 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -1.100    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.017 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.957     0.940    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X13Y104        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/file_len_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     1.054 r  sd_card_bmp_m0/bmp_read_m0/file_len_reg[26]/Q
                         net (fo=4, routed)           0.771     1.825    sd_card_bmp_m0/bmp_read_m0/file_len[26]
    SLICE_X16Y106        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     1.957 r  sd_card_bmp_m0/bmp_read_m0/bmp_data_valid0_carry__0_i_11/O
                         net (fo=1, routed)           0.000     1.957    sd_card_bmp_m0/bmp_read_m0/bmp_data_valid0_carry__0_i_11_n_0
    SLICE_X16Y106        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.262     2.219 r  sd_card_bmp_m0/bmp_read_m0/bmp_data_valid0_carry__0/CO[7]
                         net (fo=4, routed)           0.797     3.016    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/CO[0]
    SLICE_X18Y88         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     3.193 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/bmp_data[15]_i_2/O
                         net (fo=1, routed)           0.584     3.777    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[0]_1
    SLICE_X18Y99         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191     3.968 r  sd_card_bmp_m0/bmp_read_m0/bmp_data[15]_i_1/O
                         net (fo=8, routed)           0.855     4.823    sd_card_bmp_m0/bmp_read_m0/bmp_data[15]_i_1_n_0
    SLICE_X12Y115        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    20.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    21.564    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.064    18.500 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    18.845    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    18.920 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.727    20.647    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X12Y115        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[9]/C
                         clock pessimism              0.162    20.809    
                         clock uncertainty           -0.068    20.741    
    SLICE_X12Y115        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050    20.691    sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[9]
  -------------------------------------------------------------------
                         required time                         20.691    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 15.868    

Slack (MET) :             15.880ns  (required time - arrival time)
  Source:                 sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.705ns (17.794%)  route 3.257ns (82.206%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.727ns = ( 20.727 - 20.000 ) 
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.948ns (routing 0.686ns, distribution 1.262ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.630ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.727     1.727    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.230    -1.503 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -1.100    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.017 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.948     0.931    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/CLK
    SLICE_X19Y79         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y79         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     1.045 f  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15]/Q
                         net (fo=7, routed)           0.577     1.622    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg_n_0_[15]
    SLICE_X21Y76         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     1.662 f  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_read_valid_i_2/O
                         net (fo=5, routed)           0.423     2.085    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_read_valid_i_2_n_0
    SLICE_X20Y75         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.133     2.218 f  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_12/O
                         net (fo=2, routed)           0.374     2.592    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_12_n_0
    SLICE_X23Y75         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.193     2.785 f  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_9/O
                         net (fo=17, routed)          1.008     3.793    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_9_n_0
    SLICE_X20Y83         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.115     3.908 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6/O
                         net (fo=1, routed)           0.279     4.187    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6_n_0
    SLICE_X23Y84         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.043     4.230 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3/O
                         net (fo=1, routed)           0.000     4.230    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3_n_0
    SLICE_X23Y84         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.067     4.297 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.596     4.893    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X24Y79         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    20.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    21.564    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.064    18.500 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    18.845    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    18.920 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.807    20.727    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/CLK
    SLICE_X24Y79         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.162    20.889    
                         clock uncertainty           -0.068    20.821    
    SLICE_X24Y79         FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.048    20.773    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         20.773    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                 15.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.048ns (24.742%)  route 0.146ns (75.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.435ns
    Source Clock Delay      (SCD):    0.187ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.815ns (routing 0.309ns, distribution 0.506ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.342ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.703     0.703    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.524    -0.821 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -0.655    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.628 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.815     0.187    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X18Y89         FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y89         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     0.235 r  sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[23]/Q
                         net (fo=3, routed)           0.146     0.381    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/D[23]
    SLICE_X20Y87         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.586    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.555 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.990     0.435    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/CLK
    SLICE_X20Y87         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[23]/C
                         clock pessimism             -0.150     0.285    
    SLICE_X20Y87         FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     0.341    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.434ns
    Source Clock Delay      (SCD):    0.201ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      0.829ns (routing 0.309ns, distribution 0.520ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.342ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.703     0.703    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.524    -0.821 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -0.655    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.628 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.829     0.201    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/CLK
    SLICE_X21Y87         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y87         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.250 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[17]/Q
                         net (fo=1, routed)           0.035     0.285    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg_n_0_[17]
    SLICE_X21Y87         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.045     0.330 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[25]_i_1/O
                         net (fo=1, routed)           0.015     0.345    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[25]_i_1_n_0
    SLICE_X21Y87         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.586    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.555 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.989     0.434    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/CLK
    SLICE_X21Y87         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[25]/C
                         clock pessimism             -0.191     0.243    
    SLICE_X21Y87         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.299    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.299    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.438ns
    Source Clock Delay      (SCD):    0.212ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      0.840ns (routing 0.309ns, distribution 0.531ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.342ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.703     0.703    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.524    -0.821 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -0.655    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.628 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.840     0.212    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/CLK
    SLICE_X23Y71         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y71         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.261 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[9]/Q
                         net (fo=2, routed)           0.033     0.294    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg_n_0_[9]
    SLICE_X23Y71         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.015     0.309 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt[9]_i_2/O
                         net (fo=1, routed)           0.012     0.321    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt[9]_i_2_n_0
    SLICE_X23Y71         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.586    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.555 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.993     0.438    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/CLK
    SLICE_X23Y71         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[9]/C
                         clock pessimism             -0.221     0.217    
    SLICE_X23Y71         FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.273    sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.273    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.429ns
    Source Clock Delay      (SCD):    0.207ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      0.835ns (routing 0.309ns, distribution 0.526ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.342ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.703     0.703    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.524    -0.821 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -0.655    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.628 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.835     0.207    sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/CLK
    SLICE_X23Y73         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y73         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.256 r  sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[4]/Q
                         net (fo=3, routed)           0.033     0.289    sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg_n_0_[4]
    SLICE_X23Y73         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.015     0.304 r  sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/clk_edge_cnt0/O
                         net (fo=1, routed)           0.012     0.316    sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/clk_edge_cnt[4]
    SLICE_X23Y73         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.586    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.555 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.984     0.429    sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/CLK
    SLICE_X23Y73         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[4]/C
                         clock pessimism             -0.217     0.212    
    SLICE_X23Y73         FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.268    sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.268    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.063ns (56.757%)  route 0.048ns (43.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.418ns
    Source Clock Delay      (SCD):    0.195ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.823ns (routing 0.309ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.342ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.703     0.703    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.524    -0.821 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -0.655    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.628 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.823     0.195    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/CLK
    SLICE_X16Y81         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y81         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.243 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[24]/Q
                         net (fo=1, routed)           0.032     0.275    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg_n_0_[24]
    SLICE_X16Y81         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.290 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[32]_i_1/O
                         net (fo=1, routed)           0.016     0.306    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[32]_i_1_n_0
    SLICE_X16Y81         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.586    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.555 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.973     0.418    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/CLK
    SLICE_X16Y81         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[32]/C
                         clock pessimism             -0.219     0.199    
    SLICE_X16Y81         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.255    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MOSI_shift_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MOSI_shift_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.064ns (57.143%)  route 0.048ns (42.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.421ns
    Source Clock Delay      (SCD):    0.197ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.825ns (routing 0.309ns, distribution 0.516ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.342ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.703     0.703    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.524    -0.821 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -0.655    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.628 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.825     0.197    sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/CLK
    SLICE_X22Y87         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MOSI_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y87         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.246 r  sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MOSI_shift_reg[2]/Q
                         net (fo=1, routed)           0.032     0.278    sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MOSI_shift[2]
    SLICE_X22Y87         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015     0.293 r  sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MOSI_shift[3]_i_1/O
                         net (fo=1, routed)           0.016     0.309    sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MOSI_shift[3]_i_1_n_0
    SLICE_X22Y87         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MOSI_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.586    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.555 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.976     0.421    sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/CLK
    SLICE_X22Y87         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MOSI_shift_reg[3]/C
                         clock pessimism             -0.219     0.202    
    SLICE_X22Y87         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.258    sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MOSI_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.258    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.065ns (57.522%)  route 0.048ns (42.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.431ns
    Source Clock Delay      (SCD):    0.206ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      0.834ns (routing 0.309ns, distribution 0.525ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.342ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.703     0.703    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.524    -0.821 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -0.655    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.628 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.834     0.206    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X23Y98         FDRE                                         r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y98         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.255 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=4, routed)           0.033     0.288    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X23Y98         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.016     0.304 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.015     0.319    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X23Y98         FDRE                                         r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.586    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.555 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.986     0.431    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X23Y98         FDRE                                         r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism             -0.220     0.211    
    SLICE_X23Y98         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.267    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.267    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MISO_shift_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MISO_shift_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.417ns
    Source Clock Delay      (SCD):    0.197ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Net Delay (Source):      0.825ns (routing 0.309ns, distribution 0.516ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.342ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.703     0.703    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.524    -0.821 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -0.655    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.628 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.825     0.197    sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/CLK
    SLICE_X21Y82         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MISO_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y82         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.246 r  sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MISO_shift_reg[3]/Q
                         net (fo=6, routed)           0.037     0.283    sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/block_read_data_reg[7][3]
    SLICE_X21Y82         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.015     0.298 r  sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MISO_shift[4]_i_1/O
                         net (fo=1, routed)           0.012     0.310    sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MISO_shift[4]_i_1_n_0
    SLICE_X21Y82         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MISO_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.586    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.555 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.972     0.417    sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/CLK
    SLICE_X21Y82         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MISO_shift_reg[4]/C
                         clock pessimism             -0.215     0.202    
    SLICE_X21Y82         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.258    sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/MISO_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.258    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.064ns (42.384%)  route 0.087ns (57.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.421ns
    Source Clock Delay      (SCD):    0.197ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      0.825ns (routing 0.309ns, distribution 0.516ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.342ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.703     0.703    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.524    -0.821 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -0.655    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.628 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.825     0.197    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/CLK
    SLICE_X16Y81         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y81         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.246 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[20]/Q
                         net (fo=1, routed)           0.073     0.319    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg_n_0_[20]
    SLICE_X16Y78         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.015     0.334 r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[28]_i_1/O
                         net (fo=1, routed)           0.014     0.348    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[28]_i_1_n_0
    SLICE_X16Y78         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.586    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.555 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.976     0.421    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/CLK
    SLICE_X16Y78         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[28]/C
                         clock pessimism             -0.182     0.239    
    SLICE_X16Y78         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.295    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.048ns (30.573%)  route 0.109ns (69.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.419ns
    Source Clock Delay      (SCD):    0.189ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      0.817ns (routing 0.309ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.342ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.703     0.703    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.524    -0.821 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -0.655    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.628 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.817     0.189    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X17Y87         FDPE                                         r  sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     0.237 r  sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[14]/Q
                         net (fo=3, routed)           0.109     0.346    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/D[14]
    SLICE_X17Y85         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.586    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.555 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.974     0.419    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/CLK
    SLICE_X17Y85         FDCE                                         r  sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[14]/C
                         clock pessimism             -0.182     0.237    
    SLICE_X17Y85         FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     0.293    sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.293    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         20.000      18.291     RAMB36_X1Y22     frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.379         20.000      18.621     BUFGCE_X0Y8      video_pll_m0/inst/clkout2_buf/I
Min Period        n/a     SRL16E/CLK          n/a            1.116         20.000      18.884     SLICE_X13Y111    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         20.000      18.884     SLICE_X13Y111    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Min Period        n/a     MMCME3_ADV/CLKOUT1  n/a            1.071         20.000      18.929     MMCME3_ADV_X0Y0  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X18Y93     sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[28]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X17Y89     sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[29]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X18Y90     sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X17Y89     sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[30]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X18Y91     sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[31]/C
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         10.000      9.146      RAMB36_X1Y22     frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         10.000      9.146      RAMB36_X1Y22     frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X13Y111    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X13Y111    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X13Y111    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X13Y111    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X16Y78     sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X16Y78     sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X16Y78     sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[35]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X16Y78     sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[9]/C
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         10.000      9.146      RAMB36_X1Y22     frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         10.000      9.146      RAMB36_X1Y22     frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKBWRCLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X13Y111    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X13Y111    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X13Y111    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X13Y111    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X18Y90     sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X17Y89     sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X17Y89     sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X16Y87     sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { video_pll_m0/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         5.000       3.621      BUFGCE_X0Y13     video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y0  video_pll_m0/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y0  video_pll_m0/inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.298ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.765ns  (logic 0.117ns (15.294%)  route 0.648ns (84.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[3]/C
    SLICE_X20Y52         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[3]/Q
                         net (fo=1, routed)           0.648     0.765    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[3]
    SLICE_X20Y48         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X20Y48         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.063    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.709ns  (logic 0.113ns (15.938%)  route 0.596ns (84.062%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/C
    SLICE_X23Y48         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/Q
                         net (fo=1, routed)           0.596     0.709    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[6]
    SLICE_X21Y51         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X21Y51         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.062    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.389ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.671ns  (logic 0.116ns (17.288%)  route 0.555ns (82.712%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12]/C
    SLICE_X18Y56         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12]/Q
                         net (fo=1, routed)           0.555     0.671    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[12]
    SLICE_X22Y60         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X22Y60         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.060    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -0.671    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.654ns  (logic 0.117ns (17.890%)  route 0.537ns (82.110%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[2]/C
    SLICE_X22Y49         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[2]/Q
                         net (fo=1, routed)           0.537     0.654    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[2]
    SLICE_X21Y46         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X21Y46         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.652ns  (logic 0.117ns (17.945%)  route 0.535ns (82.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg/C
    SLICE_X22Y51         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg/Q
                         net (fo=1, routed)           0.535     0.652    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/D[0]
    SLICE_X20Y48         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X20Y48         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     3.062    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.619ns  (logic 0.116ns (18.740%)  route 0.503ns (81.260%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[4]/C
    SLICE_X22Y49         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[4]/Q
                         net (fo=1, routed)           0.503     0.619    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[4]
    SLICE_X21Y46         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X21Y46         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.062    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.618ns  (logic 0.117ns (18.932%)  route 0.501ns (81.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/C
    SLICE_X23Y51         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/Q
                         net (fo=1, routed)           0.501     0.618    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[2]
    SLICE_X19Y48         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X19Y48         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.586ns  (logic 0.116ns (19.795%)  route 0.470ns (80.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y53                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[10]/C
    SLICE_X23Y53         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[10]/Q
                         net (fo=1, routed)           0.470     0.586    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[10]
    SLICE_X21Y51         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X21Y51         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.578ns  (logic 0.115ns (19.896%)  route 0.463ns (80.104%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/C
    SLICE_X23Y51         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/Q
                         net (fo=1, routed)           0.463     0.578    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[1]
    SLICE_X22Y47         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X22Y47         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.563ns  (logic 0.114ns (20.249%)  route 0.449ns (79.751%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[7]/C
    SLICE_X22Y50         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[7]/Q
                         net (fo=1, routed)           0.449     0.563    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[7]
    SLICE_X21Y52         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X21Y52         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  2.500    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.872ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.188ns  (logic 0.117ns (9.848%)  route 1.071ns (90.152%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/C
    SLICE_X19Y43         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/Q
                         net (fo=39, routed)          1.071     1.188    your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[22]
    SLICE_X15Y52         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X15Y52         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.060    your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -1.188    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.890ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.171ns  (logic 0.116ns (9.906%)  route 1.055ns (90.094%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
    SLICE_X20Y43         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/Q
                         net (fo=47, routed)          1.055     1.171    your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[7]
    SLICE_X20Y47         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X20Y47         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     3.061    your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.061    
                         arrival time                          -1.171    
  -------------------------------------------------------------------
                         slack                                  1.890    

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.117ns  (logic 0.117ns (10.474%)  route 1.000ns (89.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/C
    SLICE_X12Y44         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/Q
                         net (fo=15, routed)          1.000     1.117    your_instance_name/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/D[0]
    SLICE_X18Y72         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X18Y72         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.060    your_instance_name/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.007ns  (logic 0.114ns (11.321%)  route 0.893ns (88.679%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
    SLICE_X19Y43         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/Q
                         net (fo=39, routed)          0.893     1.007    your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[21]
    SLICE_X16Y52         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X16Y52         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.000ns  (logic 0.114ns (11.400%)  route 0.886ns (88.600%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[10]/C
    SLICE_X19Y45         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[10]/Q
                         net (fo=42, routed)          0.886     1.000    your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[10]
    SLICE_X19Y50         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X19Y50         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.062    your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.998ns  (logic 0.117ns (11.723%)  route 0.881ns (88.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[6]/C
    SLICE_X19Y43         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[6]/Q
                         net (fo=46, routed)          0.881     0.998    your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[6]
    SLICE_X21Y48         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X21Y48         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.060    your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.907ns  (logic 0.114ns (12.569%)  route 0.793ns (87.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
    SLICE_X18Y41         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/Q
                         net (fo=80, routed)          0.793     0.907    your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[8]
    SLICE_X17Y50         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X17Y50         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.060    your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.845ns  (logic 0.117ns (13.846%)  route 0.728ns (86.154%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
    SLICE_X18Y41         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/Q
                         net (fo=62, routed)          0.728     0.845    your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[9]
    SLICE_X17Y50         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X17Y50         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     3.061    your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.061    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                  2.216    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[14].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.844ns  (logic 0.115ns (13.626%)  route 0.729ns (86.374%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[14]/C
    SLICE_X16Y28         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[14]/Q
                         net (fo=2, routed)           0.729     0.844    your_instance_name/inst/u_ddr4_mem_intfc/u_io_write_data_sync/io_write_data_riuclk_reg[31][14]
    SLICE_X10Y38         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[14].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X10Y38         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.063    your_instance_name/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[14].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.819ns  (logic 0.114ns (13.919%)  route 0.705ns (86.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
    SLICE_X19Y44         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/Q
                         net (fo=46, routed)          0.705     0.819    your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[0]
    SLICE_X20Y47         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X20Y47         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.063    your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  2.244    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  mmcm_clkout0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.214ns,  Total Violation       -2.214ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.214ns  (required time - arrival time)
  Source:                 video_timing_data_m0/read_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.385ns  (mmcm_clkout0 rise@185.000ns - clk_out1_video_pll rise@184.615ns)
  Data Path Delay:        5.959ns  (logic 0.117ns (1.963%)  route 5.842ns (98.037%))
  Logic Levels:           0  
  Clock Path Skew:        3.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 190.045 - 185.000 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 186.172 - 184.615 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.540ns (routing 0.933ns, distribution 1.607ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.309ns, distribution 1.415ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                    184.615   184.615 r  
    BUFGCE_X0Y27         BUFGCE                       0.000   184.615 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.727   186.342    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.230   183.112 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437   183.549    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   183.632 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.540   186.172    video_timing_data_m0/clk_out1
    SLICE_X5Y158         FDCE                                         r  video_timing_data_m0/read_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y158         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117   186.289 r  video_timing_data_m0/read_req_reg/Q
                         net (fo=2, routed)           5.842   192.131    frame_read_write_m0/frame_fifo_read_m0/read_req
    SLICE_X5Y158         FDCE                                         r  frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                    185.000   185.000 r  
    AK17                                              0.000   185.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   185.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   185.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   185.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   185.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649   186.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   186.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407   187.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335   187.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345   188.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   188.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.724   190.045    frame_read_write_m0/frame_fifo_read_m0/mem_clk
    SLICE_X5Y158         FDCE                                         r  frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg/C
                         clock pessimism              0.026   190.071    
                         clock uncertainty           -0.214   189.857    
    SLICE_X5Y158         FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060   189.917    frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg
  -------------------------------------------------------------------
                         required time                        189.917    
                         arrival time                        -192.131    
  -------------------------------------------------------------------
                         slack                                 -2.214    

Slack (MET) :             14.727ns  (required time - arrival time)
  Source:                 frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.719ns  (logic 0.117ns (16.273%)  route 0.602ns (83.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56                                       0.000     0.000 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X5Y56          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.602     0.719    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X5Y56          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X5Y56          FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    15.446    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.446    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                 14.727    

Slack (MET) :             14.742ns  (required time - arrival time)
  Source:                 frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.705ns  (logic 0.114ns (16.170%)  route 0.591ns (83.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44                                       0.000     0.000 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y44          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.591     0.705    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X8Y44          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X8Y44          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    15.447    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                 14.742    

Slack (MET) :             14.779ns  (required time - arrival time)
  Source:                 frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.666ns  (logic 0.117ns (17.568%)  route 0.549ns (82.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56                                       0.000     0.000 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X5Y56          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.549     0.666    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X5Y56          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X5Y56          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    15.445    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.445    
                         arrival time                          -0.666    
  -------------------------------------------------------------------
                         slack                                 14.779    

Slack (MET) :             14.828ns  (required time - arrival time)
  Source:                 frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.620ns  (logic 0.118ns (19.032%)  route 0.502ns (80.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56                                       0.000     0.000 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y56          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.502     0.620    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X5Y53          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X5Y53          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    15.448    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                 14.828    

Slack (MET) :             14.833ns  (required time - arrival time)
  Source:                 frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.614ns  (logic 0.114ns (18.567%)  route 0.500ns (81.433%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56                                       0.000     0.000 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X5Y56          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.500     0.614    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X5Y53          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X5Y53          FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    15.447    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                 14.833    

Slack (MET) :             14.851ns  (required time - arrival time)
  Source:                 frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.597ns  (logic 0.114ns (19.095%)  route 0.483ns (80.905%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56                                       0.000     0.000 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X5Y56          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.483     0.597    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X8Y56          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X8Y56          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    15.448    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                 14.851    

Slack (MET) :             14.915ns  (required time - arrival time)
  Source:                 frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.533ns  (logic 0.114ns (21.388%)  route 0.419ns (78.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44                                       0.000     0.000 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X8Y44          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.419     0.533    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X8Y44          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X8Y44          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    15.448    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                 14.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 video_timing_data_m0/read_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 0.107ns (2.238%)  route 4.673ns (97.762%))
  Logic Levels:           0  
  Clock Path Skew:        3.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.219ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      2.265ns (routing 0.858ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.335ns, distribution 1.607ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564     1.564    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.064    -1.500 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -1.128    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.053 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.265     1.212    video_timing_data_m0/clk_out1
    SLICE_X5Y158         FDCE                                         r  video_timing_data_m0/read_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y158         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.107     1.319 r  video_timing_data_m0/read_req_reg/Q
                         net (fo=2, routed)           4.673     5.992    frame_read_write_m0/frame_fifo_read_m0/read_req
    SLICE_X5Y158         FDCE                                         r  frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.942     5.219    frame_read_write_m0/frame_fifo_read_m0/mem_clk
    SLICE_X5Y158         FDCE                                         r  frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg/C
                         clock pessimism             -0.026     5.193    
                         clock uncertainty            0.214     5.407    
    SLICE_X5Y158         FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.109     5.516    frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg
  -------------------------------------------------------------------
                         required time                         -5.516    
                         arrival time                           5.992    
  -------------------------------------------------------------------
                         slack                                  0.476    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 sd_card_bmp_m0/bmp_read_m0/write_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        6.765ns  (logic 0.114ns (1.685%)  route 6.651ns (98.315%))
  Logic Levels:           0  
  Clock Path Skew:        4.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 10.038 - 5.000 ) 
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.953ns (routing 0.686ns, distribution 1.267ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.309ns, distribution 1.408ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.727     1.727    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.230    -1.503 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -1.100    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.017 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.953     0.936    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X23Y100        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/write_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     1.050 r  sd_card_bmp_m0/bmp_read_m0/write_req_reg/Q
                         net (fo=2, routed)           6.651     7.701    frame_read_write_m0/frame_fifo_write_m0/write_req
    SLICE_X23Y100        FDCE                                         r  frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.717    10.038    frame_read_write_m0/frame_fifo_write_m0/mem_clk
    SLICE_X23Y100        FDCE                                         r  frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg/C
                         clock pessimism              0.026    10.064    
                         clock uncertainty           -0.217     9.847    
    SLICE_X23Y100        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060     9.907    frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             19.388ns  (required time - arrival time)
  Source:                 frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.672ns  (logic 0.114ns (16.964%)  route 0.558ns (83.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101                                     0.000     0.000 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X22Y101        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.558     0.672    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X22Y101        FDRE                                         r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X22Y101        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    20.060    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         20.060    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                 19.388    

Slack (MET) :             19.390ns  (required time - arrival time)
  Source:                 frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.672ns  (logic 0.117ns (17.411%)  route 0.555ns (82.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y102                                     0.000     0.000 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X22Y102        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.555     0.672    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X22Y102        FDRE                                         r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X22Y102        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    20.062    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         20.062    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                 19.390    

Slack (MET) :             19.431ns  (required time - arrival time)
  Source:                 frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.629ns  (logic 0.117ns (18.601%)  route 0.512ns (81.399%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y97                                      0.000     0.000 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X22Y97         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.512     0.629    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X22Y97         FDRE                                         r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X22Y97         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    20.060    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         20.060    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                 19.431    

Slack (MET) :             19.452ns  (required time - arrival time)
  Source:                 frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.608ns  (logic 0.114ns (18.750%)  route 0.494ns (81.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y101                                     0.000     0.000 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X20Y101        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.494     0.608    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X23Y101        FDRE                                         r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X23Y101        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    20.060    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         20.060    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                 19.452    

Slack (MET) :             19.468ns  (required time - arrival time)
  Source:                 frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.593ns  (logic 0.115ns (19.393%)  route 0.478ns (80.607%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101                                     0.000     0.000 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X22Y101        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.478     0.593    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X22Y101        FDRE                                         r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X22Y101        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    20.061    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         20.061    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                 19.468    

Slack (MET) :             19.481ns  (required time - arrival time)
  Source:                 frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.580ns  (logic 0.117ns (20.172%)  route 0.463ns (79.828%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y101                                     0.000     0.000 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X20Y101        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.463     0.580    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X23Y101        FDRE                                         r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X23Y101        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    20.061    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         20.061    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                 19.481    

Slack (MET) :             19.530ns  (required time - arrival time)
  Source:                 frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.533ns  (logic 0.114ns (21.388%)  route 0.419ns (78.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y102                                     0.000     0.000 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X22Y102        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.419     0.533    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X22Y102        FDRE                                         r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X22Y102        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    20.063    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         20.063    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                 19.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 sd_card_bmp_m0/bmp_read_m0/write_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 0.104ns (1.927%)  route 5.293ns (98.073%))
  Logic Levels:           0  
  Clock Path Skew:        4.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.733ns (routing 0.630ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.335ns, distribution 1.600ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564     1.564    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.064    -1.500 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -1.155    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.080 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.733     0.653    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X23Y100        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/write_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.104     0.757 r  sd_card_bmp_m0/bmp_read_m0/write_req_reg/Q
                         net (fo=2, routed)           5.293     6.050    frame_read_write_m0/frame_fifo_write_m0/write_req
    SLICE_X23Y100        FDCE                                         r  frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.935     5.212    frame_read_write_m0/frame_fifo_write_m0/mem_clk
    SLICE_X23Y100        FDCE                                         r  frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg/C
                         clock pessimism             -0.026     5.186    
                         clock uncertainty            0.217     5.403    
    SLICE_X23Y100        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.109     5.512    frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg
  -------------------------------------------------------------------
                         required time                         -5.512    
                         arrival time                           6.050    
  -------------------------------------------------------------------
                         slack                                  0.538    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[0]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        1.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.879ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.114ns (5.580%)  route 1.929ns (94.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 9.340 - 5.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.899ns (routing 0.335ns, distribution 1.564ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.899     5.176    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X1Y82          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     5.290 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                         net (fo=8, routed)           1.929     7.219    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.571     9.892    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.482 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     8.678    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     9.340 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.019     9.322    
                         clock uncertainty           -0.177     9.145    
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     8.709    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.114ns (5.577%)  route 1.930ns (94.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 9.340 - 5.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.899ns (routing 0.335ns, distribution 1.564ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.899     5.176    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X1Y82          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     5.290 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/Q
                         net (fo=8, routed)           1.930     7.220    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 f  
    AK17                                              0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.571     9.892    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.482 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     8.678    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     9.340 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.019     9.322    
                         clock uncertainty           -0.177     9.145    
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     8.713    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.713    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.114ns (5.962%)  route 1.798ns (94.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 9.340 - 5.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.899ns (routing 0.335ns, distribution 1.564ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.899     5.176    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X1Y82          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     5.290 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/Q
                         net (fo=8, routed)           1.798     7.088    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.571     9.892    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.482 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     8.678    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     9.340 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.019     9.322    
                         clock uncertainty           -0.177     9.145    
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     8.713    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.713    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.115ns (5.093%)  route 2.143ns (94.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 9.346 - 5.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.936ns (routing 0.335ns, distribution 1.601ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.936     5.213    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X6Y97          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     5.328 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           2.143     7.471    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X0Y3  RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 f  
    AK17                                              0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.571     9.892    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.482 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.678    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.667     9.345 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.001     9.346    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y3  RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.019     9.328    
                         clock uncertainty           -0.177     9.151    
    BITSLICE_RX_TX_X0Y3  RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.034     9.117    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.114ns (4.965%)  route 2.182ns (95.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 9.345 - 5.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.908ns (routing 0.335ns, distribution 1.573ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.908     5.185    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X4Y100         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     5.299 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           2.182     7.481    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X0Y2  RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.571     9.892    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.482 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.678    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.666     9.344 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.001     9.345    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y2  RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.019     9.327    
                         clock uncertainty           -0.177     9.150    
    BITSLICE_RX_TX_X0Y2  RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.014     9.136    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.114ns (6.100%)  route 1.755ns (93.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 9.340 - 5.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.899ns (routing 0.335ns, distribution 1.564ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.899     5.176    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X1Y82          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     5.290 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                         net (fo=8, routed)           1.755     7.045    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 f  
    AK17                                              0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.571     9.892    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.482 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     8.678    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     9.340 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.019     9.322    
                         clock uncertainty           -0.177     9.145    
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     8.709    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.117ns (6.603%)  route 1.655ns (93.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 9.340 - 5.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.899ns (routing 0.335ns, distribution 1.564ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.899     5.176    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X1Y82          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     5.293 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=9, routed)           1.655     6.948    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 f  
    AK17                                              0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.571     9.892    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.482 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     8.678    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     9.340 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.019     9.322    
                         clock uncertainty           -0.177     9.145    
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     8.725    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.725    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.818ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.117ns (6.759%)  route 1.614ns (93.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 9.360 - 5.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.903ns (routing 0.335ns, distribution 1.568ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.903     5.180    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X1Y82          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     5.297 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/Q
                         net (fo=8, routed)           1.614     6.911    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[2]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.571     9.892    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.482 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     8.678    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     9.360 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.019     9.342    
                         clock uncertainty           -0.177     9.165    
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     8.729    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.729    
                         arrival time                          -6.911    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.114ns (6.678%)  route 1.593ns (93.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 9.340 - 5.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.899ns (routing 0.335ns, distribution 1.564ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.899     5.176    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X1Y82          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.290 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                         net (fo=8, routed)           1.593     6.883    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 f  
    AK17                                              0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.571     9.892    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.482 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     8.678    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     9.340 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.019     9.322    
                         clock uncertainty           -0.177     9.145    
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     8.721    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.891ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.114ns (5.545%)  route 1.942ns (94.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 9.345 - 5.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.911ns (routing 0.335ns, distribution 1.576ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.911     5.188    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X1Y101         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     5.302 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           1.942     7.244    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y2  RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.571     9.892    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.482 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     8.678    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.666     9.344 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.001     9.345    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y2  RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.019     9.327    
                         clock uncertainty           -0.177     9.150    
    BITSLICE_RX_TX_X0Y2  RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.015     9.135    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  1.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.106ns (23.767%)  route 0.340ns (76.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.420ns
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.645ns (routing 0.309ns, distribution 1.336ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.645     4.966    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X0Y25          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.106     5.072 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.340     5.412    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y21 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.734     5.011    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.370 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     3.605    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y3
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     4.408 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.420    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y21 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.029     4.391    
                         clock uncertainty            0.177     4.568    
    BITSLICE_RX_TX_X0Y21 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.034     4.534    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.534    
                         arrival time                           5.412    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.104ns (19.403%)  route 0.432ns (80.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.414ns
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.649ns (routing 0.309ns, distribution 1.340ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.649     4.970    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X0Y43          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104     5.074 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.432     5.506    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y36 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.734     5.011    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.370 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     3.605    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y5
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     4.402 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.414    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y36 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.029     4.385    
                         clock uncertainty            0.177     4.562    
    BITSLICE_RX_TX_X0Y36 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.043     4.605    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.605    
                         arrival time                           5.506    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.106ns (21.501%)  route 0.387ns (78.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.414ns
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.643ns (routing 0.309ns, distribution 1.334ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.643     4.964    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X0Y29          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106     5.070 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.387     5.457    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y23 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.734     5.011    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.370 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     3.605    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y3
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     4.402 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.414    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y23 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.029     4.385    
                         clock uncertainty            0.177     4.562    
    BITSLICE_RX_TX_X0Y23 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.013     4.549    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.549    
                         arrival time                           5.457    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.107ns (22.062%)  route 0.378ns (77.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.416ns
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.649ns (routing 0.309ns, distribution 1.340ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.649     4.970    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X0Y41          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.107     5.077 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.378     5.455    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y35 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.734     5.011    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.370 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     3.605    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y5
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     4.404 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.416    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y35 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.029     4.387    
                         clock uncertainty            0.177     4.564    
    BITSLICE_RX_TX_X0Y35 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.023     4.541    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.541    
                         arrival time                           5.455    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.104ns (20.884%)  route 0.394ns (79.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.416ns
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.645ns (routing 0.309ns, distribution 1.336ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.645     4.966    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X0Y29          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     5.070 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.394     5.464    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y22 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.734     5.011    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.370 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     3.605    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y3
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     4.404 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.416    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y22 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.029     4.387    
                         clock uncertainty            0.177     4.564    
    BITSLICE_RX_TX_X0Y22 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.023     4.541    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.541    
                         arrival time                           5.464    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.106ns (20.000%)  route 0.424ns (80.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.390ns
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.658ns (routing 0.309ns, distribution 1.349ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.658     4.979    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/input_rst_mmcm_reg
    SLICE_X0Y8           FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.106     5.085 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/Q
                         net (fo=1, routed)           0.424     5.509    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[0]
    BITSLICE_RX_TX_X0Y0  RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.734     5.011    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.370 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     3.605    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.773     4.378 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.390    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y0  RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.029     4.361    
                         clock uncertainty            0.177     4.538    
    BITSLICE_RX_TX_X0Y0  RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.045     4.583    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.583    
                         arrival time                           5.509    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.104ns (21.532%)  route 0.379ns (78.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.416ns
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.649ns (routing 0.309ns, distribution 1.340ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.649     4.970    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X0Y41          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     5.074 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.379     5.453    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y35 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.734     5.011    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.370 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     3.605    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y5
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     4.404 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.416    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y35 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.029     4.387    
                         clock uncertainty            0.177     4.564    
    BITSLICE_RX_TX_X0Y35 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.039     4.525    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.525    
                         arrival time                           5.453    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.106ns (19.521%)  route 0.437ns (80.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.663ns (routing 0.309ns, distribution 1.354ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.663     4.984    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X2Y4           FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.106     5.090 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.437     5.527    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y3  RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.734     5.011    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.370 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     3.605    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.776     4.381 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.393    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y3  RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.029     4.364    
                         clock uncertainty            0.177     4.541    
    BITSLICE_RX_TX_X0Y3  RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.035     4.576    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.576    
                         arrival time                           5.527    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.107ns (19.778%)  route 0.434ns (80.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.375ns
    Source Clock Delay      (SCD):    4.980ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.659ns (routing 0.309ns, distribution 1.350ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.659     4.980    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X1Y27          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.107     5.087 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.434     5.521    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y18 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.734     5.011    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.370 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     3.605    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.758     4.363 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.375    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y18 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.029     4.346    
                         clock uncertainty            0.177     4.523    
    BITSLICE_RX_TX_X0Y18 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.046     4.569    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.569    
                         arrival time                           5.521    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.103ns (19.325%)  route 0.430ns (80.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.414ns
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.648ns (routing 0.309ns, distribution 1.339ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.648     4.969    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X0Y42          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.103     5.072 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.430     5.502    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y36 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.734     5.011    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.370 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     3.605    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y5
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     4.402 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.414    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y36 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.029     4.385    
                         clock uncertainty            0.177     4.562    
    BITSLICE_RX_TX_X0Y36 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.013     4.549    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.549    
                         arrival time                           5.502    
  -------------------------------------------------------------------
                         slack                                  0.954    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[1]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        1.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.746ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.114ns (6.305%)  route 1.694ns (93.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 9.363 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.857ns (routing 0.335ns, distribution 1.522ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.857     5.134    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y83          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.248 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=6, routed)           1.694     6.942    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.574     9.895    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.485 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     8.681    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     9.363 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.034     9.397    
                         clock uncertainty           -0.177     9.221    
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     8.789    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.789    
                         arrival time                          -6.942    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.114ns (7.188%)  route 1.472ns (92.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 9.343 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.857ns (routing 0.335ns, distribution 1.522ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.857     5.134    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y83          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.248 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=6, routed)           1.472     6.720    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 f  
    AK17                                              0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.574     9.895    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.485 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     8.681    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     9.343 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.034     9.377    
                         clock uncertainty           -0.177     9.201    
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     8.769    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.769    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.117ns (7.738%)  route 1.395ns (92.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 9.363 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.857ns (routing 0.335ns, distribution 1.522ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.857     5.134    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y83          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     5.251 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.395     6.646    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.574     9.895    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.485 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     8.681    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     9.363 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.034     9.397    
                         clock uncertainty           -0.177     9.221    
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     8.785    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                  2.139    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.118ns (8.038%)  route 1.350ns (91.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 9.363 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.857ns (routing 0.335ns, distribution 1.522ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.857     5.134    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y83          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     5.252 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/Q
                         net (fo=6, routed)           1.350     6.602    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.574     9.895    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.485 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     8.681    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     9.363 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.034     9.397    
                         clock uncertainty           -0.177     9.221    
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     8.797    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.114ns (7.750%)  route 1.357ns (92.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 9.363 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.857ns (routing 0.335ns, distribution 1.522ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.857     5.134    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y83          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.248 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/Q
                         net (fo=6, routed)           1.357     6.605    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.574     9.895    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.485 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     8.681    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     9.363 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.034     9.397    
                         clock uncertainty           -0.177     9.221    
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     8.801    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -6.605    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.118ns (8.576%)  route 1.258ns (91.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 9.343 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.857ns (routing 0.335ns, distribution 1.522ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.857     5.134    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y83          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     5.252 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/Q
                         net (fo=6, routed)           1.258     6.510    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 f  
    AK17                                              0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.574     9.895    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.485 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     8.681    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     9.343 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.034     9.377    
                         clock uncertainty           -0.177     9.201    
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     8.777    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.777    
                         arrival time                          -6.510    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.114ns (8.364%)  route 1.249ns (91.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 9.363 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.857ns (routing 0.335ns, distribution 1.522ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.857     5.134    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y83          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.248 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=6, routed)           1.249     6.497    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 f  
    AK17                                              0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.574     9.895    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.485 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     8.681    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     9.363 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.034     9.397    
                         clock uncertainty           -0.177     9.221    
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     8.789    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.789    
                         arrival time                          -6.497    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.117ns (9.242%)  route 1.149ns (90.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 9.343 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.857ns (routing 0.335ns, distribution 1.522ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.857     5.134    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y83          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     5.251 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.149     6.400    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 f  
    AK17                                              0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.574     9.895    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.485 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     8.681    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     9.343 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.034     9.377    
                         clock uncertainty           -0.177     9.201    
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     8.765    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.765    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.377ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.117ns (9.330%)  route 1.137ns (90.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 9.343 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.857ns (routing 0.335ns, distribution 1.522ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.857     5.134    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y83          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     5.251 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.137     6.388    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.574     9.895    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.485 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     8.681    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     9.343 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.034     9.377    
                         clock uncertainty           -0.177     9.201    
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     8.765    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.765    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  2.377    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.114ns (9.164%)  route 1.130ns (90.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 9.343 - 5.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.857ns (routing 0.335ns, distribution 1.522ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.857     5.134    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y83          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.248 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/Q
                         net (fo=6, routed)           1.130     6.378    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 f  
    AK17                                              0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.574     9.895    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.485 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     8.681    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     9.343 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.034     9.377    
                         clock uncertainty           -0.177     9.201    
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     8.781    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.781    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  2.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.106ns (25.854%)  route 0.304ns (74.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.421ns
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.676ns (routing 0.309ns, distribution 1.367ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.676     4.997    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X1Y99          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.106     5.103 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][26]/Q
                         net (fo=2, routed)           0.304     5.407    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[2]
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.740     5.017    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.376 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     3.611    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT1[26])
                                                      0.798     4.409 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.421    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.032     4.389    
                         clock uncertainty            0.177     4.566    
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.096     4.662    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.662    
                         arrival time                           5.407    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][100]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.104ns (26.598%)  route 0.287ns (73.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.651ns (routing 0.309ns, distribution 1.342ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.651     4.972    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X0Y93          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     5.076 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][100]/Q
                         net (fo=2, routed)           0.287     5.363    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[3]
    BITSLICE_RX_TX_X0Y80 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.740     5.017    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.376 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     3.611    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     4.388 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.400    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y80 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.032     4.368    
                         clock uncertainty            0.177     4.545    
    BITSLICE_RX_TX_X0Y80 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.069     4.614    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.614    
                         arrival time                           5.363    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.106ns (26.904%)  route 0.288ns (73.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.665ns (routing 0.309ns, distribution 1.356ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.665     4.986    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X0Y108         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.106     5.092 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][20]/Q
                         net (fo=2, routed)           0.288     5.380    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[4]
    BITSLICE_RX_TX_X0Y93 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.740     5.017    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.376 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     3.611    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     4.388 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.400    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y93 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.032     4.368    
                         clock uncertainty            0.177     4.545    
    BITSLICE_RX_TX_X0Y93 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.075     4.620    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.620    
                         arrival time                           5.380    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.106ns (26.904%)  route 0.288ns (73.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.665ns (routing 0.309ns, distribution 1.356ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.665     4.986    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X0Y108         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.106     5.092 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][20]/Q
                         net (fo=2, routed)           0.288     5.380    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[3]
    BITSLICE_RX_TX_X0Y93 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.740     5.017    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.376 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     3.611    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     4.388 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.400    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y93 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.032     4.368    
                         clock uncertainty            0.177     4.545    
    BITSLICE_RX_TX_X0Y93 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.069     4.614    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.614    
                         arrival time                           5.380    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][63]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.104ns (23.529%)  route 0.338ns (76.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.642ns (routing 0.309ns, distribution 1.333ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.642     4.963    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X0Y87          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     5.067 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][63]/Q
                         net (fo=1, routed)           0.338     5.405    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[7]
    BITSLICE_RX_TX_X0Y74 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.740     5.017    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.376 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     3.611    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     4.410 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.422    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y74 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.032     4.390    
                         clock uncertainty            0.177     4.567    
    BITSLICE_RX_TX_X0Y74 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.069     4.636    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.636    
                         arrival time                           5.405    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.106ns (26.044%)  route 0.301ns (73.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.431ns
    Source Clock Delay      (SCD):    4.998ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.677ns (routing 0.309ns, distribution 1.368ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.677     4.998    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X1Y102         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.106     5.104 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][4]/Q
                         net (fo=2, routed)           0.301     5.405    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[4]
    BITSLICE_RX_TX_X0Y89 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.740     5.017    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.376 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     3.611    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.808     4.419 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.431    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y89 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.032     4.399    
                         clock uncertainty            0.177     4.576    
    BITSLICE_RX_TX_X0Y89 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.059     4.635    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.635    
                         arrival time                           5.405    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][72]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.103ns (26.546%)  route 0.285ns (73.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.396ns
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.648ns (routing 0.309ns, distribution 1.339ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.648     4.969    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X0Y91          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     5.072 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][72]/Q
                         net (fo=1, routed)           0.285     5.357    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[0]
    BITSLICE_RX_TX_X0Y78 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.740     5.017    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.376 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     3.611    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.773     4.384 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.396    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y78 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.032     4.364    
                         clock uncertainty            0.177     4.541    
    BITSLICE_RX_TX_X0Y78 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.045     4.586    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.586    
                         arrival time                           5.357    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.106ns (26.044%)  route 0.301ns (73.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.431ns
    Source Clock Delay      (SCD):    4.998ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.677ns (routing 0.309ns, distribution 1.368ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.677     4.998    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X1Y102         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.106     5.104 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][4]/Q
                         net (fo=2, routed)           0.301     5.405    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[3]
    BITSLICE_RX_TX_X0Y89 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.740     5.017    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.376 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     3.611    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.808     4.419 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.431    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y89 RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.032     4.399    
                         clock uncertainty            0.177     4.576    
    BITSLICE_RX_TX_X0Y89 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.054     4.630    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.630    
                         arrival time                           5.405    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][94]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.107ns (26.034%)  route 0.304ns (73.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.431ns
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.678ns (routing 0.309ns, distribution 1.369ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.678     4.999    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X1Y118         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.107     5.106 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][94]/Q
                         net (fo=4, routed)           0.304     5.410    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[2]
    BITSLICE_RX_TX_X0Y102
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.740     5.017    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.376 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     3.611    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.808     4.419 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.431    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y102
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.032     4.399    
                         clock uncertainty            0.177     4.576    
    BITSLICE_RX_TX_X0Y102
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.057     4.633    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.633    
                         arrival time                           5.410    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][68]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.104ns (23.318%)  route 0.342ns (76.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.420ns
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.667ns (routing 0.309ns, distribution 1.358ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.667     4.988    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X0Y117         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     5.092 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][68]/Q
                         net (fo=2, routed)           0.342     5.434    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[4]
    BITSLICE_RX_TX_X0Y101
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.740     5.017    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.376 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     3.611    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     4.408 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.420    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y101
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.032     4.388    
                         clock uncertainty            0.177     4.565    
    BITSLICE_RX_TX_X0Y101
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.083     4.648    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.648    
                         arrival time                           5.434    
  -------------------------------------------------------------------
                         slack                                  0.787    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[2]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        1.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.753ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.114ns (4.582%)  route 2.374ns (95.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.899ns (routing 0.335ns, distribution 1.564ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.899     5.176    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X1Y82          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     5.290 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                         net (fo=8, routed)           2.374     7.664    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    AK17                                              0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.616     9.937    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.527 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.196     8.723    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     9.385 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.019     9.367    
                         clock uncertainty           -0.177     9.190    
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     8.754    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.113ns (4.796%)  route 2.243ns (95.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 9.405 - 5.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.908ns (routing 0.335ns, distribution 1.573ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.908     5.185    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X1Y19          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     5.298 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[3]/Q
                         net (fo=1, routed)           2.243     7.541    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[3]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.616     9.937    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.527 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.196     8.723    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     9.405 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.019     9.387    
                         clock uncertainty           -0.177     9.210    
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[3])
                                                     -0.512     8.698    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.115ns (5.134%)  route 2.125ns (94.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 9.405 - 5.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.908ns (routing 0.335ns, distribution 1.573ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.908     5.185    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X1Y19          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     5.300 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[1]/Q
                         net (fo=1, routed)           2.125     7.425    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[1]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.616     9.937    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.527 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.196     8.723    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     9.405 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.019     9.387    
                         clock uncertainty           -0.177     9.210    
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[1])
                                                     -0.585     8.625    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.625    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.114ns (5.278%)  route 2.046ns (94.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 9.405 - 5.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.936ns (routing 0.335ns, distribution 1.601ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.936     5.213    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X10Y9          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     5.327 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[1]/Q
                         net (fo=1, routed)           2.046     7.373    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[1]
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.616     9.937    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.527 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.196     8.723    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     9.405 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.019     9.387    
                         clock uncertainty           -0.177     9.210    
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[1])
                                                     -0.585     8.625    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.625    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.117ns (4.998%)  route 2.224ns (95.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 9.405 - 5.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.899ns (routing 0.335ns, distribution 1.564ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.899     5.176    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X1Y82          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     5.293 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/Q
                         net (fo=9, routed)           2.224     7.517    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[3]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.616     9.937    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.527 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.196     8.723    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     9.405 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.019     9.387    
                         clock uncertainty           -0.177     9.210    
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     8.790    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.114ns (5.268%)  route 2.050ns (94.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.885ns (routing 0.335ns, distribution 1.550ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.885     5.162    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/input_rst_mmcm_reg
    SLICE_X2Y31          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     5.276 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[1]/Q
                         net (fo=1, routed)           2.050     7.326    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[1]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    AK17                                              0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.616     9.937    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.527 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.196     8.723    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     9.385 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.019     9.367    
                         clock uncertainty           -0.177     9.190    
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[1])
                                                     -0.585     8.605    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.117ns (5.123%)  route 2.167ns (94.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 9.405 - 5.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.899ns (routing 0.335ns, distribution 1.564ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.899     5.176    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X1Y82          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     5.293 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/Q
                         net (fo=9, routed)           2.167     7.460    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[3]
    BITSLICE_CONTROL_X0Y21
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    AK17                                              0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.616     9.937    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.527 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.196     8.723    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     9.405 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.019     9.387    
                         clock uncertainty           -0.177     9.210    
    BITSLICE_CONTROL_X0Y21
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     8.790    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.114ns (5.518%)  route 1.952ns (94.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 9.405 - 5.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.938ns (routing 0.335ns, distribution 1.603ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.938     5.215    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X10Y10         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     5.329 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=1, routed)           1.952     7.281    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.616     9.937    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.527 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.196     8.723    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     9.405 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.019     9.387    
                         clock uncertainty           -0.177     9.210    
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[2])
                                                     -0.591     8.619    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.117ns (5.251%)  route 2.111ns (94.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.899ns (routing 0.335ns, distribution 1.564ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.899     5.176    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X1Y82          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     5.293 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=9, routed)           2.111     7.404    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    AK17                                              0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.616     9.937    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.527 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.196     8.723    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     9.385 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.019     9.367    
                         clock uncertainty           -0.177     9.190    
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     8.770    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.770    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.115ns (5.634%)  route 1.926ns (94.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.860ns (routing 0.335ns, distribution 1.525ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.860     5.137    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/input_rst_mmcm_reg
    SLICE_X0Y33          FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     5.252 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, routed)           1.926     7.178    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL                             r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    AK17                                              0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.616     9.937    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.410     8.527 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.196     8.723    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     9.385 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.019     9.367    
                         clock uncertainty           -0.177     9.190    
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[2])
                                                     -0.591     8.599    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  1.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.103ns (26.546%)  route 0.285ns (73.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.445ns
    Source Clock Delay      (SCD):    5.000ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.679ns (routing 0.309ns, distribution 1.370ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.679     5.000    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X0Y153         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     5.103 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.285     5.388    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y132
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.785     5.062    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.421 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     3.656    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     4.433 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.445    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y132
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.035     4.410    
                         clock uncertainty            0.177     4.587    
    BITSLICE_RX_TX_X0Y132
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.049     4.636    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.636    
                         arrival time                           5.388    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.103ns (19.545%)  route 0.424ns (80.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.444ns
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.668ns (routing 0.309ns, distribution 1.359ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.668     4.989    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X0Y119         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     5.092 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           0.424     5.516    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X0Y107
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.785     5.062    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.421 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     3.656    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.776     4.432 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.444    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y107
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.019     4.462    
                         clock uncertainty            0.177     4.639    
    BITSLICE_RX_TX_X0Y107
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.065     4.704    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.704    
                         arrival time                           5.516    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.103ns (25.432%)  route 0.302ns (74.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.409ns
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.726ns (routing 0.309ns, distribution 1.417ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.726     5.047    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X1Y125         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.103     5.150 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           0.302     5.452    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X0Y108
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.785     5.062    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.421 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     3.656    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.741     4.397 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.409    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y108
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.035     4.374    
                         clock uncertainty            0.177     4.551    
    BITSLICE_RX_TX_X0Y108
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.086     4.637    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.637    
                         arrival time                           5.452    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.103ns (25.369%)  route 0.303ns (74.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.426ns
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.727ns (routing 0.309ns, distribution 1.418ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.727     5.048    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X1Y126         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.103     5.151 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           0.303     5.454    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y109
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.785     5.062    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.421 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     3.656    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.758     4.414 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.426    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y109
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.035     4.391    
                         clock uncertainty            0.177     4.568    
    BITSLICE_RX_TX_X0Y109
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.064     4.632    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.632    
                         arrival time                           5.454    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.104ns (19.885%)  route 0.419ns (80.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.426ns
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.666ns (routing 0.309ns, distribution 1.357ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.666     4.987    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X0Y119         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104     5.091 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           0.419     5.510    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y109
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.785     5.062    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.421 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     3.656    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.758     4.414 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.426    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y109
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.019     4.444    
                         clock uncertainty            0.177     4.621    
    BITSLICE_RX_TX_X0Y109
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.064     4.685    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.685    
                         arrival time                           5.510    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.104ns (25.616%)  route 0.302ns (74.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.426ns
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.718ns (routing 0.309ns, distribution 1.409ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.718     5.039    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X1Y140         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.104     5.143 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.302     5.445    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y122
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.785     5.062    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.421 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     3.656    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.758     4.414 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.426    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y122
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.035     4.391    
                         clock uncertainty            0.177     4.568    
    BITSLICE_RX_TX_X0Y122
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.046     4.614    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.614    
                         arrival time                           5.445    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.104ns (19.586%)  route 0.427ns (80.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.426ns
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.668ns (routing 0.309ns, distribution 1.359ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.668     4.989    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X0Y119         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     5.093 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           0.427     5.520    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X0Y109
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.785     5.062    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.421 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     3.656    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.758     4.414 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.426    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y109
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.019     4.444    
                         clock uncertainty            0.177     4.621    
    BITSLICE_RX_TX_X0Y109
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.063     4.684    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.684    
                         arrival time                           5.520    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.103ns (22.538%)  route 0.354ns (77.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.445ns
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.727ns (routing 0.309ns, distribution 1.418ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.727     5.048    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X1Y122         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.103     5.151 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           0.354     5.505    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y106
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.785     5.062    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.421 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     3.656    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     4.433 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.445    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y106
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.035     4.410    
                         clock uncertainty            0.177     4.587    
    BITSLICE_RX_TX_X0Y106
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.075     4.662    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.662    
                         arrival time                           5.505    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.103ns (18.592%)  route 0.451ns (81.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.444ns
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.666ns (routing 0.309ns, distribution 1.357ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.666     4.987    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X0Y119         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     5.090 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           0.451     5.541    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y107
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.785     5.062    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.421 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     3.656    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.776     4.432 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.444    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y107
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.019     4.462    
                         clock uncertainty            0.177     4.639    
    BITSLICE_RX_TX_X0Y107
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.053     4.692    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.692    
                         arrival time                           5.541    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.103ns (22.788%)  route 0.349ns (77.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.409ns
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.727ns (routing 0.309ns, distribution 1.418ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     2.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     2.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.727     5.048    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X1Y125         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.103     5.151 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           0.349     5.500    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y108
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 f  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 f  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 f  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20445, routed)       1.785     5.062    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.641     3.421 f  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     3.656    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.741     4.397 r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     4.409    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y108
                         RXTX_BITSLICE                                r  your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.035     4.374    
                         clock uncertainty            0.177     4.551    
    BITSLICE_RX_TX_X0Y108
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.086     4.637    your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.637    
                         arrival time                           5.500    
  -------------------------------------------------------------------
                         slack                                  0.864    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.444ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.444ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.617ns  (logic 0.114ns (18.476%)  route 0.503ns (81.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
    SLICE_X22Y46         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/Q
                         net (fo=1, routed)           0.503     0.617    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[8]
    SLICE_X21Y49         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X21Y49         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    12.061    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                 11.444    

Slack (MET) :             11.463ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.600ns  (logic 0.117ns (19.500%)  route 0.483ns (80.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
    SLICE_X22Y30         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/Q
                         net (fo=2, routed)           0.483     0.600    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/D[0]
    SLICE_X22Y31         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X22Y31         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.063    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                 11.463    

Slack (MET) :             11.496ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.567ns  (logic 0.114ns (20.106%)  route 0.453ns (79.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
    SLICE_X23Y47         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/Q
                         net (fo=1, routed)           0.453     0.567    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[6]
    SLICE_X23Y47         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X23Y47         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    12.063    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                 11.496    

Slack (MET) :             11.518ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.544ns  (logic 0.114ns (20.956%)  route 0.430ns (79.044%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
    SLICE_X23Y49         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/Q
                         net (fo=1, routed)           0.430     0.544    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[3]
    SLICE_X23Y49         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X23Y49         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    12.062    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                 11.518    

Slack (MET) :             11.527ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.535ns  (logic 0.114ns (21.308%)  route 0.421ns (78.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
    SLICE_X23Y48         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/Q
                         net (fo=1, routed)           0.421     0.535    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[1]
    SLICE_X23Y48         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X23Y48         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062    12.062    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                 11.527    

Slack (MET) :             11.618ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.444ns  (logic 0.116ns (26.126%)  route 0.328ns (73.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
    SLICE_X23Y49         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/Q
                         net (fo=1, routed)           0.328     0.444    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[5]
    SLICE_X22Y50         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X22Y50         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.062    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                 11.618    

Slack (MET) :             11.634ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.426ns  (logic 0.114ns (26.761%)  route 0.312ns (73.239%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
    SLICE_X21Y48         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/Q
                         net (fo=1, routed)           0.312     0.426    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[7]
    SLICE_X21Y49         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X21Y49         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    12.060    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.060    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                 11.634    

Slack (MET) :             11.637ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.425ns  (logic 0.116ns (27.294%)  route 0.309ns (72.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
    SLICE_X22Y46         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/Q
                         net (fo=1, routed)           0.309     0.425    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[2]
    SLICE_X22Y46         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X22Y46         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.062    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                 11.637    

Slack (MET) :             11.674ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.389ns  (logic 0.117ns (30.077%)  route 0.272ns (69.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
    SLICE_X21Y45         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/Q
                         net (fo=1, routed)           0.272     0.389    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[4]
    SLICE_X21Y45         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X21Y45         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.063    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                 11.674    

Slack (MET) :             11.679ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.384ns  (logic 0.114ns (29.688%)  route 0.270ns (70.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
    SLICE_X22Y46         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/Q
                         net (fo=1, routed)           0.270     0.384    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[0]
    SLICE_X22Y46         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X22Y46         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.063    your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                 11.679    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        4.375ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[21].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.688ns  (logic 0.114ns (16.570%)  route 0.574ns (83.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[21]/C
    SLICE_X19Y46         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[21]/Q
                         net (fo=1, routed)           0.574     0.688    your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][21]
    SLICE_X18Y46         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[21].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X18Y46         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     5.063    your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[21].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.402ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[10].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.661ns  (logic 0.117ns (17.700%)  route 0.544ns (82.300%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[10]/C
    SLICE_X15Y50         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[10]/Q
                         net (fo=1, routed)           0.544     0.661    your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][10]
    SLICE_X15Y50         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[10].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X15Y50         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     5.063    your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[10].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                  4.402    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[27].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.591ns  (logic 0.118ns (19.966%)  route 0.473ns (80.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[27]/C
    SLICE_X17Y53         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[27]/Q
                         net (fo=1, routed)           0.473     0.591    your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][27]
    SLICE_X17Y53         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[27].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X17Y53         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     5.062    your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[27].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.591ns  (logic 0.117ns (19.797%)  route 0.474ns (80.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[11]/C
    SLICE_X14Y52         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[11]/Q
                         net (fo=1, routed)           0.474     0.591    your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][11]
    SLICE_X15Y51         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X15Y51         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     5.063    your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.586ns  (logic 0.114ns (19.454%)  route 0.472ns (80.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[25]/C
    SLICE_X19Y46         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[25]/Q
                         net (fo=1, routed)           0.472     0.586    your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][25]
    SLICE_X18Y46         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X18Y46         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     5.062    your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[19].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.579ns  (logic 0.114ns (19.689%)  route 0.465ns (80.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y53                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[19]/C
    SLICE_X19Y53         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[19]/Q
                         net (fo=1, routed)           0.465     0.579    your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][19]
    SLICE_X19Y48         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[19].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X19Y48         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[19].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.572ns  (logic 0.117ns (20.455%)  route 0.455ns (79.545%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/C
    SLICE_X15Y49         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/Q
                         net (fo=1, routed)           0.455     0.572    your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][31]
    SLICE_X15Y49         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X15Y49         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     5.061    your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.570ns  (logic 0.118ns (20.702%)  route 0.452ns (79.298%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[6]/C
    SLICE_X15Y50         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[6]/Q
                         net (fo=1, routed)           0.452     0.570    your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][6]
    SLICE_X15Y50         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X15Y50         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     5.062    your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.566ns  (logic 0.117ns (20.671%)  route 0.449ns (79.329%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[18]/C
    SLICE_X18Y53         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[18]/Q
                         net (fo=1, routed)           0.449     0.566    your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][18]
    SLICE_X17Y46         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X17Y46         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     5.063    your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.536ns  (logic 0.114ns (21.269%)  route 0.422ns (78.731%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47                                      0.000     0.000 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[14]/C
    SLICE_X17Y47         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[14]/Q
                         net (fo=1, routed)           0.422     0.536    your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][14]
    SLICE_X17Y47         FDRE                                         r  your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X17Y47         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     5.063    your_instance_name/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  4.527    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  clk_out1_video_pll

Setup :            1  Failing Endpoint ,  Worst Slack       -4.114ns,  Total Violation       -4.114ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.722ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.114ns  (required time - arrival time)
  Source:                 frame_read_write_m0/frame_fifo_read_m0/read_req_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_timing_data_m0/read_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.385ns  (clk_out1_video_pll rise@15.385ns - mmcm_clkout0 rise@15.000ns)
  Data Path Delay:        0.365ns  (logic 0.252ns (69.041%)  route 0.113ns (30.959%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 16.597 - 15.385 ) 
    Source Clock Delay      (SCD):    5.219ns = ( 20.219 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.942ns (routing 0.335ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.265ns (routing 0.858ns, distribution 1.407ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                     15.000    15.000 r  
    AK17                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    15.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    15.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    15.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750    16.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557    18.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    18.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    18.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.942    20.219    frame_read_write_m0/frame_fifo_read_m0/mem_clk
    SLICE_X5Y158         FDCE                                         r  frame_read_write_m0/frame_fifo_read_m0/read_req_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y158         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117    20.336 f  frame_read_write_m0/frame_fifo_read_m0/read_req_ack_reg/Q
                         net (fo=2, routed)           0.077    20.413    video_timing_data_m0/color_bar_m0/read_req_ack
    SLICE_X5Y158         LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.135    20.548 r  video_timing_data_m0/color_bar_m0/read_req_i_1/O
                         net (fo=1, routed)           0.036    20.584    video_timing_data_m0/color_bar_m0_n_3
    SLICE_X5Y158         FDCE                                         r  video_timing_data_m0/read_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    15.385 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    16.949    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.064    13.885 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    14.257    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    14.332 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         2.265    16.597    video_timing_data_m0/clk_out1
    SLICE_X5Y158         FDCE                                         r  video_timing_data_m0/read_req_reg/C
                         clock pessimism              0.026    16.623    
                         clock uncertainty           -0.214    16.408    
    SLICE_X5Y158         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    16.470    video_timing_data_m0/read_req_reg
  -------------------------------------------------------------------
                         required time                         16.470    
                         arrival time                         -20.584    
  -------------------------------------------------------------------
                         slack                                 -4.114    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.833ns  (logic 0.114ns (13.685%)  route 0.719ns (86.315%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51                                       0.000     0.000 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X3Y51          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.719     0.833    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X4Y53          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X4Y53          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     5.059    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.813ns  (logic 0.114ns (14.022%)  route 0.699ns (85.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55                                       0.000     0.000 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X5Y55          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.699     0.813    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X5Y55          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X5Y55          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     5.060    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.762ns  (logic 0.114ns (14.961%)  route 0.648ns (85.039%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51                                       0.000     0.000 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X3Y51          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.648     0.762    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X4Y53          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X4Y53          FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062     5.062    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.639ns  (logic 0.117ns (18.310%)  route 0.522ns (81.690%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51                                       0.000     0.000 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X3Y51          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.522     0.639    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X3Y51          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X3Y51          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.494ns  (logic 0.117ns (23.684%)  route 0.377ns (76.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51                                       0.000     0.000 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X3Y51          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.377     0.494    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X3Y51          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X3Y51          FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.061    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.483ns  (logic 0.114ns (23.602%)  route 0.369ns (76.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46                                       0.000     0.000 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X1Y46          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.369     0.483    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X1Y45          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X1Y45          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     5.063    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.470ns  (logic 0.117ns (24.894%)  route 0.353ns (75.106%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55                                       0.000     0.000 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y55          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.353     0.470    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X5Y55          FDRE                                         r  frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X5Y55          FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     5.061    frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  4.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.722ns  (arrival time - required time)
  Source:                 frame_read_write_m0/frame_fifo_read_m0/read_req_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            video_timing_data_m0/read_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.103ns (67.763%)  route 0.049ns (32.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.713ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      0.812ns (routing 0.127ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.481ns, distribution 0.786ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.812     2.538    frame_read_write_m0/frame_fifo_read_m0/mem_clk
    SLICE_X5Y158         FDCE                                         r  frame_read_write_m0/frame_fifo_read_m0/read_req_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y158         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.586 f  frame_read_write_m0/frame_fifo_read_m0/read_req_ack_reg/Q
                         net (fo=2, routed)           0.038     2.624    video_timing_data_m0/color_bar_m0/read_req_ack
    SLICE_X5Y158         LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.055     2.679 r  video_timing_data_m0/color_bar_m0/read_req_i_1/O
                         net (fo=1, routed)           0.011     2.690    video_timing_data_m0/color_bar_m0_n_3
    SLICE_X5Y158         FDCE                                         r  video_timing_data_m0/read_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.585    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.554 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=130, routed)         1.267     0.713    video_timing_data_m0/clk_out1
    SLICE_X5Y158         FDCE                                         r  video_timing_data_m0/read_req_reg/C
                         clock pessimism             -0.015     0.698    
                         clock uncertainty            0.214     0.912    
    SLICE_X5Y158         FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.056     0.968    video_timing_data_m0/read_req_reg
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  1.722    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  clk_out2_video_pll

Setup :            4  Failing Endpoints,  Worst Slack       -0.534ns,  Total Violation       -1.696ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.534ns  (required time - arrival time)
  Source:                 frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_video_pll rise@20.000ns - mmcm_clkout0 rise@15.000ns)
  Data Path Delay:        0.742ns  (logic 0.194ns (26.146%)  route 0.548ns (73.854%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.658ns = ( 20.658 - 20.000 ) 
    Source Clock Delay      (SCD):    5.212ns = ( 20.212 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.935ns (routing 0.335ns, distribution 1.600ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.630ns, distribution 1.108ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                     15.000    15.000 r  
    AK17                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    15.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    15.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    15.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750    16.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557    18.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    18.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    18.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.935    20.212    frame_read_write_m0/frame_fifo_write_m0/mem_clk
    SLICE_X23Y100        FDCE                                         r  frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    20.326 r  frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/Q
                         net (fo=3, routed)           0.148    20.474    sd_card_bmp_m0/bmp_read_m0/write_req_ack
    SLICE_X23Y99         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040    20.514 r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.156    20.670    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X24Y99         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040    20.710 r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_1__2/O
                         net (fo=3, routed)           0.244    20.954    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_1__2_n_0
    SLICE_X23Y99         FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    20.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    21.564    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.064    18.500 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    18.845    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    18.920 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.738    20.658    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X23Y99         FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.026    20.684    
                         clock uncertainty           -0.217    20.467    
    SLICE_X23Y99         FDCE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047    20.420    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         20.420    
                         arrival time                         -20.954    
  -------------------------------------------------------------------
                         slack                                 -0.534    

Slack (VIOLATED) :        -0.534ns  (required time - arrival time)
  Source:                 frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_video_pll rise@20.000ns - mmcm_clkout0 rise@15.000ns)
  Data Path Delay:        0.742ns  (logic 0.194ns (26.146%)  route 0.548ns (73.854%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.658ns = ( 20.658 - 20.000 ) 
    Source Clock Delay      (SCD):    5.212ns = ( 20.212 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.935ns (routing 0.335ns, distribution 1.600ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.630ns, distribution 1.108ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                     15.000    15.000 r  
    AK17                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    15.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    15.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    15.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750    16.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557    18.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    18.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    18.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.935    20.212    frame_read_write_m0/frame_fifo_write_m0/mem_clk
    SLICE_X23Y100        FDCE                                         r  frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    20.326 r  frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/Q
                         net (fo=3, routed)           0.148    20.474    sd_card_bmp_m0/bmp_read_m0/write_req_ack
    SLICE_X23Y99         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040    20.514 r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.156    20.670    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X24Y99         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040    20.710 r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_1__2/O
                         net (fo=3, routed)           0.244    20.954    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_1__2_n_0
    SLICE_X23Y99         FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    20.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    21.564    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.064    18.500 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    18.845    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    18.920 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.738    20.658    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X23Y99         FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.026    20.684    
                         clock uncertainty           -0.217    20.467    
    SLICE_X23Y99         FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047    20.420    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         20.420    
                         arrival time                         -20.954    
  -------------------------------------------------------------------
                         slack                                 -0.534    

Slack (VIOLATED) :        -0.534ns  (required time - arrival time)
  Source:                 frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_video_pll rise@20.000ns - mmcm_clkout0 rise@15.000ns)
  Data Path Delay:        0.742ns  (logic 0.194ns (26.146%)  route 0.548ns (73.854%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.658ns = ( 20.658 - 20.000 ) 
    Source Clock Delay      (SCD):    5.212ns = ( 20.212 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.935ns (routing 0.335ns, distribution 1.600ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.630ns, distribution 1.108ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                     15.000    15.000 r  
    AK17                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    15.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    15.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    15.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750    16.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557    18.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    18.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    18.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.935    20.212    frame_read_write_m0/frame_fifo_write_m0/mem_clk
    SLICE_X23Y100        FDCE                                         r  frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    20.326 r  frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/Q
                         net (fo=3, routed)           0.148    20.474    sd_card_bmp_m0/bmp_read_m0/write_req_ack
    SLICE_X23Y99         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.040    20.514 r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.156    20.670    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X24Y99         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040    20.710 r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_1__2/O
                         net (fo=3, routed)           0.244    20.954    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_1__2_n_0
    SLICE_X23Y99         FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    20.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    21.564    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.064    18.500 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    18.845    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    18.920 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.738    20.658    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X23Y99         FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.026    20.684    
                         clock uncertainty           -0.217    20.467    
    SLICE_X23Y99         FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047    20.420    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         20.420    
                         arrival time                         -20.954    
  -------------------------------------------------------------------
                         slack                                 -0.534    

Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sd_card_bmp_m0/bmp_read_m0/write_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_video_pll rise@20.000ns - mmcm_clkout0 rise@15.000ns)
  Data Path Delay:        0.403ns  (logic 0.229ns (56.824%)  route 0.174ns (43.176%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.653ns = ( 20.653 - 20.000 ) 
    Source Clock Delay      (SCD):    5.212ns = ( 20.212 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.935ns (routing 0.335ns, distribution 1.600ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.630ns, distribution 1.103ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                     15.000    15.000 r  
    AK17                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    15.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    15.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    15.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750    16.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557    18.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    18.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    18.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.935    20.212    frame_read_write_m0/frame_fifo_write_m0/mem_clk
    SLICE_X23Y100        FDCE                                         r  frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    20.326 r  frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/Q
                         net (fo=3, routed)           0.081    20.407    sd_card_bmp_m0/bmp_read_m0/write_req_ack
    SLICE_X23Y100        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.072    20.479 r  sd_card_bmp_m0/bmp_read_m0/write_req_i_2/O
                         net (fo=1, routed)           0.066    20.545    sd_card_bmp_m0/bmp_read_m0/write_req_i_2_n_0
    SLICE_X23Y100        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.043    20.588 r  sd_card_bmp_m0/bmp_read_m0/write_req_i_1/O
                         net (fo=1, routed)           0.027    20.615    sd_card_bmp_m0/bmp_read_m0/write_req_i_1_n_0
    SLICE_X23Y100        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/write_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000    20.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.564    21.564    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.064    18.500 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    18.845    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    18.920 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         1.733    20.653    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X23Y100        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/write_req_reg/C
                         clock pessimism              0.026    20.679    
                         clock uncertainty           -0.217    20.462    
    SLICE_X23Y100        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    20.521    sd_card_bmp_m0/bmp_read_m0/write_req_reg
  -------------------------------------------------------------------
                         required time                         20.521    
                         arrival time                         -20.615    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.817ns  (logic 0.114ns (13.953%)  route 0.703ns (86.047%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102                                     0.000     0.000 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X23Y102        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.703     0.817    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X23Y98         FDRE                                         r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X23Y98         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062     5.062    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.283ns  (required time - arrival time)
  Source:                 frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.776ns  (logic 0.117ns (15.077%)  route 0.659ns (84.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102                                     0.000     0.000 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X23Y102        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.659     0.776    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X23Y98         FDRE                                         r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X23Y98         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     5.059    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                  4.283    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.760ns  (logic 0.114ns (15.000%)  route 0.646ns (85.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y102                                     0.000     0.000 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X21Y102        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.646     0.760    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X24Y102        FDRE                                         r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X24Y102        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     5.060    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.711ns  (logic 0.117ns (16.456%)  route 0.594ns (83.544%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y102                                     0.000     0.000 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X21Y102        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.594     0.711    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X24Y102        FDRE                                         r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X24Y102        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     5.061    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.659ns  (logic 0.117ns (17.754%)  route 0.542ns (82.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y97                                      0.000     0.000 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X23Y97         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.542     0.659    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X23Y98         FDRE                                         r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X23Y98         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     5.060    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.575ns  (logic 0.114ns (19.826%)  route 0.461ns (80.174%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y97                                      0.000     0.000 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X23Y97         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.461     0.575    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X23Y97         FDRE                                         r  frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X23Y97         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     5.062    frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  4.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.036ns  (arrival time - required time)
  Source:                 frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sd_card_bmp_m0/bmp_read_m0/write_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.094ns (51.087%)  route 0.090ns (48.913%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.426ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      0.810ns (routing 0.127ns, distribution 0.683ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.342ns, distribution 0.639ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.810     2.536    frame_read_write_m0/frame_fifo_write_m0/mem_clk
    SLICE_X23Y100        FDCE                                         r  frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.584 r  frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/Q
                         net (fo=3, routed)           0.040     2.624    sd_card_bmp_m0/bmp_read_m0/write_req_ack
    SLICE_X23Y100        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.030     2.654 r  sd_card_bmp_m0/bmp_read_m0/write_req_i_2/O
                         net (fo=1, routed)           0.034     2.688    sd_card_bmp_m0/bmp_read_m0/write_req_i_2_n_0
    SLICE_X23Y100        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.016     2.704 r  sd_card_bmp_m0/bmp_read_m0/write_req_i_1/O
                         net (fo=1, routed)           0.016     2.720    sd_card_bmp_m0/bmp_read_m0/write_req_i_1_n_0
    SLICE_X23Y100        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/write_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.586    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.555 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.981     0.426    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X23Y100        FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/write_req_reg/C
                         clock pessimism             -0.015     0.411    
                         clock uncertainty            0.217     0.628    
    SLICE_X23Y100        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.684    sd_card_bmp_m0/bmp_read_m0/write_req_reg
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.242ns  (arrival time - required time)
  Source:                 frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.078ns (22.941%)  route 0.262ns (77.059%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      0.810ns (routing 0.127ns, distribution 0.683ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.342ns, distribution 0.645ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.810     2.536    frame_read_write_m0/frame_fifo_write_m0/mem_clk
    SLICE_X23Y100        FDCE                                         r  frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.584 r  frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/Q
                         net (fo=3, routed)           0.075     2.659    sd_card_bmp_m0/bmp_read_m0/write_req_ack
    SLICE_X23Y99         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.015     2.674 r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.077     2.751    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X24Y99         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     2.766 r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_1__2/O
                         net (fo=3, routed)           0.110     2.876    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_1__2_n_0
    SLICE_X23Y99         FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.586    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.555 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.987     0.432    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X23Y99         FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.015     0.417    
                         clock uncertainty            0.217     0.634    
    SLICE_X23Y99         FDCE (Hold_BFF_SLICEM_C_CE)
                                                      0.000     0.634    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (arrival time - required time)
  Source:                 frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.078ns (22.941%)  route 0.262ns (77.059%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      0.810ns (routing 0.127ns, distribution 0.683ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.342ns, distribution 0.645ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.810     2.536    frame_read_write_m0/frame_fifo_write_m0/mem_clk
    SLICE_X23Y100        FDCE                                         r  frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.584 r  frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/Q
                         net (fo=3, routed)           0.075     2.659    sd_card_bmp_m0/bmp_read_m0/write_req_ack
    SLICE_X23Y99         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.015     2.674 r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.077     2.751    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X24Y99         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     2.766 r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_1__2/O
                         net (fo=3, routed)           0.110     2.876    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_1__2_n_0
    SLICE_X23Y99         FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.586    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.555 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.987     0.432    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X23Y99         FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.015     0.417    
                         clock uncertainty            0.217     0.634    
    SLICE_X23Y99         FDCE (Hold_DFF_SLICEM_C_CE)
                                                      0.000     0.634    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (arrival time - required time)
  Source:                 frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.078ns (22.941%)  route 0.262ns (77.059%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      0.810ns (routing 0.127ns, distribution 0.683ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.342ns, distribution 0.645ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.810     2.536    frame_read_write_m0/frame_fifo_write_m0/mem_clk
    SLICE_X23Y100        FDCE                                         r  frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.584 r  frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/Q
                         net (fo=3, routed)           0.075     2.659    sd_card_bmp_m0/bmp_read_m0/write_req_ack
    SLICE_X23Y99         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.015     2.674 r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.077     2.751    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X24Y99         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     2.766 r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_1__2/O
                         net (fo=3, routed)           0.110     2.876    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state[2]_i_1__2_n_0
    SLICE_X23Y99         FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y27         BUFGCE                       0.000     0.000 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.821     0.821    video_pll_m0/inst/clk_in1
    MMCME3_ADV_X0Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.615    -0.794 r  video_pll_m0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.586    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.555 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=467, routed)         0.987     0.432    sd_card_bmp_m0/bmp_read_m0/CLK
    SLICE_X23Y99         FDCE                                         r  sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.015     0.417    
                         clock uncertainty            0.217     0.634    
    SLICE_X23Y99         FDCE (Hold_CFF_SLICEM_C_CE)
                                                      0.000     0.634    sd_card_bmp_m0/bmp_read_m0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  2.242    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.594ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.286ns (13.542%)  route 1.826ns (86.458%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 37.871 - 33.000 ) 
    Source Clock Delay      (SCD):    6.016ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.335ns, distribution 1.642ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.309ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.956     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.977     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.130 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.433     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X39Y89         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.389     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y89         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     7.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.004     8.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X26Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.092    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.704    37.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X26Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.969    38.840    
                         clock uncertainty           -0.035    38.804    
    SLICE_X26Y65         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    38.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.722    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                 30.594    

Slack (MET) :             30.594ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.286ns (13.542%)  route 1.826ns (86.458%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 37.871 - 33.000 ) 
    Source Clock Delay      (SCD):    6.016ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.335ns, distribution 1.642ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.309ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.956     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.977     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.130 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.433     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X39Y89         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.389     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y89         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     7.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.004     8.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X26Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.092    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.704    37.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X26Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.969    38.840    
                         clock uncertainty           -0.035    38.804    
    SLICE_X26Y65         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082    38.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.722    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                 30.594    

Slack (MET) :             30.599ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.286ns (13.580%)  route 1.820ns (86.420%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    6.016ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.335ns, distribution 1.642ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.309ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.956     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.977     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.130 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.433     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X39Y89         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.389     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y89         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     7.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.998     8.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X26Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.092    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.703    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X26Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.969    38.839    
                         clock uncertainty           -0.035    38.803    
    SLICE_X26Y65         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    38.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.721    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 30.599    

Slack (MET) :             30.599ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.286ns (13.580%)  route 1.820ns (86.420%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    6.016ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.335ns, distribution 1.642ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.309ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.956     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.977     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.130 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.433     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X39Y89         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.389     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y89         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     7.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.998     8.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X26Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.092    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.703    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X26Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.969    38.839    
                         clock uncertainty           -0.035    38.803    
    SLICE_X26Y65         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    38.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.721    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 30.599    

Slack (MET) :             30.599ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.286ns (13.580%)  route 1.820ns (86.420%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    6.016ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.335ns, distribution 1.642ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.309ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.956     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.977     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.130 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.433     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X39Y89         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.389     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y89         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     7.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.998     8.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X26Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.092    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.703    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X26Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.969    38.839    
                         clock uncertainty           -0.035    38.803    
    SLICE_X26Y65         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    38.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.721    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 30.599    

Slack (MET) :             30.599ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.286ns (13.580%)  route 1.820ns (86.420%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    6.016ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.335ns, distribution 1.642ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.309ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.956     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.977     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.130 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.433     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X39Y89         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.389     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y89         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     7.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.998     8.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X26Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.092    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.703    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X26Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.969    38.839    
                         clock uncertainty           -0.035    38.803    
    SLICE_X26Y65         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.082    38.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.721    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 30.599    

Slack (MET) :             30.599ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.286ns (13.580%)  route 1.820ns (86.420%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    6.016ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.335ns, distribution 1.642ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.309ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.956     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.977     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.130 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.433     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X39Y89         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.389     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y89         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     7.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.998     8.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X26Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.092    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.703    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X26Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.969    38.839    
                         clock uncertainty           -0.035    38.803    
    SLICE_X26Y65         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082    38.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.721    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 30.599    

Slack (MET) :             30.599ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.286ns (13.580%)  route 1.820ns (86.420%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    6.016ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.335ns, distribution 1.642ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.309ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.956     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.977     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.130 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.433     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X39Y89         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.389     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y89         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     7.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.998     8.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X26Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.092    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.703    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X26Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.969    38.839    
                         clock uncertainty           -0.035    38.803    
    SLICE_X26Y65         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.082    38.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.721    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 30.599    

Slack (MET) :             30.599ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.286ns (13.580%)  route 1.820ns (86.420%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    6.016ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.335ns, distribution 1.642ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.309ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.956     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.977     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.130 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.433     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X39Y89         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.389     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y89         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     7.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.998     8.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X26Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.092    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.703    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X26Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.969    38.839    
                         clock uncertainty           -0.035    38.803    
    SLICE_X26Y65         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082    38.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.721    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 30.599    

Slack (MET) :             30.599ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.286ns (13.580%)  route 1.820ns (86.420%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    6.016ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.335ns, distribution 1.642ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.309ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.956     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.977     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.130 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.433     6.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X39Y89         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.389     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y89         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     7.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.998     8.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X26Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.092    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.703    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X26Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.969    38.839    
                         clock uncertainty           -0.035    38.803    
    SLICE_X26Y65         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.082    38.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.721    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 30.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.048ns (22.120%)  route 0.169ns (77.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.749ns (routing 0.127ns, distribution 0.622ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.142ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.022     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.749     2.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X23Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X22Y56         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.755     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.894     3.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X22Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.799     2.881    
    SLICE_X22Y56         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     2.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.048ns (22.120%)  route 0.169ns (77.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.749ns (routing 0.127ns, distribution 0.622ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.142ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.022     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.749     2.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X23Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X22Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.755     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.894     3.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X22Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.799     2.881    
    SLICE_X22Y56         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     2.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.048ns (22.120%)  route 0.169ns (77.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.749ns (routing 0.127ns, distribution 0.622ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.142ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.022     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.749     2.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X23Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X22Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.755     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.894     3.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X22Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.799     2.881    
    SLICE_X22Y56         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     2.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.048ns (22.120%)  route 0.169ns (77.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.749ns (routing 0.127ns, distribution 0.622ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.142ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.022     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.749     2.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X23Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X22Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.755     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.894     3.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X22Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.799     2.881    
    SLICE_X22Y56         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     2.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.048ns (22.120%)  route 0.169ns (77.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.749ns (routing 0.127ns, distribution 0.622ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.142ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.022     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.749     2.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X23Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X22Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.755     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.894     3.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X22Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.799     2.881    
    SLICE_X22Y56         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     2.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.048ns (22.120%)  route 0.169ns (77.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.749ns (routing 0.127ns, distribution 0.622ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.142ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.022     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.749     2.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X23Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X22Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.755     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.894     3.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X22Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.799     2.881    
    SLICE_X22Y56         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     2.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.048ns (22.120%)  route 0.169ns (77.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.749ns (routing 0.127ns, distribution 0.622ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.142ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.022     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.749     2.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X23Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X22Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.755     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.894     3.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X22Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.799     2.881    
    SLICE_X22Y56         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     2.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.048ns (22.120%)  route 0.169ns (77.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.749ns (routing 0.127ns, distribution 0.622ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.142ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.022     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.749     2.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X23Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X22Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.755     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.894     3.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X22Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.799     2.881    
    SLICE_X22Y56         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     2.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.048ns (21.525%)  route 0.175ns (78.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.749ns (routing 0.127ns, distribution 0.622ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.142ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.022     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.749     2.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X23Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175     3.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X22Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.755     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.897     3.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X22Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.799     2.884    
    SLICE_X22Y56         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     2.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.889    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.048ns (21.525%)  route 0.175ns (78.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.749ns (routing 0.127ns, distribution 0.622ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.142ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.022     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.749     2.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X23Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.175     3.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X22Y56         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.755     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.897     3.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X22Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.799     2.884    
    SLICE_X22Y56         FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     2.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.889    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 your_instance_name/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_aq_axi_master/reg_rd_len_reg[13]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.114ns (6.165%)  route 1.735ns (93.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 10.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.335ns, distribution 1.684ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.309ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       2.019     5.296    your_instance_name/inst/c0_ddr4_ui_clk
    SLICE_X16Y137        FDRE                                         r  your_instance_name/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.410 f  your_instance_name/inst/div_clk_rst_r1_reg/Q
                         net (fo=183, routed)         1.735     7.145    u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0
    SLICE_X3Y151         FDCE                                         f  u_aq_axi_master/reg_rd_len_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.707    10.028    u_aq_axi_master/ACLK
    SLICE_X3Y151         FDCE                                         r  u_aq_axi_master/reg_rd_len_reg[13]/C
                         clock pessimism              0.051    10.079    
                         clock uncertainty           -0.056    10.023    
    SLICE_X3Y151         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     9.941    u_aq_axi_master/reg_rd_len_reg[13]
  -------------------------------------------------------------------
                         required time                          9.941    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 your_instance_name/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_aq_axi_master/reg_wr_len_reg[13]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.114ns (6.365%)  route 1.677ns (93.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 10.084 - 5.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.335ns, distribution 1.684ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.309ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       2.019     5.296    your_instance_name/inst/c0_ddr4_ui_clk
    SLICE_X16Y137        FDRE                                         r  your_instance_name/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.410 f  your_instance_name/inst/div_clk_rst_r1_reg/Q
                         net (fo=183, routed)         1.677     7.087    u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0
    SLICE_X19Y157        FDCE                                         f  u_aq_axi_master/reg_wr_len_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.763    10.084    u_aq_axi_master/ACLK
    SLICE_X19Y157        FDCE                                         r  u_aq_axi_master/reg_wr_len_reg[13]/C
                         clock pessimism              0.050    10.134    
                         clock uncertainty           -0.056    10.079    
    SLICE_X19Y157        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     9.997    u_aq_axi_master/reg_wr_len_reg[13]
  -------------------------------------------------------------------
                         required time                          9.997    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 your_instance_name/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_aq_axi_master/reg_wr_len_reg[14]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.114ns (6.365%)  route 1.677ns (93.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 10.084 - 5.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.335ns, distribution 1.684ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.309ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       2.019     5.296    your_instance_name/inst/c0_ddr4_ui_clk
    SLICE_X16Y137        FDRE                                         r  your_instance_name/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.410 f  your_instance_name/inst/div_clk_rst_r1_reg/Q
                         net (fo=183, routed)         1.677     7.087    u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0
    SLICE_X19Y157        FDCE                                         f  u_aq_axi_master/reg_wr_len_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.763    10.084    u_aq_axi_master/ACLK
    SLICE_X19Y157        FDCE                                         r  u_aq_axi_master/reg_wr_len_reg[14]/C
                         clock pessimism              0.050    10.134    
                         clock uncertainty           -0.056    10.079    
    SLICE_X19Y157        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     9.997    u_aq_axi_master/reg_wr_len_reg[14]
  -------------------------------------------------------------------
                         required time                          9.997    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 your_instance_name/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_aq_axi_master/reg_wr_len_reg[18]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.114ns (6.365%)  route 1.677ns (93.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 10.084 - 5.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.335ns, distribution 1.684ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.309ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       2.019     5.296    your_instance_name/inst/c0_ddr4_ui_clk
    SLICE_X16Y137        FDRE                                         r  your_instance_name/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.410 f  your_instance_name/inst/div_clk_rst_r1_reg/Q
                         net (fo=183, routed)         1.677     7.087    u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0
    SLICE_X19Y157        FDCE                                         f  u_aq_axi_master/reg_wr_len_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.763    10.084    u_aq_axi_master/ACLK
    SLICE_X19Y157        FDCE                                         r  u_aq_axi_master/reg_wr_len_reg[18]/C
                         clock pessimism              0.050    10.134    
                         clock uncertainty           -0.056    10.079    
    SLICE_X19Y157        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     9.997    u_aq_axi_master/reg_wr_len_reg[18]
  -------------------------------------------------------------------
                         required time                          9.997    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 your_instance_name/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_aq_axi_master/reg_wr_len_reg[19]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.114ns (6.365%)  route 1.677ns (93.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 10.084 - 5.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.335ns, distribution 1.684ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.309ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       2.019     5.296    your_instance_name/inst/c0_ddr4_ui_clk
    SLICE_X16Y137        FDRE                                         r  your_instance_name/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.410 f  your_instance_name/inst/div_clk_rst_r1_reg/Q
                         net (fo=183, routed)         1.677     7.087    u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0
    SLICE_X19Y157        FDCE                                         f  u_aq_axi_master/reg_wr_len_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.763    10.084    u_aq_axi_master/ACLK
    SLICE_X19Y157        FDCE                                         r  u_aq_axi_master/reg_wr_len_reg[19]/C
                         clock pessimism              0.050    10.134    
                         clock uncertainty           -0.056    10.079    
    SLICE_X19Y157        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     9.997    u_aq_axi_master/reg_wr_len_reg[19]
  -------------------------------------------------------------------
                         required time                          9.997    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 your_instance_name/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_aq_axi_master/reg_wr_len_reg[15]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.114ns (6.401%)  route 1.667ns (93.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns = ( 10.082 - 5.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.335ns, distribution 1.684ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.309ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       2.019     5.296    your_instance_name/inst/c0_ddr4_ui_clk
    SLICE_X16Y137        FDRE                                         r  your_instance_name/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.410 f  your_instance_name/inst/div_clk_rst_r1_reg/Q
                         net (fo=183, routed)         1.667     7.077    u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0
    SLICE_X19Y157        FDCE                                         f  u_aq_axi_master/reg_wr_len_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.761    10.082    u_aq_axi_master/ACLK
    SLICE_X19Y157        FDCE                                         r  u_aq_axi_master/reg_wr_len_reg[15]/C
                         clock pessimism              0.050    10.132    
                         clock uncertainty           -0.056    10.077    
    SLICE_X19Y157        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     9.995    u_aq_axi_master/reg_wr_len_reg[15]
  -------------------------------------------------------------------
                         required time                          9.995    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 your_instance_name/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_aq_axi_master/reg_wr_len_reg[30]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.114ns (6.401%)  route 1.667ns (93.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns = ( 10.082 - 5.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.335ns, distribution 1.684ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.309ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       2.019     5.296    your_instance_name/inst/c0_ddr4_ui_clk
    SLICE_X16Y137        FDRE                                         r  your_instance_name/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.410 f  your_instance_name/inst/div_clk_rst_r1_reg/Q
                         net (fo=183, routed)         1.667     7.077    u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0
    SLICE_X19Y157        FDCE                                         f  u_aq_axi_master/reg_wr_len_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.761    10.082    u_aq_axi_master/ACLK
    SLICE_X19Y157        FDCE                                         r  u_aq_axi_master/reg_wr_len_reg[30]/C
                         clock pessimism              0.050    10.132    
                         clock uncertainty           -0.056    10.077    
    SLICE_X19Y157        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     9.995    u_aq_axi_master/reg_wr_len_reg[30]
  -------------------------------------------------------------------
                         required time                          9.995    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 your_instance_name/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_aq_axi_master/reg_rd_len_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.114ns (6.814%)  route 1.559ns (93.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 10.061 - 5.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.335ns, distribution 1.684ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.309ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       2.019     5.296    your_instance_name/inst/c0_ddr4_ui_clk
    SLICE_X16Y137        FDRE                                         r  your_instance_name/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.410 f  your_instance_name/inst/div_clk_rst_r1_reg/Q
                         net (fo=183, routed)         1.559     6.969    u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0
    SLICE_X7Y149         FDCE                                         f  u_aq_axi_master/reg_rd_len_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.740    10.061    u_aq_axi_master/ACLK
    SLICE_X7Y149         FDCE                                         r  u_aq_axi_master/reg_rd_len_reg[3]/C
                         clock pessimism              0.050    10.112    
                         clock uncertainty           -0.056    10.056    
    SLICE_X7Y149         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082     9.974    u_aq_axi_master/reg_rd_len_reg[3]
  -------------------------------------------------------------------
                         required time                          9.974    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 your_instance_name/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_aq_axi_master/reg_rd_len_reg[4]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.114ns (6.814%)  route 1.559ns (93.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 10.061 - 5.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.335ns, distribution 1.684ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.309ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       2.019     5.296    your_instance_name/inst/c0_ddr4_ui_clk
    SLICE_X16Y137        FDRE                                         r  your_instance_name/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.410 f  your_instance_name/inst/div_clk_rst_r1_reg/Q
                         net (fo=183, routed)         1.559     6.969    u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0
    SLICE_X7Y149         FDCE                                         f  u_aq_axi_master/reg_rd_len_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.740    10.061    u_aq_axi_master/ACLK
    SLICE_X7Y149         FDCE                                         r  u_aq_axi_master/reg_rd_len_reg[4]/C
                         clock pessimism              0.050    10.112    
                         clock uncertainty           -0.056    10.056    
    SLICE_X7Y149         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082     9.974    u_aq_axi_master/reg_rd_len_reg[4]
  -------------------------------------------------------------------
                         required time                          9.974    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.010ns  (required time - arrival time)
  Source:                 your_instance_name/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_aq_axi_master/reg_rd_len_reg[5]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.114ns (6.839%)  route 1.553ns (93.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 10.060 - 5.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.335ns, distribution 1.684ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.309ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     3.194    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.277 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       2.019     5.296    your_instance_name/inst/c0_ddr4_ui_clk
    SLICE_X16Y137        FDRE                                         r  your_instance_name/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.410 f  your_instance_name/inst/div_clk_rst_r1_reg/Q
                         net (fo=183, routed)         1.553     6.963    u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0
    SLICE_X7Y149         FDCE                                         f  u_aq_axi_master/reg_rd_len_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407     7.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.246    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.321 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.739    10.060    u_aq_axi_master/ACLK
    SLICE_X7Y149         FDCE                                         r  u_aq_axi_master/reg_rd_len_reg[5]/C
                         clock pessimism              0.050    10.111    
                         clock uncertainty           -0.056    10.055    
    SLICE_X7Y149         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     9.973    u_aq_axi_master/reg_rd_len_reg[5]
  -------------------------------------------------------------------
                         required time                          9.973    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  3.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 your_instance_name/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_aq_axi_master/FSM_sequential_rd_state_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.846%)  route 0.211ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Net Delay (Source):      0.854ns (routing 0.127ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.142ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.854     2.580    your_instance_name/inst/c0_ddr4_ui_clk
    SLICE_X16Y137        FDRE                                         r  your_instance_name/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.629 f  your_instance_name/inst/div_clk_rst_r1_reg/Q
                         net (fo=183, routed)         0.211     2.840    u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0
    SLICE_X15Y133        FDCE                                         f  u_aq_axi_master/FSM_sequential_rd_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.024     2.693    u_aq_axi_master/ACLK
    SLICE_X15Y133        FDCE                                         r  u_aq_axi_master/FSM_sequential_rd_state_reg[0]/C
                         clock pessimism             -0.057     2.636    
    SLICE_X15Y133        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005     2.641    u_aq_axi_master/FSM_sequential_rd_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.641    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 your_instance_name/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_aq_axi_master/FSM_sequential_rd_state_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.846%)  route 0.211ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Net Delay (Source):      0.854ns (routing 0.127ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.142ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.854     2.580    your_instance_name/inst/c0_ddr4_ui_clk
    SLICE_X16Y137        FDRE                                         r  your_instance_name/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.629 f  your_instance_name/inst/div_clk_rst_r1_reg/Q
                         net (fo=183, routed)         0.211     2.840    u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0
    SLICE_X15Y133        FDCE                                         f  u_aq_axi_master/FSM_sequential_rd_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.024     2.693    u_aq_axi_master/ACLK
    SLICE_X15Y133        FDCE                                         r  u_aq_axi_master/FSM_sequential_rd_state_reg[1]/C
                         clock pessimism             -0.057     2.636    
    SLICE_X15Y133        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     2.641    u_aq_axi_master/FSM_sequential_rd_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.641    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 your_instance_name/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_aq_axi_master/FSM_sequential_rd_state_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.846%)  route 0.211ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Net Delay (Source):      0.854ns (routing 0.127ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.142ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.854     2.580    your_instance_name/inst/c0_ddr4_ui_clk
    SLICE_X16Y137        FDRE                                         r  your_instance_name/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.629 f  your_instance_name/inst/div_clk_rst_r1_reg/Q
                         net (fo=183, routed)         0.211     2.840    u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0
    SLICE_X15Y133        FDCE                                         f  u_aq_axi_master/FSM_sequential_rd_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.024     2.693    u_aq_axi_master/ACLK
    SLICE_X15Y133        FDCE                                         r  u_aq_axi_master/FSM_sequential_rd_state_reg[2]/C
                         clock pessimism             -0.057     2.636    
    SLICE_X15Y133        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005     2.641    u_aq_axi_master/FSM_sequential_rd_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.641    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 your_instance_name/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_aq_axi_master/reg_arvalid_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.049ns (15.170%)  route 0.274ns (84.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Net Delay (Source):      0.854ns (routing 0.127ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.142ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.854     2.580    your_instance_name/inst/c0_ddr4_ui_clk
    SLICE_X16Y137        FDRE                                         r  your_instance_name/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.629 f  your_instance_name/inst/div_clk_rst_r1_reg/Q
                         net (fo=183, routed)         0.274     2.903    u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0
    SLICE_X13Y145        FDCE                                         f  u_aq_axi_master/reg_arvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.008     2.677    u_aq_axi_master/ACLK
    SLICE_X13Y145        FDCE                                         r  u_aq_axi_master/reg_arvalid_reg/C
                         clock pessimism             -0.019     2.658    
    SLICE_X13Y145        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.005     2.663    u_aq_axi_master/reg_arvalid_reg
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 your_instance_name/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_aq_axi_master/reg_awvalid_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.049ns (15.170%)  route 0.274ns (84.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Net Delay (Source):      0.854ns (routing 0.127ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.142ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.854     2.580    your_instance_name/inst/c0_ddr4_ui_clk
    SLICE_X16Y137        FDRE                                         r  your_instance_name/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.629 f  your_instance_name/inst/div_clk_rst_r1_reg/Q
                         net (fo=183, routed)         0.274     2.903    u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0
    SLICE_X13Y145        FDCE                                         f  u_aq_axi_master/reg_awvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.008     2.677    u_aq_axi_master/ACLK
    SLICE_X13Y145        FDCE                                         r  u_aq_axi_master/reg_awvalid_reg/C
                         clock pessimism             -0.019     2.658    
    SLICE_X13Y145        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005     2.663    u_aq_axi_master/reg_awvalid_reg
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 your_instance_name/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_aq_axi_master/reg_wvalid_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.049ns (13.881%)  route 0.304ns (86.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Net Delay (Source):      0.854ns (routing 0.127ns, distribution 0.727ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.142ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.854     2.580    your_instance_name/inst/c0_ddr4_ui_clk
    SLICE_X16Y137        FDRE                                         r  your_instance_name/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.629 f  your_instance_name/inst/div_clk_rst_r1_reg/Q
                         net (fo=183, routed)         0.304     2.933    u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0
    SLICE_X17Y145        FDCE                                         f  u_aq_axi_master/reg_wvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.998     2.667    u_aq_axi_master/ACLK
    SLICE_X17Y145        FDCE                                         r  u_aq_axi_master/reg_wvalid_reg/C
                         clock pessimism             -0.019     2.648    
    SLICE_X17Y145        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     2.653    u_aq_axi_master/reg_wvalid_reg
  -------------------------------------------------------------------
                         required time                         -2.653    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 your_instance_name/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_aq_axi_master/reg_w_last_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.049ns (13.351%)  route 0.318ns (86.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Net Delay (Source):      0.854ns (routing 0.127ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.142ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.854     2.580    your_instance_name/inst/c0_ddr4_ui_clk
    SLICE_X16Y137        FDRE                                         r  your_instance_name/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.629 f  your_instance_name/inst/div_clk_rst_r1_reg/Q
                         net (fo=183, routed)         0.318     2.947    u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0
    SLICE_X13Y147        FDCE                                         f  u_aq_axi_master/reg_w_last_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.007     2.676    u_aq_axi_master/ACLK
    SLICE_X13Y147        FDCE                                         r  u_aq_axi_master/reg_w_last_reg/C
                         clock pessimism             -0.019     2.657    
    SLICE_X13Y147        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     2.662    u_aq_axi_master/reg_w_last_reg
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 your_instance_name/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_aq_axi_master/reg_wr_adrs_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.049ns (13.649%)  route 0.310ns (86.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Net Delay (Source):      0.854ns (routing 0.127ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.142ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.854     2.580    your_instance_name/inst/c0_ddr4_ui_clk
    SLICE_X16Y137        FDRE                                         r  your_instance_name/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.629 f  your_instance_name/inst/div_clk_rst_r1_reg/Q
                         net (fo=183, routed)         0.310     2.939    u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0
    SLICE_X15Y147        FDCE                                         f  u_aq_axi_master/reg_wr_adrs_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.009     2.678    u_aq_axi_master/ACLK
    SLICE_X15Y147        FDCE                                         r  u_aq_axi_master/reg_wr_adrs_reg[0]/C
                         clock pessimism             -0.057     2.621    
    SLICE_X15Y147        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005     2.626    u_aq_axi_master/reg_wr_adrs_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.626    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 your_instance_name/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_aq_axi_master/reg_wr_adrs_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.049ns (13.649%)  route 0.310ns (86.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Net Delay (Source):      0.854ns (routing 0.127ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.142ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.854     2.580    your_instance_name/inst/c0_ddr4_ui_clk
    SLICE_X16Y137        FDRE                                         r  your_instance_name/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.629 f  your_instance_name/inst/div_clk_rst_r1_reg/Q
                         net (fo=183, routed)         0.310     2.939    u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0
    SLICE_X15Y147        FDCE                                         f  u_aq_axi_master/reg_wr_adrs_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.009     2.678    u_aq_axi_master/ACLK
    SLICE_X15Y147        FDCE                                         r  u_aq_axi_master/reg_wr_adrs_reg[1]/C
                         clock pessimism             -0.057     2.621    
    SLICE_X15Y147        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     2.626    u_aq_axi_master/reg_wr_adrs_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.626    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 your_instance_name/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_aq_axi_master/FSM_sequential_wr_state_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.049ns (12.099%)  route 0.356ns (87.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Net Delay (Source):      0.854ns (routing 0.127ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.142ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.699    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.726 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       0.854     2.580    your_instance_name/inst/c0_ddr4_ui_clk
    SLICE_X16Y137        FDRE                                         r  your_instance_name/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.629 f  your_instance_name/inst/div_clk_rst_r1_reg/Q
                         net (fo=183, routed)         0.356     2.985    u_aq_axi_master/reg_wr_adrs[31]_i_3_n_0
    SLICE_X11Y147        FDCE                                         f  u_aq_axi_master/FSM_sequential_wr_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.638    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.669 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=20445, routed)       1.004     2.673    u_aq_axi_master/ACLK
    SLICE_X11Y147        FDCE                                         r  u_aq_axi_master/FSM_sequential_wr_state_reg[0]/C
                         clock pessimism             -0.019     2.654    
    SLICE_X11Y147        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005     2.659    u_aq_axi_master/FSM_sequential_wr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.985    
  -------------------------------------------------------------------
                         slack                                  0.327    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       18.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.114ns (8.969%)  route 1.157ns (91.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 25.141 - 20.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.052ns (routing 0.335ns, distribution 1.717ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.309ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.228    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.311 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         2.052     5.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X27Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.157     6.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X25Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    22.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    22.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    23.273    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    23.348 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.793    25.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X25Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.067    25.208    
                         clock uncertainty           -0.067    25.141    
    SLICE_X25Y58         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    25.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         25.059    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                 18.426    

Slack (MET) :             18.734ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.117ns (12.124%)  route 0.848ns (87.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 25.132 - 20.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.335ns, distribution 1.706ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.309ns, distribution 1.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.228    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.311 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         2.041     5.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X28Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     5.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.848     6.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X25Y47         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    22.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    22.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    23.273    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    23.348 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.784    25.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.067    25.199    
                         clock uncertainty           -0.067    25.133    
    SLICE_X25Y47         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.082    25.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         25.051    
                         arrival time                          -6.317    
  -------------------------------------------------------------------
                         slack                                 18.734    

Slack (MET) :             18.734ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.117ns (12.124%)  route 0.848ns (87.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 25.132 - 20.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.335ns, distribution 1.706ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.309ns, distribution 1.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.228    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.311 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         2.041     5.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X28Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     5.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.848     6.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X25Y47         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    22.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    22.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    23.273    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    23.348 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.784    25.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.067    25.199    
                         clock uncertainty           -0.067    25.133    
    SLICE_X25Y47         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082    25.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         25.051    
                         arrival time                          -6.317    
  -------------------------------------------------------------------
                         slack                                 18.734    

Slack (MET) :             18.768ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.233ns (24.021%)  route 0.737ns (75.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 25.156 - 20.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.335ns, distribution 1.612ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.309ns, distribution 1.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.228    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.311 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.947     5.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X22Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.068     5.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X22Y62         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     5.559 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.669     6.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X26Y59         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    22.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    22.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    23.273    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    23.348 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.808    25.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.012    25.145    
                         clock uncertainty           -0.067    25.078    
    SLICE_X26Y59         FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082    24.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.996    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                 18.768    

Slack (MET) :             18.796ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.114ns (12.955%)  route 0.766ns (87.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 25.154 - 20.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.335ns, distribution 1.672ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.309ns, distribution 1.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.228    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.311 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         2.007     5.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.766     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X25Y59         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    22.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    22.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    23.273    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    23.348 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.806    25.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X25Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.012    25.143    
                         clock uncertainty           -0.067    25.076    
    SLICE_X25Y59         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082    24.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         24.994    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                 18.796    

Slack (MET) :             18.796ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.114ns (12.955%)  route 0.766ns (87.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 25.154 - 20.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.335ns, distribution 1.672ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.309ns, distribution 1.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.228    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.311 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         2.007     5.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.766     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X25Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    22.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    22.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    23.273    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    23.348 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.806    25.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X25Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.012    25.143    
                         clock uncertainty           -0.067    25.076    
    SLICE_X25Y59         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082    24.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         24.994    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                 18.796    

Slack (MET) :             18.796ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.114ns (12.955%)  route 0.766ns (87.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 25.154 - 20.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.335ns, distribution 1.672ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.309ns, distribution 1.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.228    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.311 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         2.007     5.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.766     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X25Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    22.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    22.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    23.273    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    23.348 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.806    25.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X25Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.012    25.143    
                         clock uncertainty           -0.067    25.076    
    SLICE_X25Y59         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    24.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         24.994    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                 18.796    

Slack (MET) :             18.796ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.114ns (12.955%)  route 0.766ns (87.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 25.154 - 20.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.335ns, distribution 1.672ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.309ns, distribution 1.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.228    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.311 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         2.007     5.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.766     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X25Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    22.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    22.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    23.273    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    23.348 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.806    25.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X25Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.012    25.143    
                         clock uncertainty           -0.067    25.076    
    SLICE_X25Y59         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    24.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         24.994    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                 18.796    

Slack (MET) :             18.804ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.114ns (13.103%)  route 0.756ns (86.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 25.152 - 20.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.335ns, distribution 1.672ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.309ns, distribution 1.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.228    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.311 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         2.007     5.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.756     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X25Y59         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    22.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    22.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    23.273    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    23.348 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.804    25.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X25Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.012    25.141    
                         clock uncertainty           -0.067    25.074    
    SLICE_X25Y59         FDPE (Recov_HFF_SLICEL_C_PRE)
                                                     -0.082    24.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         24.992    
                         arrival time                          -6.188    
  -------------------------------------------------------------------
                         slack                                 18.804    

Slack (MET) :             18.804ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.114ns (13.103%)  route 0.756ns (86.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 25.152 - 20.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.335ns, distribution 1.672ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.309ns, distribution 1.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.382    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.557     3.022    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     2.791 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     3.228    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.311 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         2.007     5.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.756     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X25Y59         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.084    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.159 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          1.407    22.566    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    22.901 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    23.273    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    23.348 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.804    25.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X25Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.012    25.141    
                         clock uncertainty           -0.067    25.074    
    SLICE_X25Y59         FDPE (Recov_GFF_SLICEL_C_PRE)
                                                     -0.082    24.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         24.992    
                         arrival time                          -6.188    
  -------------------------------------------------------------------
                         slack                                 18.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.049ns (25.926%)  route 0.140ns (74.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Net Delay (Source):      0.863ns (routing 0.127ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.142ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.700    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.727 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.863     2.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.639 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.140     2.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y47         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     1.639    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.670 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.029     2.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.029     2.670    
    SLICE_X26Y47         FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005     2.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Net Delay (Source):      0.881ns (routing 0.127ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.142ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.700    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.727 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.881     2.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173     2.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X24Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     1.639    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.670 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.044     2.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X24Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.028     2.686    
    SLICE_X24Y59         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     2.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Net Delay (Source):      0.881ns (routing 0.127ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.142ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.700    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.727 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.881     2.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173     2.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X24Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     1.639    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.670 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.044     2.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X24Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.028     2.686    
    SLICE_X24Y59         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     2.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Net Delay (Source):      0.881ns (routing 0.127ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.142ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.700    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.727 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.881     2.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173     2.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X24Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     1.639    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.670 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.044     2.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X24Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.028     2.686    
    SLICE_X24Y59         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.005     2.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Net Delay (Source):      0.881ns (routing 0.127ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.142ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.700    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.727 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.881     2.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173     2.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X24Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     1.639    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.670 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.044     2.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X24Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.028     2.686    
    SLICE_X24Y59         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     2.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Net Delay (Source):      0.881ns (routing 0.127ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.142ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.700    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.727 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.881     2.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173     2.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X24Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     1.639    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.670 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.044     2.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X24Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.028     2.686    
    SLICE_X24Y59         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     2.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.049ns (21.778%)  route 0.176ns (78.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Net Delay (Source):      0.881ns (routing 0.127ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.142ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.700    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.727 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.881     2.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176     2.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X24Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     1.639    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.670 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.046     2.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X24Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.028     2.688    
    SLICE_X24Y59         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                      0.005     2.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.049ns (21.778%)  route 0.176ns (78.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Net Delay (Source):      0.881ns (routing 0.127ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.142ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.700    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.727 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.881     2.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176     2.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X24Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     1.639    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.670 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.046     2.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X24Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.028     2.688    
    SLICE_X24Y59         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.005     2.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.049ns (21.778%)  route 0.176ns (78.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Net Delay (Source):      0.881ns (routing 0.127ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.142ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.700    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.727 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.881     2.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176     2.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X24Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     1.639    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.670 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.046     2.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X24Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.028     2.688    
    SLICE_X24Y59         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.005     2.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.049ns (21.778%)  route 0.176ns (78.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Net Delay (Source):      0.881ns (routing 0.127ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.142ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.623    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.613     1.263    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     1.533 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.700    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.727 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.881     2.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.176     2.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X24Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  sys_clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    sys_clk_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.886    sys_clk
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  sys_clk_BUFGCE_inst/O
                         net (fo=20, routed)          0.720     1.637    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     1.430 r  your_instance_name/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     1.639    your_instance_name/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.670 r  your_instance_name/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.046     2.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X24Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.028     2.688    
    SLICE_X24Y59         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     2.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.141    





