// Seed: 1820604313
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.id_5 = 0;
  logic id_6;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input supply0 id_2,
    output wire id_3,
    input tri0 id_4,
    input wire id_5,
    input tri0 id_6,
    output tri1 id_7,
    input wor id_8,
    input wand id_9
);
  integer id_11;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
