"use strict";(self.webpackChunkcs_notes=self.webpackChunkcs_notes||[]).push([[2250],{5290:(e,r,t)=>{t.r(r),t.d(r,{assets:()=>a,contentTitle:()=>o,default:()=>p,frontMatter:()=>n,metadata:()=>c,toc:()=>l});var s=t(85893),i=t(11151);const n={slug:"/computer-organization-and-architecture/vector-processors-and-tpu",id:"vector-processors-and-tpu",title:"Vector Processors & TPU",description:"Vector Processors & TPU"},o=void 0,c={id:"computer-organization-and-architecture/vector-processors-and-tpu/vector-processors-and-tpu",title:"Vector Processors & TPU",description:"Vector Processors & TPU",source:"@site/docs/computer-organization-and-architecture/13-vector-processors-and-tpu/vector-processors-and-tpu.md",sourceDirName:"computer-organization-and-architecture/13-vector-processors-and-tpu",slug:"/computer-organization-and-architecture/vector-processors-and-tpu",permalink:"/cs-notes/computer-organization-and-architecture/vector-processors-and-tpu",draft:!1,unlisted:!1,editUrl:"https://github.com/glennhenry/cs-notes/tree/main/docs/computer-organization-and-architecture/13-vector-processors-and-tpu/vector-processors-and-tpu.md",tags:[],version:"current",lastUpdatedBy:"glennhenry",lastUpdatedAt:1708424103,formattedLastUpdatedAt:"Feb 20, 2024",frontMatter:{slug:"/computer-organization-and-architecture/vector-processors-and-tpu",id:"vector-processors-and-tpu",title:"Vector Processors & TPU",description:"Vector Processors & TPU"},sidebar:"sidebar",previous:{title:"GPU",permalink:"/cs-notes/computer-organization-and-architecture/gpu"},next:{title:"Operating System",permalink:"/cs-notes/operating-system"}},a={},l=[{value:"SIMD",id:"simd",level:3},{value:"Vector Processor Architecture",id:"vector-processor-architecture",level:3},{value:"TPU",id:"tpu",level:3}];function d(e){const r={a:"a",admonition:"admonition",br:"br",h3:"h3",img:"img",li:"li",p:"p",strong:"strong",ul:"ul",...(0,i.a)(),...e.components};return(0,s.jsxs)(s.Fragment,{children:[(0,s.jsx)(r.p,{children:(0,s.jsx)(r.strong,{children:"Main Source :"})}),"\n",(0,s.jsxs)(r.ul,{children:["\n",(0,s.jsx)(r.li,{children:(0,s.jsx)(r.strong,{children:(0,s.jsx)(r.a,{href:"https://en.wikipedia.org/wiki/Vector_processor",children:"Vector processor - Wikipedia"})})}),"\n",(0,s.jsx)(r.li,{children:(0,s.jsx)(r.strong,{children:(0,s.jsx)(r.a,{href:"https://en.wikipedia.org/wiki/Single_instruction,_multiple_data",children:"Single instruction, multiple data - Wikipedia"})})}),"\n",(0,s.jsx)(r.li,{children:(0,s.jsx)(r.strong,{children:(0,s.jsx)(r.a,{href:"https://en.wikipedia.org/wiki/Tensor_Processing_Unit",children:"Tensor Processing Unit - Wikipedia"})})}),"\n"]}),"\n",(0,s.jsxs)(r.p,{children:[(0,s.jsx)(r.strong,{children:"Vector Processor"})," is a type of CPU or processing unit that specializes in executing operations on vectors or arrays of data. There is also processor called ",(0,s.jsx)(r.strong,{children:"scalar processors"}),", which operate on single data element instead, like an integer or floating point number, while vector processors are designed to process multiple data elements simultaneously using vector instructions."]}),"\n",(0,s.jsx)(r.p,{children:"Vector processors excel at performing repetitive, data-parallel computations that can be efficiently executed in parallel. They are particularly well-suited for tasks that involve large-scale mathematical calculations, such as scientific simulations, computational physics, and data analytics."}),"\n",(0,s.jsxs)(r.p,{children:[(0,s.jsx)(r.img,{alt:"Vector processors",src:t(27293).Z+"",width:"440",height:"348"}),(0,s.jsx)(r.br,{}),"\n","Source : ",(0,s.jsx)(r.a,{href:"https://www.cs.uic.edu/~ajayk/c566/VectorProcessors.pdf",children:"https://www.cs.uic.edu/~ajayk/c566/VectorProcessors.pdf"})]}),"\n",(0,s.jsx)(r.admonition,{type:"tip",children:(0,s.jsxs)(r.p,{children:[(0,s.jsx)(r.a,{href:"/computer-organization-and-architecture/gpu",children:"GPU"})," can be considered as a type of vector processor. While GPUs are primarily designed for graphics processing, they have evolved to include significant vector processing capabilities."]})}),"\n",(0,s.jsx)(r.h3,{id:"simd",children:"SIMD"}),"\n",(0,s.jsxs)(r.p,{children:[(0,s.jsx)(r.strong,{children:"Single Instruction, Multiple Data (SIMD)"})," is parallel computing technique that allows a single instruction to be applied to multiple data elements simultaneously."]}),"\n",(0,s.jsx)(r.p,{children:"In SIMD processing, a single instruction is broadcasted to multiple processing units or execution lanes, each capable of processing a different data element from a vector or array."}),"\n",(0,s.jsx)(r.p,{children:"Similar to GPU, SIMD is typically used for heavy computation tasks, but not for flow-control-heavy task that involves many conditional branches."}),"\n",(0,s.jsx)(r.h3,{id:"vector-processor-architecture",children:"Vector Processor Architecture"}),"\n",(0,s.jsx)(r.p,{children:"Vector processors implement an instruction set for handling large one-dimensional data. Some features of vector processor :"}),"\n",(0,s.jsxs)(r.ul,{children:["\n",(0,s.jsxs)(r.li,{children:[(0,s.jsx)(r.strong,{children:"Vector Registers"})," : Vector processors have dedicated vector registers that can hold multiple data elements in a single register. These registers are wider than traditional scalar registers to accommodate vector data. The number of elements that can be stored in a vector register is referred to as the ",(0,s.jsx)(r.strong,{children:"vector length"})," or ",(0,s.jsx)(r.strong,{children:"vector width"}),"."]}),"\n",(0,s.jsxs)(r.li,{children:[(0,s.jsx)(r.strong,{children:"Vector Instructions"})," : Vector processors have specialized instructions, that can operate on the entire vector of data elements in a single instruction. These instructions define the operations to be performed on the vector data, such as arithmetic operations, logical operations, and data movement operations."]}),"\n",(0,s.jsxs)(r.li,{children:[(0,s.jsx)(r.strong,{children:"Vector Functional Unit (VFU)"})," : VPU is the component in a vector processor that is responsible for executing specific arithmetic or logical operations on vector data. The VFU is a specialized hardware components optimized for vector operations."]}),"\n",(0,s.jsxs)(r.li,{children:[(0,s.jsx)(r.strong,{children:"Vector Pipelines"})," : Vector processors often include vector pipelines, which are composed of multiple stages that can process vector instructions in parallel. The pipeline stages are designed to carry out different phases of instruction execution, such as fetching instructions, decoding them, executing the operations, and writing back the results."]}),"\n"]}),"\n",(0,s.jsxs)(r.p,{children:[(0,s.jsx)(r.img,{alt:"Vector processors architecture",src:t(17245).Z+"",width:"395",height:"281"}),(0,s.jsx)(r.br,{}),"\n","Source : ",(0,s.jsx)(r.a,{href:"https://www.researchgate.net/figure/Simplified-view-of-a-vector-processor-with-one-functional-unit-for-arithmetic-operations_fig10_2985917",children:"https://www.researchgate.net/figure/Simplified-view-of-a-vector-processor-with-one-functional-unit-for-arithmetic-operations_fig10_2985917"})]}),"\n",(0,s.jsx)(r.h3,{id:"tpu",children:"TPU"}),"\n",(0,s.jsxs)(r.p,{children:[(0,s.jsx)(r.strong,{children:"Tensor Processing Unit (TPU)"})," is a specialized hardware accelerator developed by Google for accelerating machine learning workloads, particularly those involving ",(0,s.jsx)(r.a,{href:"/deep-learning/neural-network",children:"neural networks"}),"."]}),"\n",(0,s.jsx)(r.p,{children:"Data used in machine learning based task often represented in matrix, or higher-dimensional array, in conclusion :"}),"\n",(0,s.jsxs)(r.ul,{children:["\n",(0,s.jsx)(r.li,{children:'Scalar processors : zero-dimensional data, such as "5"'}),"\n",(0,s.jsx)(r.li,{children:'Vector processors : one-dimensional data, such as "[5, 3, 2]"'}),"\n",(0,s.jsx)(r.li,{children:'TPU : n-dimensional data, such as "[[1, 2], [3, 5], [7, 8]]", for two-dimensional data.'}),"\n"]}),"\n",(0,s.jsx)(r.p,{children:"Some specialization TPU has :"}),"\n",(0,s.jsxs)(r.ul,{children:["\n",(0,s.jsxs)(r.li,{children:[(0,s.jsx)(r.strong,{children:"Reduced Precision"})," : TPU are designed to perform computation that doesn't require high precision, such as 8-bit or 16-bit ",(0,s.jsx)(r.a,{href:"/computer-and-programming-fundamentals/floating-number#part-of-floating-number--precision",children:"floating-point formats"}),", which is suitable for ML-based tasks. Using lower precision, we can reduce the memory bandwidth and storage requirements, which results in faster data transfer and processing times."]}),"\n",(0,s.jsxs)(r.li,{children:[(0,s.jsx)(r.strong,{children:"Specialized Hardware & Architecture"})," : TPU has hardware specific for doing machine learning tasks, it supports operations like normalization and pooling, which are commonly used in neural networks. TPU has special memory for storing learned weights that may be accessed frequently. Another key component of the hardware is the ",(0,s.jsx)(r.strong,{children:"Matrix Multiply Unit (MMU)"}),", it is highly optimized processing unit for matrix computations, including convolution operations."]}),"\n"]}),"\n",(0,s.jsxs)(r.p,{children:[(0,s.jsx)(r.img,{alt:"TPU architecture",src:t(72299).Z+"",width:"489",height:"376"}),(0,s.jsx)(r.br,{}),"\n","Source : ",(0,s.jsx)(r.a,{href:"https://semiengineering.com/knowledge_centers/integrated-circuit/ic-types/processors/tensor-processing-unit-tpu/",children:"https://semiengineering.com/knowledge_centers/integrated-circuit/ic-types/processors/tensor-processing-unit-tpu/"})]})]})}function p(e={}){const{wrapper:r}={...(0,i.a)(),...e.components};return r?(0,s.jsx)(r,{...e,children:(0,s.jsx)(d,{...e})}):d(e)}},72299:(e,r,t)=>{t.d(r,{Z:()=>s});const s=t.p+"assets/images/tpu-c46f72245abf2621b91421ce4f6975c9.png"},17245:(e,r,t)=>{t.d(r,{Z:()=>s});const s=t.p+"assets/images/vector-processors-architecture-d4770a1c1ee316eec1cf18f05e21b90a.png"},27293:(e,r,t)=>{t.d(r,{Z:()=>s});const s=t.p+"assets/images/vector-processors-fa1ff99713b90f70340b0a04160ded54.png"},11151:(e,r,t)=>{t.d(r,{Z:()=>c,a:()=>o});var s=t(67294);const i={},n=s.createContext(i);function o(e){const r=s.useContext(n);return s.useMemo((function(){return"function"==typeof e?e(r):{...r,...e}}),[r,e])}function c(e){let r;return r=e.disableParentContext?"function"==typeof e.components?e.components(i):e.components||i:o(e.components),s.createElement(n.Provider,{value:r},e.children)}}}]);