<stg><name>fft_stage</name>


<trans_list>

<trans id="96" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:1 %store_ln46 = store i10 0, i10 %t

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:2 %br_ln46 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc:0 %t_1 = load i10 %t

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:1 %icmp_ln46 = icmp_eq  i10 %t_1, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:3 %add_ln46 = add i10 %t_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln46 = br i1 %icmp_ln46, void %for.inc.split, void %for.end44

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:2 %shl_ln47 = shl i10 %t_1, i10 1

]]></Node>
<StgValue><ssdm name="shl_ln47"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:4 %or_ln53 = or i10 %shl_ln47, i10 1

]]></Node>
<StgValue><ssdm name="or_ln53"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:5 %zext_ln54 = zext i10 %or_ln53

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %X_R_addr = getelementptr i32 %X_R, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="X_R_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:7 %X_R_load = load i10 %X_R_addr

]]></Node>
<StgValue><ssdm name="X_R_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %X_I_addr = getelementptr i32 %X_I, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="X_I_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:9 %X_I_load = load i10 %X_I_addr

]]></Node>
<StgValue><ssdm name="X_I_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:30 %store_ln46 = store i10 %add_ln46, i10 %t

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:7 %X_R_load = load i10 %X_R_addr

]]></Node>
<StgValue><ssdm name="X_R_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:9 %X_I_load = load i10 %X_I_addr

]]></Node>
<StgValue><ssdm name="X_I_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:10 %mul1 = fmul i32 %X_I_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:12 %mul = fmul i32 %X_R_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="33" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:10 %mul1 = fmul i32 %X_I_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:12 %mul = fmul i32 %X_R_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="35" st_id="4" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:11 %temp_R = fsub i32 %X_R_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:13 %temp_I = fadd i32 %X_I_load, i32 %mul

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:3 %zext_ln53 = zext i10 %shl_ln47

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:11 %temp_R = fsub i32 %X_R_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:13 %temp_I = fadd i32 %X_I_load, i32 %mul

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %X_R_addr_10 = getelementptr i32 %X_R, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="X_R_addr_10"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:15 %X_R_load_10 = load i10 %X_R_addr_10

]]></Node>
<StgValue><ssdm name="X_R_load_10"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:19 %X_I_addr_10 = getelementptr i32 %X_I, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="X_I_addr_10"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:20 %X_I_load_10 = load i10 %X_I_addr_10

]]></Node>
<StgValue><ssdm name="X_I_load_10"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="44" st_id="6" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:11 %temp_R = fsub i32 %X_R_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:13 %temp_I = fadd i32 %X_I_load, i32 %mul

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:15 %X_R_load_10 = load i10 %X_R_addr_10

]]></Node>
<StgValue><ssdm name="X_R_load_10"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:20 %X_I_load_10 = load i10 %X_I_addr_10

]]></Node>
<StgValue><ssdm name="X_I_load_10"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="48" st_id="7" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:16 %sub = fsub i32 %X_R_load_10, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:21 %sub1 = fsub i32 %X_I_load_10, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:24 %add = fadd i32 %X_R_load_10, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:27 %add1 = fadd i32 %X_I_load_10, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="52" st_id="8" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:16 %sub = fsub i32 %X_R_load_10, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:21 %sub1 = fsub i32 %X_I_load_10, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:24 %add = fadd i32 %X_R_load_10, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:27 %add1 = fadd i32 %X_I_load_10, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="56" st_id="9" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:16 %sub = fsub i32 %X_R_load_10, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:21 %sub1 = fsub i32 %X_I_load_10, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:24 %add = fadd i32 %X_R_load_10, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:27 %add1 = fadd i32 %X_I_load_10, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
for.end44:0 %ret_ln62 = ret

]]></Node>
<StgValue><ssdm name="ret_ln62"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="60" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:17 %Out_R_addr = getelementptr i32 %Out_R, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="Out_R_addr"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:18 %store_ln56 = store i32 %sub, i10 %Out_R_addr

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:22 %Out_I_addr = getelementptr i32 %Out_I, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="Out_I_addr"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:23 %store_ln57 = store i32 %sub1, i10 %Out_I_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:25 %Out_R_addr_9 = getelementptr i32 %Out_R, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="Out_R_addr_9"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:26 %store_ln58 = store i32 %add, i10 %Out_R_addr_9

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:28 %Out_I_addr_9 = getelementptr i32 %Out_I, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="Out_I_addr_9"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:29 %store_ln59 = store i32 %add1, i10 %Out_I_addr_9

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:31 %br_ln46 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="97" name="X_R" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="X_R"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="X_I" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="X_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="Out_R" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="Out_R"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="100" name="Out_I" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="Out_I"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="102" from="StgValue_101" to="t" fromId="101" toId="13">
</dataflow>
<dataflow id="104" from="StgValue_103" to="store_ln46" fromId="103" toId="14">
</dataflow>
<dataflow id="105" from="t" to="store_ln46" fromId="13" toId="14">
</dataflow>
<dataflow id="106" from="t" to="t_1" fromId="13" toId="16">
</dataflow>
<dataflow id="107" from="t_1" to="icmp_ln46" fromId="16" toId="17">
</dataflow>
<dataflow id="109" from="StgValue_108" to="icmp_ln46" fromId="108" toId="17">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="110" toId="18">
</dataflow>
<dataflow id="113" from="StgValue_112" to="empty" fromId="112" toId="18">
</dataflow>
<dataflow id="114" from="StgValue_112" to="empty" fromId="112" toId="18">
</dataflow>
<dataflow id="115" from="StgValue_112" to="empty" fromId="112" toId="18">
</dataflow>
<dataflow id="116" from="t_1" to="add_ln46" fromId="16" toId="19">
</dataflow>
<dataflow id="118" from="StgValue_117" to="add_ln46" fromId="117" toId="19">
</dataflow>
<dataflow id="119" from="icmp_ln46" to="br_ln46" fromId="17" toId="20">
</dataflow>
<dataflow id="120" from="t_1" to="shl_ln47" fromId="16" toId="21">
</dataflow>
<dataflow id="121" from="StgValue_117" to="shl_ln47" fromId="117" toId="21">
</dataflow>
<dataflow id="122" from="shl_ln47" to="or_ln53" fromId="21" toId="22">
</dataflow>
<dataflow id="123" from="StgValue_117" to="or_ln53" fromId="117" toId="22">
</dataflow>
<dataflow id="124" from="or_ln53" to="zext_ln54" fromId="22" toId="23">
</dataflow>
<dataflow id="125" from="X_R" to="X_R_addr" fromId="97" toId="24">
</dataflow>
<dataflow id="127" from="StgValue_126" to="X_R_addr" fromId="126" toId="24">
</dataflow>
<dataflow id="128" from="zext_ln54" to="X_R_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="129" from="X_R_addr" to="X_R_load" fromId="24" toId="25">
</dataflow>
<dataflow id="130" from="X_I" to="X_I_addr" fromId="98" toId="26">
</dataflow>
<dataflow id="131" from="StgValue_126" to="X_I_addr" fromId="126" toId="26">
</dataflow>
<dataflow id="132" from="zext_ln54" to="X_I_addr" fromId="23" toId="26">
</dataflow>
<dataflow id="133" from="X_I_addr" to="X_I_load" fromId="26" toId="27">
</dataflow>
<dataflow id="134" from="add_ln46" to="store_ln46" fromId="19" toId="28">
</dataflow>
<dataflow id="135" from="t" to="store_ln46" fromId="13" toId="28">
</dataflow>
<dataflow id="136" from="X_R_addr" to="X_R_load" fromId="24" toId="29">
</dataflow>
<dataflow id="137" from="X_I_addr" to="X_I_load" fromId="26" toId="30">
</dataflow>
<dataflow id="138" from="X_I_load" to="mul1" fromId="30" toId="31">
</dataflow>
<dataflow id="140" from="StgValue_139" to="mul1" fromId="139" toId="31">
</dataflow>
<dataflow id="141" from="X_R_load" to="mul" fromId="29" toId="32">
</dataflow>
<dataflow id="142" from="StgValue_139" to="mul" fromId="139" toId="32">
</dataflow>
<dataflow id="143" from="X_I_load" to="mul1" fromId="30" toId="33">
</dataflow>
<dataflow id="144" from="StgValue_139" to="mul1" fromId="139" toId="33">
</dataflow>
<dataflow id="145" from="X_R_load" to="mul" fromId="29" toId="34">
</dataflow>
<dataflow id="146" from="StgValue_139" to="mul" fromId="139" toId="34">
</dataflow>
<dataflow id="147" from="X_R_load" to="temp_R" fromId="29" toId="35">
</dataflow>
<dataflow id="148" from="mul1" to="temp_R" fromId="33" toId="35">
</dataflow>
<dataflow id="149" from="X_I_load" to="temp_I" fromId="30" toId="36">
</dataflow>
<dataflow id="150" from="mul" to="temp_I" fromId="34" toId="36">
</dataflow>
<dataflow id="151" from="shl_ln47" to="zext_ln53" fromId="21" toId="37">
</dataflow>
<dataflow id="152" from="X_R_load" to="temp_R" fromId="29" toId="38">
</dataflow>
<dataflow id="153" from="mul1" to="temp_R" fromId="33" toId="38">
</dataflow>
<dataflow id="154" from="X_I_load" to="temp_I" fromId="30" toId="39">
</dataflow>
<dataflow id="155" from="mul" to="temp_I" fromId="34" toId="39">
</dataflow>
<dataflow id="156" from="X_R" to="X_R_addr_10" fromId="97" toId="40">
</dataflow>
<dataflow id="157" from="StgValue_126" to="X_R_addr_10" fromId="126" toId="40">
</dataflow>
<dataflow id="158" from="zext_ln53" to="X_R_addr_10" fromId="37" toId="40">
</dataflow>
<dataflow id="159" from="X_R_addr_10" to="X_R_load_10" fromId="40" toId="41">
</dataflow>
<dataflow id="160" from="X_I" to="X_I_addr_10" fromId="98" toId="42">
</dataflow>
<dataflow id="161" from="StgValue_126" to="X_I_addr_10" fromId="126" toId="42">
</dataflow>
<dataflow id="162" from="zext_ln53" to="X_I_addr_10" fromId="37" toId="42">
</dataflow>
<dataflow id="163" from="X_I_addr_10" to="X_I_load_10" fromId="42" toId="43">
</dataflow>
<dataflow id="164" from="X_R_load" to="temp_R" fromId="29" toId="44">
</dataflow>
<dataflow id="165" from="mul1" to="temp_R" fromId="33" toId="44">
</dataflow>
<dataflow id="166" from="X_I_load" to="temp_I" fromId="30" toId="45">
</dataflow>
<dataflow id="167" from="mul" to="temp_I" fromId="34" toId="45">
</dataflow>
<dataflow id="168" from="X_R_addr_10" to="X_R_load_10" fromId="40" toId="46">
</dataflow>
<dataflow id="169" from="X_I_addr_10" to="X_I_load_10" fromId="42" toId="47">
</dataflow>
<dataflow id="170" from="X_R_load_10" to="sub" fromId="46" toId="48">
</dataflow>
<dataflow id="171" from="temp_R" to="sub" fromId="44" toId="48">
</dataflow>
<dataflow id="172" from="X_I_load_10" to="sub1" fromId="47" toId="49">
</dataflow>
<dataflow id="173" from="temp_I" to="sub1" fromId="45" toId="49">
</dataflow>
<dataflow id="174" from="X_R_load_10" to="add" fromId="46" toId="50">
</dataflow>
<dataflow id="175" from="temp_R" to="add" fromId="44" toId="50">
</dataflow>
<dataflow id="176" from="X_I_load_10" to="add1" fromId="47" toId="51">
</dataflow>
<dataflow id="177" from="temp_I" to="add1" fromId="45" toId="51">
</dataflow>
<dataflow id="178" from="X_R_load_10" to="sub" fromId="46" toId="52">
</dataflow>
<dataflow id="179" from="temp_R" to="sub" fromId="44" toId="52">
</dataflow>
<dataflow id="180" from="X_I_load_10" to="sub1" fromId="47" toId="53">
</dataflow>
<dataflow id="181" from="temp_I" to="sub1" fromId="45" toId="53">
</dataflow>
<dataflow id="182" from="X_R_load_10" to="add" fromId="46" toId="54">
</dataflow>
<dataflow id="183" from="temp_R" to="add" fromId="44" toId="54">
</dataflow>
<dataflow id="184" from="X_I_load_10" to="add1" fromId="47" toId="55">
</dataflow>
<dataflow id="185" from="temp_I" to="add1" fromId="45" toId="55">
</dataflow>
<dataflow id="186" from="X_R_load_10" to="sub" fromId="46" toId="56">
</dataflow>
<dataflow id="187" from="temp_R" to="sub" fromId="44" toId="56">
</dataflow>
<dataflow id="188" from="X_I_load_10" to="sub1" fromId="47" toId="57">
</dataflow>
<dataflow id="189" from="temp_I" to="sub1" fromId="45" toId="57">
</dataflow>
<dataflow id="190" from="X_R_load_10" to="add" fromId="46" toId="58">
</dataflow>
<dataflow id="191" from="temp_R" to="add" fromId="44" toId="58">
</dataflow>
<dataflow id="192" from="X_I_load_10" to="add1" fromId="47" toId="59">
</dataflow>
<dataflow id="193" from="temp_I" to="add1" fromId="45" toId="59">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecPipeline" to="specpipeline_ln49" fromId="194" toId="60">
</dataflow>
<dataflow id="197" from="StgValue_196" to="specpipeline_ln49" fromId="196" toId="60">
</dataflow>
<dataflow id="199" from="StgValue_198" to="specpipeline_ln49" fromId="198" toId="60">
</dataflow>
<dataflow id="200" from="StgValue_198" to="specpipeline_ln49" fromId="198" toId="60">
</dataflow>
<dataflow id="201" from="StgValue_198" to="specpipeline_ln49" fromId="198" toId="60">
</dataflow>
<dataflow id="203" from="empty_3" to="specpipeline_ln49" fromId="202" toId="60">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecLoopName" to="specloopname_ln46" fromId="204" toId="61">
</dataflow>
<dataflow id="207" from="empty_1" to="specloopname_ln46" fromId="206" toId="61">
</dataflow>
<dataflow id="208" from="Out_R" to="Out_R_addr" fromId="99" toId="62">
</dataflow>
<dataflow id="209" from="StgValue_126" to="Out_R_addr" fromId="126" toId="62">
</dataflow>
<dataflow id="210" from="zext_ln54" to="Out_R_addr" fromId="23" toId="62">
</dataflow>
<dataflow id="211" from="sub" to="store_ln56" fromId="56" toId="63">
</dataflow>
<dataflow id="212" from="Out_R_addr" to="store_ln56" fromId="62" toId="63">
</dataflow>
<dataflow id="213" from="Out_I" to="Out_I_addr" fromId="100" toId="64">
</dataflow>
<dataflow id="214" from="StgValue_126" to="Out_I_addr" fromId="126" toId="64">
</dataflow>
<dataflow id="215" from="zext_ln54" to="Out_I_addr" fromId="23" toId="64">
</dataflow>
<dataflow id="216" from="sub1" to="store_ln57" fromId="57" toId="65">
</dataflow>
<dataflow id="217" from="Out_I_addr" to="store_ln57" fromId="64" toId="65">
</dataflow>
<dataflow id="218" from="Out_R" to="Out_R_addr_9" fromId="99" toId="66">
</dataflow>
<dataflow id="219" from="StgValue_126" to="Out_R_addr_9" fromId="126" toId="66">
</dataflow>
<dataflow id="220" from="zext_ln53" to="Out_R_addr_9" fromId="37" toId="66">
</dataflow>
<dataflow id="221" from="add" to="store_ln58" fromId="58" toId="67">
</dataflow>
<dataflow id="222" from="Out_R_addr_9" to="store_ln58" fromId="66" toId="67">
</dataflow>
<dataflow id="223" from="Out_I" to="Out_I_addr_9" fromId="100" toId="68">
</dataflow>
<dataflow id="224" from="StgValue_126" to="Out_I_addr_9" fromId="126" toId="68">
</dataflow>
<dataflow id="225" from="zext_ln53" to="Out_I_addr_9" fromId="37" toId="68">
</dataflow>
<dataflow id="226" from="add1" to="store_ln59" fromId="59" toId="69">
</dataflow>
<dataflow id="227" from="Out_I_addr_9" to="store_ln59" fromId="68" toId="69">
</dataflow>
<dataflow id="228" from="icmp_ln46" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="229" from="icmp_ln46" to="StgValue_10" fromId="17" toId="10">
</dataflow>
</dataflows>


</stg>
