{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1634223494282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1634223494282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 16:58:14 2021 " "Processing started: Thu Oct 14 16:58:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1634223494282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1634223494282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1634223494282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1634223496750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/code/big_sound_block/volume_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/code/big_sound_block/volume_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Volume_Control-Volume " "Found design unit 1: Volume_Control-Volume" {  } { { "../../Code/BIG_SOUND_BLOCK/Volume_Control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Volume_Control.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223497911 ""} { "Info" "ISGN_ENTITY_NAME" "1 Volume_Control " "Found entity 1: Volume_Control" {  } { { "../../Code/BIG_SOUND_BLOCK/Volume_Control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Volume_Control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223497911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223497911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/code/big_sound_block/sram_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/code/big_sound_block/sram_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_control-rtl " "Found design unit 1: SRAM_control-rtl" {  } { { "../../Code/BIG_SOUND_BLOCK/SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/SRAM_control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223498021 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_control " "Found entity 1: SRAM_control" {  } { { "../../Code/BIG_SOUND_BLOCK/SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/SRAM_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223498021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223498021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/code/big_sound_block/snddriver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/code/big_sound_block/snddriver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SndDriver " "Found entity 1: SndDriver" {  } { { "../../Code/BIG_SOUND_BLOCK/SndDriver.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/SndDriver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223498130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223498130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/code/big_sound_block/my_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/code/big_sound_block/my_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_mux-rtl " "Found design unit 1: my_mux-rtl" {  } { { "../../Code/BIG_SOUND_BLOCK/my_mux.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/my_mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223498239 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_mux " "Found entity 1: my_mux" {  } { { "../../Code/BIG_SOUND_BLOCK/my_mux.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/my_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223498239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223498239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/code/big_sound_block/echo_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/code/big_sound_block/echo_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ECHO_GEN-rtl " "Found design unit 1: ECHO_GEN-rtl" {  } { { "../../Code/BIG_SOUND_BLOCK/ECHO_GEN.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/ECHO_GEN.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223498380 ""} { "Info" "ISGN_ENTITY_NAME" "1 ECHO_GEN " "Found entity 1: ECHO_GEN" {  } { { "../../Code/BIG_SOUND_BLOCK/ECHO_GEN.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/ECHO_GEN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223498380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223498380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/code/big_sound_block/dist.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/code/big_sound_block/dist.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dist-distArch " "Found design unit 1: Dist-distArch" {  } { { "../../Code/BIG_SOUND_BLOCK/Dist.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Dist.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223498489 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dist " "Found entity 1: Dist" {  } { { "../../Code/BIG_SOUND_BLOCK/Dist.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Dist.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223498489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223498489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/code/big_sound_block/ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/code/big_sound_block/ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-rtl " "Found design unit 1: ctrl-rtl" {  } { { "../../Code/BIG_SOUND_BLOCK/ctrl.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/ctrl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223498583 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "../../Code/BIG_SOUND_BLOCK/ctrl.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/ctrl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223498583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223498583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/code/big_sound_block/channel_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/code/big_sound_block/channel_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channel_mod-rtl " "Found design unit 1: channel_mod-rtl" {  } { { "../../Code/BIG_SOUND_BLOCK/channel_mod.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/channel_mod.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223498692 ""} { "Info" "ISGN_ENTITY_NAME" "1 channel_mod " "Found entity 1: channel_mod" {  } { { "../../Code/BIG_SOUND_BLOCK/channel_mod.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/channel_mod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223498692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223498692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/code/big_sound_block/big_sound_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/code/big_sound_block/big_sound_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BIG_SOUND_BLOCK " "Found entity 1: BIG_SOUND_BLOCK" {  } { { "../../Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223498802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223498802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/code/big_sound_block/balance_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/code/big_sound_block/balance_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Balance_Control-rtl " "Found design unit 1: Balance_Control-rtl" {  } { { "../../Code/BIG_SOUND_BLOCK/Balance_Control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Balance_Control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223498911 ""} { "Info" "ISGN_ENTITY_NAME" "1 Balance_Control " "Found entity 1: Balance_Control" {  } { { "../../Code/BIG_SOUND_BLOCK/Balance_Control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Balance_Control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223498911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223498911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/vs_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/vs_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vs_gen-rtl " "Found design unit 1: vs_gen-rtl" {  } { { "../Lab3_VGA/vs_gen.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/vs_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223499020 ""} { "Info" "ISGN_ENTITY_NAME" "1 vs_gen " "Found entity 1: vs_gen" {  } { { "../Lab3_VGA/vs_gen.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/vs_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223499020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223499020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/rgb_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/rgb_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB_gen-rtl " "Found design unit 1: RGB_gen-rtl" {  } { { "../Lab3_VGA/RGB_gen.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/RGB_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223499114 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB_gen " "Found entity 1: RGB_gen" {  } { { "../Lab3_VGA/RGB_gen.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/RGB_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223499114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223499114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/ram_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/ram_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_control-rtl " "Found design unit 1: RAM_control-rtl" {  } { { "../Lab3_VGA/RAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/RAM_control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223499223 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_control " "Found entity 1: RAM_control" {  } { { "../Lab3_VGA/RAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/RAM_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223499223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223499223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/ps2keyboardinterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/ps2keyboardinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS2KeyboardInterface-rtl " "Found design unit 1: PS2KeyboardInterface-rtl" {  } { { "../Lab3_VGA/PS2KeyboardInterface.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/PS2KeyboardInterface.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223499317 ""} { "Info" "ISGN_ENTITY_NAME" "1 PS2KeyboardInterface " "Found entity 1: PS2KeyboardInterface" {  } { { "../Lab3_VGA/PS2KeyboardInterface.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/PS2KeyboardInterface.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223499317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223499317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/pixelcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/pixelcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelcounter-rtl " "Found design unit 1: pixelcounter-rtl" {  } { { "../Lab3_VGA/pixelcounter.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixelcounter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223499427 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelcounter " "Found entity 1: pixelcounter" {  } { { "../Lab3_VGA/pixelcounter.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixelcounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223499427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223499427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/pixel_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/pixel_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_reg-rtl " "Found design unit 1: pixel_reg-rtl" {  } { { "../Lab3_VGA/pixel_reg.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixel_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223499552 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_reg " "Found entity 1: pixel_reg" {  } { { "../Lab3_VGA/pixel_reg.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixel_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223499552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223499552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/masking.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/masking.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 masking-RT_masking " "Found design unit 1: masking-RT_masking" {  } { { "../Lab3_VGA/masking.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/masking.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223499661 ""} { "Info" "ISGN_ENTITY_NAME" "1 masking " "Found entity 1: masking" {  } { { "../Lab3_VGA/masking.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/masking.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223499661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223499661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/linecounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/linecounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 linecounter-rtl " "Found design unit 1: linecounter-rtl" {  } { { "../Lab3_VGA/linecounter.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/linecounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223499770 ""} { "Info" "ISGN_ENTITY_NAME" "1 linecounter " "Found entity 1: linecounter" {  } { { "../Lab3_VGA/linecounter.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/linecounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223499770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223499770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/hs_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/hs_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hs_gen-rtl " "Found design unit 1: hs_gen-rtl" {  } { { "../Lab3_VGA/hs_gen.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/hs_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223499880 ""} { "Info" "ISGN_ENTITY_NAME" "1 hs_gen " "Found entity 1: hs_gen" {  } { { "../Lab3_VGA/hs_gen.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/hs_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223499880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223499880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/group_no.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/group_no.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 group_no-foo " "Found design unit 1: group_no-foo" {  } { { "../Lab3_VGA/group_no.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/group_no.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223499989 ""} { "Info" "ISGN_ENTITY_NAME" "1 group_no " "Found entity 1: group_no" {  } { { "../Lab3_VGA/group_no.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/group_no.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223499989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223499989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/displayrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/displayrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_Frame-Display_Arc " "Found design unit 1: Display_Frame-Display_Arc" {  } { { "../Lab3_VGA/DisplayROM.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/DisplayROM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223500083 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_Frame " "Found entity 1: Display_Frame" {  } { { "../Lab3_VGA/DisplayROM.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/DisplayROM.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223500083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223500083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/ce_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/ce_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ce_gen-rtl " "Found design unit 1: ce_gen-rtl" {  } { { "../Lab3_VGA/ce_gen.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/ce_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223500192 ""} { "Info" "ISGN_ENTITY_NAME" "1 ce_gen " "Found entity 1: ce_gen" {  } { { "../Lab3_VGA/ce_gen.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/ce_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223500192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223500192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/blank_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/blank_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blank_gen-rtl " "Found design unit 1: blank_gen-rtl" {  } { { "../Lab3_VGA/blank_gen.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/blank_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223500286 ""} { "Info" "ISGN_ENTITY_NAME" "1 blank_gen " "Found entity 1: blank_gen" {  } { { "../Lab3_VGA/blank_gen.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/blank_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223500286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223500286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/vga_contr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/vga_contr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_contr " "Found entity 1: VGA_contr" {  } { { "../Lab3_VGA/VGA_contr.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223500411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223500411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Proj " "Found entity 1: Proj" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223500520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223500520 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proj " "Elaborating entity \"Proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1634223504573 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "HEX0\[0..6\] " "Pin \"HEX0\[0..6\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1384 -88 "HEX0\[0..6\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634223504589 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDG\[0..8\] " "Pin \"LEDG\[0..8\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634223504589 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR\[0..17\] " "Pin \"LEDR\[0..17\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634223504589 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY1 " "Pin \"KEY1\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 144 56 232 160 "KEY1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634223504589 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY2 " "Pin \"KEY2\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 160 56 232 176 "KEY2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634223504589 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY3 " "Pin \"KEY3\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 176 56 232 192 "KEY3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634223504589 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SW " "Pin \"SW\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 224 480 "SW\[0..17\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634223504589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_contr VGA_contr:inst " "Elaborating entity \"VGA_contr\" for hierarchy \"VGA_contr:inst\"" {  } { { "Proj.bdf" "inst" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 16 648 832 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223504660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hs_gen VGA_contr:inst\|hs_gen:i_hs_gen " "Elaborating entity \"hs_gen\" for hierarchy \"VGA_contr:inst\|hs_gen:i_hs_gen\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_hs_gen" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 200 1024 1184 312 "i_hs_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223504722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelcounter VGA_contr:inst\|pixelcounter:i_pixcounter " "Elaborating entity \"pixelcounter\" for hierarchy \"VGA_contr:inst\|pixelcounter:i_pixcounter\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_pixcounter" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 232 256 408 344 "i_pixcounter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223504800 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ce pixelcounter.vhd(17) " "VHDL Process Statement warning at pixelcounter.vhd(17): signal \"ce\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab3_VGA/pixelcounter.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixelcounter.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634223504816 "|Proj|VGA_contr:inst|pixelcounter:i_pixcounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ce_gen VGA_contr:inst\|ce_gen:i_ce_gen " "Elaborating entity \"ce_gen\" for hierarchy \"VGA_contr:inst\|ce_gen:i_ce_gen\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_ce_gen" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 80 344 472 160 "i_ce_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223504894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vs_gen VGA_contr:inst\|vs_gen:i_vs_gen " "Elaborating entity \"vs_gen\" for hierarchy \"VGA_contr:inst\|vs_gen:i_vs_gen\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_vs_gen" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 344 1024 1192 456 "i_vs_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223504972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linecounter VGA_contr:inst\|linecounter:i_linecounter " "Elaborating entity \"linecounter\" for hierarchy \"VGA_contr:inst\|linecounter:i_linecounter\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_linecounter" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 376 272 408 488 "i_linecounter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223505050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blank_gen VGA_contr:inst\|blank_gen:iBlank_gen " "Elaborating entity \"blank_gen\" for hierarchy \"VGA_contr:inst\|blank_gen:iBlank_gen\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "iBlank_gen" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 488 536 696 568 "iBlank_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223505129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB_gen VGA_contr:inst\|RGB_gen:i_RGB_gen " "Elaborating entity \"RGB_gen\" for hierarchy \"VGA_contr:inst\|RGB_gen:i_RGB_gen\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_RGB_gen" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 616 1768 1968 728 "i_RGB_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223505222 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ce RGB_gen.vhd(21) " "VHDL Process Statement warning at RGB_gen.vhd(21): signal \"ce\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab3_VGA/RGB_gen.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/RGB_gen.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634223505240 "|Proj|VGA_contr:inst|RGB_gen:i_RGB_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "masking VGA_contr:inst\|masking:inst_masking " "Elaborating entity \"masking\" for hierarchy \"VGA_contr:inst\|masking:inst_masking\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "inst_masking" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 648 1328 1544 824 "inst_masking" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223505307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_reg VGA_contr:inst\|pixel_reg:i_pixreg " "Elaborating entity \"pixel_reg\" for hierarchy \"VGA_contr:inst\|pixel_reg:i_pixreg\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_pixreg" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 616 1024 1216 728 "i_pixreg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223505385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2KeyboardInterface VGA_contr:inst\|PS2KeyboardInterface:inst1 " "Elaborating entity \"PS2KeyboardInterface\" for hierarchy \"VGA_contr:inst\|PS2KeyboardInterface:inst1\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "inst1" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 824 1056 1256 936 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223505463 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PS2_DAT2 PS2KeyboardInterface.vhd(15) " "Verilog HDL or VHDL warning at PS2KeyboardInterface.vhd(15): object \"PS2_DAT2\" assigned a value but never read" {  } { { "../Lab3_VGA/PS2KeyboardInterface.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/PS2KeyboardInterface.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1634223505495 "|Proj|VGA_contr:inst|PS2KeyboardInterface:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "group_no VGA_contr:inst\|group_no:i_GrNo " "Elaborating entity \"group_no\" for hierarchy \"VGA_contr:inst\|group_no:i_GrNo\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_GrNo" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { -8 640 736 72 "i_GrNo" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223505557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIG_SOUND_BLOCK BIG_SOUND_BLOCK:inst6 " "Elaborating entity \"BIG_SOUND_BLOCK\" for hierarchy \"BIG_SOUND_BLOCK:inst6\"" {  } { { "Proj.bdf" "inst6" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 112 1376 1680 368 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223505635 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Dist inst2 " "Block or symbol \"Dist\" of instance \"inst2\" overlaps another block or symbol" {  } { { "../../Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" { { 264 -296 -64 376 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1634223505651 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ECHO_GEN inst4 " "Block or symbol \"ECHO_GEN\" of instance \"inst4\" overlaps another block or symbol" {  } { { "../../Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" { { 200 176 464 408 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1634223505651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SndDriver BIG_SOUND_BLOCK:inst6\|SndDriver:inst " "Elaborating entity \"SndDriver\" for hierarchy \"BIG_SOUND_BLOCK:inst6\|SndDriver:inst\"" {  } { { "../../Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" "inst" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" { { -88 144 336 104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223505713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_mod BIG_SOUND_BLOCK:inst6\|SndDriver:inst\|channel_mod:inst_right " "Elaborating entity \"channel_mod\" for hierarchy \"BIG_SOUND_BLOCK:inst6\|SndDriver:inst\|channel_mod:inst_right\"" {  } { { "../../Code/BIG_SOUND_BLOCK/SndDriver.bdf" "inst_right" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/SndDriver.bdf" { { 320 408 600 496 "inst_right" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223505776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl BIG_SOUND_BLOCK:inst6\|SndDriver:inst\|ctrl:inst_ctrl " "Elaborating entity \"ctrl\" for hierarchy \"BIG_SOUND_BLOCK:inst6\|SndDriver:inst\|ctrl:inst_ctrl\"" {  } { { "../../Code/BIG_SOUND_BLOCK/SndDriver.bdf" "inst_ctrl" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/SndDriver.bdf" { { -168 384 544 40 "inst_ctrl" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223505876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Balance_Control BIG_SOUND_BLOCK:inst6\|Balance_Control:inst1 " "Elaborating entity \"Balance_Control\" for hierarchy \"BIG_SOUND_BLOCK:inst6\|Balance_Control:inst1\"" {  } { { "../../Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" "inst1" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" { { 120 968 1192 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223506017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Volume_Control BIG_SOUND_BLOCK:inst6\|Volume_Control:inst3 " "Elaborating entity \"Volume_Control\" for hierarchy \"BIG_SOUND_BLOCK:inst6\|Volume_Control:inst3\"" {  } { { "../../Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" "inst3" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" { { 168 656 880 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223506126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECHO_GEN BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4 " "Elaborating entity \"ECHO_GEN\" for hierarchy \"BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\"" {  } { { "../../Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" "inst4" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" { { 200 176 464 408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223506220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_control BIG_SOUND_BLOCK:inst6\|SRAM_control:inst5 " "Elaborating entity \"SRAM_control\" for hierarchy \"BIG_SOUND_BLOCK:inst6\|SRAM_control:inst5\"" {  } { { "../../Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" "inst5" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" { { 424 160 480 600 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223506851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dist BIG_SOUND_BLOCK:inst6\|Dist:inst2 " "Elaborating entity \"Dist\" for hierarchy \"BIG_SOUND_BLOCK:inst6\|Dist:inst2\"" {  } { { "../../Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" "inst2" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" { { 264 -296 -64 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223506930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_mux BIG_SOUND_BLOCK:inst6\|my_mux:inst6 " "Elaborating entity \"my_mux\" for hierarchy \"BIG_SOUND_BLOCK:inst6\|my_mux:inst6\"" {  } { { "../../Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" "inst6" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" { { 312 -512 -352 424 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223507008 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "BIG_SOUND_BLOCK:inst6\|Balance_Control:inst1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"BIG_SOUND_BLOCK:inst6\|Balance_Control:inst1\|Mult0\"" {  } { { "../../Code/BIG_SOUND_BLOCK/Balance_Control.vhd" "Mult0" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Balance_Control.vhd" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223510116 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "BIG_SOUND_BLOCK:inst6\|Volume_Control:inst3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"BIG_SOUND_BLOCK:inst6\|Volume_Control:inst3\|Mult0\"" {  } { { "../../Code/BIG_SOUND_BLOCK/Volume_Control.vhd" "Mult0" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Volume_Control.vhd" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223510116 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|Mult0\"" {  } { { "ieee/numeric_std.vhd" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223510116 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "BIG_SOUND_BLOCK:inst6\|Dist:inst2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"BIG_SOUND_BLOCK:inst6\|Dist:inst2\|Mult0\"" {  } { { "../../Code/BIG_SOUND_BLOCK/Dist.vhd" "Mult0" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Dist.vhd" 77 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223510116 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|Mult1\"" {  } { { "../../Code/BIG_SOUND_BLOCK/ECHO_GEN.vhd" "Mult1" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/ECHO_GEN.vhd" 247 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223510116 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1634223510116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BIG_SOUND_BLOCK:inst6\|Balance_Control:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"BIG_SOUND_BLOCK:inst6\|Balance_Control:inst1\|lpm_mult:Mult0\"" {  } { { "../../Code/BIG_SOUND_BLOCK/Balance_Control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Balance_Control.vhd" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223510429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BIG_SOUND_BLOCK:inst6\|Balance_Control:inst1\|lpm_mult:Mult0 " "Instantiated megafunction \"BIG_SOUND_BLOCK:inst6\|Balance_Control:inst1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223510429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223510429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223510429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223510429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223510429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223510429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223510429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223510429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223510429 ""}  } { { "../../Code/BIG_SOUND_BLOCK/Balance_Control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Balance_Control.vhd" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1634223510429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/db/mult_36t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223510646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223510646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|lpm_mult:Mult0\"" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223510826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|lpm_mult:Mult0 " "Instantiated megafunction \"BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223510826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223510826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223510826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223510826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223510826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223510826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223510826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223510826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223510826 ""}  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1634223510826 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|lpm_mult:Mult0\|multcore:mult_core BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223511170 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223511380 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223511661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/db/add_sub_qgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223511887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223511887 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|lpm_mult:Mult0\|altshift:external_latency_ffs BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"BIG_SOUND_BLOCK:inst6\|ECHO_GEN:inst4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223512121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BIG_SOUND_BLOCK:inst6\|Dist:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"BIG_SOUND_BLOCK:inst6\|Dist:inst2\|lpm_mult:Mult0\"" {  } { { "../../Code/BIG_SOUND_BLOCK/Dist.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Dist.vhd" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223512152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BIG_SOUND_BLOCK:inst6\|Dist:inst2\|lpm_mult:Mult0 " "Instantiated megafunction \"BIG_SOUND_BLOCK:inst6\|Dist:inst2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223512152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223512152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223512152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223512152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223512152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223512152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223512152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223512152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634223512152 ""}  } { { "../../Code/BIG_SOUND_BLOCK/Dist.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Dist.vhd" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1634223512152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_66t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_66t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_66t " "Found entity 1: mult_66t" {  } { { "db/mult_66t.tdf" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/db/mult_66t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634223512356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634223512356 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Lab3_VGA/hs_gen.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/hs_gen.vhd" 8 -1 0 } } { "../Lab3_VGA/vs_gen.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/vs_gen.vhd" 8 -1 0 } } { "../Lab3_VGA/PS2KeyboardInterface.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Software/Lab3_VGA/PS2KeyboardInterface.vhd" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1634223513649 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1634223513652 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 168 864 1040 184 "vga_sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|vga_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce GND " "Pin \"sram_ce\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 232 1704 1880 248 "sram_ce" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|sram_ce"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_oe GND " "Pin \"sram_oe\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 248 1704 1880 264 "sram_oe" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|sram_oe"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb GND " "Pin \"sram_lb\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 296 1704 1880 312 "sram_lb" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|sram_lb"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub GND " "Pin \"sram_ub\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 312 1704 1880 328 "sram_ub" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|sram_ub"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1384 -88 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1384 -88 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1384 -88 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1384 -88 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1384 -88 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1384 -88 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1384 -88 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 56 864 1040 72 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 56 864 1040 72 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 56 864 1040 72 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 56 864 1040 72 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 56 864 1040 72 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 56 864 1040 72 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 56 864 1040 72 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 40 864 1040 56 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 40 864 1040 56 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 40 864 1040 56 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 40 864 1040 56 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 40 864 1040 56 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 40 864 1040 56 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 40 864 1040 56 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634223514905 "|Proj|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1634223514905 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1634223515155 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1634223521775 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223521775 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 144 56 232 160 "KEY1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223522727 "|Proj|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 160 56 232 176 "KEY2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223522727 "|Proj|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 176 56 232 192 "KEY3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223522727 "|Proj|KEY3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223522727 "|Proj|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223522727 "|Proj|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223522727 "|Proj|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223522727 "|Proj|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223522727 "|Proj|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223522727 "|Proj|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223522727 "|Proj|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223522727 "|Proj|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223522727 "|Proj|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223522727 "|Proj|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223522727 "|Proj|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223522727 "|Proj|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223522727 "|Proj|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223522727 "|Proj|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223522727 "|Proj|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223522727 "|Proj|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223522727 "|Proj|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 224 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634223522727 "|Proj|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1634223522727 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2024 " "Implemented 2024 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1634223522758 ""} { "Info" "ICUT_CUT_TM_OPINS" "107 " "Implemented 107 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1634223522758 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1634223522758 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1867 " "Implemented 1867 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1634223522758 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1634223522758 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1634223522758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634223522977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 16:58:42 2021 " "Processing ended: Thu Oct 14 16:58:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634223522977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634223522977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634223522977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634223522977 ""}
