static void F_1 ( struct V_1 * V_2 , T_1 V_3 ,\r\nT_1 V_4 )\r\n{\r\nF_2 ( V_2 , V_5 , V_3 ) ;\r\nF_2 ( V_2 , V_6 , V_4 ) ;\r\n}\r\nstatic T_1 F_3 ( struct V_1 * V_2 ,\r\nbool V_7 )\r\n{\r\nT_1 V_4 ;\r\nV_4 = F_4 ( V_2 , V_8 ) ;\r\nV_4 |= V_9 ;\r\nV_4 &= ~ V_10 ;\r\nif ( V_7 ) {\r\nV_4 &= ~ V_9 ;\r\nV_4 |= V_10 ;\r\n}\r\nF_2 ( V_2 , ( V_8 ) , V_4 ) ;\r\nreturn F_4 ( V_2 , V_8 ) ;\r\n}\r\nstatic void F_5 ( struct V_1 * V_2 )\r\n{\r\nF_2 ( V_2 , V_5 , 0x844 ) ;\r\nF_2 ( V_2 , V_6 , 0x883c883c ) ;\r\nF_2 ( V_2 , V_5 , 0x848 ) ;\r\nF_2 ( V_2 , V_6 , 0x88648864 ) ;\r\nF_2 ( V_2 , V_5 , 0x84C ) ;\r\nF_2 ( V_2 , V_6 , 0x90039003 ) ;\r\n}\r\nstatic void F_6 ( struct V_1 * V_2 )\r\n{\r\nT_2 V_11 = V_2 -> V_12 -> V_13 . V_14 ;\r\nT_1 V_15 ;\r\nif ( V_11 < 2 || V_11 == 10 || V_11 > 13 )\r\nreturn;\r\nF_2 ( V_2 , V_5 ,\r\nV_16 ) ;\r\nV_15 = F_4 ( V_2 , V_6 ) ;\r\nif ( V_15 & V_17 ) {\r\nF_5 ( V_2 ) ;\r\nV_15 |= V_17 ;\r\nF_2 ( V_2 , V_5 ,\r\nV_16 ) ;\r\nF_2 ( V_2 , V_6 , V_15 ) ;\r\nF_2 ( V_2 , V_18 ,\r\nV_19 ) ;\r\nF_7 ( 1000 , 2000 ) ;\r\nF_2 ( V_2 , V_18 ,\r\nV_20 ) ;\r\nF_7 ( 1000 , 2000 ) ;\r\n}\r\n}\r\nstatic void F_8 ( struct V_1 * V_2 )\r\n{\r\nT_2 V_11 = V_2 -> V_12 -> V_13 . V_14 ;\r\nbool V_21 , V_22 ;\r\nV_21 = V_11 == 7 || V_11 == 9 || V_11 == 11 ;\r\nV_22 = V_11 == 5 || V_11 == 7 || V_11 == 8 ||\r\nV_11 == 9 || V_11 == 11 ;\r\nif ( ! V_21 && ! V_22 )\r\nreturn;\r\n#if 0\r\npcie2_set32(pcie2, BCMA_CORE_PCIE2_CLK_CONTROL,\r\nPCIE_DISABLE_L1CLK_GATING);\r\n#if 0\r\npcie2_write32(pcie2, BCMA_CORE_PCIE2_CONFIGINDADDR,\r\nPCIEGEN2_COE_PVT_TL_CTRL_0);\r\npcie2_mask32(pcie2, BCMA_CORE_PCIE2_CONFIGINDDATA,\r\n~(1 << COE_PVT_TL_CTRL_0_PM_DIS_L1_REENTRY_BIT));\r\n#endif\r\n#endif\r\n}\r\nstatic void F_9 ( struct V_1 * V_2 )\r\n{\r\nF_2 ( V_2 , V_5 , V_23 ) ;\r\nF_10 ( V_2 , V_6 , 0x1f ) ;\r\n}\r\nstatic void F_11 ( struct V_1 * V_2 )\r\n{\r\nF_2 ( V_2 , V_5 , V_24 ) ;\r\nF_2 ( V_2 , V_6 , 1 << 0 ) ;\r\n}\r\nstatic void F_12 ( struct V_1 * V_2 )\r\n{\r\nstruct V_25 * V_26 = & V_2 -> V_12 -> V_27 -> V_26 ;\r\nT_2 V_11 = V_2 -> V_12 -> V_13 . V_14 ;\r\nT_1 V_28 , V_29 ;\r\nif ( V_11 <= 13 ) {\r\nV_28 = F_13 ( V_26 ) / 1000 ;\r\nV_29 = ( 1000000 * 2 ) / V_28 ;\r\nF_2 ( V_2 , V_5 ,\r\nV_30 ) ;\r\nF_2 ( V_2 , V_6 , V_29 ) ;\r\n}\r\n}\r\nvoid F_14 ( struct V_1 * V_2 )\r\n{\r\nstruct V_31 * V_27 = V_2 -> V_12 -> V_27 ;\r\nstruct V_32 * V_33 = & V_27 -> V_34 ;\r\nT_1 V_35 ;\r\nV_35 = F_4 ( V_2 , F_15 ( 54 ) ) ;\r\nif ( ( V_35 & 0xe ) >> 1 == 2 )\r\nF_1 ( V_2 , 0x4e0 , 0x17 ) ;\r\nswitch ( V_27 -> V_34 . V_13 ) {\r\ncase V_36 :\r\ncase V_37 :\r\nV_2 -> V_38 = 1024 ;\r\nbreak;\r\ndefault:\r\nV_2 -> V_38 = 128 ;\r\nbreak;\r\n}\r\nif ( V_33 -> V_13 == V_36 && V_33 -> V_14 > 3 )\r\nF_3 ( V_2 , true ) ;\r\nF_6 ( V_2 ) ;\r\nF_8 ( V_2 ) ;\r\nF_12 ( V_2 ) ;\r\nF_9 ( V_2 ) ;\r\nF_11 ( V_2 ) ;\r\n}\r\nvoid F_16 ( struct V_1 * V_2 )\r\n{\r\nstruct V_31 * V_27 = V_2 -> V_12 -> V_27 ;\r\nstruct V_39 * V_40 = V_27 -> V_41 ;\r\nint V_42 ;\r\nV_42 = F_17 ( V_40 , V_2 -> V_38 ) ;\r\nif ( V_42 )\r\nF_18 ( V_27 , L_1 , V_42 ) ;\r\n}
