<root><simulation><result_generated_time />2023-05-13 01:32:44<layer><layer_spec />{'B': 1, 'K': 144, 'C': 24, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 3456, 'I': 75264, 'O': 451584}<total_data_reuse />{'W': 3136, 'I': 144.0, 'O': 24}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_16', 'OY_2']}, {'Row': ['FX_2', 'FY_2', 'OX_4', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [8, 1, 1], 'I': [1024, 1, 1], 'O': [128, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 4)], [('OX', 4), ('OY', 8)]], [[('C', 8)], [('FX', 1), ('FY', 1)]], [], []]<I />[[], [[('C', 8), ('OY', 4)], [('FX', 1), ('FY', 1), ('OX', 4), ('OY', 8)]], [], []]<O />[[[('C', 8)], [('FX', 1), ('FY', 1)]], [[('OY', 4)], [('OX', 4), ('OY', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('C', 3), ('OX', 14)], [('K', 3), ('K', 3), ('OY', 2)], []]<I />[[('K', 16), ('C', 3), ('OX', 14), ('K', 3), ('K', 3)], [('OY', 2)], []]<O />[[('K', 16), ('C', 3)], [('OX', 14), ('K', 3), ('K', 3), ('OY', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [128.0, 14, 2, 1], 'I': [1.0, 144.0, 1.0, 1.0], 'O': [8.0, 3, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [384, 27648, 27648], 'I': [336, 688128, 688128], 'O': [128, 4128768, 4128768], 'O_partial': [128, 0, 0], 'O_final': [0, 4128768, 4128768]}<actual_mem_utilization_individual />{'W': [0.75, 0.0, 0.0], 'I': [0.66, 0.02, 0.0], 'O': [0.25, 0.12, 0.0]}<actual_mem_utilization_shared />{'W': [0.75, 0.14, 0.0], 'I': [0.66, 0.14, 0.0], 'O': [0.25, 0.14, 0.0]}<effective_mem_size_bit />{'W': [384, 27648, 27648], 'I': [336, 688128, 688128], 'O': [128, 294912, 4128768], 'O_partial': [128, 0, 0], 'O_final': [0, 294912, 4128768]}<total_unit_count />{'W': [1024, 8, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 128, 1, 1]}<unique_unit_count />{'W': [8, 8, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [128, 128, 1, 1]}<duplicate_unit_count />{'W': [128.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[96768, 6912], [6912, 3456], [3456, 0]]<I />[[677376, 75264], [75264, 75264], [75264, 0]]<O />[[(903168, 1354752), (451584, 0)], [(0, 451584), (451584, 0)], [(0, 451584), (0, 0)]]<O_partial />[[(903168, 1354752), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (451584, 0)], [(0, 451584), (451584, 0)], [(0, 451584), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[12096, 864], [108, 54], [14, 0]]<I />[[84672, 9408], [1176, 1176], [294, 0]]<O />[[(112896, 169344), (56448, 0)], [(0, 7056), (7056, 0)], [(0, 1764), (0, 0)]]<O_partial />[([112896, 169344], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [56448, 0]), ([0, 7056], [7056, 0]), ([0, 1764], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />0</mac_count></basic_info><energy><total_energy />23696464.7<mem_energy_breakdown><W />[4.4, 16.4, 18.0]<I />[31.9, 233.1, 391.6]<O />[118.6, 1398.4, 2349.4]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />0.0<total />23691903.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.896<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.896<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />13500<latency_cycle_without_data_loading />12096<ideal_computing_cycle />12096<data_loading><load_cycle_total />1404<load_cycle_individual />{'W': [6, 54, 0], 'I': [672, 1344, 0]}<load_cycle_combined />{'W': 54, 'I': 1344}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-12095], [-714, -714], [-12096, -12096]], 'I': [[-12095], [-667, 0], [-12096, -12096]], 'O': [[-12096], [-11592, -4032], [-4032, -10080]]}<mem_stall_cycle_shared />{'W': [[-12095], [-714, 0], [0, 0]], 'I': [[-12095], [-667, 0], [0, 0]], 'O': [[-12096], [-11592, -4032], [-4032, -10080]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [384, 27648, 27648], 'I': [336, 688128, 688128], 'O': [128, 4128768, 4128768], 'O_partial': [128, 0, 0], 'O_final': [0, 4128768, 4128768]}<data_size_each_level_total />{'W': [3072, 27648, 27648], 'I': [344064, 688128, 688128], 'O': [16384, 4128768, 4128768]}<loop_cycles_each_level />{'W': [672, 12096, 12096], 'I': [6048, 12096, 12096], 'O': [48, 12096, 12096]}<top_ir_loop_size />{'W': [14, 2, 1], 'I': [9, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.6], [4.6, 2.3], [2.3, 2.3]], 'I': [[8.0, 0.1], [56.9, 56.9], [56.9, 56.9]], 'O': [[8.0, 2.7], [341.3, 341.3], [341.3, 341.3]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [64.0, 4.6], [4.6, 2.3]], 'I': [[8.0, 0.5], [512.0, 56.9], [56.9, 56.9]], 'O': [[8.0, 8.0], [1024.0, 341.3], [341.3, 341.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [64.0, 2.3], [2.3, 0]], 'I': [[8.0, 0.5], [512.0, 56.9], [56.9, 0]], 'O': [[8.0, 2.7], [341.3, 341.3], [341.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [917.3, 400.5], [59.2, 341.3]], 'I': [[8.0, 0.5], [917.3, 400.5], [59.2, 341.3]], 'O': [[8.0, 2.7], [917.3, 400.5], [59.2, 341.3]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 12096], [48, 672, 18], [12096, 12096, 1]], 'I': [[1, 1, 12096], [672, 6048, 2], [12096, 12096, 1]], 'O': [[1, 1, 12096], [48, 48, 252], [12096, 12096, 1]]}<trans_time_real />{'W': [[0, 1, 12096], [[6, 672, 18], [6, 672, 18]], [[54, 12096, 1], [14, 12096, 1]]], 'I': [[0, 1, 12096], [[5, 6048, 2], [672, 6048, 2]], [[1344, 12096, 1], [336, 12096, 1]]], 'O': [[0, 1, 12096], [[2, 48, 252], [32, 48, 252]], [[8064, 12096, 1], [2016, 12096, 1]]]}<single_stall_cycle />{'W': [[-1], [-42, -42], [-12042, -12082]], 'I': [[-1], [-667, 0], [-10752, -11760]], 'O': [[-1], [-46, -16], [-4032, -10080]]}<single_stall_count />{'W': [12095, 17, 0], 'I': [12095, 1, 0], 'O': [12096, 252, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [8064, 0]}, 1: {'W': [102, 0], 'I': [672, 0], 'O': [8064, 8064]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-12096, -12096], [-4032, -12096]], 1: [[-11322, -12096], [-4032, -4032]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>