$date
	Sun Nov  2 23:28:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module decoder_8x3_tb $end
$var wire 4 ! out [3:0] $end
$var reg 16 " in [15:0] $end
$scope module uut $end
$var wire 16 # in [15:0] $end
$var wire 4 $ out [3:0] $end
$var wire 3 % low_out [2:0] $end
$var wire 3 & high_out [2:0] $end
$var wire 1 ' high_active $end
$scope module dec_high $end
$var wire 8 ( in [7:0] $end
$var reg 3 ) out [2:0] $end
$upscope $end
$scope module dec_low $end
$var wire 8 * in [7:0] $end
$var reg 3 + out [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b1 *
bx )
b0 (
0'
bx &
b0 %
b0 $
b1 #
b1 "
b0 !
$end
#10000
b1 !
b1 $
b1 %
b1 +
b10 *
b10 "
b10 #
#20000
b10 !
b10 $
b10 %
b10 +
b100 *
b100 "
b100 #
#30000
b11 !
b11 $
b11 %
b11 +
b1000 *
b1000 "
b1000 #
#40000
b100 !
b100 $
b100 %
b100 +
b10000 *
b10000 "
b10000 #
#50000
b101 !
b101 $
b101 %
b101 +
b100000 *
b100000 "
b100000 #
#60000
b110 !
b110 $
b110 %
b110 +
b1000000 *
b1000000 "
b1000000 #
#70000
b111 !
b111 $
b111 %
b111 +
b10000000 *
b10000000 "
b10000000 #
#80000
bx %
bx +
b0 &
b0 )
b1000 !
b1000 $
b0 *
b1 (
1'
b100000000 "
b100000000 #
#90000
b1001 !
b1001 $
b1 &
b1 )
b10 (
b1000000000 "
b1000000000 #
#100000
b1010 !
b1010 $
b10 &
b10 )
b100 (
b10000000000 "
b10000000000 #
#110000
b1011 !
b1011 $
b11 &
b11 )
b1000 (
b100000000000 "
b100000000000 #
#120000
b1100 !
b1100 $
b100 &
b100 )
b10000 (
b1000000000000 "
b1000000000000 #
#130000
b1101 !
b1101 $
b101 &
b101 )
b100000 (
b10000000000000 "
b10000000000000 #
#140000
b1110 !
b1110 $
b110 &
b110 )
b1000000 (
b100000000000000 "
b100000000000000 #
#150000
b1111 !
b1111 $
b111 &
b111 )
b10000000 (
b1000000000000000 "
b1000000000000000 #
#160000
