#ifndef RES_R05_00_H
#define RES_R05_00_H

enum dRes_INDEX_R05_00 {
    /* BMDR */
    dRes_INDEX_R05_00_BMD_MODEL_e=0x8,
    dRes_INDEX_R05_00_BMD_MODEL1_e=0x9,
    /* BTK  */
    dRes_INDEX_R05_00_BTK_MODEL_1_e=0xC,
    dRes_INDEX_R05_00_BTK_MODEL1_1_e=0xD,
    /* DZR  */
    dRes_INDEX_R05_00_DZR_ROOM_e=0x10,
    /* EVT  */
    dRes_INDEX_R05_00_DAT_EVENT_LIST_e=0x13,
    dRes_INDEX_R05_00_STB_R05_30_e=0x14,
    dRes_INDEX_R05_00_STB_R05_36_e=0x15,
    dRes_INDEX_R05_00_STB_R05_37_e=0x16,
    dRes_INDEX_R05_00_STB_R05_38_e=0x17,
    dRes_INDEX_R05_00_STB_R05_CLEAR_e=0x18,
    dRes_INDEX_R05_00_STB_R05_START_e=0x19,
    /* KCL  */
    dRes_INDEX_R05_00_KCL_ROOM_1_e=0x1C,
    /* PLC  */
    dRes_INDEX_R05_00_PLC_ROOM_2_e=0x1F,
};

enum dRes_ID_R05_00 {
    /* BMDR */
    dRes_ID_R05_00_BMD_MODEL_e=0x8,
    dRes_ID_R05_00_BMD_MODEL1_e=0x9,
    /* BTK  */
    dRes_ID_R05_00_BTK_MODEL_1_e=0xC,
    dRes_ID_R05_00_BTK_MODEL1_1_e=0xD,
    /* DZR  */
    dRes_ID_R05_00_DZR_ROOM_e=0x10,
    /* EVT  */
    dRes_ID_R05_00_DAT_EVENT_LIST_e=0x13,
    dRes_ID_R05_00_STB_R05_30_e=0x14,
    dRes_ID_R05_00_STB_R05_36_e=0x15,
    dRes_ID_R05_00_STB_R05_37_e=0x16,
    dRes_ID_R05_00_STB_R05_38_e=0x17,
    dRes_ID_R05_00_STB_R05_CLEAR_e=0x18,
    dRes_ID_R05_00_STB_R05_START_e=0x19,
    /* KCL  */
    dRes_ID_R05_00_KCL_ROOM_1_e=0x1C,
    /* PLC  */
    dRes_ID_R05_00_PLC_ROOM_2_e=0x1F,
};

#endif /* !RES_R05_00_H */