# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Assignment2.srcs/sources_1/new/zero_detector_16bit.vhd" \
"../../../../Assignment2.srcs/zero_detector_sim/new/zero_detector_tb.vhd" \

# Do not sort compile order
nosort
