// Seed: 1550690042
module module_0;
  logic [7:0] id_1;
  parameter id_2 = id_2 ^ -1;
  wire id_3;
  assign id_1 = id_1;
  wor id_4 = 1 - id_1[-1];
endmodule
module module_1;
  parameter id_1 = id_1;
  assign id_2 = -1;
  module_0 modCall_1 ();
  assign id_3 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  bit id_5, id_6 = id_2 != 1;
  assign id_5 = 1;
  always id_4 <= -1;
  always id_5 <= 1;
  wire id_7;
  wire id_8, id_9;
  wire id_10, id_11, id_12;
  module_0 modCall_1 ();
endmodule
