#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct 25 15:29:27 2021
# Process ID: 48237
# Current directory: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex
# Command line: vivado -notrace -source /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/odmb7_kcu105.srcs/sources_1/ip/ibert_ultrascale_gth_0/ibert_ultrascale_gth_0_ex.tcl
# Log file: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/vivado.log
# Journal file: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/odmb7_kcu105.srcs/sources_1/ip/ibert_ultrascale_gth_0/ibert_ultrascale_gth_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 6789.645 ; gain = 183.832 ; free physical = 100755 ; free virtual = 144982
INFO: [open_example_project] Importing original IP ...
import_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 6789.645 ; gain = 0.000 ; free physical = 100691 ; free virtual = 144974
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/data/mb_bootloop_le.elf'.
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/data/mb_bootloop_le.elf'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/xsim/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/xsim/quad_pblock.tcl'
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/modelsim/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/modelsim/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/questa/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/questa/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/ies/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/ies/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/vcs/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/vcs/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/riviera/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/riviera/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/activehdl/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/activehdl/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/xcelium/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/xcelium/quad_pblock.tcl'
export_ip_user_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 6821.652 ; gain = 0.000 ; free physical = 100690 ; free virtual = 144972
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/ibert_ultrascale_gth_0.xci' is already up-to-date
[Mon Oct 25 15:40:56 2021] Launched synth_1...
Run output will be captured here: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/synth_1/runme.log
[Mon Oct 25 15:40:57 2021] Launched impl_1...
Run output will be captured here: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:13:42
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
[?1034h

****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-21:41:48
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000013ca286601
set_property PROGRAM.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0.bit} [get_hw_devices xcku035_0]
set_property PROBES.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0.ltx} [get_hw_devices xcku035_0]
set_property FULL_PROBES.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0.ltx} [get_hw_devices xcku035_0]
current_hw_device [get_hw_devices xcku035_0]
refresh_hw_device [lindex [get_hw_devices xcku035_0] 0]
INFO: [Labtools 27-2302] Device xcku035 (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
set_property PROBES.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0.ltx} [get_hw_devices xcku035_0]
set_property FULL_PROBES.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0.ltx} [get_hw_devices xcku035_0]
set_property PROGRAM.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0.bit} [get_hw_devices xcku035_0]
program_hw_devices [get_hw_devices xcku035_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
program_hw_devices: Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 8000.836 ; gain = 0.000 ; free physical = 102288 ; free virtual = 146669
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/000013ca286601
close_project
****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_kcu105/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 25 15:58:15 2021...
open_project /net/top/homes/psiddire/ODMB/ODMBDevelopmentNew/OpticalTests/odmb7_ibert_gth/project_quad227/odmb7_ibert_q227.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/net/top/homes/psiddire/ODMB/ODMBDevelopmentNew/OpticalTests/odmb7_ibert_gth/project_quad227/odmb7_ibert_q227.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xcku035-ffva1156-1-c
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 8446.762 ; gain = 408.711 ; free physical = 101820 ; free virtual = 146179
set_property -dict [list CONFIG.C_RXOUTCLK_FREQUENCY {312.0} CONFIG.C_RXOUTCLK_GT_LOCATION {QUAD227_0} CONFIG.C_REFCLK_SOURCE_QUAD_3 {MGTREFCLK0_227} CONFIG.C_REFCLK_SOURCE_QUAD_0 {None} CONFIG.C_PROTOCOL_QUAD3 {Custom_1_/_12.48_Gbps} CONFIG.C_PROTOCOL_QUAD0 {None} CONFIG.C_GT_CORRECT {true} CONFIG.C_PROTOCOL_MAXLINERATE_1 {12.48} CONFIG.INS_LOSS_NYQ_1 {6.24}] [get_ips ibert_odmb7_q227]
generate_target all [get_files  /net/top/homes/psiddire/ODMB/ODMBDevelopmentNew/OpticalTests/odmb7_ibert_gth/ip/xcku035-ffva1156-1-c/ibert_odmb7_q227/ibert_odmb7_q227.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ibert_odmb7_q227'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ibert_odmb7_q227'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ibert_odmb7_q227'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ibert_odmb7_q227'...
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 8576.613 ; gain = 20.160 ; free physical = 101719 ; free virtual = 146078
export_ip_user_files -of_objects [get_files /net/top/homes/psiddire/ODMB/ODMBDevelopmentNew/OpticalTests/odmb7_ibert_gth/ip/xcku035-ffva1156-1-c/ibert_odmb7_q227/ibert_odmb7_q227.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /net/top/homes/psiddire/ODMB/ODMBDevelopmentNew/OpticalTests/odmb7_ibert_gth/ip/xcku035-ffva1156-1-c/ibert_odmb7_q227/ibert_odmb7_q227.xci] -directory /net/top/homes/psiddire/ODMB/ODMBDevelopmentNew/OpticalTests/odmb7_ibert_gth/project_quad227/odmb7_ibert_q227.ip_user_files/sim_scripts -ip_user_files_dir /net/top/homes/psiddire/ODMB/ODMBDevelopmentNew/OpticalTests/odmb7_ibert_gth/project_quad227/odmb7_ibert_q227.ip_user_files -ipstatic_source_dir /net/top/homes/psiddire/ODMB/ODMBDevelopmentNew/OpticalTests/odmb7_ibert_gth/project_quad227/odmb7_ibert_q227.ip_user_files/ipstatic -lib_map_path [list {modelsim=/net/top/homes/psiddire/ODMB/ODMBDevelopmentNew/OpticalTests/odmb7_ibert_gth/project_quad227/odmb7_ibert_q227.cache/compile_simlib/modelsim} {questa=/net/top/homes/psiddire/ODMB/ODMBDevelopmentNew/OpticalTests/odmb7_ibert_gth/project_quad227/odmb7_ibert_q227.cache/compile_simlib/questa} {ies=/net/top/homes/psiddire/ODMB/ODMBDevelopmentNew/OpticalTests/odmb7_ibert_gth/project_quad227/odmb7_ibert_q227.cache/compile_simlib/ies} {xcelium=/net/top/homes/psiddire/ODMB/ODMBDevelopmentNew/OpticalTests/odmb7_ibert_gth/project_quad227/odmb7_ibert_q227.cache/compile_simlib/xcelium} {vcs=/net/top/homes/psiddire/ODMB/ODMBDevelopmentNew/OpticalTests/odmb7_ibert_gth/project_quad227/odmb7_ibert_q227.cache/compile_simlib/vcs} {riviera=/net/top/homes/psiddire/ODMB/ODMBDevelopmentNew/OpticalTests/odmb7_ibert_gth/project_quad227/odmb7_ibert_q227.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Mon Oct 25 16:03:15 2021] Launched synth_1...
Run output will be captured here: /net/top/homes/psiddire/ODMB/ODMBDevelopmentNew/OpticalTests/odmb7_ibert_gth/project_quad227/odmb7_ibert_q227.runs/synth_1/runme.log
[Mon Oct 25 16:03:15 2021] Launched impl_1...
Run output will be captured here: /net/top/homes/psiddire/ODMB/ODMBDevelopmentNew/OpticalTests/odmb7_ibert_gth/project_quad227/odmb7_ibert_q227.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:13:42
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
[?1034h

****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-21:41:48
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000013ca286601
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/000013ca286601.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
refresh_hw_device [lindex [get_hw_devices xcku035_0] 0]
INFO: [Labtools 27-2302] Device xcku035 (JTAG device index = 0) is programmed with a design that has 3 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xcku035_0 and the probes file(s) .
The device design has 3 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopmentNew/OpticalTests/odmb7_ibert_gth/project_quad227/odmb7_ibert_q227.runs/impl_1/odmb7_ibert_q227.ltx} [get_hw_devices xcku035_0]
set_property FULL_PROBES.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopmentNew/OpticalTests/odmb7_ibert_gth/project_quad227/odmb7_ibert_q227.runs/impl_1/odmb7_ibert_q227.ltx} [get_hw_devices xcku035_0]
set_property PROGRAM.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopmentNew/OpticalTests/odmb7_ibert_gth/project_quad227/odmb7_ibert_q227.runs/impl_1/odmb7_ibert_q227.bit} [get_hw_devices xcku035_0]
program_hw_devices [get_hw_devices xcku035_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 8627.867 ; gain = 5.004 ; free physical = 101658 ; free virtual = 146039
refresh_hw_device [lindex [get_hw_devices xcku035_0] 0]
INFO: [Labtools 27-2302] Device xcku035 (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/000013ca286601
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000013ca286601
INFO: [Labtools 27-2302] Device xcku035 (JTAG device index = 0) is programmed with a design that has 3 ILA core(s).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xcku035_0 and the probes file(s) /net/top/homes/psiddire/ODMB/ODMBDevelopmentNew/OpticalTests/odmb7_ibert_gth/project_quad227/odmb7_ibert_q227.runs/impl_1/odmb7_ibert_q227.ltx.
The device design has 3 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 25 16:25:37 2021...
