#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55dd382deba0 .scope module, "tb" "tb" 2 4;
 .timescale -9 -12;
P_0x55dd382c97d0 .param/l "BURST_LEN" 0 2 37, +C4<00000000000000000000000010000000>;
P_0x55dd382c9810 .param/l "IDLE" 0 2 34, C4<000>;
P_0x55dd382c9850 .param/l "MEM_READ" 0 2 35, C4<001>;
P_0x55dd382c9890 .param/l "MEM_WRITE" 0 2 36, C4<010>;
v0x55dd38306070_0 .var *"_ivl_0", 0 0; Local signal
v0x55dd38306170_0 .net "error", 0 0, v0x55dd382d3bd0_0;  1 drivers
v0x55dd38306230_0 .var/i "i", 31 0;
v0x55dd38306300_0 .var "mem_clk", 0 0;
v0x55dd383063d0_0 .var "pl_key1", 0 0;
v0x55dd38306470_0 .var "pl_key2", 0 0;
v0x55dd38306540_0 .var "pl_key3", 0 0;
v0x55dd38306610_0 .var "pl_key4", 0 0;
v0x55dd383066e0_0 .net "rd_burst_addr", 31 0, v0x55dd38304ff0_0;  1 drivers
v0x55dd383067b0_0 .var "rd_burst_data", 63 0;
v0x55dd38306880_0 .var "rd_burst_data_valid", 0 0;
v0x55dd38306950_0 .var "rd_burst_finish", 0 0;
v0x55dd38306a20_0 .net "rd_burst_len", 9 0, v0x55dd38305330_0;  1 drivers
v0x55dd38306af0_0 .net "rd_burst_req", 0 0, v0x55dd38305410_0;  1 drivers
v0x55dd38306bc0_0 .var "rst", 0 0;
v0x55dd38306c90_0 .net "state", 2 0, L_0x55dd382c67d0;  1 drivers
v0x55dd38306d60_0 .net "wr_burst_addr", 31 0, v0x55dd38305750_0;  1 drivers
v0x55dd38306f40_0 .net "wr_burst_data", 63 0, L_0x55dd383073d0;  1 drivers
v0x55dd38307010_0 .var "wr_burst_data_req", 0 0;
v0x55dd383070e0_0 .var "wr_burst_finish", 0 0;
v0x55dd383071b0_0 .net "wr_burst_len", 9 0, v0x55dd38305b70_0;  1 drivers
v0x55dd38307280_0 .net "wr_burst_req", 0 0, v0x55dd38305c50_0;  1 drivers
S_0x55dd382dee70 .scope module, "m_test" "mem_test" 2 41, 3 29 0, S_0x55dd382deba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "mem_clk";
    .port_info 2 /OUTPUT 1 "rd_burst_req";
    .port_info 3 /OUTPUT 1 "wr_burst_req";
    .port_info 4 /OUTPUT 10 "rd_burst_len";
    .port_info 5 /OUTPUT 10 "wr_burst_len";
    .port_info 6 /OUTPUT 32 "rd_burst_addr";
    .port_info 7 /OUTPUT 32 "wr_burst_addr";
    .port_info 8 /INPUT 1 "rd_burst_data_valid";
    .port_info 9 /INPUT 1 "wr_burst_data_req";
    .port_info 10 /INPUT 64 "rd_burst_data";
    .port_info 11 /OUTPUT 64 "wr_burst_data";
    .port_info 12 /INPUT 1 "rd_burst_finish";
    .port_info 13 /INPUT 1 "wr_burst_finish";
    .port_info 14 /OUTPUT 3 "state_debug";
    .port_info 15 /INPUT 1 "pl_key1";
    .port_info 16 /INPUT 1 "pl_key2";
    .port_info 17 /INPUT 1 "pl_key3";
    .port_info 18 /INPUT 1 "pl_key4";
    .port_info 19 /OUTPUT 1 "error";
P_0x55dd38297cf0 .param/l "ADDR_BITS" 0 3 32, +C4<00000000000000000000000000100000>;
P_0x55dd38297d30 .param/l "BURST_LEN" 0 3 63, +C4<00000000000000000000000010000000>;
P_0x55dd38297d70 .param/l "IDLE" 0 3 59, C4<000>;
P_0x55dd38297db0 .param/l "INI_ADDR" 0 3 65, C4<00000000000000000000000000000000>;
P_0x55dd38297df0 .param/l "MEM_ADDR" 0 3 62, C4<011>;
P_0x55dd38297e30 .param/l "MEM_DATA_BITS" 0 3 31, +C4<00000000000000000000000001000000>;
P_0x55dd38297e70 .param/l "MEM_READ" 0 3 60, C4<001>;
P_0x55dd38297eb0 .param/l "MEM_WRITE" 0 3 61, C4<010>;
L_0x55dd382c2aa0 .functor BUFZ 1, v0x55dd383063d0_0, C4<0>, C4<0>, C4<0>;
L_0x55dd382c67d0 .functor BUFZ 3, v0x55dd38305590_0, C4<000>, C4<000>, C4<000>;
L_0x55dd383073d0 .functor BUFZ 64, v0x55dd38305910_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x55dd382d3bd0_0 .var "error", 0 0;
v0x55dd382e1cb0_0 .net "k1", 0 0, L_0x55dd382c2aa0;  1 drivers
v0x55dd382e5dd0_0 .net "mem_clk", 0 0, v0x55dd38306300_0;  1 drivers
v0x55dd382e2210_0 .net "pl_key1", 0 0, v0x55dd383063d0_0;  1 drivers
v0x55dd382c2c00_0 .net "pl_key2", 0 0, v0x55dd38306470_0;  1 drivers
v0x55dd382c2d00_0 .net "pl_key3", 0 0, v0x55dd38306540_0;  1 drivers
v0x55dd382c68f0_0 .net "pl_key4", 0 0, v0x55dd38306610_0;  1 drivers
v0x55dd38304ff0_0 .var "rd_burst_addr", 31 0;
v0x55dd383050d0_0 .net "rd_burst_data", 63 0, v0x55dd383067b0_0;  1 drivers
v0x55dd383051b0_0 .net "rd_burst_data_valid", 0 0, v0x55dd38306880_0;  1 drivers
v0x55dd38305270_0 .net "rd_burst_finish", 0 0, v0x55dd38306950_0;  1 drivers
v0x55dd38305330_0 .var "rd_burst_len", 9 0;
v0x55dd38305410_0 .var "rd_burst_req", 0 0;
v0x55dd383054d0_0 .net "rst", 0 0, v0x55dd38306bc0_0;  1 drivers
v0x55dd38305590_0 .var "state", 2 0;
v0x55dd38305670_0 .net "state_debug", 2 0, L_0x55dd382c67d0;  alias, 1 drivers
v0x55dd38305750_0 .var "wr_burst_addr", 31 0;
v0x55dd38305830_0 .net "wr_burst_data", 63 0, L_0x55dd383073d0;  alias, 1 drivers
v0x55dd38305910_0 .var "wr_burst_data_reg", 63 0;
v0x55dd383059f0_0 .net "wr_burst_data_req", 0 0, v0x55dd38307010_0;  1 drivers
v0x55dd38305ab0_0 .net "wr_burst_finish", 0 0, v0x55dd383070e0_0;  1 drivers
v0x55dd38305b70_0 .var "wr_burst_len", 9 0;
v0x55dd38305c50_0 .var "wr_burst_req", 0 0;
v0x55dd38305d10_0 .var "write_read_len", 31 0;
E_0x55dd382d0a30 .event posedge, v0x55dd382c68f0_0;
E_0x55dd382d0130 .event posedge, v0x55dd382e5dd0_0;
E_0x55dd382d4ea0/0 .event negedge, v0x55dd382c68f0_0, v0x55dd382c2d00_0, v0x55dd382c2c00_0, v0x55dd382e2210_0;
E_0x55dd382d4ea0/1 .event posedge, v0x55dd382e5dd0_0;
E_0x55dd382d4ea0 .event/or E_0x55dd382d4ea0/0, E_0x55dd382d4ea0/1;
E_0x55dd382d5bb0 .event posedge, v0x55dd383054d0_0, v0x55dd382e5dd0_0;
    .scope S_0x55dd382dee70;
T_0 ;
    %wait E_0x55dd382d5bb0;
    %load/vec4 v0x55dd383054d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd382d3bd0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55dd382dee70;
T_1 ;
    %wait E_0x55dd382d5bb0;
    %load/vec4 v0x55dd383054d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55dd38305590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd38305c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd38305410_0, 0;
    %pushi/vec4 128, 0, 10;
    %assign/vec4 v0x55dd38305330_0, 0;
    %pushi/vec4 128, 0, 10;
    %assign/vec4 v0x55dd38305b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd38304ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd38305750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd38305d10_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55dd38305910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd382d3bd0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55dd382dee70;
T_2 ;
    %wait E_0x55dd382d4ea0;
    %load/vec4 v0x55dd382e2210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55dd38305590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd38305c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd38305410_0, 0;
    %pushi/vec4 128, 0, 10;
    %assign/vec4 v0x55dd38305330_0, 0;
    %pushi/vec4 128, 0, 10;
    %assign/vec4 v0x55dd38305b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd38304ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd38305750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd38305d10_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55dd38305910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd382d3bd0_0, 0;
T_2.0 ;
    %load/vec4 v0x55dd382c2c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55dd38305590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd38305c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd38305410_0, 0;
T_2.2 ;
    %load/vec4 v0x55dd382c2d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55dd38305590_0, 0;
    %load/vec4 v0x55dd38305750_0;
    %assign/vec4 v0x55dd38304ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd38305c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd38305410_0, 0;
T_2.4 ;
    %load/vec4 v0x55dd382c68f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55dd38305590_0, 0;
T_2.6 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55dd382dee70;
T_3 ;
    %wait E_0x55dd382d0130;
    %load/vec4 v0x55dd38305590_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dd383059f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 128, 0, 10;
    %assign/vec4 v0x55dd38305b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd38305410_0, 0;
    %load/vec4 v0x55dd38305750_0;
    %replicate 2;
    %assign/vec4 v0x55dd38305910_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55dd382dee70;
T_4 ;
    %wait E_0x55dd382d0130;
    %load/vec4 v0x55dd38305590_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dd383051b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd38305c50_0, 0;
    %pushi/vec4 128, 0, 10;
    %assign/vec4 v0x55dd38305b70_0, 0;
    %load/vec4 v0x55dd383050d0_0;
    %load/vec4 v0x55dd38305830_0;
    %cmp/ne;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd382d3bd0_0, 0;
T_4.2 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55dd382dee70;
T_5 ;
    %wait E_0x55dd382d0a30;
    %load/vec4 v0x55dd38305750_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55dd38305750_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55dd382deba0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd38306bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd38306300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd38306880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd38307010_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55dd383067b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd38306950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd383070e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd383063d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd38306470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd38306540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd38306610_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55dd382deba0;
T_7 ;
    %load/vec4 v0x55dd38306300_0;
    %inv;
    %store/vec4 v0x55dd38306070_0, 0, 1;
    %pushi/vec4 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55dd38306070_0;
    %store/vec4 v0x55dd38306300_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55dd382deba0;
T_8 ;
    %vpi_call 2 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 93 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55dd382deba0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55dd382deba0;
T_9 ;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd38306bc0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd38306bc0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd383063d0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd383063d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dd38306230_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x55dd38306230_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz T_9.1, 5;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd38306470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd38307010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd38306950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd383070e0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd38306470_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd38307010_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd38306540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd38306880_0, 0;
    %load/vec4 v0x55dd38306230_0;
    %replicate 2;
    %assign/vec4 v0x55dd383067b0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd38306540_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd38306880_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd38306610_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd38306610_0, 0;
    %load/vec4 v0x55dd38306230_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55dd38306230_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %delay 5000, 0;
    %vpi_call 2 131 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mem_test_tb.v";
    "mem_test.v";
