timestamp = "./Timestamp/Timestamp.lib" 1711853923833
altera_vhdl = "./src/vhdl_libs/altera_vhdl/altera_vhdl.lib" 1711853924633
altera = "./src/vhdl_libs/altera_vhdl/altera_vhdl.lib" 1711853924666
lpm_vhdl = "./src/vhdl_libs/lpm_vhdl/lpm_vhdl.lib" 1711853927536
lpm = "./src/vhdl_libs/lpm_vhdl/lpm_vhdl.lib" 1711853927584
sgate_vhdl = "./src/vhdl_libs/sgate_vhdl/sgate_vhdl.lib" 1711853930695
sgate = "./src/vhdl_libs/sgate_vhdl/sgate_vhdl.lib" 1711853930956
altera_mf_vhdl = "./src/vhdl_libs/altera_mf_vhdl/altera_mf_vhdl.lib" 1711853932407
altera_mf = "./src/vhdl_libs/altera_mf_vhdl/altera_mf_vhdl.lib" 1711853932710
altera_lnsim_vhdl = "./src/vhdl_libs/altera_lnsim_vhdl/altera_lnsim_vhdl.lib" 1711853941280
altera_lnsim = "./src/vhdl_libs/altera_lnsim_vhdl/altera_lnsim_vhdl.lib" 1711853941712
cycloneive_vhdl = "./src/vhdl_libs/cycloneive_vhdl/cycloneive_vhdl.lib" 1711853957002
cycloneive = "./src/vhdl_libs/cycloneive_vhdl/cycloneive_vhdl.lib" 1711853957323
