





<!DOCTYPE html>
<html lang="en">

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.5.1 (ngdb v1.2.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-83106.html">
    <link rel="next" href="x86-85987.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-83106.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-85987.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <div id="body">

      
        <nav class="menu box">
          <ul>
              <li>CPU</li>
              <li>
                <ul>
                  <li><a href="index.html">Instruction set</a></li>
                  <li><a href="x86-175915.html">Registers</a></li>
                  <li><a href="x86-190707.html">Protection, privilege</a></li>
                  <li><a href="x86-224627.html">Exceptions</a></li>
                  <li><a href="x86-225699.html">Addressing modes</a></li>
                  <li><a href="x86-229455.html">Opcodes</a></li>
                  
                </ul>
              </li>
              <li>FPU</li>
              <li>
                <ul>
                  <li><a href="x86-245307.html">Instruction set</a></li>
                  <li><a href="x86-307843.html">Registers, data types</a></li>
                  
                </ul>
              </li>
              <li>MMX</li>
              <li>
                <ul>
                  <li><a href="x86-318646.html">Instruction set</a></li>
                  
                </ul>
              </li>
          </ul>
        </nav>
      

      <div id="entry" class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">LOCK            Lock the Bus                         Flags: Not altered</span></span><br><span class="line"></span><br><span class="line"><span class="ngb">LOCK</span> instruction                                     <span class="ngb">IOv86</span></span><br><span class="line"></span><br><span class="line">    LOCK is used as a prefix to instructions that reference memory</span><br><span class="line">    shared by more than one processor.</span><br><span class="line"></span><br><span class="line">    The LOCK prefix causes the LOCK# signal of the CPU to be asserted</span><br><span class="line">    during executing of the instruction that follows it. In a multi-</span><br><span class="line">    processor environment, this signal can be used to ensure that the</span><br><span class="line">    CPU has exclusive use of any shared memory while LOCK# is</span><br><span class="line">    asserted.</span><br><span class="line"></span><br><span class="line">    On the 80386 and 80486, the LOCK prefix works <span class="ngb">only</span> with the</span><br><span class="line">    following instructions (otherwise undefined opcode trap):</span><br><span class="line">        BT,BTS,BTR,BTC                  mem,reg/imm</span><br><span class="line">        ADD,OR,ADC,SBB,AND,SUB,XOR      mem,reg/imm</span><br><span class="line">        NOT,NEG,INC,DEC                 mem</span><br><span class="line">        XCHG                            reg,mem  OR  mem,reg</span><br><span class="line">        CMPXCHG,XADD                    mem,reg        ; 486+</span><br><span class="line"></span><br><span class="line">    The XCHG instruction always asserts LOCK# regardless of the</span><br><span class="line">    presence or absence of the LOCK prefix.</span><br><span class="line"></span><br><span class="line">    </span><br><span class="line">    <span class="ngb">Note</span></span><br><span class="line">    The integrity of the LOCK is not affected by the alignment of the</span><br><span class="line">    memory field. Memory locking is observed for arbitrarily</span><br><span class="line">    misaligned fields.</span><br><span class="line"></span><br><span class="line">    Locked access is <span class="ngb">not</span> assured if another CPU processor is</span><br><span class="line">    executing an instruction concurrently that has one of the</span><br><span class="line">    following characteristics:</span><br><span class="line">    - is not preceded by a LOCK prefix</span><br><span class="line">    - is not one of the instructions listed above</span><br><span class="line">    - specifies a memory operand that does not exactly overlap the</span><br><span class="line">      destination operand. Locking is not guaranteed for partial</span><br><span class="line">      overlap, even if one memory operand is wholly contained within</span><br><span class="line">      another.</span><br><span class="line"></span><br><span class="line">    The LOCK prefix is IOPL-sensitive in V86 mode.</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="ngb">Opcode      Format</span></span><br><span class="line">    F0 ...      LOCK ...                ; Prefix</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="ngb">Length and timing</span></span><br><span class="line">    -           Bytes   8088    186     286     386     486     Pentium</span><br><span class="line">    ...          1       2       2       0       0       1       1   NP</span><br></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li>
            
              <a href="x86-163864.html">WAIT</a>
            
          </li>
        
          <li>
            
              <a href="x86-49654.html">ESC</a>
            
          </li>
        
          <li>
            
              <a href="x86-50609.html">HLT</a>
            
          </li>
        
          <li>
            
              <a href="x86-194054.html">IOPL</a>
            
          </li>
        
          <li>
            
              <a href="x86-222784.html">Multiprocessing</a>
            
          </li>
        
      </ul>
    </nav>
  


      </div>

    </div>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-13 13:35:14</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.5.1 (ngdb v1.2.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

