Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hakan/Documents/VHDL_Proje/rom_dosya/rom_dosya.srcs/sources_1/new/ornekler_paket.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hakan/Documents/VHDL_Proje/rom_dosya/rom_dosya.srcs/sources_1/new/rom_dosya.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rom_dosya
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hakan/Documents/VHDL_Proje/rom_dosya/rom_dosya.srcs/sim_1/new/tb_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_rom
