============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 11:01:47 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(108)
HDL-1007 : undeclared symbol 'fifo_num', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(482)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.212319s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (81.2%)

RUN-1004 : used memory is 251 MB, reserved memory is 227 MB, peak memory is 256 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93733366267904"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4252017623040"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83124797046784"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93733366267904"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83124797046784"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 34 trigger nets, 34 data nets.
KIT-1004 : Chipwatcher code = 0100100110110101
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 10862/18 useful/useless nets, 9437/10 useful/useless insts
SYN-1016 : Merged 25 instances.
SYN-1032 : 10590/4 useful/useless nets, 9831/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 10574/16 useful/useless nets, 9819/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 375 better
SYN-1014 : Optimize round 2
SYN-1032 : 10311/30 useful/useless nets, 9556/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 10758/2 useful/useless nets, 10006/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44810, tnet num: 10758, tinst num: 10005, tnode num: 53458, tedge num: 71525.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10758 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 207 (3.48), #lev = 7 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 207 (3.48), #lev = 7 (1.85)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 477 instances into 207 LUTs, name keeping = 74%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 342 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.539351s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (84.2%)

RUN-1004 : used memory is 269 MB, reserved memory is 254 MB, peak memory is 373 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.450077s wall, 2.015625s user + 0.046875s system = 2.062500s CPU (84.2%)

RUN-1004 : used memory is 269 MB, reserved memory is 254 MB, peak memory is 373 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[15] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[14] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[13] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[12] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[11] will be merged to another kept net isp_din[11]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[10] will be merged to another kept net isp_din[10]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[9] will be merged to another kept net isp_din[9]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[8] will be merged to another kept net isp_din[8]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[7] will be merged to another kept net isp_din[7]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[6] will be merged to another kept net isp_din[6]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 10022/17 useful/useless nets, 9264/5 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (231 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9264 instances
RUN-0007 : 6055 luts, 2604 seqs, 303 mslices, 173 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 10022 nets
RUN-1001 : 5742 nets have 2 pins
RUN-1001 : 3099 nets have [3 - 5] pins
RUN-1001 : 685 nets have [6 - 10] pins
RUN-1001 : 277 nets have [11 - 20] pins
RUN-1001 : 205 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     212     
RUN-1001 :   No   |  No   |  Yes  |    1074     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     547     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  50   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 68
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9262 instances, 6055 luts, 2604 seqs, 476 slices, 79 macros(476 instances: 303 mslices 173 lslices)
PHY-0007 : Cell area utilization is 35%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 43145, tnet num: 10020, tinst num: 9262, tnode num: 51465, tedge num: 69618.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10020 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.894874s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (90.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.26158e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9262.
PHY-3001 : Level 1 #clusters 1247.
PHY-3001 : End clustering;  0.079857s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (78.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 687427, overlap = 246.531
PHY-3002 : Step(2): len = 590524, overlap = 281.531
PHY-3002 : Step(3): len = 450176, overlap = 354.344
PHY-3002 : Step(4): len = 406617, overlap = 385.906
PHY-3002 : Step(5): len = 338197, overlap = 449.906
PHY-3002 : Step(6): len = 304113, overlap = 457.938
PHY-3002 : Step(7): len = 239386, overlap = 512.594
PHY-3002 : Step(8): len = 215380, overlap = 535.062
PHY-3002 : Step(9): len = 184018, overlap = 572.188
PHY-3002 : Step(10): len = 172291, overlap = 599.344
PHY-3002 : Step(11): len = 151643, overlap = 618.688
PHY-3002 : Step(12): len = 137113, overlap = 639.406
PHY-3002 : Step(13): len = 124693, overlap = 648
PHY-3002 : Step(14): len = 116298, overlap = 662.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.21969e-06
PHY-3002 : Step(15): len = 138324, overlap = 640.156
PHY-3002 : Step(16): len = 181152, overlap = 571.969
PHY-3002 : Step(17): len = 189160, overlap = 542.531
PHY-3002 : Step(18): len = 191862, overlap = 526.875
PHY-3002 : Step(19): len = 185376, overlap = 532.5
PHY-3002 : Step(20): len = 181040, overlap = 523.469
PHY-3002 : Step(21): len = 176450, overlap = 560.094
PHY-3002 : Step(22): len = 174107, overlap = 579.219
PHY-3002 : Step(23): len = 171127, overlap = 584.25
PHY-3002 : Step(24): len = 168882, overlap = 563.25
PHY-3002 : Step(25): len = 165026, overlap = 552
PHY-3002 : Step(26): len = 163501, overlap = 554.219
PHY-3002 : Step(27): len = 162639, overlap = 542.469
PHY-3002 : Step(28): len = 162280, overlap = 540.25
PHY-3002 : Step(29): len = 161585, overlap = 532.781
PHY-3002 : Step(30): len = 160632, overlap = 539.625
PHY-3002 : Step(31): len = 159786, overlap = 539.25
PHY-3002 : Step(32): len = 158683, overlap = 543.156
PHY-3002 : Step(33): len = 157442, overlap = 537.75
PHY-3002 : Step(34): len = 156738, overlap = 531.688
PHY-3002 : Step(35): len = 156184, overlap = 515.719
PHY-3002 : Step(36): len = 155554, overlap = 502.781
PHY-3002 : Step(37): len = 155501, overlap = 502.688
PHY-3002 : Step(38): len = 154872, overlap = 512.344
PHY-3002 : Step(39): len = 153977, overlap = 520.594
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.43938e-06
PHY-3002 : Step(40): len = 159997, overlap = 525.625
PHY-3002 : Step(41): len = 170572, overlap = 499.406
PHY-3002 : Step(42): len = 176224, overlap = 454.094
PHY-3002 : Step(43): len = 179642, overlap = 456.594
PHY-3002 : Step(44): len = 181291, overlap = 456.75
PHY-3002 : Step(45): len = 182228, overlap = 445.188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.87877e-06
PHY-3002 : Step(46): len = 190370, overlap = 427.375
PHY-3002 : Step(47): len = 208358, overlap = 395.312
PHY-3002 : Step(48): len = 217202, overlap = 378.938
PHY-3002 : Step(49): len = 220511, overlap = 381.281
PHY-3002 : Step(50): len = 220487, overlap = 381.125
PHY-3002 : Step(51): len = 218234, overlap = 383.938
PHY-3002 : Step(52): len = 216944, overlap = 389.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.77575e-05
PHY-3002 : Step(53): len = 229122, overlap = 358.938
PHY-3002 : Step(54): len = 248447, overlap = 306.969
PHY-3002 : Step(55): len = 259030, overlap = 281.375
PHY-3002 : Step(56): len = 262374, overlap = 283.969
PHY-3002 : Step(57): len = 262330, overlap = 277.344
PHY-3002 : Step(58): len = 261669, overlap = 277.312
PHY-3002 : Step(59): len = 260684, overlap = 269.188
PHY-3002 : Step(60): len = 259835, overlap = 260.406
PHY-3002 : Step(61): len = 259744, overlap = 257.031
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.55151e-05
PHY-3002 : Step(62): len = 273970, overlap = 236.656
PHY-3002 : Step(63): len = 288396, overlap = 193.812
PHY-3002 : Step(64): len = 296397, overlap = 191.906
PHY-3002 : Step(65): len = 301658, overlap = 174.281
PHY-3002 : Step(66): len = 305185, overlap = 176.938
PHY-3002 : Step(67): len = 307096, overlap = 178.125
PHY-3002 : Step(68): len = 305258, overlap = 181.812
PHY-3002 : Step(69): len = 304665, overlap = 184.312
PHY-3002 : Step(70): len = 304984, overlap = 179.781
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.10301e-05
PHY-3002 : Step(71): len = 319244, overlap = 168.312
PHY-3002 : Step(72): len = 331296, overlap = 153.438
PHY-3002 : Step(73): len = 335382, overlap = 157.938
PHY-3002 : Step(74): len = 340173, overlap = 153.719
PHY-3002 : Step(75): len = 343845, overlap = 148.281
PHY-3002 : Step(76): len = 346402, overlap = 146.469
PHY-3002 : Step(77): len = 345813, overlap = 141.031
PHY-3002 : Step(78): len = 347092, overlap = 131.969
PHY-3002 : Step(79): len = 348448, overlap = 129.312
PHY-3002 : Step(80): len = 348816, overlap = 126
PHY-3002 : Step(81): len = 346724, overlap = 121.906
PHY-3002 : Step(82): len = 346316, overlap = 118.625
PHY-3002 : Step(83): len = 346215, overlap = 118.312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00014206
PHY-3002 : Step(84): len = 357127, overlap = 115.75
PHY-3002 : Step(85): len = 366346, overlap = 117.594
PHY-3002 : Step(86): len = 367984, overlap = 120.938
PHY-3002 : Step(87): len = 369433, overlap = 120.281
PHY-3002 : Step(88): len = 372092, overlap = 114.406
PHY-3002 : Step(89): len = 373479, overlap = 114.812
PHY-3002 : Step(90): len = 372823, overlap = 113.281
PHY-3002 : Step(91): len = 373226, overlap = 107.25
PHY-3002 : Step(92): len = 373748, overlap = 105.531
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000284121
PHY-3002 : Step(93): len = 380832, overlap = 108.625
PHY-3002 : Step(94): len = 388962, overlap = 96.4062
PHY-3002 : Step(95): len = 390655, overlap = 81.625
PHY-3002 : Step(96): len = 392976, overlap = 91.75
PHY-3002 : Step(97): len = 397840, overlap = 88.75
PHY-3002 : Step(98): len = 400947, overlap = 93.0625
PHY-3002 : Step(99): len = 400142, overlap = 92.4375
PHY-3002 : Step(100): len = 400945, overlap = 88.2812
PHY-3002 : Step(101): len = 403717, overlap = 84.3438
PHY-3002 : Step(102): len = 404787, overlap = 74.1875
PHY-3002 : Step(103): len = 403504, overlap = 70.6875
PHY-3002 : Step(104): len = 403166, overlap = 70.2812
PHY-3002 : Step(105): len = 404276, overlap = 71.7188
PHY-3002 : Step(106): len = 405088, overlap = 74.1562
PHY-3002 : Step(107): len = 403522, overlap = 70.125
PHY-3002 : Step(108): len = 403984, overlap = 69.375
PHY-3002 : Step(109): len = 405824, overlap = 68.125
PHY-3002 : Step(110): len = 406469, overlap = 69.5938
PHY-3002 : Step(111): len = 404974, overlap = 71.4375
PHY-3002 : Step(112): len = 404697, overlap = 72.375
PHY-3002 : Step(113): len = 406397, overlap = 69.8438
PHY-3002 : Step(114): len = 407135, overlap = 69.875
PHY-3002 : Step(115): len = 404906, overlap = 75.9062
PHY-3002 : Step(116): len = 404759, overlap = 75.8125
PHY-3002 : Step(117): len = 405870, overlap = 74.125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000568241
PHY-3002 : Step(118): len = 411169, overlap = 73.9062
PHY-3002 : Step(119): len = 416188, overlap = 72.75
PHY-3002 : Step(120): len = 418085, overlap = 65.8125
PHY-3002 : Step(121): len = 419792, overlap = 59.375
PHY-3002 : Step(122): len = 421952, overlap = 60.7188
PHY-3002 : Step(123): len = 423658, overlap = 64.375
PHY-3002 : Step(124): len = 423411, overlap = 63.6875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00101355
PHY-3002 : Step(125): len = 426210, overlap = 59.375
PHY-3002 : Step(126): len = 428447, overlap = 52.3438
PHY-3002 : Step(127): len = 428388, overlap = 57.6562
PHY-3002 : Step(128): len = 429316, overlap = 51.75
PHY-3002 : Step(129): len = 431647, overlap = 52.875
PHY-3002 : Step(130): len = 432485, overlap = 53.5
PHY-3002 : Step(131): len = 431917, overlap = 50.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00168868
PHY-3002 : Step(132): len = 433545, overlap = 50.1875
PHY-3002 : Step(133): len = 435531, overlap = 50.0625
PHY-3002 : Step(134): len = 436107, overlap = 49.375
PHY-3002 : Step(135): len = 438126, overlap = 47.4375
PHY-3002 : Step(136): len = 440261, overlap = 49.125
PHY-3002 : Step(137): len = 441166, overlap = 49.1875
PHY-3002 : Step(138): len = 440431, overlap = 49
PHY-3002 : Step(139): len = 440253, overlap = 46.75
PHY-3002 : Step(140): len = 441566, overlap = 52.5
PHY-3002 : Step(141): len = 442692, overlap = 52.5
PHY-3002 : Step(142): len = 442050, overlap = 51.5625
PHY-3002 : Step(143): len = 441910, overlap = 50.9688
PHY-3002 : Step(144): len = 442972, overlap = 53.2188
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00315358
PHY-3002 : Step(145): len = 444009, overlap = 51.0312
PHY-3002 : Step(146): len = 446247, overlap = 51.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010668s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/10022.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 590000, over cnt = 1126(3%), over = 6075, worst = 38
PHY-1001 : End global iterations;  0.299594s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (46.9%)

PHY-1001 : Congestion index: top1 = 78.58, top5 = 58.17, top10 = 48.73, top15 = 42.84.
PHY-3001 : End congestion estimation;  0.409938s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (57.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10020 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.346081s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (85.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000197141
PHY-3002 : Step(147): len = 485533, overlap = 24.5
PHY-3002 : Step(148): len = 486154, overlap = 19.5312
PHY-3002 : Step(149): len = 484797, overlap = 18.9375
PHY-3002 : Step(150): len = 484142, overlap = 18.7812
PHY-3002 : Step(151): len = 485750, overlap = 17.4375
PHY-3002 : Step(152): len = 486863, overlap = 16.5625
PHY-3002 : Step(153): len = 484984, overlap = 16.7188
PHY-3002 : Step(154): len = 482045, overlap = 17.2188
PHY-3002 : Step(155): len = 478875, overlap = 17.0938
PHY-3002 : Step(156): len = 475456, overlap = 15.5312
PHY-3002 : Step(157): len = 471843, overlap = 14.8125
PHY-3002 : Step(158): len = 468812, overlap = 14.7188
PHY-3002 : Step(159): len = 466122, overlap = 13.4375
PHY-3002 : Step(160): len = 463609, overlap = 11.1562
PHY-3002 : Step(161): len = 461991, overlap = 8.8125
PHY-3002 : Step(162): len = 460486, overlap = 8.28125
PHY-3002 : Step(163): len = 458535, overlap = 8.5
PHY-3002 : Step(164): len = 457372, overlap = 8.8125
PHY-3002 : Step(165): len = 456149, overlap = 6.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000394281
PHY-3002 : Step(166): len = 457158, overlap = 5.71875
PHY-3002 : Step(167): len = 460408, overlap = 6.1875
PHY-3002 : Step(168): len = 462337, overlap = 5.1875
PHY-3002 : Step(169): len = 464025, overlap = 5.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000788563
PHY-3002 : Step(170): len = 464994, overlap = 4.625
PHY-3002 : Step(171): len = 474447, overlap = 1.3125
PHY-3002 : Step(172): len = 479901, overlap = 1.9375
PHY-3002 : Step(173): len = 480336, overlap = 0.5
PHY-3002 : Step(174): len = 480384, overlap = 2.09375
PHY-3002 : Step(175): len = 480761, overlap = 3.125
PHY-3002 : Step(176): len = 481266, overlap = 5.0625
PHY-3002 : Step(177): len = 480413, overlap = 5.65625
PHY-3002 : Step(178): len = 480672, overlap = 5.71875
PHY-3002 : Step(179): len = 481862, overlap = 5.34375
PHY-3002 : Step(180): len = 481110, overlap = 5.65625
PHY-3002 : Step(181): len = 480310, overlap = 5.875
PHY-3002 : Step(182): len = 479148, overlap = 6.0625
PHY-3002 : Step(183): len = 477492, overlap = 6.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00157713
PHY-3002 : Step(184): len = 478822, overlap = 6.5
PHY-3002 : Step(185): len = 480739, overlap = 6.6875
PHY-3002 : Step(186): len = 483702, overlap = 6
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00315425
PHY-3002 : Step(187): len = 484182, overlap = 5.6875
PHY-3002 : Step(188): len = 485317, overlap = 5.6875
PHY-3002 : Step(189): len = 488243, overlap = 5.4375
PHY-3002 : Step(190): len = 490326, overlap = 5.125
PHY-3002 : Step(191): len = 491395, overlap = 5.1875
PHY-3002 : Step(192): len = 493245, overlap = 4.625
PHY-3002 : Step(193): len = 494184, overlap = 4.625
PHY-3002 : Step(194): len = 494063, overlap = 4.625
PHY-3002 : Step(195): len = 493641, overlap = 5.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 41/10022.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 597568, over cnt = 1655(4%), over = 6594, worst = 32
PHY-1001 : End global iterations;  0.346823s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (72.1%)

PHY-1001 : Congestion index: top1 = 72.95, top5 = 55.72, top10 = 47.94, top15 = 43.26.
PHY-3001 : End congestion estimation;  0.468841s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (66.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10020 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.363181s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (90.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000160426
PHY-3002 : Step(196): len = 488906, overlap = 68.5938
PHY-3002 : Step(197): len = 485032, overlap = 46.1875
PHY-3002 : Step(198): len = 479706, overlap = 54.625
PHY-3002 : Step(199): len = 475849, overlap = 44
PHY-3002 : Step(200): len = 470723, overlap = 42.9688
PHY-3002 : Step(201): len = 466614, overlap = 39.375
PHY-3002 : Step(202): len = 461823, overlap = 37.4375
PHY-3002 : Step(203): len = 457690, overlap = 37.1875
PHY-3002 : Step(204): len = 454916, overlap = 35.9062
PHY-3002 : Step(205): len = 451235, overlap = 37
PHY-3002 : Step(206): len = 448748, overlap = 36.3438
PHY-3002 : Step(207): len = 446399, overlap = 34.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000320851
PHY-3002 : Step(208): len = 447289, overlap = 36
PHY-3002 : Step(209): len = 449344, overlap = 35.3125
PHY-3002 : Step(210): len = 450128, overlap = 35.5938
PHY-3002 : Step(211): len = 451766, overlap = 30.1562
PHY-3002 : Step(212): len = 453060, overlap = 28.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000641703
PHY-3002 : Step(213): len = 454203, overlap = 25.6562
PHY-3002 : Step(214): len = 458083, overlap = 24.4688
PHY-3002 : Step(215): len = 461733, overlap = 20.4375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 43145, tnet num: 10020, tinst num: 9262, tnode num: 51465, tedge num: 69618.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 179.34 peak overflow 2.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 235/10022.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 570800, over cnt = 1588(4%), over = 4966, worst = 36
PHY-1001 : End global iterations;  0.390227s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (44.0%)

PHY-1001 : Congestion index: top1 = 55.82, top5 = 46.41, top10 = 41.11, top15 = 37.79.
PHY-1001 : End incremental global routing;  0.517225s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (51.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10020 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.341622s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (77.8%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9155 has valid locations, 22 needs to be replaced
PHY-3001 : design contains 9281 instances, 6055 luts, 2623 seqs, 476 slices, 79 macros(476 instances: 303 mslices 173 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 463418
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8472/10041.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 572672, over cnt = 1591(4%), over = 4973, worst = 36
PHY-1001 : End global iterations;  0.064702s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (72.4%)

PHY-1001 : Congestion index: top1 = 55.73, top5 = 46.42, top10 = 41.16, top15 = 37.84.
PHY-3001 : End congestion estimation;  0.204022s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (76.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 43221, tnet num: 10039, tinst num: 9281, tnode num: 51598, tedge num: 69732.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10039 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.103391s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (82.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(216): len = 463328, overlap = 0
PHY-3002 : Step(217): len = 463321, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 8479/10041.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 572320, over cnt = 1590(4%), over = 4963, worst = 36
PHY-1001 : End global iterations;  0.052377s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 55.82, top5 = 46.43, top10 = 41.16, top15 = 37.83.
PHY-3001 : End congestion estimation;  0.179241s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (87.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10039 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.368349s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (80.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00110438
PHY-3002 : Step(218): len = 463360, overlap = 20.4375
PHY-3002 : Step(219): len = 463360, overlap = 20.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00220877
PHY-3002 : Step(220): len = 463392, overlap = 20.4375
PHY-3002 : Step(221): len = 463392, overlap = 20.4375
PHY-3001 : Final: Len = 463392, Over = 20.4375
PHY-3001 : End incremental placement;  2.125164s wall, 1.625000s user + 0.062500s system = 1.687500s CPU (79.4%)

OPT-1001 : Total overflow 179.59 peak overflow 2.50
OPT-1001 : End high-fanout net optimization;  3.198602s wall, 2.328125s user + 0.093750s system = 2.421875s CPU (75.7%)

OPT-1001 : Current memory(MB): used = 477, reserve = 456, peak = 480.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8481/10041.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 572536, over cnt = 1588(4%), over = 4936, worst = 36
PHY-1002 : len = 589696, over cnt = 1161(3%), over = 2993, worst = 23
PHY-1002 : len = 609200, over cnt = 482(1%), over = 1150, worst = 23
PHY-1002 : len = 617192, over cnt = 200(0%), over = 508, worst = 11
PHY-1002 : len = 621672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.540633s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (78.0%)

PHY-1001 : Congestion index: top1 = 48.66, top5 = 42.78, top10 = 38.86, top15 = 36.30.
OPT-1001 : End congestion update;  0.674471s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (78.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10039 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.300169s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (67.7%)

OPT-0007 : Start: WNS -4895 TNS -63782 NUM_FEPS 36
OPT-0007 : Iter 1: improved WNS -4895 TNS -64839 NUM_FEPS 44 with 23 cells processed and 400 slack improved
OPT-0007 : Iter 2: improved WNS -4895 TNS -67292 NUM_FEPS 53 with 3 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.991575s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (75.6%)

OPT-1001 : Current memory(MB): used = 477, reserve = 456, peak = 480.
OPT-1001 : End physical optimization;  5.132445s wall, 3.843750s user + 0.109375s system = 3.953125s CPU (77.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6055 LUT to BLE ...
SYN-4008 : Packed 6055 LUT and 1133 SEQ to BLE.
SYN-4003 : Packing 1490 remaining SEQ's ...
SYN-4005 : Packed 1196 SEQ with LUT/SLICE
SYN-4006 : 3787 single LUT's are left
SYN-4006 : 294 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6349/7262 primitive instances ...
PHY-3001 : End packing;  0.395113s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (87.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4091 instances
RUN-1001 : 1981 mslices, 1981 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 9106 nets
RUN-1001 : 4571 nets have 2 pins
RUN-1001 : 3239 nets have [3 - 5] pins
RUN-1001 : 768 nets have [6 - 10] pins
RUN-1001 : 292 nets have [11 - 20] pins
RUN-1001 : 228 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 4089 instances, 3962 slices, 79 macros(476 instances: 303 mslices 173 lslices)
PHY-3001 : Cell area utilization is 47%
PHY-3001 : After packing: Len = 479630, Over = 71
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4419/9106.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 617464, over cnt = 912(2%), over = 1414, worst = 11
PHY-1002 : len = 619936, over cnt = 532(1%), over = 713, worst = 7
PHY-1002 : len = 625248, over cnt = 157(0%), over = 211, worst = 4
PHY-1002 : len = 627536, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 627600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.668924s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (70.1%)

PHY-1001 : Congestion index: top1 = 50.00, top5 = 42.61, top10 = 38.70, top15 = 36.20.
PHY-3001 : End congestion estimation;  0.852221s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (73.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 40931, tnet num: 9104, tinst num: 4089, tnode num: 47502, tedge num: 68483.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.213150s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (88.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.99904e-05
PHY-3002 : Step(222): len = 472930, overlap = 77
PHY-3002 : Step(223): len = 468908, overlap = 89.5
PHY-3002 : Step(224): len = 466204, overlap = 88.75
PHY-3002 : Step(225): len = 465061, overlap = 87
PHY-3002 : Step(226): len = 464941, overlap = 89.75
PHY-3002 : Step(227): len = 464040, overlap = 89.25
PHY-3002 : Step(228): len = 463741, overlap = 92.25
PHY-3002 : Step(229): len = 463117, overlap = 91.75
PHY-3002 : Step(230): len = 462533, overlap = 90
PHY-3002 : Step(231): len = 461988, overlap = 86.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000139981
PHY-3002 : Step(232): len = 466209, overlap = 78.5
PHY-3002 : Step(233): len = 472490, overlap = 75
PHY-3002 : Step(234): len = 472163, overlap = 73.75
PHY-3002 : Step(235): len = 472427, overlap = 75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000269306
PHY-3002 : Step(236): len = 478557, overlap = 63.75
PHY-3002 : Step(237): len = 486590, overlap = 57.25
PHY-3002 : Step(238): len = 489381, overlap = 54.25
PHY-3002 : Step(239): len = 490626, overlap = 52.25
PHY-3002 : Step(240): len = 490662, overlap = 52.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.959727s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (1.6%)

PHY-3001 : Trial Legalized: Len = 523372
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 425/9106.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 640800, over cnt = 1209(3%), over = 2006, worst = 7
PHY-1002 : len = 648120, over cnt = 620(1%), over = 899, worst = 6
PHY-1002 : len = 655488, over cnt = 197(0%), over = 278, worst = 4
PHY-1002 : len = 657832, over cnt = 49(0%), over = 56, worst = 2
PHY-1002 : len = 658600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.883467s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (38.9%)

PHY-1001 : Congestion index: top1 = 50.13, top5 = 43.04, top10 = 39.31, top15 = 36.86.
PHY-3001 : End congestion estimation;  1.091947s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (32.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.384088s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (40.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000196958
PHY-3002 : Step(241): len = 509762, overlap = 8.75
PHY-3002 : Step(242): len = 502378, overlap = 15.5
PHY-3002 : Step(243): len = 496446, overlap = 20
PHY-3002 : Step(244): len = 491583, overlap = 23.5
PHY-3002 : Step(245): len = 489280, overlap = 27.75
PHY-3002 : Step(246): len = 488427, overlap = 32.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000393916
PHY-3002 : Step(247): len = 495354, overlap = 28
PHY-3002 : Step(248): len = 499221, overlap = 28.25
PHY-3002 : Step(249): len = 501461, overlap = 25.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000787833
PHY-3002 : Step(250): len = 505447, overlap = 25
PHY-3002 : Step(251): len = 512447, overlap = 23
PHY-3002 : Step(252): len = 515924, overlap = 25.25
PHY-3002 : Step(253): len = 516678, overlap = 24
PHY-3002 : Step(254): len = 517445, overlap = 27.25
PHY-3002 : Step(255): len = 518440, overlap = 29.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009682s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 529853, Over = 0
PHY-3001 : Spreading special nets. 28 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.023595s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.2%)

PHY-3001 : 35 instances has been re-located, deltaX = 9, deltaY = 22, maxDist = 1.
PHY-3001 : Final: Len = 530291, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 40931, tnet num: 9104, tinst num: 4089, tnode num: 47502, tedge num: 68483.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1464/9106.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 655600, over cnt = 1104(3%), over = 1770, worst = 7
PHY-1002 : len = 661760, over cnt = 600(1%), over = 833, worst = 4
PHY-1002 : len = 668680, over cnt = 149(0%), over = 204, worst = 4
PHY-1002 : len = 669768, over cnt = 61(0%), over = 82, worst = 3
PHY-1002 : len = 670584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.817019s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (32.5%)

PHY-1001 : Congestion index: top1 = 50.22, top5 = 41.64, top10 = 37.88, top15 = 35.59.
PHY-1001 : End incremental global routing;  1.005554s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (43.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.368548s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (55.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.607436s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (47.6%)

OPT-1001 : Current memory(MB): used = 482, reserve = 465, peak = 494.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8427/9106.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 670584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.070112s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (66.9%)

PHY-1001 : Congestion index: top1 = 50.22, top5 = 41.64, top10 = 37.88, top15 = 35.59.
OPT-1001 : End congestion update;  0.252810s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (61.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.308304s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (50.7%)

OPT-0007 : Start: WNS -4951 TNS -59452 NUM_FEPS 32
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3985 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4089 instances, 3962 slices, 79 macros(476 instances: 303 mslices 173 lslices)
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Initial: Len = 546801, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.023890s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.4%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 546827, Over = 0
PHY-3001 : End incremental legalization;  0.186591s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (41.9%)

OPT-0007 : Iter 1: improved WNS -4801 TNS -39864 NUM_FEPS 24 with 34 cells processed and 17307 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3985 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4089 instances, 3962 slices, 79 macros(476 instances: 303 mslices 173 lslices)
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Initial: Len = 553335, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021825s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 553343, Over = 0
PHY-3001 : End incremental legalization;  0.175555s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (62.3%)

OPT-0007 : Iter 2: improved WNS -2198 TNS -27527 NUM_FEPS 27 with 23 cells processed and 26692 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3985 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4089 instances, 3962 slices, 79 macros(476 instances: 303 mslices 173 lslices)
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Initial: Len = 556795, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021662s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.1%)

PHY-3001 : 3 instances has been re-located, deltaX = 2, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 556735, Over = 0
PHY-3001 : End incremental legalization;  0.185656s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (58.9%)

OPT-0007 : Iter 3: improved WNS -1748 TNS -20590 NUM_FEPS 26 with 16 cells processed and 7582 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3985 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4089 instances, 3962 slices, 79 macros(476 instances: 303 mslices 173 lslices)
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Initial: Len = 558137, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.023166s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 0, maxDist = 0.
PHY-3001 : Final: Len = 558185, Over = 0
PHY-3001 : End incremental legalization;  0.185147s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (33.8%)

OPT-0007 : Iter 4: improved WNS -1548 TNS -19650 NUM_FEPS 22 with 14 cells processed and 3039 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3985 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4089 instances, 3962 slices, 79 macros(476 instances: 303 mslices 173 lslices)
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Initial: Len = 557939, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022932s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.1%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 557929, Over = 0
PHY-3001 : End incremental legalization;  0.185697s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (42.1%)

OPT-0007 : Iter 5: improved WNS -1548 TNS -19564 NUM_FEPS 22 with 7 cells processed and 850 slack improved
OPT-1001 : End path based optimization;  1.825509s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (55.6%)

OPT-1001 : Current memory(MB): used = 499, reserve = 483, peak = 501.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.298380s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (41.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8241/9106.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 699056, over cnt = 66(0%), over = 91, worst = 3
PHY-1002 : len = 699296, over cnt = 39(0%), over = 46, worst = 3
PHY-1002 : len = 699728, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 699736, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 699736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.465273s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (53.7%)

PHY-1001 : Congestion index: top1 = 50.78, top5 = 42.01, top10 = 38.29, top15 = 36.03.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.306108s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (40.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -1548 TNS -19614 NUM_FEPS 22
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.344828
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -1548ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -1501ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 9106 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 9106 nets
OPT-1001 : End physical optimization;  5.800881s wall, 2.828125s user + 0.031250s system = 2.859375s CPU (49.3%)

RUN-1003 : finish command "place" in  24.688858s wall, 13.187500s user + 1.296875s system = 14.484375s CPU (58.7%)

RUN-1004 : used memory is 420 MB, reserved memory is 398 MB, peak memory is 501 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.058054s wall, 0.906250s user + 0.015625s system = 0.921875s CPU (87.1%)

RUN-1004 : used memory is 420 MB, reserved memory is 400 MB, peak memory is 501 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4091 instances
RUN-1001 : 1981 mslices, 1981 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 9106 nets
RUN-1001 : 4571 nets have 2 pins
RUN-1001 : 3239 nets have [3 - 5] pins
RUN-1001 : 768 nets have [6 - 10] pins
RUN-1001 : 292 nets have [11 - 20] pins
RUN-1001 : 228 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 40931, tnet num: 9104, tinst num: 4089, tnode num: 47502, tedge num: 68483.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1981 mslices, 1981 lslices, 101 pads, 20 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 674280, over cnt = 1126(3%), over = 1851, worst = 8
PHY-1002 : len = 681560, over cnt = 587(1%), over = 818, worst = 6
PHY-1002 : len = 687912, over cnt = 192(0%), over = 267, worst = 5
PHY-1002 : len = 691040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.666833s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (28.1%)

PHY-1001 : Congestion index: top1 = 49.53, top5 = 41.83, top10 = 38.05, top15 = 35.68.
PHY-1001 : End global routing;  0.845887s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (29.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 510, reserve = 492, peak = 510.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 763, reserve = 747, peak = 763.
PHY-1001 : End build detailed router design. 2.847118s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (42.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 108968, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.479893s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (30.6%)

PHY-1001 : Current memory(MB): used = 797, reserve = 782, peak = 797.
PHY-1001 : End phase 1; 1.485525s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (30.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 95% nets.
PHY-1022 : len = 1.8152e+06, over cnt = 445(0%), over = 445, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 802, reserve = 785, peak = 802.
PHY-1001 : End initial routed; 27.933153s wall, 15.656250s user + 0.109375s system = 15.765625s CPU (56.4%)

PHY-1001 : Update timing.....
PHY-1001 : 302/8661(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -2.554   |  -105.834  |  94   
RUN-1001 :   Hold   |  -1.390   |  -20.227   |  20   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.460906s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (86.6%)

PHY-1001 : Current memory(MB): used = 809, reserve = 793, peak = 809.
PHY-1001 : End phase 2; 29.394120s wall, 16.921875s user + 0.109375s system = 17.031250s CPU (57.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 26 pins with SWNS -2.527ns STNS -100.893ns FEP 92.
PHY-1001 : End OPT Iter 1; 0.134159s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.8%)

PHY-1022 : len = 1.81531e+06, over cnt = 463(0%), over = 463, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.250519s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (87.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.80022e+06, over cnt = 80(0%), over = 80, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.520405s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (96.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.79986e+06, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.136062s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (80.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.79998e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.113549s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (68.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.79983e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.088639s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (70.5%)

PHY-1001 : Update timing.....
PHY-1001 : 292/8661(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -2.527   |  -101.504  |  94   
RUN-1001 :   Hold   |  -1.390   |  -20.227   |  20   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.491641s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (79.6%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 120 feed throughs used by 96 nets
PHY-1001 : End commit to database; 1.077957s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (72.5%)

PHY-1001 : Current memory(MB): used = 874, reserve = 861, peak = 874.
PHY-1001 : End phase 3; 3.858323s wall, 3.062500s user + 0.031250s system = 3.093750s CPU (80.2%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 24 pins with SWNS -2.527ns STNS -100.775ns FEP 92.
PHY-1001 : End OPT Iter 1; 0.183184s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (59.7%)

PHY-1022 : len = 1.79986e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.292612s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (74.8%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-2.527ns, -100.775ns, 92}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.79965e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.097228s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (64.3%)

PHY-1001 : Update timing.....
PHY-1001 : 290/8661(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -2.527   |  -101.657  |  94   
RUN-1001 :   Hold   |  -1.390   |  -20.227   |  20   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.512996s wall, 1.046875s user + 0.031250s system = 1.078125s CPU (71.3%)

PHY-1001 : Current memory(MB): used = 879, reserve = 867, peak = 879.
PHY-1001 : End phase 4; 1.928793s wall, 1.343750s user + 0.031250s system = 1.375000s CPU (71.3%)

PHY-1003 : Routed, final wirelength = 1.79965e+06
PHY-1001 : Current memory(MB): used = 879, reserve = 867, peak = 879.
PHY-1001 : End export database. 0.060660s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (77.3%)

PHY-1001 : End detail routing;  39.804429s wall, 23.203125s user + 0.187500s system = 23.390625s CPU (58.8%)

RUN-1003 : finish command "route" in  41.918844s wall, 23.968750s user + 0.187500s system = 24.156250s CPU (57.6%)

RUN-1004 : used memory is 789 MB, reserved memory is 773 MB, peak memory is 879 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     7403   out of  19600   37.77%
#reg                     2635   out of  19600   13.44%
#le                      7689
  #lut only              5054   out of   7689   65.73%
  #reg only               286   out of   7689    3.72%
  #lut&reg               2349   out of   7689   30.55%
#dsp                        3   out of     29   10.34%
#bram                      12   out of     64   18.75%
  #bram9k                  12
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1167
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    252
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    234
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               136
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 73
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    54


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |7689   |6927    |476     |2651    |20      |3       |
|  ISP                               |AHBISP                                        |240    |197     |40      |99      |0       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |56     |44      |12      |28      |0       |0       |
|    u_bypass                        |bypass                                        |54     |38      |16      |20      |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |4      |4       |0       |3       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |2      |2       |0       |1       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |8      |8       |0       |7       |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |30     |30      |0       |17      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |8      |8       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |6      |6       |0       |2       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |5      |5       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |2      |2       |0       |1       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |2      |2       |0       |1       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |12     |12      |0       |8       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |138    |79      |18      |112     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |15     |10      |0       |15      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |37     |23      |0       |37      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |33     |23      |0       |33      |0       |0       |
|  sd_reader                         |sd_reader                                     |596    |488     |94      |253     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |306    |267     |34      |139     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |784    |577     |115     |404     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |406    |250     |69      |280     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |146    |95      |18      |120     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |14     |9       |0       |14      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |34     |24      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |39     |33      |0       |39      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |174    |93      |27      |134     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |33     |13      |0       |33      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |34     |23      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |39     |28      |0       |38      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |378    |327     |46      |124     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |56     |44      |12      |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |67     |67      |0       |13      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |46     |37      |4       |28      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |121    |103     |18      |32      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |88     |76      |12      |30      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5131   |5060    |51      |1359    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |154    |88      |65      |29      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |539    |331     |93      |328     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |539    |331     |93      |328     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |220    |128     |0       |208     |0       |0       |
|        reg_inst                    |register                                      |218    |127     |0       |206     |0       |0       |
|        tap_inst                    |tap                                           |2      |1       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                       |319    |203     |93      |120     |0       |0       |
|        bus_inst                    |bus_top                                       |100    |54      |36      |35      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |49     |23      |18      |16      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |49     |29      |18      |17      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |113    |81      |29      |55      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4525  
    #2          2       1955  
    #3          3       678   
    #4          4       606   
    #5        5-10      817   
    #6        11-50     444   
    #7       51-100      25   
    #8       101-500     2    
  Average     3.30            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.257017s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (116.8%)

RUN-1004 : used memory is 790 MB, reserved memory is 775 MB, peak memory is 879 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 40931, tnet num: 9104, tinst num: 4089, tnode num: 47502, tedge num: 68483.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 9104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 8cd680b65a6ff6cfc503dfe22eb111ce4fa4689fc720310bb8f241ebd239c7f8 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4089
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 9106, pip num: 110747
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 120
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3152 valid insts, and 296769 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011100100100100110110101
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  15.406725s wall, 87.593750s user + 1.218750s system = 88.812500s CPU (576.5%)

RUN-1004 : used memory is 927 MB, reserved memory is 912 MB, peak memory is 1043 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_110147.log"
