<!doctype html>
<html>
<head>
<title>SCHCR0 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; SCHCR0 (DDR_PHY) Register</p><h1>SCHCR0 (DDR_PHY) Register</h1>
<h2>SCHCR0 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>SCHCR0</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000168</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080168 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Scheduler Command Register 0</td></tr>
</table>
<p></p>
<h2>SCHCR0 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:25</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Return zeroes on reads.</td></tr>
<tr valign=top><td>SCHDQV</td><td class="center">24:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Scheduler Command DQ Value. Specifies the value to be driven on the<br/>DQ bus during a mode register set command in per-DRAM<br/>addressability mode (DDR4 only). Each bit specifies a value to be<br/>driven on all DQ bits for a lane. Bit [0] is for the DQ bits on lane 0, bit [1]<br/>is for the DQ bits on lane 1, etc.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">15:12</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Return zeroes on reads.</td></tr>
<tr valign=top><td>SP_CMD</td><td class="center">11:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Special Command codes: Only applicable when CMD field is set to<br/>SPECIAL_COMMAND(4'b0111)<br/>Valid values are:<br/>4'b0000 = RESET_LO<br/>4'b0001 = RESET_HI<br/>4'b0010 = CKE_LO<br/>4'b0011 = CKE_HI<br/>4'b0100 = CK_STOP<br/>4'b0101 = CK_START<br/>4'b0110 = ODT_ON<br/>4'b0111 = ODT_OFF<br/>4'b1000 - 4'b1101 = RESERVED<br/>4'b1110 = RDIMMCRW<br/>4'b1111 = MODE_EXIT</td></tr>
<tr valign=top><td>CMD</td><td class="center"> 7:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Specifies the Command to be issued.<br/>Valid values are:<br/>4'b0000 = NOP<br/>4'b0001 = LOAD_MODE<br/>4'b0010 = SELF_REFRESH<br/>4'b0011 = REFRESH<br/>4'b0100 = PRECHARGE<br/>4'b0101 = PRECHAREGE_ALL<br/>4'b0110 = ACTIVATE<br/>4'b0111 = SPECIAL_COMMAND<br/>4'b1000 = WRITE<br/>4'b1001 = WRITE_PRECHG<br/>4'b1010 = READ<br/>4'b1011 = READ_PRECHG<br/>4'b1100 = ZQCAL_SHORT<br/>4'b1101 = ZQCAL_LONG<br/>4'b1110 = POWER_DOWN<br/>4'b1111 = SDRAM_NOP</td></tr>
<tr valign=top><td>SCHTRIG</td><td class="center"> 3:0</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Mode Register Command Trigger: Initialization Trigger: A write of '1' to<br/>this bit triggers the mode register command FSM to issue commands<br/>specified in bits [11:2] of this register. A bit setting of 1 means the step<br/>will be executed as part of the sequence, while a setting of '0' means the<br/>step will be bypassed. The Mod Register Set trigger bit is self-clearing.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>