
/-
-- auto-generated from 'SSA/Projects/InstCombine/scripts/extract-goals.py'
-/
open BitVec

theorem test7_thm.extracted_1._1 : ∀ (x : BitVec 47), ¬39#47 ≥ ↑47 → x.sshiftRight' 39#47 &&& 255#47 = x >>> 39#47 :=
sorry