# roguePcie.substitutions

file ClinkPcie.template
{
	{ P = "\$(P)", R = ":", B="\$(B)" }
}

file TriggerEventManager.template
{
	{ P = "\$(P)", R = "\$(R)Ch0:", L=0, F=0 }
	{ P = "\$(P)", R = "\$(R)Ch1:", L=1, F=1 }
	{ P = "\$(P)", R = "\$(R)Ch2:", L=2, F=2 }
	{ P = "\$(P)", R = "\$(R)Ch3:", L=3, F=3 }
}

#file biDevRogue.template
#{
#}
file boolDevRogue.template
{
	{
		NAME	= "Timing:UseMiniTpg",
		PATH	= "ClinkDevRoot.ClinkPcie.Hsio.TimingRx.TimingPhyMonitor.UseMiniTpg"
		PINI	= "YES"
		SCAN	= "\$(SCAN=1 second)"
		L		= "0"
	}
	{
		NAME	= "XpmMini:Config_L0Select_Enabled",
		PATH	= "ClinkDevRoot.ClinkPcie.Hsio.TimingRx.XpmMiniWrapper.XpmMini.Config_L0Select_Enabled"
		PINI	= "YES"
		L		= "0"
	}
	{
		NAME	= "XpmMini:HwEnable",
		PATH	= "ClinkDevRoot.ClinkPcie.Hsio.TimingRx.XpmMiniWrapper.XpmMini.HwEnable"
		PINI	= "YES"
		L		= "0"
	}
}

# TODO: Move PgpRx:FrameCnt to int64DevRogue.template
file liDevRogue.template
{
	{
		NAME	= "AxiPcieCore:FpgaVersion",
		PATH	= "ClinkDevRoot.ClinkPcie.AxiPcieCore.AxiVersion.FpgaVersion",
		DESC	= "AxiPcieCore FPGA Version (show as hex)"
		PINI	= "YES"
		L		= "0"
	}
	{
		NAME	= "AxiPcieCore:UpTime",
		PATH	= "ClinkDevRoot.ClinkPcie.AxiPcieCore.AxiVersion.UpTimeCnt",
		EGU		= "sec"
		SCAN	= "\$(SCAN=1 second)"
		L		= "0"
	}
	{
		NAME	= "Timing:sofCount",
		PATH	= "ClinkDevRoot.ClinkPcie.Hsio.TimingRx.TimingFrameRx.sofCount"
		DESC	= "Count for Start of Timing Frame"
		SCAN	= "\$(SCAN=1 second)"
		L		= "0"
	}
	{
		NAME	= "Timing:eofCount",
		PATH	= "ClinkDevRoot.ClinkPcie.Hsio.TimingRx.TimingFrameRx.eofCount"
		DESC	= "Count for End of Timing Frame"
		SCAN	= "\$(SCAN=1 second)"
		L		= "0"
	}
	{
		NAME	= "Timing:FidCount",
		PATH	= "ClinkDevRoot.ClinkPcie.Hsio.TimingRx.TimingFrameRx.FidCount"
		DESC	= "Fiducial Count"
		SCAN	= "\$(SCAN=1 second)"
		L		= "0"
	}
	{
		NAME	= "Timing:RxLinkUp",
		PATH	= "ClinkDevRoot.ClinkPcie.Hsio.TimingRx.TimingFrameRx.RxLinkUp"
		DESC	= "Timing fiber link status"
		SCAN	= "\$(SCAN=1 second)"
		L		= "0"
		LLSV    = "MAJOR"
	}
}

file loDevRogue.template
{
	{
		NAME	= "Timing:C_RxReset",
		PATH	= "ClinkDevRoot.ClinkPcie.Hsio.TimingRx.TimingFrameRx.C_RxReset"
		SAVE	= ""
		L		= "0"
	}
}

file longDevRogue.template
{
	{
		NAME	= "AxiPcieCore:ScratchPad",
		PATH	= "ClinkDevRoot.ClinkPcie.AxiPcieCore.AxiVersion.ScratchPad"
		PINI	= "YES"
		SAVE	= ""
		L		= "0"
	}
	{
		NAME	= "XpmMini:Config_L0Select_DestSel",
		DOL		= "32768"
		PATH	= "ClinkDevRoot.ClinkPcie.Hsio.TimingRx.XpmMiniWrapper.XpmMini.Config_L0Select_DestSel"
		L		= "0"
	}
	{
		NAME	= "XpmMini:Link",
		PATH	= "ClinkDevRoot.ClinkPcie.Hsio.TimingRx.XpmMiniWrapper.XpmMini.Link"
		L		= "0"
	}
}

#       DESC    = "0         1         2         3         "
#       DESC    = "01234567890123 Max 40 char 7890123456789"
