

================================================================
== Vivado HLS Report for 'soft_max'
================================================================
* Date:           Sun Aug 13 15:24:09 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dense
* Solution:       S4
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 31.264 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21| 0.840 us | 0.840 us |   21|   21|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Sum_Loop         |        8|        8|         5|          2|          1|     3|    yes   |
        |- Prediction_Loop  |        9|        9|         8|          1|          1|     3|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 2
  Pipeline-0 : II = 2, D = 5, States = { 2 3 4 5 6 }
  Pipeline-1 : II = 1, D = 8, States = { 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 8 
8 --> 16 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 8 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%dense_array_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %dense_array_2_read)" [dense.cpp:5]   --->   Operation 17 'read' 'dense_array_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%dense_array_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %dense_array_1_read)" [dense.cpp:5]   --->   Operation 18 'read' 'dense_array_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%dense_array_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %dense_array_0_read)" [dense.cpp:5]   --->   Operation 19 'read' 'dense_array_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.18ns)   --->   "br label %1" [dense.cpp:10]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 31.2>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ 0.000000e+00, %0 ], [ %sum, %Sum_Loop ]"   --->   Operation 21 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %Sum_Loop ]"   --->   Operation 22 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.61ns)   --->   "%icmp_ln10 = icmp eq i2 %i_0, -1" [dense.cpp:10]   --->   Operation 23 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.00ns)   --->   "%i = add i2 %i_0, 1" [dense.cpp:10]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %.preheader.preheader, label %Sum_Loop" [dense.cpp:10]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.15ns)   --->   "%tmp_4 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %dense_array_0_read_1, float %dense_array_1_read_1, float %dense_array_2_read_1, i2 %i_0)" [dense.cpp:12]   --->   Operation 27 'mux' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [3/3] (30.1ns)   --->   "%tmp = call float @llvm.exp.f32(float %tmp_4)" [dense.cpp:12]   --->   Operation 28 'fexp' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 30.1>
ST_3 : Operation 29 [2/3] (30.1ns)   --->   "%tmp = call float @llvm.exp.f32(float %tmp_4)" [dense.cpp:12]   --->   Operation 29 'fexp' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 30.1>
ST_4 : Operation 30 [1/3] (30.1ns)   --->   "%tmp = call float @llvm.exp.f32(float %tmp_4)" [dense.cpp:12]   --->   Operation 30 'fexp' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 15.9>
ST_5 : Operation 31 [2/2] (15.9ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense.cpp:12]   --->   Operation 31 'fadd' 'sum' <Predicate = (!icmp_ln10)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 15.9>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [dense.cpp:11]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str)" [dense.cpp:11]   --->   Operation 33 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dense.cpp:12]   --->   Operation 34 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 35 [1/2] (15.9ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense.cpp:12]   --->   Operation 35 'fadd' 'sum' <Predicate = (!icmp_ln10)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_1)" [dense.cpp:13]   --->   Operation 36 'specregionend' 'empty_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [dense.cpp:10]   --->   Operation 37 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 1.18>
ST_7 : Operation 38 [1/1] (1.18ns)   --->   "br label %.preheader" [dense.cpp:16]   --->   Operation 38 'br' <Predicate = true> <Delay = 1.18>

State 8 <SV = 3> <Delay = 31.2>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ %j, %Prediction_Loop_end ], [ 0, %.preheader.preheader ]"   --->   Operation 39 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.61ns)   --->   "%icmp_ln16 = icmp eq i2 %j_0, -1" [dense.cpp:16]   --->   Operation 40 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 41 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (1.00ns)   --->   "%j = add i2 %j_0, 1" [dense.cpp:16]   --->   Operation 42 'add' 'j' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %2, label %Prediction_Loop_begin" [dense.cpp:16]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (1.15ns)   --->   "%tmp_6 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %dense_array_0_read_1, float %dense_array_1_read_1, float %dense_array_2_read_1, i2 %j_0)" [dense.cpp:18]   --->   Operation 44 'mux' 'tmp_6' <Predicate = (!icmp_ln16)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 45 [3/3] (30.1ns)   --->   "%tmp_2 = call float @llvm.exp.f32(float %tmp_6)" [dense.cpp:18]   --->   Operation 45 'fexp' 'tmp_2' <Predicate = (!icmp_ln16)> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 46 [1/1] (0.86ns)   --->   "switch i2 %j_0, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [dense.cpp:18]   --->   Operation 46 'switch' <Predicate = (!icmp_ln16)> <Delay = 0.86>

State 9 <SV = 4> <Delay = 30.1>
ST_9 : Operation 47 [2/3] (30.1ns)   --->   "%tmp_2 = call float @llvm.exp.f32(float %tmp_6)" [dense.cpp:18]   --->   Operation 47 'fexp' 'tmp_2' <Predicate = true> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 5> <Delay = 30.1>
ST_10 : Operation 48 [1/3] (30.1ns)   --->   "%tmp_2 = call float @llvm.exp.f32(float %tmp_6)" [dense.cpp:18]   --->   Operation 48 'fexp' 'tmp_2' <Predicate = true> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 6> <Delay = 22.0>
ST_11 : Operation 49 [5/5] (22.0ns)   --->   "%tmp_3 = fdiv float %tmp_2, %sum_0" [dense.cpp:18]   --->   Operation 49 'fdiv' 'tmp_3' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 22.0>
ST_12 : Operation 50 [4/5] (22.0ns)   --->   "%tmp_3 = fdiv float %tmp_2, %sum_0" [dense.cpp:18]   --->   Operation 50 'fdiv' 'tmp_3' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 22.0>
ST_13 : Operation 51 [3/5] (22.0ns)   --->   "%tmp_3 = fdiv float %tmp_2, %sum_0" [dense.cpp:18]   --->   Operation 51 'fdiv' 'tmp_3' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 22.0>
ST_14 : Operation 52 [2/5] (22.0ns)   --->   "%tmp_3 = fdiv float %tmp_2, %sum_0" [dense.cpp:18]   --->   Operation 52 'fdiv' 'tmp_3' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 22.0>
ST_15 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str2) nounwind" [dense.cpp:17]   --->   Operation 53 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str2)" [dense.cpp:17]   --->   Operation 54 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dense.cpp:18]   --->   Operation 55 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 56 [1/5] (22.0ns)   --->   "%tmp_3 = fdiv float %tmp_2, %sum_0" [dense.cpp:18]   --->   Operation 56 'fdiv' 'tmp_3' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 57 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %pred_1, float %tmp_3)" [dense.cpp:18]   --->   Operation 57 'write' <Predicate = (j_0 == 1)> <Delay = 0.00>
ST_15 : Operation 58 [1/1] (0.00ns)   --->   "br label %Prediction_Loop_end" [dense.cpp:18]   --->   Operation 58 'br' <Predicate = (j_0 == 1)> <Delay = 0.00>
ST_15 : Operation 59 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %pred_0, float %tmp_3)" [dense.cpp:18]   --->   Operation 59 'write' <Predicate = (j_0 == 0)> <Delay = 0.00>
ST_15 : Operation 60 [1/1] (0.00ns)   --->   "br label %Prediction_Loop_end" [dense.cpp:18]   --->   Operation 60 'br' <Predicate = (j_0 == 0)> <Delay = 0.00>
ST_15 : Operation 61 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %pred_2, float %tmp_3)" [dense.cpp:18]   --->   Operation 61 'write' <Predicate = (j_0 != 0 & j_0 != 1)> <Delay = 0.00>
ST_15 : Operation 62 [1/1] (0.00ns)   --->   "br label %Prediction_Loop_end" [dense.cpp:18]   --->   Operation 62 'br' <Predicate = (j_0 != 0 & j_0 != 1)> <Delay = 0.00>
ST_15 : Operation 63 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str2, i32 %tmp_5)" [dense.cpp:19]   --->   Operation 63 'specregionend' 'empty_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_15 : Operation 64 [1/1] (0.00ns)   --->   "br label %.preheader" [dense.cpp:16]   --->   Operation 64 'br' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 0.00>
ST_16 : Operation 65 [1/1] (0.00ns)   --->   "ret void" [dense.cpp:21]   --->   Operation 65 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dense_array_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_array_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_array_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pred_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pred_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pred_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dense_array_2_read_1 (read             ) [ 00111111111111110]
dense_array_1_read_1 (read             ) [ 00111111111111110]
dense_array_0_read_1 (read             ) [ 00111111111111110]
br_ln10              (br               ) [ 01111110000000000]
sum_0                (phi              ) [ 00111111111111110]
i_0                  (phi              ) [ 00100000000000000]
icmp_ln10            (icmp             ) [ 00111110000000000]
empty                (speclooptripcount) [ 00000000000000000]
i                    (add              ) [ 01111110000000000]
br_ln10              (br               ) [ 00000000000000000]
tmp_4                (mux              ) [ 00111000000000000]
tmp                  (fexp             ) [ 00110110000000000]
specloopname_ln11    (specloopname     ) [ 00000000000000000]
tmp_1                (specregionbegin  ) [ 00000000000000000]
specpipeline_ln12    (specpipeline     ) [ 00000000000000000]
sum                  (fadd             ) [ 01111110000000000]
empty_3              (specregionend    ) [ 00000000000000000]
br_ln10              (br               ) [ 01111110000000000]
br_ln16              (br               ) [ 00000001111111110]
j_0                  (phi              ) [ 00000000111111110]
icmp_ln16            (icmp             ) [ 00000000111111110]
empty_4              (speclooptripcount) [ 00000000000000000]
j                    (add              ) [ 00000001111111110]
br_ln16              (br               ) [ 00000000000000000]
tmp_6                (mux              ) [ 00000000111000000]
switch_ln18          (switch           ) [ 00000000000000000]
tmp_2                (fexp             ) [ 00000000100111110]
specloopname_ln17    (specloopname     ) [ 00000000000000000]
tmp_5                (specregionbegin  ) [ 00000000000000000]
specpipeline_ln18    (specpipeline     ) [ 00000000000000000]
tmp_3                (fdiv             ) [ 00000000000000000]
write_ln18           (write            ) [ 00000000000000000]
br_ln18              (br               ) [ 00000000000000000]
write_ln18           (write            ) [ 00000000000000000]
br_ln18              (br               ) [ 00000000000000000]
write_ln18           (write            ) [ 00000000000000000]
br_ln18              (br               ) [ 00000000000000000]
empty_5              (specregionend    ) [ 00000000000000000]
br_ln16              (br               ) [ 00000001111111110]
ret_ln21             (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dense_array_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_array_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dense_array_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_array_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_array_2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_array_2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pred_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pred_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pred_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pred_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pred_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pred_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="dense_array_2_read_1_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_array_2_read_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="dense_array_1_read_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_array_1_read_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="dense_array_0_read_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_array_0_read_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln18_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/15 "/>
</bind>
</comp>

<comp id="77" class="1004" name="write_ln18_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/15 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln18_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/15 "/>
</bind>
</comp>

<comp id="91" class="1005" name="sum_0_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="sum_0_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="32" slack="1"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="i_0_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="2" slack="1"/>
<pin id="105" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_0_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="2" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="j_0_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="1"/>
<pin id="116" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="j_0_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="0"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="1" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/8 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="3"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="0" index="1" bw="32" slack="5"/>
<pin id="134" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp/2 tmp_2/8 "/>
</bind>
</comp>

<comp id="144" class="1005" name="reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln10_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_4_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="1"/>
<pin id="165" dir="0" index="2" bw="32" slack="1"/>
<pin id="166" dir="0" index="3" bw="32" slack="1"/>
<pin id="167" dir="0" index="4" bw="2" slack="0"/>
<pin id="168" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln16_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/8 "/>
</bind>
</comp>

<comp id="178" class="1004" name="j_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/8 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_6_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="3"/>
<pin id="187" dir="0" index="2" bw="32" slack="3"/>
<pin id="188" dir="0" index="3" bw="32" slack="3"/>
<pin id="189" dir="0" index="4" bw="2" slack="0"/>
<pin id="190" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="194" class="1005" name="dense_array_2_read_1_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_2_read_1 "/>
</bind>
</comp>

<comp id="200" class="1005" name="dense_array_1_read_1_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_1_read_1 "/>
</bind>
</comp>

<comp id="206" class="1005" name="dense_array_0_read_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_0_read_1 "/>
</bind>
</comp>

<comp id="212" class="1005" name="icmp_ln10_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="221" class="1005" name="tmp_4_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="226" class="1005" name="sum_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="231" class="1005" name="icmp_ln16_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="7"/>
<pin id="233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="235" class="1005" name="j_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="0"/>
<pin id="237" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="240" class="1005" name="tmp_6_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="50" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="50" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="50" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="95" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="125"><net_src comp="118" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="130"><net_src comp="91" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="131" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="136"><net_src comp="131" pin="2"/><net_sink comp="77" pin=2"/></net>

<net id="137"><net_src comp="131" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="138"><net_src comp="91" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="139" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="154"><net_src comp="107" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="107" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="107" pin="4"/><net_sink comp="162" pin=4"/></net>

<net id="171"><net_src comp="162" pin="5"/><net_sink comp="139" pin=1"/></net>

<net id="176"><net_src comp="118" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="118" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="118" pin="4"/><net_sink comp="184" pin=4"/></net>

<net id="193"><net_src comp="184" pin="5"/><net_sink comp="139" pin=1"/></net>

<net id="197"><net_src comp="52" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="162" pin=3"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="184" pin=3"/></net>

<net id="203"><net_src comp="58" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="209"><net_src comp="64" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="215"><net_src comp="150" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="156" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="224"><net_src comp="162" pin="5"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="229"><net_src comp="126" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="234"><net_src comp="172" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="178" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="243"><net_src comp="184" pin="5"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="139" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pred_0 | {15 }
	Port: pred_1 | {15 }
	Port: pred_2 | {15 }
 - Input state : 
	Port: soft_max : dense_array_0_read | {1 }
	Port: soft_max : dense_array_1_read | {1 }
	Port: soft_max : dense_array_2_read | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		i : 1
		br_ln10 : 2
		tmp_4 : 1
		tmp : 2
	State 3
	State 4
	State 5
	State 6
		empty_3 : 1
	State 7
	State 8
		icmp_ln16 : 1
		j : 1
		br_ln16 : 2
		tmp_6 : 1
		tmp_2 : 2
		switch_ln18 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		write_ln18 : 1
		write_ln18 : 1
		write_ln18 : 1
		empty_5 : 1
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   fexp   |            grp_fu_139           |    7    |    94   |   929   |
|----------|---------------------------------|---------|---------|---------|
|   fdiv   |            grp_fu_131           |    0    |   217   |   779   |
|----------|---------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_126           |    2    |   177   |   198   |
|----------|---------------------------------|---------|---------|---------|
|    mux   |           tmp_4_fu_162          |    0    |    0    |    15   |
|          |           tmp_6_fu_184          |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|    add   |             i_fu_156            |    0    |    0    |    10   |
|          |             j_fu_178            |    0    |    0    |    10   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln10_fu_150        |    0    |    0    |    8    |
|          |         icmp_ln16_fu_172        |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|
|          | dense_array_2_read_1_read_fu_52 |    0    |    0    |    0    |
|   read   | dense_array_1_read_1_read_fu_58 |    0    |    0    |    0    |
|          | dense_array_0_read_1_read_fu_64 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |      write_ln18_write_fu_70     |    0    |    0    |    0    |
|   write  |      write_ln18_write_fu_77     |    0    |    0    |    0    |
|          |      write_ln18_write_fu_84     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    9    |   488   |   1972  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|dense_array_0_read_1_reg_206|   32   |
|dense_array_1_read_1_reg_200|   32   |
|dense_array_2_read_1_reg_194|   32   |
|         i_0_reg_103        |    2   |
|          i_reg_216         |    2   |
|      icmp_ln10_reg_212     |    1   |
|      icmp_ln16_reg_231     |    1   |
|         j_0_reg_114        |    2   |
|          j_reg_235         |    2   |
|           reg_144          |   32   |
|        sum_0_reg_91        |   32   |
|         sum_reg_226        |   32   |
|        tmp_4_reg_221       |   32   |
|        tmp_6_reg_240       |   32   |
+----------------------------+--------+
|            Total           |   266  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------|------|------|------|--------||---------||---------|
|     Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------|------|------|------|--------||---------||---------|
| sum_0_reg_91 |  p0  |   2  |  32  |   64   ||    9    |
|  j_0_reg_114 |  p0  |   2  |   2  |    4   ||    9    |
|  grp_fu_139  |  p1  |   4  |  32  |   128  ||    21   |
|--------------|------|------|------|--------||---------||---------|
|     Total    |      |      |      |   196  ||  3.662  ||    39   |
|--------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   488  |  1972  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   39   |
|  Register |    -   |    -   |   266  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    3   |   754  |  2011  |
+-----------+--------+--------+--------+--------+
