// Seed: 3061268235
module module_0 (
    output tri0 id_0,
    input wor id_1,
    input wor id_2,
    input supply0 id_3,
    input tri id_4,
    output tri0 id_5,
    output supply0 id_6
);
  supply1 id_8;
  assign id_0 = !id_8;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri0 id_4,
    input supply0 id_5,
    output tri1 id_6,
    input supply1 id_7
);
  wire id_9;
  module_0(
      id_6, id_1, id_1, id_0, id_5, id_6, id_6
  );
endmodule
