0.7
2020.2
May 21 2025
22:59:56
/home/Sol/Digital-System-Design-II/instructionDecode/instructionDecode.sim/sim_1/impl/timing/xsim/InstructionDecodeTB_time_impl.v,1760063356,verilog,,,,RAM32M_HD13;RAM32M_HD14;RAM32M_HD15;RAM32M_HD17;RAM32M_HD18;RAM32M_HD19;RAM32M_HD20;RAM32M_HD21;RAM32M_HD24;RAM32M_UNIQ_BASE_;RAM32X1D_HD16;RAM32X1D_HD22;RAM32X1D_HD23;RAM32X1D_UNIQ_BASE_;glbl;instructionDecode;registerFile,,,../../../../../../../Xilinx/Vivado/2025.1/data/rsb/busdef,,,,,
/home/Sol/Digital-System-Design-II/instructionDecode/instructionDecode.srcs/sim_1/new/instructionDecodeTB.vhd,1760062313,vhdl,,,,instructiondecodetb,,,,,,,,
