* Z:\mnt\design.r\spice\examples\3733.asc
V1 IN 0 6
M쬞1 IN N002 N004 N004 Si4866DY
M쬞2 N004 N006 0 0 Si4866DY
C1 N003 N004 .1
D1 IN N003 1N5817
D2 0 N004 1N5817
R1 N005 OUT .003
C2 N005 OUT 1000p
L1 N004 N005 1
R2 IN N001 10K
M쬞3 IN N007 N009 N009 Si4866DY
M쬞4 N009 N011 0 0 Si4866DY
C3 N008 N009 .1
D3 IN N008 1N5817
D4 0 N009 1N5817
R3 N010 OUT .003
C4 N010 OUT 1000p
L2 N009 N010 1
M쬞5 IN N016 N018 N018 Si4866DY
M쬞6 N018 N022 0 0 Si4866DY
C5 N017 N018 .1
D5 0 N018 1N5817
R4 N020 OUT .003
L3 N018 N020 1
D6 IN N017 1N5817
C6 N020 OUT 1000p
C7 OUT 0 1500 Rser=5m
C8 N019 OUT 100p
C9 N015 0 100p
C10 N013 0 680p
R5 N014 N013 5K
XU1 0 IN 0 N012 OUT 0 N021 N019 0 N005 OUT N010 OUT OUT N020 N015 N014 0 0 0 N017 N016 N018 N022 N011 0 N006 IN N009 N007 N008 N004 N002 N003 N001 0 LTC3733
Rload OUT 0 .1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 300u startup
.lib LTC3733.sub
.backanno
.end
