// Seed: 176318900
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_2 - !id_2;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    input wand id_2,
    input supply1 id_3,
    input tri0 id_4,
    output uwire id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
  always @(posedge id_3 or posedge 1) begin
    if (1) if (1'd0) id_1 <= 1;
  end
endmodule
