/**
 * @file sta_ddr_sta1295_setting.h
 * @brief This is the header file for DDR
 * Copyright (C) ST-Microelectronics SA 2015
 * @author: APG-MID team
 */
#include "utils.h"

#include "sta_map.h"
#include "sta_ddr.h"
#include "sta_lpddr2_sta1385_timing.h"
#include "sta1385_lpddr2_setting.h"

/* Registers offsets */
#define PUBL_PGCR 0x008
#define PUBL_DXCCR 0x028
#define PUBL_DCR 0x030
#define PUBL_MR0 0x040
#define PUBL_MR1 0x044
#define PUBL_MR2 0x048
#define PUBL_MR3 0x04C
#define PUBL_ODTCR 0x050
#define PUBL_ACIOCR 0x024
#define PUBL_DTPR0 0x034
#define PUBL_DTPR1 0x038
#define PUBL_DTPR2 0x03C
#define PUBL_PTR0 0x018
#define PUBL_PTR1 0x01C
#define PUBL_PTR2 0x020
#define PUBL_DSGCR 0x02C

#define PUBL_DX0GCR 0x1C0
#define PUBL_DX1GCR 0x200
#define PUBL_DX2GCR 0x240
#define PUBL_DX3GCR 0x280

t_sta_ddr_setting sta_ddr_setting_table[] = {
DDRSETTING(0x00040004, DDR3_CTRL_BASE + MSTR, UMCTL2_MSTR)
DDRSETTING(0x00007010, DDR3_CTRL_BASE + MRCTRL0, UMCTL2_MRCTRL0)
DDRSETTING(0x0000ff7c, DDR3_CTRL_BASE + MRCTRL1, UMCTL2_MRCTRL1)
DDRSETTING(0x40140001/*TIMING_INIT0*/, DDR3_CTRL_BASE + INIT(0), UMCTL2_INIT(0))
DDRSETTING(TIMING_INIT1, DDR3_CTRL_BASE + INIT(1), UMCTL2_INIT(1))
DDRSETTING(0x00000406/*TIMING_INIT2*/, DDR3_CTRL_BASE + INIT(2), UMCTL2_INIT(2))
DDRSETTING(TIMING_INIT3, DDR3_CTRL_BASE + INIT(3), UMCTL2_INIT(3))
DDRSETTING(0x00020000, DDR3_CTRL_BASE + INIT(4), UMCTL2_INIT(4))
DDRSETTING(TIMING_INIT5, DDR3_CTRL_BASE + INIT(5), UMCTL2_INIT(5))
DDRSETTING(TIMING_DRAMTMG0, DDR3_CTRL_BASE + DRAMTMG(0), UMCTL2_DRAMTMG(0))
DDRSETTING(TIMING_DRAMTMG1, DDR3_CTRL_BASE + DRAMTMG(1), UMCTL2_DRAMTMG(1))
DDRSETTING(TIMING_DRAMTMG2, DDR3_CTRL_BASE + DRAMTMG(2), UMCTL2_DRAMTMG(2))
DDRSETTING(TIMING_DRAMTMG3, DDR3_CTRL_BASE + DRAMTMG(3), UMCTL2_DRAMTMG(3))
DDRSETTING(TIMING_DRAMTMG4, DDR3_CTRL_BASE + DRAMTMG(4), UMCTL2_DRAMTMG(4))
DDRSETTING(TIMING_DRAMTMG5, DDR3_CTRL_BASE + DRAMTMG(5), UMCTL2_DRAMTMG(5))
DDRSETTING(TIMING_DRAMTMG6, DDR3_CTRL_BASE + DRAMTMG(6), UMCTL2_DRAMTMG(6))
DDRSETTING(TIMING_DRAMTMG7, DDR3_CTRL_BASE + DRAMTMG(7), UMCTL2_DRAMTMG(7))
DDRSETTING(TIMING_DRAMTMG8, DDR3_CTRL_BASE + DRAMTMG(8), UMCTL2_DRAMTMG(8))
DDRSETTING(TIMING_DRAMTMG14, DDR3_CTRL_BASE + DRAMTMG(14), UMCTL2_DRAMTMG(14))
DDRSETTING(TIMING_ZQCTL0, DDR3_CTRL_BASE + ZQCTL0, UMCTL2_ZQCTL0)
DDRSETTING(0x00500070, DDR3_CTRL_BASE + ZQCTL1, UMCTL2_ZQCTL1)
DDRSETTING(0x00000000, DDR3_CTRL_BASE + ZQCTL2, UMCTL2_ZQCTL2)
DDRSETTING(TIMING_DFITMG0, DDR3_CTRL_BASE + DFITMG0, UMCTL2_DFITMG0)
DDRSETTING(TIMING_DFITMG1, DDR3_CTRL_BASE + DFITMG1, UMCTL2_DFITMG1)
DDRSETTING(0x07d03121, DDR3_CTRL_BASE + DFILPCFG0, UMCTL2_DFILPCFG0)
DDRSETTING(0x60400004, DDR3_CTRL_BASE + DFIUPD0, UMCTL2_DFIUPD0)
DDRSETTING(0x007900a4, DDR3_CTRL_BASE + DFIUPD1, UMCTL2_DFIUPD1)
DDRSETTING(0x80000000, DDR3_CTRL_BASE + DFIUPD2, UMCTL2_DFIUPD2)
DDRSETTING(0xDEADDEAD, DDR3_CTRL_BASE + DFIMISC, UMCTL2_DFIMISC)
DDRSETTING(0x0505031c, DDR3_CTRL_BASE + ODTCFG, UMCTL2_ODTCFG)
DDRSETTING(0x00000001, DDR3_CTRL_BASE + ODTMAP, UMCTL2_ODTMAP)
DDRSETTING(0x31f60107, DDR3_CTRL_BASE + SCHED, UMCTL2_SCHED)
DDRSETTING(0x00000000, DDR3_CTRL_BASE + SCHED1, UMCTL2_SCHED1)
DDRSETTING(0x2e00ba31, DDR3_CTRL_BASE + PERFHPR1, UMCTL2_PERFHPR1)
DDRSETTING(0x71003fb4, DDR3_CTRL_BASE + PERFLPR1, UMCTL2_PERFLPR1)
DDRSETTING(0x01001a35, DDR3_CTRL_BASE + PERFWR1, UMCTL2_PERFWR1)
DDRSETTING(0x00000010, DDR3_CTRL_BASE + DBG0, UMCTL2_DBG0)
DDRSETTING(0xDEADDEAD, DDR3_CTRL_BASE + DBG1, UMCTL2_DBG1)
DDRSETTING(0x00000000, DDR3_CTRL_BASE + DBGCMD, UMCTL2_DBGCMD)
DDRSETTING(0xDEADDEAD, DDR3_CTRL_BASE + SWCTL, UMCTL2_SWCTL)
DDRSETTING(0x00000011, DDR3_CTRL_BASE + POISONCFG, UMCTL2_POISONCFG)
DDRSETTING(0x00000100, DDR3_CTRL_BASE + PCCFG, UMCTL2_PCCFG)
DDRSETTING(0x0000732f, DDR3_CTRL_BASE + PCFGR(0), UMCTL2_PCFGR(0))
DDRSETTING(0x0000012d, DDR3_CTRL_BASE + PCFGW(0), UMCTL2_PCFGW(0))
DDRSETTING(0x00000001, DDR3_CTRL_BASE + PCFGW(0), UMCTL2_PCTRL(0))
DDRSETTING(0x0020000b, DDR3_CTRL_BASE + PCFGQOS0(0), UMCTL2_PCFGQOS0(0))
DDRSETTING(0x032202fa, DDR3_CTRL_BASE + PCFGQOS1(0), UMCTL2_PCFGQOS1(0))
DDRSETTING(0x00100002, DDR3_CTRL_BASE + PCFGWQOS0(0), UMCTL2_PCFGWQOS0(0))
DDRSETTING(0x00000016, DDR3_CTRL_BASE + PCFGWQOS1(0), UMCTL2_PCFGWQOS1(0))
DDRSETTING(0x000003de, DDR3_CTRL_BASE + PCFGR(1), UMCTL2_PCFGR(1))
DDRSETTING(0x0000309a, DDR3_CTRL_BASE + PCFGW(1), UMCTL2_PCFGW(1))
DDRSETTING(0x00000001, DDR3_CTRL_BASE + PCFGW(0), UMCTL2_PCTRL(1))
DDRSETTING(0x02100503, DDR3_CTRL_BASE + PCFGQOS0(1), UMCTL2_PCFGQOS0(1))
DDRSETTING(0x05b105cd, DDR3_CTRL_BASE + PCFGQOS1(1), UMCTL2_PCFGQOS1(1))
DDRSETTING(0x00000001, DDR3_CTRL_BASE + PCFGWQOS0(1), UMCTL2_PCFGWQOS0(1))
DDRSETTING(0x000004a2, DDR3_CTRL_BASE + PCFGWQOS1(1), UMCTL2_PCFGWQOS1(1))
DDRSETTING(0x00003140, DDR3_CTRL_BASE + PCFGR(2), UMCTL2_PCFGR(2))
DDRSETTING(0x00001162, DDR3_CTRL_BASE + PCFGW(2), UMCTL2_PCFGW(2))
DDRSETTING(0x00000001, DDR3_CTRL_BASE + PCFGW(0), UMCTL2_PCTRL(2))
DDRSETTING(0x01110200, DDR3_CTRL_BASE + PCFGQOS0(2), UMCTL2_PCFGQOS0(2))
DDRSETTING(0x00ba0407, DDR3_CTRL_BASE + PCFGQOS1(2), UMCTL2_PCFGQOS1(2))
DDRSETTING(0x00100005, DDR3_CTRL_BASE + PCFGWQOS0(2), UMCTL2_PCFGWQOS0(2))
DDRSETTING(0x0000054c, DDR3_CTRL_BASE + PCFGWQOS1(2), UMCTL2_PCFGWQOS1(2))
DDRSETTING(0x000052de, DDR3_CTRL_BASE + PCFGR(3), UMCTL2_PCFGR(3))
DDRSETTING(0x0000121c, DDR3_CTRL_BASE + PCFGW(3), UMCTL2_PCFGW(3))
DDRSETTING(0x00000001, DDR3_CTRL_BASE + PCFGW(0), UMCTL2_PCTRL(3))
DDRSETTING(0x01110a08, DDR3_CTRL_BASE + PCFGQOS0(3), UMCTL2_PCFGQOS0(3))
DDRSETTING(0x06730088, DDR3_CTRL_BASE + PCFGQOS1(3), UMCTL2_PCFGQOS1(3))
DDRSETTING(0x0010000a, DDR3_CTRL_BASE + PCFGWQOS0(3), UMCTL2_PCFGWQOS0(3))
DDRSETTING(0x000005f9, DDR3_CTRL_BASE + PCFGWQOS1(3), UMCTL2_PCFGWQOS1(3))
DDRSETTING(0xDEADDEAD, DDR3_CTRL_BASE + PWRCTL, UMCTL2_PWRCTL)
DDRSETTING(0x00043201, DDR3_CTRL_BASE + PWRTMG, UMCTL2_PWRTMG)
DDRSETTING(0x00020001, DDR3_CTRL_BASE + HWLPCTL, UMCTL2_HWLPCTL)
DDRSETTING(0x00204030, DDR3_CTRL_BASE + RFSHCTL0, UMCTL2_RFSHCTL0)
DDRSETTING(0x00300034, DDR3_CTRL_BASE + RFSHTMG, UMCTL2_RFSHTMG)
DDRSETTING(0xDEADDEAD, DDR3_CTRL_BASE + CRCPARSTAT, UMCTL2_CRCPARSTAT)
DDRSETTING(0x00000010, DDR3_CTRL_BASE + DERATEEN, UMCTL2_DERATEEN)
DDRSETTING(0xae3e310a, DDR3_CTRL_BASE + DERATEINT, UMCTL2_DERATEINT)
DDRSETTING(0x00000000, DDR3_CTRL_BASE + RFSHCTL3, UMCTL2_RFSHCTL3)
DDRSETTING(0x00000000, DDR3_CTRL_BASE + DIMMCTL, UMCTL2_DIMMCTL)
DDRSETTING(0x00000000, DDR3_CTRL_BASE + CRCPARCTL0, UMCTL2_CRCPARCTL0)

DDRSETTING(0x18842202, DDR3_PUB_BASE + PUBL_PGCR, PUBL_PGCR)
DDRSETTING(0x00000c40, DDR3_PUB_BASE + PUBL_DXCCR, PUBL_DXCCR)
DDRSETTING(0x0000000c, DDR3_PUB_BASE + PUBL_DCR, PUBL_DCR)
DDRSETTING(0xDEADDEAD, DDR3_PUB_BASE + PUBL_MR0, PUBL_MR0)
DDRSETTING(TIMING_MR1, DDR3_PUB_BASE + PUBL_MR1, PUBL_MR1)
DDRSETTING(TIMING_MR2, DDR3_PUB_BASE + PUBL_MR2, PUBL_MR2)
DDRSETTING(0x00000002, DDR3_PUB_BASE + PUBL_MR3, PUBL_MR3)
DDRSETTING(TIMING_DTPR0, DDR3_PUB_BASE + PUBL_DTPR0, PUBL_DTPR0)
DDRSETTING(TIMING_DTPR1, DDR3_PUB_BASE + PUBL_DTPR1, PUBL_DTPR1)
DDRSETTING(0x00018c38/*TIMING_DTPR2*/, DDR3_PUB_BASE + PUBL_DTPR2, PUBL_DTPR2)
DDRSETTING(TIMING_PTR0, DDR3_PUB_BASE + PUBL_PTR0, PUBL_PTR0)
DDRSETTING(TIMING_PTR1, DDR3_PUB_BASE + PUBL_PTR1, PUBL_PTR1)
DDRSETTING(TIMING_PTR2, DDR3_PUB_BASE + PUBL_PTR2, PUBL_PTR2)
DDRSETTING(0xfa00113f, DDR3_PUB_BASE + PUBL_DSGCR, PUBL_DSGCR)
DDRSETTING(0xDEADDEAD, DDR3_PUB_BASE + PUBL_ODTCR, PUBL_ODTCR)
DDRSETTING(0xDEADDEAD, DDR3_PUB_BASE + PUBL_DX0GCR, PUBL_DX0GCR)
DDRSETTING(0x0000c881, DDR3_PUB_BASE + PUBL_DX1GCR, PUBL_DX1GCR)
DDRSETTING(0xDEADDEAD, DDR3_PUB_BASE + PUBL_DX2GCR, PUBL_DX2GCR)
DDRSETTING(0xDEADDEAD, DDR3_PUB_BASE + PUBL_DX3GCR, PUBL_DX3GCR)

DDRSETTING(MAX_IDX, MAX_IDX, MAX_IDX)
};
