// Seed: 3414308283
module module_0 #(
    parameter id_4 = 32'd88
) (
    output tri1 id_0
    , _id_4,
    input  tri0 id_1,
    input  wor  id_2
);
  wire [id_4 : id_4  ==  1] id_5;
  assign module_2.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd66
) (
    input wand id_0,
    input uwire _id_1,
    output supply1 id_2
);
  wire [1 : -1 'h0 !=?  !  id_1] id_4;
  wire id_5;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1
    , id_14,
    input wire id_2,
    input wire id_3,
    input tri1 id_4,
    output supply1 id_5,
    output tri1 id_6,
    input supply0 id_7,
    output supply0 id_8,
    input supply0 id_9,
    input tri1 id_10,
    input supply1 id_11,
    output uwire id_12
);
  tri0 id_15 = id_2 == id_3;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4
  );
endmodule
