[1] BSC Application Repository: https://pm.bsc.es/projects/bar/wiki/applications.
[2] Marenostrum III: http://www.bsc.es/marenostrum-support-services/mn3.
[3] B. M. Beckmann, M. R. Marty, and D. A. Wood. Asr: Adaptive selective
replication for cmp caches. In Proceedings of the 39th Annual IEEE/ACM
International Symposium on Microarchitecture, MICRO 39, pages 443–454,
Washington, DC, USA, 2006. IEEE Computer Society.
[4] F. Cappello, A. Geist, B. Gropp, L. Kale, B. Kramer, and M. Snir. Toward
exascale resilience. Int. J. High Perform. Comput. Appl., 23(4):374–388, Nov.
2009.
[5] A. Duran, E. Ayguade, R. M. Badia, J. Labarta, L. Martinell, X. Martorell,
and J. Planas. Ompss: a proposal for programming heterogeneous multi-core
architectures. Parallel Processing Letters, 21(2):173–193, 2011.
[6] M. Ebrahimi, H. Asadi, and M. B. Tahoori. A layout-based approach for multiple
event transient analysis. In Proceedings of the 50th Annual Design Automation
Conference, DAC ’13, pages 100:1–100:6, New York, NY, USA, 2013. ACM.
[7] B. Fang, K. Pattabiraman, M. Ripeanu, and S. Gurumurthi. Evaluating the error
resilience of parallel programs. In The 4th Fault Tolerance for HPC at eXtreme
Scale Workshop (FTXS), 2014.
[8] D. Fiala, F. Mueller, C. Engelmann, R. Riesen, K. Ferreira, and R. Brightwell.
Detection and correction of silent data corruption for large-scale highperformance computing. In Proceedings of the International Conference on
High Performance Computing, Networking, Storage and Analysis, pages 78:1–
78:12, 2012.
[9] F. J. Grneberger, T. Heinze, and P. Felber. Adaptive selective replication for
complex event processing systems. In BD3@VLDB, volume 1018 of CEUR
Workshop Proceedings, pages 31–36. CEUR-WS.org, 2013.
[10] Y. Luo, S. Govindan, B. Sharma, M. Santaniello, J. Meza, A. Kansal, J. Liu,
B. Khessib, K. Vaid, and O. Mutlu. Characterizing application memory error
vulnerability to optimize datacenter cost via heterogeneous-reliability memory.
In Proceedings of the 2014 44th Annual IEEE/IFIP International Conference
on Dependable Systems and Networks, DSN ’14, pages 467–478, Washington,
DC, USA, 2014. IEEE Computer Society.
[11] S. Martello and P. Toth. Knapsack Problems: Algorithms and Computer
Implementations. John Wiley & Sons, Inc., 1990.
[12] B. Panzer-Steindel. Data integrity. In CERN/IT Draft 1.3, 2007.
[13] D. Siewiorek and R. Swarz. Reliable Computer Systems: Design and Evaluation.
1998.
[14] M. Snir, R. W. Wisniewski, J. A. Abraham, and A. et al. Addressing failures
in exascale computing. International Journal of High Performance Computing
Applications, 28(2), 2014.
[15] V. Sridharan and D. Liberty. A study of dram failures in the ﬁeld. In Proceedings
of the International Conference on High Performance Computing, Networking,
Storage and Analysis, SC ’12, pages 76:1–76:11, Los Alamitos, CA, USA, 2012.
IEEE Computer Society Press.
[16] O. Subasi, J. A. Moreno, O. S. Unsal, J. Labarta, and A. Cristal. Programmerdirected partial redundancy for resilient HPC. In Proceedings of the 12th ACM
International Conference on Computing Frontiers, CF’15, Ischia, Italy, May
18-21, 2015, pages 47:1–47:2, 2015.
[17] O. Subasi, G. Yalcin, F. Zyulkyarov, O. S. Unsal, and J. Labarta. A runtime
heuristic to selectively replicate tasks for application-speciﬁc reliability targets.
In 2016 IEEE International Conference on Cluster Computing, CLUSTER 2016,
Taipei, Taiwan, September 12-16, 2016, pages 498–505, 2016.
[18] X. Teruel, X. Martorell, A. Duran, R. Ferrer, and E. Ayguadé. Support for
OpenMP tasks in nanos v4. In Proceedings of the 2007 Conference of the
Center for Advanced Studies on Collaborative Research, pages 256–259, 2007.
[19] T. Thanakornworakij, R. Nassar, C. B. Leangsuksun, and M. Paun. Reliability
model of a system of k nodes with simultaneous failures for high-performance
computing applications. Int. J. High Perform. Comput. Appl., 27(4):474–482,
Nov. 2013.
[20] A. Verma, S. Ajit, and D. Karanki. Reliability and Safety Engineering. 2010.
[21] C. Weaver, J. Emer, S. S. Mukherjee, and S. K. Reinhardt. Techniques to
reduce the soft error rate of a high-performance microprocessor. In Computer
Architecture, 2004. Proceedings. 31st Annual International Symposium on, pages
264–275, June 2004.
[22] S. R. Welke, B. W. Johnson, and J. H. Aylor. Reliability modeling of
hardware/software systems. IEEE Transactions on Reliability, 44(3):413–418,
Sep 1995.