#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000249dd672c20 .scope module, "tb_traffic_light_top" "tb_traffic_light_top" 2 4;
 .timescale -9 -9;
v00000249dd6dca30_0 .var "btn", 0 0;
v00000249dd6dda70_0 .var "clk", 0 0;
v00000249dd6dd2f0_0 .net "led0", 0 0, L_00000249dd6dd4d0;  1 drivers
v00000249dd6dcf30_0 .net "led1", 0 0, L_00000249dd6dcb70;  1 drivers
v00000249dd6dc210_0 .net "led2", 0 0, L_00000249dd6dde30;  1 drivers
v00000249dd6dd070_0 .var "res", 0 0;
S_00000249dd67d770 .scope module, "DUT" "traffic_light_top" 2 10, 3 2 0, S_00000249dd672c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "led0";
    .port_info 2 /OUTPUT 1 "led1";
    .port_info 3 /OUTPUT 1 "led2";
    .port_info 4 /INPUT 1 "res";
    .port_info 5 /INPUT 1 "btn";
P_00000249dd673080 .param/l "GREEN" 1 3 8, +C4<00000000000000000000000000000001>;
P_00000249dd6730b8 .param/l "RED" 1 3 8, +C4<00000000000000000000000000000000>;
P_00000249dd6730f0 .param/l "YELLOW" 1 3 8, +C4<00000000000000000000000000000010>;
v00000249dd66f570_0 .net *"_ivl_0", 31 0, L_00000249dd6dc2b0;  1 drivers
L_00000249dd6de170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000249dd66f610_0 .net/2s *"_ivl_10", 1 0, L_00000249dd6de170;  1 drivers
v00000249dd6dc5d0_0 .net *"_ivl_12", 1 0, L_00000249dd6dd430;  1 drivers
v00000249dd6dd930_0 .net *"_ivl_16", 31 0, L_00000249dd6ddb10;  1 drivers
L_00000249dd6de1b8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000249dd6dc710_0 .net *"_ivl_19", 29 0, L_00000249dd6de1b8;  1 drivers
L_00000249dd6de200 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000249dd6dded0_0 .net/2u *"_ivl_20", 31 0, L_00000249dd6de200;  1 drivers
v00000249dd6dc0d0_0 .net *"_ivl_22", 0 0, L_00000249dd6dd890;  1 drivers
L_00000249dd6de248 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000249dd6dd9d0_0 .net/2s *"_ivl_24", 1 0, L_00000249dd6de248;  1 drivers
L_00000249dd6de290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000249dd6dc170_0 .net/2s *"_ivl_26", 1 0, L_00000249dd6de290;  1 drivers
v00000249dd6dd570_0 .net *"_ivl_28", 1 0, L_00000249dd6dd1b0;  1 drivers
L_00000249dd6de098 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000249dd6ddc50_0 .net *"_ivl_3", 29 0, L_00000249dd6de098;  1 drivers
v00000249dd6dcdf0_0 .net *"_ivl_32", 31 0, L_00000249dd6ddbb0;  1 drivers
L_00000249dd6de2d8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000249dd6dd6b0_0 .net *"_ivl_35", 29 0, L_00000249dd6de2d8;  1 drivers
L_00000249dd6de320 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000249dd6dce90_0 .net/2u *"_ivl_36", 31 0, L_00000249dd6de320;  1 drivers
v00000249dd6dd110_0 .net *"_ivl_38", 0 0, L_00000249dd6dd250;  1 drivers
L_00000249dd6de0e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000249dd6ddcf0_0 .net/2u *"_ivl_4", 31 0, L_00000249dd6de0e0;  1 drivers
L_00000249dd6de368 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000249dd6dd390_0 .net/2s *"_ivl_40", 1 0, L_00000249dd6de368;  1 drivers
L_00000249dd6de3b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000249dd6dd7f0_0 .net/2s *"_ivl_42", 1 0, L_00000249dd6de3b0;  1 drivers
v00000249dd6dc850_0 .net *"_ivl_44", 1 0, L_00000249dd6ddd90;  1 drivers
v00000249dd6dcd50_0 .net *"_ivl_6", 0 0, L_00000249dd6dc350;  1 drivers
L_00000249dd6de128 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000249dd6ddf70_0 .net/2s *"_ivl_8", 1 0, L_00000249dd6de128;  1 drivers
v00000249dd6dcfd0_0 .net "btn", 0 0, v00000249dd6dca30_0;  1 drivers
v00000249dd6dd750_0 .net "clk", 0 0, v00000249dd6dda70_0;  1 drivers
v00000249dd6dccb0_0 .net "led0", 0 0, L_00000249dd6dd4d0;  alias, 1 drivers
v00000249dd6dc7b0_0 .net "led1", 0 0, L_00000249dd6dcb70;  alias, 1 drivers
v00000249dd6dc8f0_0 .net "led2", 0 0, L_00000249dd6dde30;  alias, 1 drivers
v00000249dd6dc990_0 .net "res", 0 0, v00000249dd6dd070_0;  1 drivers
v00000249dd6dd610_0 .net "state", 1 0, v00000249dd66f4d0_0;  1 drivers
L_00000249dd6dc2b0 .concat [ 2 30 0 0], v00000249dd66f4d0_0, L_00000249dd6de098;
L_00000249dd6dc350 .cmp/eq 32, L_00000249dd6dc2b0, L_00000249dd6de0e0;
L_00000249dd6dd430 .functor MUXZ 2, L_00000249dd6de170, L_00000249dd6de128, L_00000249dd6dc350, C4<>;
L_00000249dd6dd4d0 .part L_00000249dd6dd430, 0, 1;
L_00000249dd6ddb10 .concat [ 2 30 0 0], v00000249dd66f4d0_0, L_00000249dd6de1b8;
L_00000249dd6dd890 .cmp/eq 32, L_00000249dd6ddb10, L_00000249dd6de200;
L_00000249dd6dd1b0 .functor MUXZ 2, L_00000249dd6de290, L_00000249dd6de248, L_00000249dd6dd890, C4<>;
L_00000249dd6dcb70 .part L_00000249dd6dd1b0, 0, 1;
L_00000249dd6ddbb0 .concat [ 2 30 0 0], v00000249dd66f4d0_0, L_00000249dd6de2d8;
L_00000249dd6dd250 .cmp/eq 32, L_00000249dd6ddbb0, L_00000249dd6de320;
L_00000249dd6ddd90 .functor MUXZ 2, L_00000249dd6de3b0, L_00000249dd6de368, L_00000249dd6dd250, C4<>;
L_00000249dd6dde30 .part L_00000249dd6ddd90, 0, 1;
S_00000249dd67d900 .scope module, "DUT1" "traffic_light" 3 12, 4 2 0, S_00000249dd67d770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "res";
    .port_info 2 /OUTPUT 2 "out_state";
    .port_info 3 /INPUT 1 "btn";
P_00000249dd67da90 .param/l "GREEN" 1 4 8, +C4<00000000000000000000000000000001>;
P_00000249dd67dac8 .param/l "RED" 1 4 8, +C4<00000000000000000000000000000000>;
P_00000249dd67db00 .param/l "YELLOW" 1 4 8, +C4<00000000000000000000000000000010>;
v00000249dd66f2f0_0 .net "btn", 0 0, v00000249dd6dca30_0;  alias, 1 drivers
v00000249dd66ee90_0 .net "clk", 0 0, v00000249dd6dda70_0;  alias, 1 drivers
v00000249dd66f250_0 .net "clk_1Hz", 0 0, v00000249dd66fcf0_0;  1 drivers
v00000249dd66efd0_0 .var "cnt", 5 0;
v00000249dd66f390_0 .var "cnt1", 1 0;
v00000249dd66fb10_0 .var "next_state", 1 0;
v00000249dd66f430_0 .net "out_state", 1 0, v00000249dd66f4d0_0;  alias, 1 drivers
v00000249dd66ef30_0 .net "res", 0 0, v00000249dd6dd070_0;  alias, 1 drivers
v00000249dd66f4d0_0 .var "state", 1 0;
E_00000249dd671ea0 .event anyedge, v00000249dd66f4d0_0, v00000249dd66efd0_0, v00000249dd66f390_0;
E_00000249dd672aa0/0 .event negedge, v00000249dd66fd90_0;
E_00000249dd672aa0/1 .event posedge, v00000249dd66fcf0_0;
E_00000249dd672aa0 .event/or E_00000249dd672aa0/0, E_00000249dd672aa0/1;
E_00000249dd6722e0 .event posedge, v00000249dd66fcf0_0, v00000249dd66f2f0_0;
S_00000249dd6744b0 .scope module, "one_second" "timer" 4 16, 5 1 0, S_00000249dd67d900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_50MHz";
    .port_info 1 /INPUT 1 "res";
    .port_info 2 /OUTPUT 1 "clk_1Hz";
P_00000249dd672ae0 .param/l "bit" 0 5 1, +C4<00000000000000000000000000000101>;
v00000249dd66fcf0_0 .var "clk_1Hz", 0 0;
v00000249dd66fa70_0 .net "clk_50MHz", 0 0, v00000249dd6dda70_0;  alias, 1 drivers
v00000249dd66f7f0_0 .var "cnt", 5 0;
v00000249dd66fd90_0 .net "res", 0 0, v00000249dd6dd070_0;  alias, 1 drivers
E_00000249dd672320/0 .event negedge, v00000249dd66fd90_0;
E_00000249dd672320/1 .event posedge, v00000249dd66fa70_0;
E_00000249dd672320 .event/or E_00000249dd672320/0, E_00000249dd672320/1;
    .scope S_00000249dd6744b0;
T_0 ;
    %wait E_00000249dd672320;
    %load/vec4 v00000249dd66fd90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000249dd66f7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249dd66fcf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000249dd66f7f0_0;
    %pad/u 32;
    %cmpi/e 25, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000249dd66f7f0_0, 0;
    %load/vec4 v00000249dd66fcf0_0;
    %inv;
    %assign/vec4 v00000249dd66fcf0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000249dd66f7f0_0;
    %addi 1, 0, 6;
    %store/vec4 v00000249dd66f7f0_0, 0, 6;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000249dd67d900;
T_1 ;
    %wait E_00000249dd672aa0;
    %load/vec4 v00000249dd66ef30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000249dd66efd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000249dd66f4d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.6, 4;
    %load/vec4 v00000249dd66efd0_0;
    %pad/u 32;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/1 T_1.5, 8;
    %load/vec4 v00000249dd66f4d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.7, 4;
    %load/vec4 v00000249dd66efd0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.5;
    %jmp/1 T_1.4, 8;
    %load/vec4 v00000249dd66f4d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.8, 4;
    %load/vec4 v00000249dd66efd0_0;
    %pad/u 32;
    %pushi/vec4 21, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.4;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000249dd66efd0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000249dd66efd0_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000249dd66efd0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000249dd67d900;
T_2 ;
    %wait E_00000249dd6722e0;
    %load/vec4 v00000249dd66f2f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v00000249dd66f4d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000249dd66f390_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000249dd66f390_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000249dd66f390_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000249dd67d900;
T_3 ;
    %wait E_00000249dd672aa0;
    %load/vec4 v00000249dd66ef30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000249dd66f4d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000249dd66fb10_0;
    %assign/vec4 v00000249dd66f4d0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000249dd67d900;
T_4 ;
    %wait E_00000249dd671ea0;
    %load/vec4 v00000249dd66f4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v00000249dd66efd0_0;
    %pad/u 32;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000249dd66fb10_0, 0, 2;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000249dd66f390_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000249dd66fb10_0, 0, 2;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000249dd66fb10_0, 0, 2;
T_4.7 ;
T_4.5 ;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v00000249dd66efd0_0;
    %pad/u 32;
    %cmpi/e 21, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %pad/s 2;
    %store/vec4 v00000249dd66fb10_0, 0, 2;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000249dd66efd0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %pad/s 2;
    %store/vec4 v00000249dd66fb10_0, 0, 2;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000249dd672c20;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249dd6dd070_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v00000249dd6dd070_0;
    %inv;
    %store/vec4 v00000249dd6dd070_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
    .scope S_00000249dd672c20;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249dd6dda70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249dd6dca30_0, 0, 1;
    %vpi_call 2 21 "$display", "Running testbench" {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000249dd672c20;
T_7 ;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249dd6dca30_0, 0, 1;
    %delay 4010, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249dd6dca30_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249dd6dca30_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249dd6dca30_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_00000249dd672c20;
T_8 ;
    %delay 3, 0;
    %load/vec4 v00000249dd6dda70_0;
    %nor/r;
    %store/vec4 v00000249dd6dda70_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_00000249dd672c20;
T_9 ;
    %delay 50000, 0;
    %vpi_call 2 37 "$display", "Testbench is OK!" {0 0 0};
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_00000249dd672c20;
T_10 ;
    %vpi_call 2 42 "$dumpfile", "qqq.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_traffic_light_top.v";
    "./traffic_light_top.v";
    "./traffic_light.v";
    "./timer.v";
