
amitco.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000032e8  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e0  080034c0  080034c0  000044c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038a0  080038a0  0000500c  2**0
                  CONTENTS
  4 .ARM          00000000  080038a0  080038a0  0000500c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080038a0  080038a0  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038a0  080038a0  000048a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080038a4  080038a4  000048a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080038a8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  2000000c  080038b4  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000007c  080038b4  0000507c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a229  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001810  00000000  00000000  0000f265  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be8  00000000  00000000  00010a78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000092c  00000000  00000000  00011660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025754  00000000  00000000  00011f8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c280  00000000  00000000  000376e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f61a2  00000000  00000000  00043960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00139b02  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003370  00000000  00000000  00139b48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  0013ceb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080034a8 	.word	0x080034a8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	080034a8 	.word	0x080034a8

08000218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021e:	f000 fa10 	bl	8000642 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000222:	f000 f857 	bl	80002d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000226:	f000 f90d 	bl	8000444 <MX_GPIO_Init>
  MX_TIM2_Init();
 800022a:	f000 f893 	bl	8000354 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);
 800022e:	2104      	movs	r1, #4
 8000230:	4823      	ldr	r0, [pc, #140]	@ (80002c0 <main+0xa8>)
 8000232:	f001 fb61 	bl	80018f8 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    float sine = 0.5f * (1.0f + sinf(phase));
 8000236:	4b23      	ldr	r3, [pc, #140]	@ (80002c4 <main+0xac>)
 8000238:	edd3 7a00 	vldr	s15, [r3]
 800023c:	eeb0 0a67 	vmov.f32	s0, s15
 8000240:	f002 fbf8 	bl	8002a34 <sinf>
 8000244:	eef0 7a40 	vmov.f32	s15, s0
 8000248:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800024c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000250:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000254:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000258:	edc7 7a01 	vstr	s15, [r7, #4]
    uint32_t duty = (uint32_t)(sine * 999);
 800025c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000260:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80002c8 <main+0xb0>
 8000264:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000268:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800026c:	ee17 3a90 	vmov	r3, s15
 8000270:	603b      	str	r3, [r7, #0]

    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, duty);
 8000272:	4b13      	ldr	r3, [pc, #76]	@ (80002c0 <main+0xa8>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	683a      	ldr	r2, [r7, #0]
 8000278:	639a      	str	r2, [r3, #56]	@ 0x38
    phase += 0.1f;
 800027a:	4b12      	ldr	r3, [pc, #72]	@ (80002c4 <main+0xac>)
 800027c:	edd3 7a00 	vldr	s15, [r3]
 8000280:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80002cc <main+0xb4>
 8000284:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000288:	4b0e      	ldr	r3, [pc, #56]	@ (80002c4 <main+0xac>)
 800028a:	edc3 7a00 	vstr	s15, [r3]

    if (phase >= 2.0f * 3.14159265f)
 800028e:	4b0d      	ldr	r3, [pc, #52]	@ (80002c4 <main+0xac>)
 8000290:	edd3 7a00 	vldr	s15, [r3]
 8000294:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80002d0 <main+0xb8>
 8000298:	eef4 7ac7 	vcmpe.f32	s15, s14
 800029c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80002a0:	db09      	blt.n	80002b6 <main+0x9e>
    {
      phase -= 2.0f * 3.14159265f;
 80002a2:	4b08      	ldr	r3, [pc, #32]	@ (80002c4 <main+0xac>)
 80002a4:	edd3 7a00 	vldr	s15, [r3]
 80002a8:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80002d0 <main+0xb8>
 80002ac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80002b0:	4b04      	ldr	r3, [pc, #16]	@ (80002c4 <main+0xac>)
 80002b2:	edc3 7a00 	vstr	s15, [r3]
    }

    HAL_Delay(10);
 80002b6:	200a      	movs	r0, #10
 80002b8:	f000 fa34 	bl	8000724 <HAL_Delay>
  {
 80002bc:	e7bb      	b.n	8000236 <main+0x1e>
 80002be:	bf00      	nop
 80002c0:	2000002c 	.word	0x2000002c
 80002c4:	20000028 	.word	0x20000028
 80002c8:	4479c000 	.word	0x4479c000
 80002cc:	3dcccccd 	.word	0x3dcccccd
 80002d0:	40c90fdb 	.word	0x40c90fdb

080002d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b094      	sub	sp, #80	@ 0x50
 80002d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002da:	f107 0318 	add.w	r3, r7, #24
 80002de:	2238      	movs	r2, #56	@ 0x38
 80002e0:	2100      	movs	r1, #0
 80002e2:	4618      	mov	r0, r3
 80002e4:	f002 fb7a 	bl	80029dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002e8:	1d3b      	adds	r3, r7, #4
 80002ea:	2200      	movs	r2, #0
 80002ec:	601a      	str	r2, [r3, #0]
 80002ee:	605a      	str	r2, [r3, #4]
 80002f0:	609a      	str	r2, [r3, #8]
 80002f2:	60da      	str	r2, [r3, #12]
 80002f4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80002f6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80002fa:	f000 fc9b 	bl	8000c34 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002fe:	2302      	movs	r3, #2
 8000300:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000302:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000306:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000308:	2340      	movs	r3, #64	@ 0x40
 800030a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800030c:	2300      	movs	r3, #0
 800030e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000310:	f107 0318 	add.w	r3, r7, #24
 8000314:	4618      	mov	r0, r3
 8000316:	f000 fd41 	bl	8000d9c <HAL_RCC_OscConfig>
 800031a:	4603      	mov	r3, r0
 800031c:	2b00      	cmp	r3, #0
 800031e:	d001      	beq.n	8000324 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000320:	f000 f8a8 	bl	8000474 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000324:	230f      	movs	r3, #15
 8000326:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000328:	2301      	movs	r3, #1
 800032a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800032c:	2300      	movs	r3, #0
 800032e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000330:	2300      	movs	r3, #0
 8000332:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000334:	2300      	movs	r3, #0
 8000336:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000338:	1d3b      	adds	r3, r7, #4
 800033a:	2100      	movs	r1, #0
 800033c:	4618      	mov	r0, r3
 800033e:	f001 f83f 	bl	80013c0 <HAL_RCC_ClockConfig>
 8000342:	4603      	mov	r3, r0
 8000344:	2b00      	cmp	r3, #0
 8000346:	d001      	beq.n	800034c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000348:	f000 f894 	bl	8000474 <Error_Handler>
  }
}
 800034c:	bf00      	nop
 800034e:	3750      	adds	r7, #80	@ 0x50
 8000350:	46bd      	mov	sp, r7
 8000352:	bd80      	pop	{r7, pc}

08000354 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	b08e      	sub	sp, #56	@ 0x38
 8000358:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800035a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800035e:	2200      	movs	r2, #0
 8000360:	601a      	str	r2, [r3, #0]
 8000362:	605a      	str	r2, [r3, #4]
 8000364:	609a      	str	r2, [r3, #8]
 8000366:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000368:	f107 031c 	add.w	r3, r7, #28
 800036c:	2200      	movs	r2, #0
 800036e:	601a      	str	r2, [r3, #0]
 8000370:	605a      	str	r2, [r3, #4]
 8000372:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000374:	463b      	mov	r3, r7
 8000376:	2200      	movs	r2, #0
 8000378:	601a      	str	r2, [r3, #0]
 800037a:	605a      	str	r2, [r3, #4]
 800037c:	609a      	str	r2, [r3, #8]
 800037e:	60da      	str	r2, [r3, #12]
 8000380:	611a      	str	r2, [r3, #16]
 8000382:	615a      	str	r2, [r3, #20]
 8000384:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000386:	4b2e      	ldr	r3, [pc, #184]	@ (8000440 <MX_TIM2_Init+0xec>)
 8000388:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800038c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 800038e:	4b2c      	ldr	r3, [pc, #176]	@ (8000440 <MX_TIM2_Init+0xec>)
 8000390:	224f      	movs	r2, #79	@ 0x4f
 8000392:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000394:	4b2a      	ldr	r3, [pc, #168]	@ (8000440 <MX_TIM2_Init+0xec>)
 8000396:	2200      	movs	r2, #0
 8000398:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800039a:	4b29      	ldr	r3, [pc, #164]	@ (8000440 <MX_TIM2_Init+0xec>)
 800039c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80003a0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003a2:	4b27      	ldr	r3, [pc, #156]	@ (8000440 <MX_TIM2_Init+0xec>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003a8:	4b25      	ldr	r3, [pc, #148]	@ (8000440 <MX_TIM2_Init+0xec>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80003ae:	4824      	ldr	r0, [pc, #144]	@ (8000440 <MX_TIM2_Init+0xec>)
 80003b0:	f001 f9ea 	bl	8001788 <HAL_TIM_Base_Init>
 80003b4:	4603      	mov	r3, r0
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d001      	beq.n	80003be <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80003ba:	f000 f85b 	bl	8000474 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80003c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80003c4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80003c8:	4619      	mov	r1, r3
 80003ca:	481d      	ldr	r0, [pc, #116]	@ (8000440 <MX_TIM2_Init+0xec>)
 80003cc:	f001 fcba 	bl	8001d44 <HAL_TIM_ConfigClockSource>
 80003d0:	4603      	mov	r3, r0
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d001      	beq.n	80003da <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80003d6:	f000 f84d 	bl	8000474 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80003da:	4819      	ldr	r0, [pc, #100]	@ (8000440 <MX_TIM2_Init+0xec>)
 80003dc:	f001 fa2b 	bl	8001836 <HAL_TIM_PWM_Init>
 80003e0:	4603      	mov	r3, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d001      	beq.n	80003ea <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80003e6:	f000 f845 	bl	8000474 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003ea:	2300      	movs	r3, #0
 80003ec:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003ee:	2300      	movs	r3, #0
 80003f0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80003f2:	f107 031c 	add.w	r3, r7, #28
 80003f6:	4619      	mov	r1, r3
 80003f8:	4811      	ldr	r0, [pc, #68]	@ (8000440 <MX_TIM2_Init+0xec>)
 80003fa:	f002 fa59 	bl	80028b0 <HAL_TIMEx_MasterConfigSynchronization>
 80003fe:	4603      	mov	r3, r0
 8000400:	2b00      	cmp	r3, #0
 8000402:	d001      	beq.n	8000408 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000404:	f000 f836 	bl	8000474 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000408:	2360      	movs	r3, #96	@ 0x60
 800040a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 800040c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000410:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000412:	2300      	movs	r3, #0
 8000414:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000416:	2300      	movs	r3, #0
 8000418:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800041a:	463b      	mov	r3, r7
 800041c:	2204      	movs	r2, #4
 800041e:	4619      	mov	r1, r3
 8000420:	4807      	ldr	r0, [pc, #28]	@ (8000440 <MX_TIM2_Init+0xec>)
 8000422:	f001 fb7b 	bl	8001b1c <HAL_TIM_PWM_ConfigChannel>
 8000426:	4603      	mov	r3, r0
 8000428:	2b00      	cmp	r3, #0
 800042a:	d001      	beq.n	8000430 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 800042c:	f000 f822 	bl	8000474 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000430:	4803      	ldr	r0, [pc, #12]	@ (8000440 <MX_TIM2_Init+0xec>)
 8000432:	f000 f867 	bl	8000504 <HAL_TIM_MspPostInit>

}
 8000436:	bf00      	nop
 8000438:	3738      	adds	r7, #56	@ 0x38
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}
 800043e:	bf00      	nop
 8000440:	2000002c 	.word	0x2000002c

08000444 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000444:	b480      	push	{r7}
 8000446:	b083      	sub	sp, #12
 8000448:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800044a:	4b09      	ldr	r3, [pc, #36]	@ (8000470 <MX_GPIO_Init+0x2c>)
 800044c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800044e:	4a08      	ldr	r2, [pc, #32]	@ (8000470 <MX_GPIO_Init+0x2c>)
 8000450:	f043 0301 	orr.w	r3, r3, #1
 8000454:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000456:	4b06      	ldr	r3, [pc, #24]	@ (8000470 <MX_GPIO_Init+0x2c>)
 8000458:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800045a:	f003 0301 	and.w	r3, r3, #1
 800045e:	607b      	str	r3, [r7, #4]
 8000460:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000462:	bf00      	nop
 8000464:	370c      	adds	r7, #12
 8000466:	46bd      	mov	sp, r7
 8000468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046c:	4770      	bx	lr
 800046e:	bf00      	nop
 8000470:	40021000 	.word	0x40021000

08000474 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000474:	b480      	push	{r7}
 8000476:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000478:	b672      	cpsid	i
}
 800047a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800047c:	bf00      	nop
 800047e:	e7fd      	b.n	800047c <Error_Handler+0x8>

08000480 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b082      	sub	sp, #8
 8000484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000486:	4b0f      	ldr	r3, [pc, #60]	@ (80004c4 <HAL_MspInit+0x44>)
 8000488:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800048a:	4a0e      	ldr	r2, [pc, #56]	@ (80004c4 <HAL_MspInit+0x44>)
 800048c:	f043 0301 	orr.w	r3, r3, #1
 8000490:	6613      	str	r3, [r2, #96]	@ 0x60
 8000492:	4b0c      	ldr	r3, [pc, #48]	@ (80004c4 <HAL_MspInit+0x44>)
 8000494:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000496:	f003 0301 	and.w	r3, r3, #1
 800049a:	607b      	str	r3, [r7, #4]
 800049c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800049e:	4b09      	ldr	r3, [pc, #36]	@ (80004c4 <HAL_MspInit+0x44>)
 80004a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80004a2:	4a08      	ldr	r2, [pc, #32]	@ (80004c4 <HAL_MspInit+0x44>)
 80004a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80004aa:	4b06      	ldr	r3, [pc, #24]	@ (80004c4 <HAL_MspInit+0x44>)
 80004ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80004ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004b2:	603b      	str	r3, [r7, #0]
 80004b4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80004b6:	f000 fc61 	bl	8000d7c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004ba:	bf00      	nop
 80004bc:	3708      	adds	r7, #8
 80004be:	46bd      	mov	sp, r7
 80004c0:	bd80      	pop	{r7, pc}
 80004c2:	bf00      	nop
 80004c4:	40021000 	.word	0x40021000

080004c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80004c8:	b480      	push	{r7}
 80004ca:	b085      	sub	sp, #20
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80004d8:	d10b      	bne.n	80004f2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80004da:	4b09      	ldr	r3, [pc, #36]	@ (8000500 <HAL_TIM_Base_MspInit+0x38>)
 80004dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80004de:	4a08      	ldr	r2, [pc, #32]	@ (8000500 <HAL_TIM_Base_MspInit+0x38>)
 80004e0:	f043 0301 	orr.w	r3, r3, #1
 80004e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80004e6:	4b06      	ldr	r3, [pc, #24]	@ (8000500 <HAL_TIM_Base_MspInit+0x38>)
 80004e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80004ea:	f003 0301 	and.w	r3, r3, #1
 80004ee:	60fb      	str	r3, [r7, #12]
 80004f0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80004f2:	bf00      	nop
 80004f4:	3714      	adds	r7, #20
 80004f6:	46bd      	mov	sp, r7
 80004f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop
 8000500:	40021000 	.word	0x40021000

08000504 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b088      	sub	sp, #32
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800050c:	f107 030c 	add.w	r3, r7, #12
 8000510:	2200      	movs	r2, #0
 8000512:	601a      	str	r2, [r3, #0]
 8000514:	605a      	str	r2, [r3, #4]
 8000516:	609a      	str	r2, [r3, #8]
 8000518:	60da      	str	r2, [r3, #12]
 800051a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000524:	d11c      	bne.n	8000560 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000526:	4b10      	ldr	r3, [pc, #64]	@ (8000568 <HAL_TIM_MspPostInit+0x64>)
 8000528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800052a:	4a0f      	ldr	r2, [pc, #60]	@ (8000568 <HAL_TIM_MspPostInit+0x64>)
 800052c:	f043 0301 	orr.w	r3, r3, #1
 8000530:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000532:	4b0d      	ldr	r3, [pc, #52]	@ (8000568 <HAL_TIM_MspPostInit+0x64>)
 8000534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000536:	f003 0301 	and.w	r3, r3, #1
 800053a:	60bb      	str	r3, [r7, #8]
 800053c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800053e:	2302      	movs	r3, #2
 8000540:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000542:	2302      	movs	r3, #2
 8000544:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000546:	2300      	movs	r3, #0
 8000548:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800054a:	2300      	movs	r3, #0
 800054c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800054e:	2301      	movs	r3, #1
 8000550:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000552:	f107 030c 	add.w	r3, r7, #12
 8000556:	4619      	mov	r1, r3
 8000558:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800055c:	f000 f9e8 	bl	8000930 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000560:	bf00      	nop
 8000562:	3720      	adds	r7, #32
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}
 8000568:	40021000 	.word	0x40021000

0800056c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000570:	bf00      	nop
 8000572:	e7fd      	b.n	8000570 <NMI_Handler+0x4>

08000574 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000578:	bf00      	nop
 800057a:	e7fd      	b.n	8000578 <HardFault_Handler+0x4>

0800057c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000580:	bf00      	nop
 8000582:	e7fd      	b.n	8000580 <MemManage_Handler+0x4>

08000584 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000588:	bf00      	nop
 800058a:	e7fd      	b.n	8000588 <BusFault_Handler+0x4>

0800058c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000590:	bf00      	nop
 8000592:	e7fd      	b.n	8000590 <UsageFault_Handler+0x4>

08000594 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000598:	bf00      	nop
 800059a:	46bd      	mov	sp, r7
 800059c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a0:	4770      	bx	lr

080005a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005a2:	b480      	push	{r7}
 80005a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005a6:	bf00      	nop
 80005a8:	46bd      	mov	sp, r7
 80005aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ae:	4770      	bx	lr

080005b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005b4:	bf00      	nop
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr

080005be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005be:	b580      	push	{r7, lr}
 80005c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005c2:	f000 f891 	bl	80006e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005c6:	bf00      	nop
 80005c8:	bd80      	pop	{r7, pc}
	...

080005cc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005d0:	4b06      	ldr	r3, [pc, #24]	@ (80005ec <SystemInit+0x20>)
 80005d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80005d6:	4a05      	ldr	r2, [pc, #20]	@ (80005ec <SystemInit+0x20>)
 80005d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80005dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005e0:	bf00      	nop
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop
 80005ec:	e000ed00 	.word	0xe000ed00

080005f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80005f0:	480d      	ldr	r0, [pc, #52]	@ (8000628 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80005f2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80005f4:	f7ff ffea 	bl	80005cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005f8:	480c      	ldr	r0, [pc, #48]	@ (800062c <LoopForever+0x6>)
  ldr r1, =_edata
 80005fa:	490d      	ldr	r1, [pc, #52]	@ (8000630 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005fc:	4a0d      	ldr	r2, [pc, #52]	@ (8000634 <LoopForever+0xe>)
  movs r3, #0
 80005fe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000600:	e002      	b.n	8000608 <LoopCopyDataInit>

08000602 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000602:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000604:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000606:	3304      	adds	r3, #4

08000608 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000608:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800060a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800060c:	d3f9      	bcc.n	8000602 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800060e:	4a0a      	ldr	r2, [pc, #40]	@ (8000638 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000610:	4c0a      	ldr	r4, [pc, #40]	@ (800063c <LoopForever+0x16>)
  movs r3, #0
 8000612:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000614:	e001      	b.n	800061a <LoopFillZerobss>

08000616 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000616:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000618:	3204      	adds	r2, #4

0800061a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800061a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800061c:	d3fb      	bcc.n	8000616 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800061e:	f002 f9e5 	bl	80029ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000622:	f7ff fdf9 	bl	8000218 <main>

08000626 <LoopForever>:

LoopForever:
    b LoopForever
 8000626:	e7fe      	b.n	8000626 <LoopForever>
  ldr   r0, =_estack
 8000628:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800062c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000630:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000634:	080038a8 	.word	0x080038a8
  ldr r2, =_sbss
 8000638:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800063c:	2000007c 	.word	0x2000007c

08000640 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000640:	e7fe      	b.n	8000640 <ADC1_2_IRQHandler>

08000642 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000642:	b580      	push	{r7, lr}
 8000644:	b082      	sub	sp, #8
 8000646:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000648:	2300      	movs	r3, #0
 800064a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800064c:	2003      	movs	r0, #3
 800064e:	f000 f93d 	bl	80008cc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000652:	200f      	movs	r0, #15
 8000654:	f000 f80e 	bl	8000674 <HAL_InitTick>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d002      	beq.n	8000664 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800065e:	2301      	movs	r3, #1
 8000660:	71fb      	strb	r3, [r7, #7]
 8000662:	e001      	b.n	8000668 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000664:	f7ff ff0c 	bl	8000480 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000668:	79fb      	ldrb	r3, [r7, #7]

}
 800066a:	4618      	mov	r0, r3
 800066c:	3708      	adds	r7, #8
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
	...

08000674 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b084      	sub	sp, #16
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800067c:	2300      	movs	r3, #0
 800067e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000680:	4b16      	ldr	r3, [pc, #88]	@ (80006dc <HAL_InitTick+0x68>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	2b00      	cmp	r3, #0
 8000686:	d022      	beq.n	80006ce <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000688:	4b15      	ldr	r3, [pc, #84]	@ (80006e0 <HAL_InitTick+0x6c>)
 800068a:	681a      	ldr	r2, [r3, #0]
 800068c:	4b13      	ldr	r3, [pc, #76]	@ (80006dc <HAL_InitTick+0x68>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000694:	fbb1 f3f3 	udiv	r3, r1, r3
 8000698:	fbb2 f3f3 	udiv	r3, r2, r3
 800069c:	4618      	mov	r0, r3
 800069e:	f000 f93a 	bl	8000916 <HAL_SYSTICK_Config>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d10f      	bne.n	80006c8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	2b0f      	cmp	r3, #15
 80006ac:	d809      	bhi.n	80006c2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006ae:	2200      	movs	r2, #0
 80006b0:	6879      	ldr	r1, [r7, #4]
 80006b2:	f04f 30ff 	mov.w	r0, #4294967295
 80006b6:	f000 f914 	bl	80008e2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80006ba:	4a0a      	ldr	r2, [pc, #40]	@ (80006e4 <HAL_InitTick+0x70>)
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	6013      	str	r3, [r2, #0]
 80006c0:	e007      	b.n	80006d2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80006c2:	2301      	movs	r3, #1
 80006c4:	73fb      	strb	r3, [r7, #15]
 80006c6:	e004      	b.n	80006d2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80006c8:	2301      	movs	r3, #1
 80006ca:	73fb      	strb	r3, [r7, #15]
 80006cc:	e001      	b.n	80006d2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80006ce:	2301      	movs	r3, #1
 80006d0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80006d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	3710      	adds	r7, #16
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	20000008 	.word	0x20000008
 80006e0:	20000000 	.word	0x20000000
 80006e4:	20000004 	.word	0x20000004

080006e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006ec:	4b05      	ldr	r3, [pc, #20]	@ (8000704 <HAL_IncTick+0x1c>)
 80006ee:	681a      	ldr	r2, [r3, #0]
 80006f0:	4b05      	ldr	r3, [pc, #20]	@ (8000708 <HAL_IncTick+0x20>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4413      	add	r3, r2
 80006f6:	4a03      	ldr	r2, [pc, #12]	@ (8000704 <HAL_IncTick+0x1c>)
 80006f8:	6013      	str	r3, [r2, #0]
}
 80006fa:	bf00      	nop
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr
 8000704:	20000078 	.word	0x20000078
 8000708:	20000008 	.word	0x20000008

0800070c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
  return uwTick;
 8000710:	4b03      	ldr	r3, [pc, #12]	@ (8000720 <HAL_GetTick+0x14>)
 8000712:	681b      	ldr	r3, [r3, #0]
}
 8000714:	4618      	mov	r0, r3
 8000716:	46bd      	mov	sp, r7
 8000718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071c:	4770      	bx	lr
 800071e:	bf00      	nop
 8000720:	20000078 	.word	0x20000078

08000724 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b084      	sub	sp, #16
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800072c:	f7ff ffee 	bl	800070c <HAL_GetTick>
 8000730:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800073c:	d004      	beq.n	8000748 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800073e:	4b09      	ldr	r3, [pc, #36]	@ (8000764 <HAL_Delay+0x40>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	68fa      	ldr	r2, [r7, #12]
 8000744:	4413      	add	r3, r2
 8000746:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000748:	bf00      	nop
 800074a:	f7ff ffdf 	bl	800070c <HAL_GetTick>
 800074e:	4602      	mov	r2, r0
 8000750:	68bb      	ldr	r3, [r7, #8]
 8000752:	1ad3      	subs	r3, r2, r3
 8000754:	68fa      	ldr	r2, [r7, #12]
 8000756:	429a      	cmp	r2, r3
 8000758:	d8f7      	bhi.n	800074a <HAL_Delay+0x26>
  {
  }
}
 800075a:	bf00      	nop
 800075c:	bf00      	nop
 800075e:	3710      	adds	r7, #16
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	20000008 	.word	0x20000008

08000768 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000768:	b480      	push	{r7}
 800076a:	b085      	sub	sp, #20
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	f003 0307 	and.w	r3, r3, #7
 8000776:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000778:	4b0c      	ldr	r3, [pc, #48]	@ (80007ac <__NVIC_SetPriorityGrouping+0x44>)
 800077a:	68db      	ldr	r3, [r3, #12]
 800077c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800077e:	68ba      	ldr	r2, [r7, #8]
 8000780:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000784:	4013      	ands	r3, r2
 8000786:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800078c:	68bb      	ldr	r3, [r7, #8]
 800078e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000790:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000794:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000798:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800079a:	4a04      	ldr	r2, [pc, #16]	@ (80007ac <__NVIC_SetPriorityGrouping+0x44>)
 800079c:	68bb      	ldr	r3, [r7, #8]
 800079e:	60d3      	str	r3, [r2, #12]
}
 80007a0:	bf00      	nop
 80007a2:	3714      	adds	r7, #20
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr
 80007ac:	e000ed00 	.word	0xe000ed00

080007b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007b4:	4b04      	ldr	r3, [pc, #16]	@ (80007c8 <__NVIC_GetPriorityGrouping+0x18>)
 80007b6:	68db      	ldr	r3, [r3, #12]
 80007b8:	0a1b      	lsrs	r3, r3, #8
 80007ba:	f003 0307 	and.w	r3, r3, #7
}
 80007be:	4618      	mov	r0, r3
 80007c0:	46bd      	mov	sp, r7
 80007c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c6:	4770      	bx	lr
 80007c8:	e000ed00 	.word	0xe000ed00

080007cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b083      	sub	sp, #12
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	4603      	mov	r3, r0
 80007d4:	6039      	str	r1, [r7, #0]
 80007d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	db0a      	blt.n	80007f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	b2da      	uxtb	r2, r3
 80007e4:	490c      	ldr	r1, [pc, #48]	@ (8000818 <__NVIC_SetPriority+0x4c>)
 80007e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ea:	0112      	lsls	r2, r2, #4
 80007ec:	b2d2      	uxtb	r2, r2
 80007ee:	440b      	add	r3, r1
 80007f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007f4:	e00a      	b.n	800080c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	b2da      	uxtb	r2, r3
 80007fa:	4908      	ldr	r1, [pc, #32]	@ (800081c <__NVIC_SetPriority+0x50>)
 80007fc:	79fb      	ldrb	r3, [r7, #7]
 80007fe:	f003 030f 	and.w	r3, r3, #15
 8000802:	3b04      	subs	r3, #4
 8000804:	0112      	lsls	r2, r2, #4
 8000806:	b2d2      	uxtb	r2, r2
 8000808:	440b      	add	r3, r1
 800080a:	761a      	strb	r2, [r3, #24]
}
 800080c:	bf00      	nop
 800080e:	370c      	adds	r7, #12
 8000810:	46bd      	mov	sp, r7
 8000812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000816:	4770      	bx	lr
 8000818:	e000e100 	.word	0xe000e100
 800081c:	e000ed00 	.word	0xe000ed00

08000820 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000820:	b480      	push	{r7}
 8000822:	b089      	sub	sp, #36	@ 0x24
 8000824:	af00      	add	r7, sp, #0
 8000826:	60f8      	str	r0, [r7, #12]
 8000828:	60b9      	str	r1, [r7, #8]
 800082a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	f003 0307 	and.w	r3, r3, #7
 8000832:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000834:	69fb      	ldr	r3, [r7, #28]
 8000836:	f1c3 0307 	rsb	r3, r3, #7
 800083a:	2b04      	cmp	r3, #4
 800083c:	bf28      	it	cs
 800083e:	2304      	movcs	r3, #4
 8000840:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000842:	69fb      	ldr	r3, [r7, #28]
 8000844:	3304      	adds	r3, #4
 8000846:	2b06      	cmp	r3, #6
 8000848:	d902      	bls.n	8000850 <NVIC_EncodePriority+0x30>
 800084a:	69fb      	ldr	r3, [r7, #28]
 800084c:	3b03      	subs	r3, #3
 800084e:	e000      	b.n	8000852 <NVIC_EncodePriority+0x32>
 8000850:	2300      	movs	r3, #0
 8000852:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000854:	f04f 32ff 	mov.w	r2, #4294967295
 8000858:	69bb      	ldr	r3, [r7, #24]
 800085a:	fa02 f303 	lsl.w	r3, r2, r3
 800085e:	43da      	mvns	r2, r3
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	401a      	ands	r2, r3
 8000864:	697b      	ldr	r3, [r7, #20]
 8000866:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000868:	f04f 31ff 	mov.w	r1, #4294967295
 800086c:	697b      	ldr	r3, [r7, #20]
 800086e:	fa01 f303 	lsl.w	r3, r1, r3
 8000872:	43d9      	mvns	r1, r3
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000878:	4313      	orrs	r3, r2
         );
}
 800087a:	4618      	mov	r0, r3
 800087c:	3724      	adds	r7, #36	@ 0x24
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
	...

08000888 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	3b01      	subs	r3, #1
 8000894:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000898:	d301      	bcc.n	800089e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800089a:	2301      	movs	r3, #1
 800089c:	e00f      	b.n	80008be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800089e:	4a0a      	ldr	r2, [pc, #40]	@ (80008c8 <SysTick_Config+0x40>)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	3b01      	subs	r3, #1
 80008a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008a6:	210f      	movs	r1, #15
 80008a8:	f04f 30ff 	mov.w	r0, #4294967295
 80008ac:	f7ff ff8e 	bl	80007cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008b0:	4b05      	ldr	r3, [pc, #20]	@ (80008c8 <SysTick_Config+0x40>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008b6:	4b04      	ldr	r3, [pc, #16]	@ (80008c8 <SysTick_Config+0x40>)
 80008b8:	2207      	movs	r2, #7
 80008ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008bc:	2300      	movs	r3, #0
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	e000e010 	.word	0xe000e010

080008cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008d4:	6878      	ldr	r0, [r7, #4]
 80008d6:	f7ff ff47 	bl	8000768 <__NVIC_SetPriorityGrouping>
}
 80008da:	bf00      	nop
 80008dc:	3708      	adds	r7, #8
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}

080008e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008e2:	b580      	push	{r7, lr}
 80008e4:	b086      	sub	sp, #24
 80008e6:	af00      	add	r7, sp, #0
 80008e8:	4603      	mov	r3, r0
 80008ea:	60b9      	str	r1, [r7, #8]
 80008ec:	607a      	str	r2, [r7, #4]
 80008ee:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80008f0:	f7ff ff5e 	bl	80007b0 <__NVIC_GetPriorityGrouping>
 80008f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008f6:	687a      	ldr	r2, [r7, #4]
 80008f8:	68b9      	ldr	r1, [r7, #8]
 80008fa:	6978      	ldr	r0, [r7, #20]
 80008fc:	f7ff ff90 	bl	8000820 <NVIC_EncodePriority>
 8000900:	4602      	mov	r2, r0
 8000902:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000906:	4611      	mov	r1, r2
 8000908:	4618      	mov	r0, r3
 800090a:	f7ff ff5f 	bl	80007cc <__NVIC_SetPriority>
}
 800090e:	bf00      	nop
 8000910:	3718      	adds	r7, #24
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}

08000916 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000916:	b580      	push	{r7, lr}
 8000918:	b082      	sub	sp, #8
 800091a:	af00      	add	r7, sp, #0
 800091c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800091e:	6878      	ldr	r0, [r7, #4]
 8000920:	f7ff ffb2 	bl	8000888 <SysTick_Config>
 8000924:	4603      	mov	r3, r0
}
 8000926:	4618      	mov	r0, r3
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
	...

08000930 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000930:	b480      	push	{r7}
 8000932:	b087      	sub	sp, #28
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
 8000938:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800093a:	2300      	movs	r3, #0
 800093c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800093e:	e15a      	b.n	8000bf6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	681a      	ldr	r2, [r3, #0]
 8000944:	2101      	movs	r1, #1
 8000946:	697b      	ldr	r3, [r7, #20]
 8000948:	fa01 f303 	lsl.w	r3, r1, r3
 800094c:	4013      	ands	r3, r2
 800094e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	2b00      	cmp	r3, #0
 8000954:	f000 814c 	beq.w	8000bf0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	685b      	ldr	r3, [r3, #4]
 800095c:	f003 0303 	and.w	r3, r3, #3
 8000960:	2b01      	cmp	r3, #1
 8000962:	d005      	beq.n	8000970 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000964:	683b      	ldr	r3, [r7, #0]
 8000966:	685b      	ldr	r3, [r3, #4]
 8000968:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800096c:	2b02      	cmp	r3, #2
 800096e:	d130      	bne.n	80009d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	689b      	ldr	r3, [r3, #8]
 8000974:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000976:	697b      	ldr	r3, [r7, #20]
 8000978:	005b      	lsls	r3, r3, #1
 800097a:	2203      	movs	r2, #3
 800097c:	fa02 f303 	lsl.w	r3, r2, r3
 8000980:	43db      	mvns	r3, r3
 8000982:	693a      	ldr	r2, [r7, #16]
 8000984:	4013      	ands	r3, r2
 8000986:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	68da      	ldr	r2, [r3, #12]
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	005b      	lsls	r3, r3, #1
 8000990:	fa02 f303 	lsl.w	r3, r2, r3
 8000994:	693a      	ldr	r2, [r7, #16]
 8000996:	4313      	orrs	r3, r2
 8000998:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	693a      	ldr	r2, [r7, #16]
 800099e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	685b      	ldr	r3, [r3, #4]
 80009a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80009a6:	2201      	movs	r2, #1
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	fa02 f303 	lsl.w	r3, r2, r3
 80009ae:	43db      	mvns	r3, r3
 80009b0:	693a      	ldr	r2, [r7, #16]
 80009b2:	4013      	ands	r3, r2
 80009b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	685b      	ldr	r3, [r3, #4]
 80009ba:	091b      	lsrs	r3, r3, #4
 80009bc:	f003 0201 	and.w	r2, r3, #1
 80009c0:	697b      	ldr	r3, [r7, #20]
 80009c2:	fa02 f303 	lsl.w	r3, r2, r3
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	4313      	orrs	r3, r2
 80009ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	693a      	ldr	r2, [r7, #16]
 80009d0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	685b      	ldr	r3, [r3, #4]
 80009d6:	f003 0303 	and.w	r3, r3, #3
 80009da:	2b03      	cmp	r3, #3
 80009dc:	d017      	beq.n	8000a0e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	68db      	ldr	r3, [r3, #12]
 80009e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	005b      	lsls	r3, r3, #1
 80009e8:	2203      	movs	r2, #3
 80009ea:	fa02 f303 	lsl.w	r3, r2, r3
 80009ee:	43db      	mvns	r3, r3
 80009f0:	693a      	ldr	r2, [r7, #16]
 80009f2:	4013      	ands	r3, r2
 80009f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	689a      	ldr	r2, [r3, #8]
 80009fa:	697b      	ldr	r3, [r7, #20]
 80009fc:	005b      	lsls	r3, r3, #1
 80009fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000a02:	693a      	ldr	r2, [r7, #16]
 8000a04:	4313      	orrs	r3, r2
 8000a06:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	693a      	ldr	r2, [r7, #16]
 8000a0c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	685b      	ldr	r3, [r3, #4]
 8000a12:	f003 0303 	and.w	r3, r3, #3
 8000a16:	2b02      	cmp	r3, #2
 8000a18:	d123      	bne.n	8000a62 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000a1a:	697b      	ldr	r3, [r7, #20]
 8000a1c:	08da      	lsrs	r2, r3, #3
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	3208      	adds	r2, #8
 8000a22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a26:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	f003 0307 	and.w	r3, r3, #7
 8000a2e:	009b      	lsls	r3, r3, #2
 8000a30:	220f      	movs	r2, #15
 8000a32:	fa02 f303 	lsl.w	r3, r2, r3
 8000a36:	43db      	mvns	r3, r3
 8000a38:	693a      	ldr	r2, [r7, #16]
 8000a3a:	4013      	ands	r3, r2
 8000a3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	691a      	ldr	r2, [r3, #16]
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	f003 0307 	and.w	r3, r3, #7
 8000a48:	009b      	lsls	r3, r3, #2
 8000a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a4e:	693a      	ldr	r2, [r7, #16]
 8000a50:	4313      	orrs	r3, r2
 8000a52:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000a54:	697b      	ldr	r3, [r7, #20]
 8000a56:	08da      	lsrs	r2, r3, #3
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	3208      	adds	r2, #8
 8000a5c:	6939      	ldr	r1, [r7, #16]
 8000a5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	005b      	lsls	r3, r3, #1
 8000a6c:	2203      	movs	r2, #3
 8000a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a72:	43db      	mvns	r3, r3
 8000a74:	693a      	ldr	r2, [r7, #16]
 8000a76:	4013      	ands	r3, r2
 8000a78:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	f003 0203 	and.w	r2, r3, #3
 8000a82:	697b      	ldr	r3, [r7, #20]
 8000a84:	005b      	lsls	r3, r3, #1
 8000a86:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8a:	693a      	ldr	r2, [r7, #16]
 8000a8c:	4313      	orrs	r3, r2
 8000a8e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	693a      	ldr	r2, [r7, #16]
 8000a94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	f000 80a6 	beq.w	8000bf0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aa4:	4b5b      	ldr	r3, [pc, #364]	@ (8000c14 <HAL_GPIO_Init+0x2e4>)
 8000aa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000aa8:	4a5a      	ldr	r2, [pc, #360]	@ (8000c14 <HAL_GPIO_Init+0x2e4>)
 8000aaa:	f043 0301 	orr.w	r3, r3, #1
 8000aae:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ab0:	4b58      	ldr	r3, [pc, #352]	@ (8000c14 <HAL_GPIO_Init+0x2e4>)
 8000ab2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ab4:	f003 0301 	and.w	r3, r3, #1
 8000ab8:	60bb      	str	r3, [r7, #8]
 8000aba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000abc:	4a56      	ldr	r2, [pc, #344]	@ (8000c18 <HAL_GPIO_Init+0x2e8>)
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	089b      	lsrs	r3, r3, #2
 8000ac2:	3302      	adds	r3, #2
 8000ac4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	f003 0303 	and.w	r3, r3, #3
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	220f      	movs	r2, #15
 8000ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad8:	43db      	mvns	r3, r3
 8000ada:	693a      	ldr	r2, [r7, #16]
 8000adc:	4013      	ands	r3, r2
 8000ade:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000ae6:	d01f      	beq.n	8000b28 <HAL_GPIO_Init+0x1f8>
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	4a4c      	ldr	r2, [pc, #304]	@ (8000c1c <HAL_GPIO_Init+0x2ec>)
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d019      	beq.n	8000b24 <HAL_GPIO_Init+0x1f4>
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	4a4b      	ldr	r2, [pc, #300]	@ (8000c20 <HAL_GPIO_Init+0x2f0>)
 8000af4:	4293      	cmp	r3, r2
 8000af6:	d013      	beq.n	8000b20 <HAL_GPIO_Init+0x1f0>
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	4a4a      	ldr	r2, [pc, #296]	@ (8000c24 <HAL_GPIO_Init+0x2f4>)
 8000afc:	4293      	cmp	r3, r2
 8000afe:	d00d      	beq.n	8000b1c <HAL_GPIO_Init+0x1ec>
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	4a49      	ldr	r2, [pc, #292]	@ (8000c28 <HAL_GPIO_Init+0x2f8>)
 8000b04:	4293      	cmp	r3, r2
 8000b06:	d007      	beq.n	8000b18 <HAL_GPIO_Init+0x1e8>
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	4a48      	ldr	r2, [pc, #288]	@ (8000c2c <HAL_GPIO_Init+0x2fc>)
 8000b0c:	4293      	cmp	r3, r2
 8000b0e:	d101      	bne.n	8000b14 <HAL_GPIO_Init+0x1e4>
 8000b10:	2305      	movs	r3, #5
 8000b12:	e00a      	b.n	8000b2a <HAL_GPIO_Init+0x1fa>
 8000b14:	2306      	movs	r3, #6
 8000b16:	e008      	b.n	8000b2a <HAL_GPIO_Init+0x1fa>
 8000b18:	2304      	movs	r3, #4
 8000b1a:	e006      	b.n	8000b2a <HAL_GPIO_Init+0x1fa>
 8000b1c:	2303      	movs	r3, #3
 8000b1e:	e004      	b.n	8000b2a <HAL_GPIO_Init+0x1fa>
 8000b20:	2302      	movs	r3, #2
 8000b22:	e002      	b.n	8000b2a <HAL_GPIO_Init+0x1fa>
 8000b24:	2301      	movs	r3, #1
 8000b26:	e000      	b.n	8000b2a <HAL_GPIO_Init+0x1fa>
 8000b28:	2300      	movs	r3, #0
 8000b2a:	697a      	ldr	r2, [r7, #20]
 8000b2c:	f002 0203 	and.w	r2, r2, #3
 8000b30:	0092      	lsls	r2, r2, #2
 8000b32:	4093      	lsls	r3, r2
 8000b34:	693a      	ldr	r2, [r7, #16]
 8000b36:	4313      	orrs	r3, r2
 8000b38:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000b3a:	4937      	ldr	r1, [pc, #220]	@ (8000c18 <HAL_GPIO_Init+0x2e8>)
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	089b      	lsrs	r3, r3, #2
 8000b40:	3302      	adds	r3, #2
 8000b42:	693a      	ldr	r2, [r7, #16]
 8000b44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000b48:	4b39      	ldr	r3, [pc, #228]	@ (8000c30 <HAL_GPIO_Init+0x300>)
 8000b4a:	689b      	ldr	r3, [r3, #8]
 8000b4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	43db      	mvns	r3, r3
 8000b52:	693a      	ldr	r2, [r7, #16]
 8000b54:	4013      	ands	r3, r2
 8000b56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	685b      	ldr	r3, [r3, #4]
 8000b5c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d003      	beq.n	8000b6c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000b64:	693a      	ldr	r2, [r7, #16]
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	4313      	orrs	r3, r2
 8000b6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000b6c:	4a30      	ldr	r2, [pc, #192]	@ (8000c30 <HAL_GPIO_Init+0x300>)
 8000b6e:	693b      	ldr	r3, [r7, #16]
 8000b70:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000b72:	4b2f      	ldr	r3, [pc, #188]	@ (8000c30 <HAL_GPIO_Init+0x300>)
 8000b74:	68db      	ldr	r3, [r3, #12]
 8000b76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	43db      	mvns	r3, r3
 8000b7c:	693a      	ldr	r2, [r7, #16]
 8000b7e:	4013      	ands	r3, r2
 8000b80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	685b      	ldr	r3, [r3, #4]
 8000b86:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d003      	beq.n	8000b96 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000b8e:	693a      	ldr	r2, [r7, #16]
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	4313      	orrs	r3, r2
 8000b94:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000b96:	4a26      	ldr	r2, [pc, #152]	@ (8000c30 <HAL_GPIO_Init+0x300>)
 8000b98:	693b      	ldr	r3, [r7, #16]
 8000b9a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8000b9c:	4b24      	ldr	r3, [pc, #144]	@ (8000c30 <HAL_GPIO_Init+0x300>)
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	43db      	mvns	r3, r3
 8000ba6:	693a      	ldr	r2, [r7, #16]
 8000ba8:	4013      	ands	r3, r2
 8000baa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d003      	beq.n	8000bc0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8000bb8:	693a      	ldr	r2, [r7, #16]
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	4313      	orrs	r3, r2
 8000bbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000bc0:	4a1b      	ldr	r2, [pc, #108]	@ (8000c30 <HAL_GPIO_Init+0x300>)
 8000bc2:	693b      	ldr	r3, [r7, #16]
 8000bc4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000bc6:	4b1a      	ldr	r3, [pc, #104]	@ (8000c30 <HAL_GPIO_Init+0x300>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	43db      	mvns	r3, r3
 8000bd0:	693a      	ldr	r2, [r7, #16]
 8000bd2:	4013      	ands	r3, r2
 8000bd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	685b      	ldr	r3, [r3, #4]
 8000bda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d003      	beq.n	8000bea <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8000be2:	693a      	ldr	r2, [r7, #16]
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	4313      	orrs	r3, r2
 8000be8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000bea:	4a11      	ldr	r2, [pc, #68]	@ (8000c30 <HAL_GPIO_Init+0x300>)
 8000bec:	693b      	ldr	r3, [r7, #16]
 8000bee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	3301      	adds	r3, #1
 8000bf4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	681a      	ldr	r2, [r3, #0]
 8000bfa:	697b      	ldr	r3, [r7, #20]
 8000bfc:	fa22 f303 	lsr.w	r3, r2, r3
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	f47f ae9d 	bne.w	8000940 <HAL_GPIO_Init+0x10>
  }
}
 8000c06:	bf00      	nop
 8000c08:	bf00      	nop
 8000c0a:	371c      	adds	r7, #28
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr
 8000c14:	40021000 	.word	0x40021000
 8000c18:	40010000 	.word	0x40010000
 8000c1c:	48000400 	.word	0x48000400
 8000c20:	48000800 	.word	0x48000800
 8000c24:	48000c00 	.word	0x48000c00
 8000c28:	48001000 	.word	0x48001000
 8000c2c:	48001400 	.word	0x48001400
 8000c30:	40010400 	.word	0x40010400

08000c34 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b085      	sub	sp, #20
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d141      	bne.n	8000cc6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000c42:	4b4b      	ldr	r3, [pc, #300]	@ (8000d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000c4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000c4e:	d131      	bne.n	8000cb4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000c50:	4b47      	ldr	r3, [pc, #284]	@ (8000d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000c56:	4a46      	ldr	r2, [pc, #280]	@ (8000d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000c5c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c60:	4b43      	ldr	r3, [pc, #268]	@ (8000d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000c68:	4a41      	ldr	r2, [pc, #260]	@ (8000d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c6a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c6e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000c70:	4b40      	ldr	r3, [pc, #256]	@ (8000d74 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	2232      	movs	r2, #50	@ 0x32
 8000c76:	fb02 f303 	mul.w	r3, r2, r3
 8000c7a:	4a3f      	ldr	r2, [pc, #252]	@ (8000d78 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c80:	0c9b      	lsrs	r3, r3, #18
 8000c82:	3301      	adds	r3, #1
 8000c84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c86:	e002      	b.n	8000c8e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	3b01      	subs	r3, #1
 8000c8c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c8e:	4b38      	ldr	r3, [pc, #224]	@ (8000d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c90:	695b      	ldr	r3, [r3, #20]
 8000c92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000c9a:	d102      	bne.n	8000ca2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d1f2      	bne.n	8000c88 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000ca2:	4b33      	ldr	r3, [pc, #204]	@ (8000d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ca4:	695b      	ldr	r3, [r3, #20]
 8000ca6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000caa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000cae:	d158      	bne.n	8000d62 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	e057      	b.n	8000d64 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000cb4:	4b2e      	ldr	r3, [pc, #184]	@ (8000d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000cb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000cba:	4a2d      	ldr	r2, [pc, #180]	@ (8000d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000cbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000cc0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8000cc4:	e04d      	b.n	8000d62 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000ccc:	d141      	bne.n	8000d52 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000cce:	4b28      	ldr	r3, [pc, #160]	@ (8000d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000cd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000cda:	d131      	bne.n	8000d40 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000cdc:	4b24      	ldr	r3, [pc, #144]	@ (8000d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000cde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000ce2:	4a23      	ldr	r2, [pc, #140]	@ (8000d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ce4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ce8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000cec:	4b20      	ldr	r3, [pc, #128]	@ (8000d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000cf4:	4a1e      	ldr	r2, [pc, #120]	@ (8000d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000cf6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000cfa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000cfc:	4b1d      	ldr	r3, [pc, #116]	@ (8000d74 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	2232      	movs	r2, #50	@ 0x32
 8000d02:	fb02 f303 	mul.w	r3, r2, r3
 8000d06:	4a1c      	ldr	r2, [pc, #112]	@ (8000d78 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000d08:	fba2 2303 	umull	r2, r3, r2, r3
 8000d0c:	0c9b      	lsrs	r3, r3, #18
 8000d0e:	3301      	adds	r3, #1
 8000d10:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d12:	e002      	b.n	8000d1a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	3b01      	subs	r3, #1
 8000d18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d1a:	4b15      	ldr	r3, [pc, #84]	@ (8000d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d1c:	695b      	ldr	r3, [r3, #20]
 8000d1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000d22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000d26:	d102      	bne.n	8000d2e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d1f2      	bne.n	8000d14 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000d2e:	4b10      	ldr	r3, [pc, #64]	@ (8000d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d30:	695b      	ldr	r3, [r3, #20]
 8000d32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000d36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000d3a:	d112      	bne.n	8000d62 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000d3c:	2303      	movs	r3, #3
 8000d3e:	e011      	b.n	8000d64 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000d40:	4b0b      	ldr	r3, [pc, #44]	@ (8000d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000d46:	4a0a      	ldr	r2, [pc, #40]	@ (8000d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d4c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8000d50:	e007      	b.n	8000d62 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000d52:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000d5a:	4a05      	ldr	r2, [pc, #20]	@ (8000d70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d5c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d60:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8000d62:	2300      	movs	r3, #0
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	3714      	adds	r7, #20
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr
 8000d70:	40007000 	.word	0x40007000
 8000d74:	20000000 	.word	0x20000000
 8000d78:	431bde83 	.word	0x431bde83

08000d7c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8000d80:	4b05      	ldr	r3, [pc, #20]	@ (8000d98 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8000d82:	689b      	ldr	r3, [r3, #8]
 8000d84:	4a04      	ldr	r2, [pc, #16]	@ (8000d98 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8000d86:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d8a:	6093      	str	r3, [r2, #8]
}
 8000d8c:	bf00      	nop
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop
 8000d98:	40007000 	.word	0x40007000

08000d9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b088      	sub	sp, #32
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d101      	bne.n	8000dae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000daa:	2301      	movs	r3, #1
 8000dac:	e2fe      	b.n	80013ac <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f003 0301 	and.w	r3, r3, #1
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d075      	beq.n	8000ea6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000dba:	4b97      	ldr	r3, [pc, #604]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000dbc:	689b      	ldr	r3, [r3, #8]
 8000dbe:	f003 030c 	and.w	r3, r3, #12
 8000dc2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000dc4:	4b94      	ldr	r3, [pc, #592]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000dc6:	68db      	ldr	r3, [r3, #12]
 8000dc8:	f003 0303 	and.w	r3, r3, #3
 8000dcc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8000dce:	69bb      	ldr	r3, [r7, #24]
 8000dd0:	2b0c      	cmp	r3, #12
 8000dd2:	d102      	bne.n	8000dda <HAL_RCC_OscConfig+0x3e>
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	2b03      	cmp	r3, #3
 8000dd8:	d002      	beq.n	8000de0 <HAL_RCC_OscConfig+0x44>
 8000dda:	69bb      	ldr	r3, [r7, #24]
 8000ddc:	2b08      	cmp	r3, #8
 8000dde:	d10b      	bne.n	8000df8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000de0:	4b8d      	ldr	r3, [pc, #564]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d05b      	beq.n	8000ea4 <HAL_RCC_OscConfig+0x108>
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d157      	bne.n	8000ea4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000df4:	2301      	movs	r3, #1
 8000df6:	e2d9      	b.n	80013ac <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e00:	d106      	bne.n	8000e10 <HAL_RCC_OscConfig+0x74>
 8000e02:	4b85      	ldr	r3, [pc, #532]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4a84      	ldr	r2, [pc, #528]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000e08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e0c:	6013      	str	r3, [r2, #0]
 8000e0e:	e01d      	b.n	8000e4c <HAL_RCC_OscConfig+0xb0>
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000e18:	d10c      	bne.n	8000e34 <HAL_RCC_OscConfig+0x98>
 8000e1a:	4b7f      	ldr	r3, [pc, #508]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4a7e      	ldr	r2, [pc, #504]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000e20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e24:	6013      	str	r3, [r2, #0]
 8000e26:	4b7c      	ldr	r3, [pc, #496]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4a7b      	ldr	r2, [pc, #492]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000e2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e30:	6013      	str	r3, [r2, #0]
 8000e32:	e00b      	b.n	8000e4c <HAL_RCC_OscConfig+0xb0>
 8000e34:	4b78      	ldr	r3, [pc, #480]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a77      	ldr	r2, [pc, #476]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000e3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e3e:	6013      	str	r3, [r2, #0]
 8000e40:	4b75      	ldr	r3, [pc, #468]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a74      	ldr	r2, [pc, #464]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000e46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d013      	beq.n	8000e7c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e54:	f7ff fc5a 	bl	800070c <HAL_GetTick>
 8000e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e5a:	e008      	b.n	8000e6e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e5c:	f7ff fc56 	bl	800070c <HAL_GetTick>
 8000e60:	4602      	mov	r2, r0
 8000e62:	693b      	ldr	r3, [r7, #16]
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	2b64      	cmp	r3, #100	@ 0x64
 8000e68:	d901      	bls.n	8000e6e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	e29e      	b.n	80013ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e6e:	4b6a      	ldr	r3, [pc, #424]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d0f0      	beq.n	8000e5c <HAL_RCC_OscConfig+0xc0>
 8000e7a:	e014      	b.n	8000ea6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e7c:	f7ff fc46 	bl	800070c <HAL_GetTick>
 8000e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e82:	e008      	b.n	8000e96 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e84:	f7ff fc42 	bl	800070c <HAL_GetTick>
 8000e88:	4602      	mov	r2, r0
 8000e8a:	693b      	ldr	r3, [r7, #16]
 8000e8c:	1ad3      	subs	r3, r2, r3
 8000e8e:	2b64      	cmp	r3, #100	@ 0x64
 8000e90:	d901      	bls.n	8000e96 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000e92:	2303      	movs	r3, #3
 8000e94:	e28a      	b.n	80013ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e96:	4b60      	ldr	r3, [pc, #384]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d1f0      	bne.n	8000e84 <HAL_RCC_OscConfig+0xe8>
 8000ea2:	e000      	b.n	8000ea6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ea4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f003 0302 	and.w	r3, r3, #2
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d075      	beq.n	8000f9e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000eb2:	4b59      	ldr	r3, [pc, #356]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000eb4:	689b      	ldr	r3, [r3, #8]
 8000eb6:	f003 030c 	and.w	r3, r3, #12
 8000eba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000ebc:	4b56      	ldr	r3, [pc, #344]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	f003 0303 	and.w	r3, r3, #3
 8000ec4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8000ec6:	69bb      	ldr	r3, [r7, #24]
 8000ec8:	2b0c      	cmp	r3, #12
 8000eca:	d102      	bne.n	8000ed2 <HAL_RCC_OscConfig+0x136>
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	2b02      	cmp	r3, #2
 8000ed0:	d002      	beq.n	8000ed8 <HAL_RCC_OscConfig+0x13c>
 8000ed2:	69bb      	ldr	r3, [r7, #24]
 8000ed4:	2b04      	cmp	r3, #4
 8000ed6:	d11f      	bne.n	8000f18 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000ed8:	4b4f      	ldr	r3, [pc, #316]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d005      	beq.n	8000ef0 <HAL_RCC_OscConfig+0x154>
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	68db      	ldr	r3, [r3, #12]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d101      	bne.n	8000ef0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8000eec:	2301      	movs	r3, #1
 8000eee:	e25d      	b.n	80013ac <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ef0:	4b49      	ldr	r3, [pc, #292]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	691b      	ldr	r3, [r3, #16]
 8000efc:	061b      	lsls	r3, r3, #24
 8000efe:	4946      	ldr	r1, [pc, #280]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000f00:	4313      	orrs	r3, r2
 8000f02:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000f04:	4b45      	ldr	r3, [pc, #276]	@ (800101c <HAL_RCC_OscConfig+0x280>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff fbb3 	bl	8000674 <HAL_InitTick>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d043      	beq.n	8000f9c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8000f14:	2301      	movs	r3, #1
 8000f16:	e249      	b.n	80013ac <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	68db      	ldr	r3, [r3, #12]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d023      	beq.n	8000f68 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f20:	4b3d      	ldr	r3, [pc, #244]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a3c      	ldr	r2, [pc, #240]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000f26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f2c:	f7ff fbee 	bl	800070c <HAL_GetTick>
 8000f30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000f32:	e008      	b.n	8000f46 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f34:	f7ff fbea 	bl	800070c <HAL_GetTick>
 8000f38:	4602      	mov	r2, r0
 8000f3a:	693b      	ldr	r3, [r7, #16]
 8000f3c:	1ad3      	subs	r3, r2, r3
 8000f3e:	2b02      	cmp	r3, #2
 8000f40:	d901      	bls.n	8000f46 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8000f42:	2303      	movs	r3, #3
 8000f44:	e232      	b.n	80013ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000f46:	4b34      	ldr	r3, [pc, #208]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d0f0      	beq.n	8000f34 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f52:	4b31      	ldr	r3, [pc, #196]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	691b      	ldr	r3, [r3, #16]
 8000f5e:	061b      	lsls	r3, r3, #24
 8000f60:	492d      	ldr	r1, [pc, #180]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000f62:	4313      	orrs	r3, r2
 8000f64:	604b      	str	r3, [r1, #4]
 8000f66:	e01a      	b.n	8000f9e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f68:	4b2b      	ldr	r3, [pc, #172]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a2a      	ldr	r2, [pc, #168]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000f6e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000f72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f74:	f7ff fbca 	bl	800070c <HAL_GetTick>
 8000f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f7a:	e008      	b.n	8000f8e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f7c:	f7ff fbc6 	bl	800070c <HAL_GetTick>
 8000f80:	4602      	mov	r2, r0
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	1ad3      	subs	r3, r2, r3
 8000f86:	2b02      	cmp	r3, #2
 8000f88:	d901      	bls.n	8000f8e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8000f8a:	2303      	movs	r3, #3
 8000f8c:	e20e      	b.n	80013ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f8e:	4b22      	ldr	r3, [pc, #136]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d1f0      	bne.n	8000f7c <HAL_RCC_OscConfig+0x1e0>
 8000f9a:	e000      	b.n	8000f9e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f9c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f003 0308 	and.w	r3, r3, #8
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d041      	beq.n	800102e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	695b      	ldr	r3, [r3, #20]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d01c      	beq.n	8000fec <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fb2:	4b19      	ldr	r3, [pc, #100]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000fb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000fb8:	4a17      	ldr	r2, [pc, #92]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000fba:	f043 0301 	orr.w	r3, r3, #1
 8000fbe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fc2:	f7ff fba3 	bl	800070c <HAL_GetTick>
 8000fc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000fc8:	e008      	b.n	8000fdc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fca:	f7ff fb9f 	bl	800070c <HAL_GetTick>
 8000fce:	4602      	mov	r2, r0
 8000fd0:	693b      	ldr	r3, [r7, #16]
 8000fd2:	1ad3      	subs	r3, r2, r3
 8000fd4:	2b02      	cmp	r3, #2
 8000fd6:	d901      	bls.n	8000fdc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000fd8:	2303      	movs	r3, #3
 8000fda:	e1e7      	b.n	80013ac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000fdc:	4b0e      	ldr	r3, [pc, #56]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000fde:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000fe2:	f003 0302 	and.w	r3, r3, #2
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d0ef      	beq.n	8000fca <HAL_RCC_OscConfig+0x22e>
 8000fea:	e020      	b.n	800102e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fec:	4b0a      	ldr	r3, [pc, #40]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000fee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000ff2:	4a09      	ldr	r2, [pc, #36]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000ff4:	f023 0301 	bic.w	r3, r3, #1
 8000ff8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ffc:	f7ff fb86 	bl	800070c <HAL_GetTick>
 8001000:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001002:	e00d      	b.n	8001020 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001004:	f7ff fb82 	bl	800070c <HAL_GetTick>
 8001008:	4602      	mov	r2, r0
 800100a:	693b      	ldr	r3, [r7, #16]
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	2b02      	cmp	r3, #2
 8001010:	d906      	bls.n	8001020 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001012:	2303      	movs	r3, #3
 8001014:	e1ca      	b.n	80013ac <HAL_RCC_OscConfig+0x610>
 8001016:	bf00      	nop
 8001018:	40021000 	.word	0x40021000
 800101c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001020:	4b8c      	ldr	r3, [pc, #560]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 8001022:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001026:	f003 0302 	and.w	r3, r3, #2
 800102a:	2b00      	cmp	r3, #0
 800102c:	d1ea      	bne.n	8001004 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f003 0304 	and.w	r3, r3, #4
 8001036:	2b00      	cmp	r3, #0
 8001038:	f000 80a6 	beq.w	8001188 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800103c:	2300      	movs	r3, #0
 800103e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001040:	4b84      	ldr	r3, [pc, #528]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 8001042:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001044:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001048:	2b00      	cmp	r3, #0
 800104a:	d101      	bne.n	8001050 <HAL_RCC_OscConfig+0x2b4>
 800104c:	2301      	movs	r3, #1
 800104e:	e000      	b.n	8001052 <HAL_RCC_OscConfig+0x2b6>
 8001050:	2300      	movs	r3, #0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d00d      	beq.n	8001072 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001056:	4b7f      	ldr	r3, [pc, #508]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 8001058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800105a:	4a7e      	ldr	r2, [pc, #504]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 800105c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001060:	6593      	str	r3, [r2, #88]	@ 0x58
 8001062:	4b7c      	ldr	r3, [pc, #496]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 8001064:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001066:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800106a:	60fb      	str	r3, [r7, #12]
 800106c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800106e:	2301      	movs	r3, #1
 8001070:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001072:	4b79      	ldr	r3, [pc, #484]	@ (8001258 <HAL_RCC_OscConfig+0x4bc>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800107a:	2b00      	cmp	r3, #0
 800107c:	d118      	bne.n	80010b0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800107e:	4b76      	ldr	r3, [pc, #472]	@ (8001258 <HAL_RCC_OscConfig+0x4bc>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a75      	ldr	r2, [pc, #468]	@ (8001258 <HAL_RCC_OscConfig+0x4bc>)
 8001084:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001088:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800108a:	f7ff fb3f 	bl	800070c <HAL_GetTick>
 800108e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001090:	e008      	b.n	80010a4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001092:	f7ff fb3b 	bl	800070c <HAL_GetTick>
 8001096:	4602      	mov	r2, r0
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	1ad3      	subs	r3, r2, r3
 800109c:	2b02      	cmp	r3, #2
 800109e:	d901      	bls.n	80010a4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80010a0:	2303      	movs	r3, #3
 80010a2:	e183      	b.n	80013ac <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80010a4:	4b6c      	ldr	r3, [pc, #432]	@ (8001258 <HAL_RCC_OscConfig+0x4bc>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d0f0      	beq.n	8001092 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	689b      	ldr	r3, [r3, #8]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d108      	bne.n	80010ca <HAL_RCC_OscConfig+0x32e>
 80010b8:	4b66      	ldr	r3, [pc, #408]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 80010ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010be:	4a65      	ldr	r2, [pc, #404]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 80010c0:	f043 0301 	orr.w	r3, r3, #1
 80010c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80010c8:	e024      	b.n	8001114 <HAL_RCC_OscConfig+0x378>
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	689b      	ldr	r3, [r3, #8]
 80010ce:	2b05      	cmp	r3, #5
 80010d0:	d110      	bne.n	80010f4 <HAL_RCC_OscConfig+0x358>
 80010d2:	4b60      	ldr	r3, [pc, #384]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 80010d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010d8:	4a5e      	ldr	r2, [pc, #376]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 80010da:	f043 0304 	orr.w	r3, r3, #4
 80010de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80010e2:	4b5c      	ldr	r3, [pc, #368]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 80010e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010e8:	4a5a      	ldr	r2, [pc, #360]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 80010ea:	f043 0301 	orr.w	r3, r3, #1
 80010ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80010f2:	e00f      	b.n	8001114 <HAL_RCC_OscConfig+0x378>
 80010f4:	4b57      	ldr	r3, [pc, #348]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 80010f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010fa:	4a56      	ldr	r2, [pc, #344]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 80010fc:	f023 0301 	bic.w	r3, r3, #1
 8001100:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001104:	4b53      	ldr	r3, [pc, #332]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 8001106:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800110a:	4a52      	ldr	r2, [pc, #328]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 800110c:	f023 0304 	bic.w	r3, r3, #4
 8001110:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	689b      	ldr	r3, [r3, #8]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d016      	beq.n	800114a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800111c:	f7ff faf6 	bl	800070c <HAL_GetTick>
 8001120:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001122:	e00a      	b.n	800113a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001124:	f7ff faf2 	bl	800070c <HAL_GetTick>
 8001128:	4602      	mov	r2, r0
 800112a:	693b      	ldr	r3, [r7, #16]
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001132:	4293      	cmp	r3, r2
 8001134:	d901      	bls.n	800113a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001136:	2303      	movs	r3, #3
 8001138:	e138      	b.n	80013ac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800113a:	4b46      	ldr	r3, [pc, #280]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 800113c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001140:	f003 0302 	and.w	r3, r3, #2
 8001144:	2b00      	cmp	r3, #0
 8001146:	d0ed      	beq.n	8001124 <HAL_RCC_OscConfig+0x388>
 8001148:	e015      	b.n	8001176 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800114a:	f7ff fadf 	bl	800070c <HAL_GetTick>
 800114e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001150:	e00a      	b.n	8001168 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001152:	f7ff fadb 	bl	800070c <HAL_GetTick>
 8001156:	4602      	mov	r2, r0
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001160:	4293      	cmp	r3, r2
 8001162:	d901      	bls.n	8001168 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001164:	2303      	movs	r3, #3
 8001166:	e121      	b.n	80013ac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001168:	4b3a      	ldr	r3, [pc, #232]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 800116a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800116e:	f003 0302 	and.w	r3, r3, #2
 8001172:	2b00      	cmp	r3, #0
 8001174:	d1ed      	bne.n	8001152 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001176:	7ffb      	ldrb	r3, [r7, #31]
 8001178:	2b01      	cmp	r3, #1
 800117a:	d105      	bne.n	8001188 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800117c:	4b35      	ldr	r3, [pc, #212]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 800117e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001180:	4a34      	ldr	r2, [pc, #208]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 8001182:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001186:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f003 0320 	and.w	r3, r3, #32
 8001190:	2b00      	cmp	r3, #0
 8001192:	d03c      	beq.n	800120e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	699b      	ldr	r3, [r3, #24]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d01c      	beq.n	80011d6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800119c:	4b2d      	ldr	r3, [pc, #180]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 800119e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80011a2:	4a2c      	ldr	r2, [pc, #176]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 80011a4:	f043 0301 	orr.w	r3, r3, #1
 80011a8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011ac:	f7ff faae 	bl	800070c <HAL_GetTick>
 80011b0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80011b2:	e008      	b.n	80011c6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80011b4:	f7ff faaa 	bl	800070c <HAL_GetTick>
 80011b8:	4602      	mov	r2, r0
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	2b02      	cmp	r3, #2
 80011c0:	d901      	bls.n	80011c6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80011c2:	2303      	movs	r3, #3
 80011c4:	e0f2      	b.n	80013ac <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80011c6:	4b23      	ldr	r3, [pc, #140]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 80011c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80011cc:	f003 0302 	and.w	r3, r3, #2
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d0ef      	beq.n	80011b4 <HAL_RCC_OscConfig+0x418>
 80011d4:	e01b      	b.n	800120e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80011d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 80011d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80011dc:	4a1d      	ldr	r2, [pc, #116]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 80011de:	f023 0301 	bic.w	r3, r3, #1
 80011e2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011e6:	f7ff fa91 	bl	800070c <HAL_GetTick>
 80011ea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80011ec:	e008      	b.n	8001200 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80011ee:	f7ff fa8d 	bl	800070c <HAL_GetTick>
 80011f2:	4602      	mov	r2, r0
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	1ad3      	subs	r3, r2, r3
 80011f8:	2b02      	cmp	r3, #2
 80011fa:	d901      	bls.n	8001200 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80011fc:	2303      	movs	r3, #3
 80011fe:	e0d5      	b.n	80013ac <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001200:	4b14      	ldr	r3, [pc, #80]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 8001202:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001206:	f003 0302 	and.w	r3, r3, #2
 800120a:	2b00      	cmp	r3, #0
 800120c:	d1ef      	bne.n	80011ee <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	69db      	ldr	r3, [r3, #28]
 8001212:	2b00      	cmp	r3, #0
 8001214:	f000 80c9 	beq.w	80013aa <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001218:	4b0e      	ldr	r3, [pc, #56]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 800121a:	689b      	ldr	r3, [r3, #8]
 800121c:	f003 030c 	and.w	r3, r3, #12
 8001220:	2b0c      	cmp	r3, #12
 8001222:	f000 8083 	beq.w	800132c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	69db      	ldr	r3, [r3, #28]
 800122a:	2b02      	cmp	r3, #2
 800122c:	d15e      	bne.n	80012ec <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800122e:	4b09      	ldr	r3, [pc, #36]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4a08      	ldr	r2, [pc, #32]	@ (8001254 <HAL_RCC_OscConfig+0x4b8>)
 8001234:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001238:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800123a:	f7ff fa67 	bl	800070c <HAL_GetTick>
 800123e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001240:	e00c      	b.n	800125c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001242:	f7ff fa63 	bl	800070c <HAL_GetTick>
 8001246:	4602      	mov	r2, r0
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	1ad3      	subs	r3, r2, r3
 800124c:	2b02      	cmp	r3, #2
 800124e:	d905      	bls.n	800125c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001250:	2303      	movs	r3, #3
 8001252:	e0ab      	b.n	80013ac <HAL_RCC_OscConfig+0x610>
 8001254:	40021000 	.word	0x40021000
 8001258:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800125c:	4b55      	ldr	r3, [pc, #340]	@ (80013b4 <HAL_RCC_OscConfig+0x618>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001264:	2b00      	cmp	r3, #0
 8001266:	d1ec      	bne.n	8001242 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001268:	4b52      	ldr	r3, [pc, #328]	@ (80013b4 <HAL_RCC_OscConfig+0x618>)
 800126a:	68da      	ldr	r2, [r3, #12]
 800126c:	4b52      	ldr	r3, [pc, #328]	@ (80013b8 <HAL_RCC_OscConfig+0x61c>)
 800126e:	4013      	ands	r3, r2
 8001270:	687a      	ldr	r2, [r7, #4]
 8001272:	6a11      	ldr	r1, [r2, #32]
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001278:	3a01      	subs	r2, #1
 800127a:	0112      	lsls	r2, r2, #4
 800127c:	4311      	orrs	r1, r2
 800127e:	687a      	ldr	r2, [r7, #4]
 8001280:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001282:	0212      	lsls	r2, r2, #8
 8001284:	4311      	orrs	r1, r2
 8001286:	687a      	ldr	r2, [r7, #4]
 8001288:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800128a:	0852      	lsrs	r2, r2, #1
 800128c:	3a01      	subs	r2, #1
 800128e:	0552      	lsls	r2, r2, #21
 8001290:	4311      	orrs	r1, r2
 8001292:	687a      	ldr	r2, [r7, #4]
 8001294:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001296:	0852      	lsrs	r2, r2, #1
 8001298:	3a01      	subs	r2, #1
 800129a:	0652      	lsls	r2, r2, #25
 800129c:	4311      	orrs	r1, r2
 800129e:	687a      	ldr	r2, [r7, #4]
 80012a0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80012a2:	06d2      	lsls	r2, r2, #27
 80012a4:	430a      	orrs	r2, r1
 80012a6:	4943      	ldr	r1, [pc, #268]	@ (80013b4 <HAL_RCC_OscConfig+0x618>)
 80012a8:	4313      	orrs	r3, r2
 80012aa:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012ac:	4b41      	ldr	r3, [pc, #260]	@ (80013b4 <HAL_RCC_OscConfig+0x618>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a40      	ldr	r2, [pc, #256]	@ (80013b4 <HAL_RCC_OscConfig+0x618>)
 80012b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80012b6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80012b8:	4b3e      	ldr	r3, [pc, #248]	@ (80013b4 <HAL_RCC_OscConfig+0x618>)
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	4a3d      	ldr	r2, [pc, #244]	@ (80013b4 <HAL_RCC_OscConfig+0x618>)
 80012be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80012c2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012c4:	f7ff fa22 	bl	800070c <HAL_GetTick>
 80012c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012ca:	e008      	b.n	80012de <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012cc:	f7ff fa1e 	bl	800070c <HAL_GetTick>
 80012d0:	4602      	mov	r2, r0
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	1ad3      	subs	r3, r2, r3
 80012d6:	2b02      	cmp	r3, #2
 80012d8:	d901      	bls.n	80012de <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80012da:	2303      	movs	r3, #3
 80012dc:	e066      	b.n	80013ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012de:	4b35      	ldr	r3, [pc, #212]	@ (80013b4 <HAL_RCC_OscConfig+0x618>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d0f0      	beq.n	80012cc <HAL_RCC_OscConfig+0x530>
 80012ea:	e05e      	b.n	80013aa <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012ec:	4b31      	ldr	r3, [pc, #196]	@ (80013b4 <HAL_RCC_OscConfig+0x618>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a30      	ldr	r2, [pc, #192]	@ (80013b4 <HAL_RCC_OscConfig+0x618>)
 80012f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80012f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012f8:	f7ff fa08 	bl	800070c <HAL_GetTick>
 80012fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012fe:	e008      	b.n	8001312 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001300:	f7ff fa04 	bl	800070c <HAL_GetTick>
 8001304:	4602      	mov	r2, r0
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	2b02      	cmp	r3, #2
 800130c:	d901      	bls.n	8001312 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800130e:	2303      	movs	r3, #3
 8001310:	e04c      	b.n	80013ac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001312:	4b28      	ldr	r3, [pc, #160]	@ (80013b4 <HAL_RCC_OscConfig+0x618>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800131a:	2b00      	cmp	r3, #0
 800131c:	d1f0      	bne.n	8001300 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800131e:	4b25      	ldr	r3, [pc, #148]	@ (80013b4 <HAL_RCC_OscConfig+0x618>)
 8001320:	68da      	ldr	r2, [r3, #12]
 8001322:	4924      	ldr	r1, [pc, #144]	@ (80013b4 <HAL_RCC_OscConfig+0x618>)
 8001324:	4b25      	ldr	r3, [pc, #148]	@ (80013bc <HAL_RCC_OscConfig+0x620>)
 8001326:	4013      	ands	r3, r2
 8001328:	60cb      	str	r3, [r1, #12]
 800132a:	e03e      	b.n	80013aa <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	69db      	ldr	r3, [r3, #28]
 8001330:	2b01      	cmp	r3, #1
 8001332:	d101      	bne.n	8001338 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001334:	2301      	movs	r3, #1
 8001336:	e039      	b.n	80013ac <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001338:	4b1e      	ldr	r3, [pc, #120]	@ (80013b4 <HAL_RCC_OscConfig+0x618>)
 800133a:	68db      	ldr	r3, [r3, #12]
 800133c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	f003 0203 	and.w	r2, r3, #3
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6a1b      	ldr	r3, [r3, #32]
 8001348:	429a      	cmp	r2, r3
 800134a:	d12c      	bne.n	80013a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001356:	3b01      	subs	r3, #1
 8001358:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800135a:	429a      	cmp	r2, r3
 800135c:	d123      	bne.n	80013a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001368:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800136a:	429a      	cmp	r2, r3
 800136c:	d11b      	bne.n	80013a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001378:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800137a:	429a      	cmp	r2, r3
 800137c:	d113      	bne.n	80013a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001388:	085b      	lsrs	r3, r3, #1
 800138a:	3b01      	subs	r3, #1
 800138c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800138e:	429a      	cmp	r2, r3
 8001390:	d109      	bne.n	80013a6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800139c:	085b      	lsrs	r3, r3, #1
 800139e:	3b01      	subs	r3, #1
 80013a0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80013a2:	429a      	cmp	r2, r3
 80013a4:	d001      	beq.n	80013aa <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	e000      	b.n	80013ac <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80013aa:	2300      	movs	r3, #0
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	3720      	adds	r7, #32
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	40021000 	.word	0x40021000
 80013b8:	019f800c 	.word	0x019f800c
 80013bc:	feeefffc 	.word	0xfeeefffc

080013c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b086      	sub	sp, #24
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80013ca:	2300      	movs	r3, #0
 80013cc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d101      	bne.n	80013d8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80013d4:	2301      	movs	r3, #1
 80013d6:	e11e      	b.n	8001616 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80013d8:	4b91      	ldr	r3, [pc, #580]	@ (8001620 <HAL_RCC_ClockConfig+0x260>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f003 030f 	and.w	r3, r3, #15
 80013e0:	683a      	ldr	r2, [r7, #0]
 80013e2:	429a      	cmp	r2, r3
 80013e4:	d910      	bls.n	8001408 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013e6:	4b8e      	ldr	r3, [pc, #568]	@ (8001620 <HAL_RCC_ClockConfig+0x260>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f023 020f 	bic.w	r2, r3, #15
 80013ee:	498c      	ldr	r1, [pc, #560]	@ (8001620 <HAL_RCC_ClockConfig+0x260>)
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	4313      	orrs	r3, r2
 80013f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013f6:	4b8a      	ldr	r3, [pc, #552]	@ (8001620 <HAL_RCC_ClockConfig+0x260>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f003 030f 	and.w	r3, r3, #15
 80013fe:	683a      	ldr	r2, [r7, #0]
 8001400:	429a      	cmp	r2, r3
 8001402:	d001      	beq.n	8001408 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001404:	2301      	movs	r3, #1
 8001406:	e106      	b.n	8001616 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f003 0301 	and.w	r3, r3, #1
 8001410:	2b00      	cmp	r3, #0
 8001412:	d073      	beq.n	80014fc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	2b03      	cmp	r3, #3
 800141a:	d129      	bne.n	8001470 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800141c:	4b81      	ldr	r3, [pc, #516]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001424:	2b00      	cmp	r3, #0
 8001426:	d101      	bne.n	800142c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001428:	2301      	movs	r3, #1
 800142a:	e0f4      	b.n	8001616 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800142c:	f000 f966 	bl	80016fc <RCC_GetSysClockFreqFromPLLSource>
 8001430:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001432:	693b      	ldr	r3, [r7, #16]
 8001434:	4a7c      	ldr	r2, [pc, #496]	@ (8001628 <HAL_RCC_ClockConfig+0x268>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d93f      	bls.n	80014ba <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800143a:	4b7a      	ldr	r3, [pc, #488]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d009      	beq.n	800145a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800144e:	2b00      	cmp	r3, #0
 8001450:	d033      	beq.n	80014ba <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001456:	2b00      	cmp	r3, #0
 8001458:	d12f      	bne.n	80014ba <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800145a:	4b72      	ldr	r3, [pc, #456]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001462:	4a70      	ldr	r2, [pc, #448]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 8001464:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001468:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800146a:	2380      	movs	r3, #128	@ 0x80
 800146c:	617b      	str	r3, [r7, #20]
 800146e:	e024      	b.n	80014ba <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	2b02      	cmp	r3, #2
 8001476:	d107      	bne.n	8001488 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001478:	4b6a      	ldr	r3, [pc, #424]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001480:	2b00      	cmp	r3, #0
 8001482:	d109      	bne.n	8001498 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001484:	2301      	movs	r3, #1
 8001486:	e0c6      	b.n	8001616 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001488:	4b66      	ldr	r3, [pc, #408]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001490:	2b00      	cmp	r3, #0
 8001492:	d101      	bne.n	8001498 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001494:	2301      	movs	r3, #1
 8001496:	e0be      	b.n	8001616 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001498:	f000 f8ce 	bl	8001638 <HAL_RCC_GetSysClockFreq>
 800149c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	4a61      	ldr	r2, [pc, #388]	@ (8001628 <HAL_RCC_ClockConfig+0x268>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d909      	bls.n	80014ba <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80014a6:	4b5f      	ldr	r3, [pc, #380]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80014ae:	4a5d      	ldr	r2, [pc, #372]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 80014b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014b4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80014b6:	2380      	movs	r3, #128	@ 0x80
 80014b8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80014ba:	4b5a      	ldr	r3, [pc, #360]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 80014bc:	689b      	ldr	r3, [r3, #8]
 80014be:	f023 0203 	bic.w	r2, r3, #3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	4957      	ldr	r1, [pc, #348]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 80014c8:	4313      	orrs	r3, r2
 80014ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80014cc:	f7ff f91e 	bl	800070c <HAL_GetTick>
 80014d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014d2:	e00a      	b.n	80014ea <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014d4:	f7ff f91a 	bl	800070c <HAL_GetTick>
 80014d8:	4602      	mov	r2, r0
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d901      	bls.n	80014ea <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80014e6:	2303      	movs	r3, #3
 80014e8:	e095      	b.n	8001616 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014ea:	4b4e      	ldr	r3, [pc, #312]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 80014ec:	689b      	ldr	r3, [r3, #8]
 80014ee:	f003 020c 	and.w	r2, r3, #12
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d1eb      	bne.n	80014d4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f003 0302 	and.w	r3, r3, #2
 8001504:	2b00      	cmp	r3, #0
 8001506:	d023      	beq.n	8001550 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f003 0304 	and.w	r3, r3, #4
 8001510:	2b00      	cmp	r3, #0
 8001512:	d005      	beq.n	8001520 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001514:	4b43      	ldr	r3, [pc, #268]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 8001516:	689b      	ldr	r3, [r3, #8]
 8001518:	4a42      	ldr	r2, [pc, #264]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 800151a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800151e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f003 0308 	and.w	r3, r3, #8
 8001528:	2b00      	cmp	r3, #0
 800152a:	d007      	beq.n	800153c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800152c:	4b3d      	ldr	r3, [pc, #244]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 800152e:	689b      	ldr	r3, [r3, #8]
 8001530:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001534:	4a3b      	ldr	r2, [pc, #236]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 8001536:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800153a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800153c:	4b39      	ldr	r3, [pc, #228]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 800153e:	689b      	ldr	r3, [r3, #8]
 8001540:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	4936      	ldr	r1, [pc, #216]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 800154a:	4313      	orrs	r3, r2
 800154c:	608b      	str	r3, [r1, #8]
 800154e:	e008      	b.n	8001562 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	2b80      	cmp	r3, #128	@ 0x80
 8001554:	d105      	bne.n	8001562 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001556:	4b33      	ldr	r3, [pc, #204]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	4a32      	ldr	r2, [pc, #200]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 800155c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001560:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001562:	4b2f      	ldr	r3, [pc, #188]	@ (8001620 <HAL_RCC_ClockConfig+0x260>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f003 030f 	and.w	r3, r3, #15
 800156a:	683a      	ldr	r2, [r7, #0]
 800156c:	429a      	cmp	r2, r3
 800156e:	d21d      	bcs.n	80015ac <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001570:	4b2b      	ldr	r3, [pc, #172]	@ (8001620 <HAL_RCC_ClockConfig+0x260>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f023 020f 	bic.w	r2, r3, #15
 8001578:	4929      	ldr	r1, [pc, #164]	@ (8001620 <HAL_RCC_ClockConfig+0x260>)
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	4313      	orrs	r3, r2
 800157e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001580:	f7ff f8c4 	bl	800070c <HAL_GetTick>
 8001584:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001586:	e00a      	b.n	800159e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001588:	f7ff f8c0 	bl	800070c <HAL_GetTick>
 800158c:	4602      	mov	r2, r0
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001596:	4293      	cmp	r3, r2
 8001598:	d901      	bls.n	800159e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800159a:	2303      	movs	r3, #3
 800159c:	e03b      	b.n	8001616 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800159e:	4b20      	ldr	r3, [pc, #128]	@ (8001620 <HAL_RCC_ClockConfig+0x260>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 030f 	and.w	r3, r3, #15
 80015a6:	683a      	ldr	r2, [r7, #0]
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d1ed      	bne.n	8001588 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f003 0304 	and.w	r3, r3, #4
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d008      	beq.n	80015ca <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	68db      	ldr	r3, [r3, #12]
 80015c4:	4917      	ldr	r1, [pc, #92]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 80015c6:	4313      	orrs	r3, r2
 80015c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f003 0308 	and.w	r3, r3, #8
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d009      	beq.n	80015ea <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015d6:	4b13      	ldr	r3, [pc, #76]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	691b      	ldr	r3, [r3, #16]
 80015e2:	00db      	lsls	r3, r3, #3
 80015e4:	490f      	ldr	r1, [pc, #60]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 80015e6:	4313      	orrs	r3, r2
 80015e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80015ea:	f000 f825 	bl	8001638 <HAL_RCC_GetSysClockFreq>
 80015ee:	4602      	mov	r2, r0
 80015f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001624 <HAL_RCC_ClockConfig+0x264>)
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	091b      	lsrs	r3, r3, #4
 80015f6:	f003 030f 	and.w	r3, r3, #15
 80015fa:	490c      	ldr	r1, [pc, #48]	@ (800162c <HAL_RCC_ClockConfig+0x26c>)
 80015fc:	5ccb      	ldrb	r3, [r1, r3]
 80015fe:	f003 031f 	and.w	r3, r3, #31
 8001602:	fa22 f303 	lsr.w	r3, r2, r3
 8001606:	4a0a      	ldr	r2, [pc, #40]	@ (8001630 <HAL_RCC_ClockConfig+0x270>)
 8001608:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800160a:	4b0a      	ldr	r3, [pc, #40]	@ (8001634 <HAL_RCC_ClockConfig+0x274>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4618      	mov	r0, r3
 8001610:	f7ff f830 	bl	8000674 <HAL_InitTick>
 8001614:	4603      	mov	r3, r0
}
 8001616:	4618      	mov	r0, r3
 8001618:	3718      	adds	r7, #24
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	40022000 	.word	0x40022000
 8001624:	40021000 	.word	0x40021000
 8001628:	04c4b400 	.word	0x04c4b400
 800162c:	080034c0 	.word	0x080034c0
 8001630:	20000000 	.word	0x20000000
 8001634:	20000004 	.word	0x20000004

08001638 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001638:	b480      	push	{r7}
 800163a:	b087      	sub	sp, #28
 800163c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800163e:	4b2c      	ldr	r3, [pc, #176]	@ (80016f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	f003 030c 	and.w	r3, r3, #12
 8001646:	2b04      	cmp	r3, #4
 8001648:	d102      	bne.n	8001650 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800164a:	4b2a      	ldr	r3, [pc, #168]	@ (80016f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800164c:	613b      	str	r3, [r7, #16]
 800164e:	e047      	b.n	80016e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001650:	4b27      	ldr	r3, [pc, #156]	@ (80016f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	f003 030c 	and.w	r3, r3, #12
 8001658:	2b08      	cmp	r3, #8
 800165a:	d102      	bne.n	8001662 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800165c:	4b26      	ldr	r3, [pc, #152]	@ (80016f8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800165e:	613b      	str	r3, [r7, #16]
 8001660:	e03e      	b.n	80016e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001662:	4b23      	ldr	r3, [pc, #140]	@ (80016f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	f003 030c 	and.w	r3, r3, #12
 800166a:	2b0c      	cmp	r3, #12
 800166c:	d136      	bne.n	80016dc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800166e:	4b20      	ldr	r3, [pc, #128]	@ (80016f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001670:	68db      	ldr	r3, [r3, #12]
 8001672:	f003 0303 	and.w	r3, r3, #3
 8001676:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001678:	4b1d      	ldr	r3, [pc, #116]	@ (80016f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800167a:	68db      	ldr	r3, [r3, #12]
 800167c:	091b      	lsrs	r3, r3, #4
 800167e:	f003 030f 	and.w	r3, r3, #15
 8001682:	3301      	adds	r3, #1
 8001684:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	2b03      	cmp	r3, #3
 800168a:	d10c      	bne.n	80016a6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800168c:	4a1a      	ldr	r2, [pc, #104]	@ (80016f8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	fbb2 f3f3 	udiv	r3, r2, r3
 8001694:	4a16      	ldr	r2, [pc, #88]	@ (80016f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001696:	68d2      	ldr	r2, [r2, #12]
 8001698:	0a12      	lsrs	r2, r2, #8
 800169a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800169e:	fb02 f303 	mul.w	r3, r2, r3
 80016a2:	617b      	str	r3, [r7, #20]
      break;
 80016a4:	e00c      	b.n	80016c0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80016a6:	4a13      	ldr	r2, [pc, #76]	@ (80016f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ae:	4a10      	ldr	r2, [pc, #64]	@ (80016f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80016b0:	68d2      	ldr	r2, [r2, #12]
 80016b2:	0a12      	lsrs	r2, r2, #8
 80016b4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80016b8:	fb02 f303 	mul.w	r3, r2, r3
 80016bc:	617b      	str	r3, [r7, #20]
      break;
 80016be:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80016c0:	4b0b      	ldr	r3, [pc, #44]	@ (80016f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	0e5b      	lsrs	r3, r3, #25
 80016c6:	f003 0303 	and.w	r3, r3, #3
 80016ca:	3301      	adds	r3, #1
 80016cc:	005b      	lsls	r3, r3, #1
 80016ce:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80016d0:	697a      	ldr	r2, [r7, #20]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80016d8:	613b      	str	r3, [r7, #16]
 80016da:	e001      	b.n	80016e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80016dc:	2300      	movs	r3, #0
 80016de:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80016e0:	693b      	ldr	r3, [r7, #16]
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	371c      	adds	r7, #28
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	40021000 	.word	0x40021000
 80016f4:	00f42400 	.word	0x00f42400
 80016f8:	007a1200 	.word	0x007a1200

080016fc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b087      	sub	sp, #28
 8001700:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001702:	4b1e      	ldr	r3, [pc, #120]	@ (800177c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001704:	68db      	ldr	r3, [r3, #12]
 8001706:	f003 0303 	and.w	r3, r3, #3
 800170a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800170c:	4b1b      	ldr	r3, [pc, #108]	@ (800177c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	091b      	lsrs	r3, r3, #4
 8001712:	f003 030f 	and.w	r3, r3, #15
 8001716:	3301      	adds	r3, #1
 8001718:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	2b03      	cmp	r3, #3
 800171e:	d10c      	bne.n	800173a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001720:	4a17      	ldr	r2, [pc, #92]	@ (8001780 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	fbb2 f3f3 	udiv	r3, r2, r3
 8001728:	4a14      	ldr	r2, [pc, #80]	@ (800177c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800172a:	68d2      	ldr	r2, [r2, #12]
 800172c:	0a12      	lsrs	r2, r2, #8
 800172e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001732:	fb02 f303 	mul.w	r3, r2, r3
 8001736:	617b      	str	r3, [r7, #20]
    break;
 8001738:	e00c      	b.n	8001754 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800173a:	4a12      	ldr	r2, [pc, #72]	@ (8001784 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001742:	4a0e      	ldr	r2, [pc, #56]	@ (800177c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001744:	68d2      	ldr	r2, [r2, #12]
 8001746:	0a12      	lsrs	r2, r2, #8
 8001748:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800174c:	fb02 f303 	mul.w	r3, r2, r3
 8001750:	617b      	str	r3, [r7, #20]
    break;
 8001752:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001754:	4b09      	ldr	r3, [pc, #36]	@ (800177c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	0e5b      	lsrs	r3, r3, #25
 800175a:	f003 0303 	and.w	r3, r3, #3
 800175e:	3301      	adds	r3, #1
 8001760:	005b      	lsls	r3, r3, #1
 8001762:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001764:	697a      	ldr	r2, [r7, #20]
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	fbb2 f3f3 	udiv	r3, r2, r3
 800176c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800176e:	687b      	ldr	r3, [r7, #4]
}
 8001770:	4618      	mov	r0, r3
 8001772:	371c      	adds	r7, #28
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr
 800177c:	40021000 	.word	0x40021000
 8001780:	007a1200 	.word	0x007a1200
 8001784:	00f42400 	.word	0x00f42400

08001788 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d101      	bne.n	800179a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e049      	b.n	800182e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d106      	bne.n	80017b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2200      	movs	r2, #0
 80017aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	f7fe fe8a 	bl	80004c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2202      	movs	r2, #2
 80017b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	3304      	adds	r3, #4
 80017c4:	4619      	mov	r1, r3
 80017c6:	4610      	mov	r0, r2
 80017c8:	f000 fbd2 	bl	8001f70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2201      	movs	r2, #1
 80017d0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2201      	movs	r2, #1
 80017d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2201      	movs	r2, #1
 80017e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2201      	movs	r2, #1
 80017e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2201      	movs	r2, #1
 80017f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2201      	movs	r2, #1
 80017f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2201      	movs	r2, #1
 8001800:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2201      	movs	r2, #1
 8001808:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2201      	movs	r2, #1
 8001810:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2201      	movs	r2, #1
 8001818:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2201      	movs	r2, #1
 8001820:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2201      	movs	r2, #1
 8001828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800182c:	2300      	movs	r3, #0
}
 800182e:	4618      	mov	r0, r3
 8001830:	3708      	adds	r7, #8
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}

08001836 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001836:	b580      	push	{r7, lr}
 8001838:	b082      	sub	sp, #8
 800183a:	af00      	add	r7, sp, #0
 800183c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d101      	bne.n	8001848 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	e049      	b.n	80018dc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800184e:	b2db      	uxtb	r3, r3
 8001850:	2b00      	cmp	r3, #0
 8001852:	d106      	bne.n	8001862 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2200      	movs	r2, #0
 8001858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f000 f841 	bl	80018e4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2202      	movs	r2, #2
 8001866:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	3304      	adds	r3, #4
 8001872:	4619      	mov	r1, r3
 8001874:	4610      	mov	r0, r2
 8001876:	f000 fb7b 	bl	8001f70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2201      	movs	r2, #1
 800187e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2201      	movs	r2, #1
 8001886:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2201      	movs	r2, #1
 800188e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2201      	movs	r2, #1
 8001896:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2201      	movs	r2, #1
 800189e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2201      	movs	r2, #1
 80018a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2201      	movs	r2, #1
 80018ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2201      	movs	r2, #1
 80018b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2201      	movs	r2, #1
 80018be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2201      	movs	r2, #1
 80018c6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2201      	movs	r2, #1
 80018ce:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2201      	movs	r2, #1
 80018d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80018da:	2300      	movs	r3, #0
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80018ec:	bf00      	nop
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d109      	bne.n	800191c <HAL_TIM_PWM_Start+0x24>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800190e:	b2db      	uxtb	r3, r3
 8001910:	2b01      	cmp	r3, #1
 8001912:	bf14      	ite	ne
 8001914:	2301      	movne	r3, #1
 8001916:	2300      	moveq	r3, #0
 8001918:	b2db      	uxtb	r3, r3
 800191a:	e03c      	b.n	8001996 <HAL_TIM_PWM_Start+0x9e>
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	2b04      	cmp	r3, #4
 8001920:	d109      	bne.n	8001936 <HAL_TIM_PWM_Start+0x3e>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001928:	b2db      	uxtb	r3, r3
 800192a:	2b01      	cmp	r3, #1
 800192c:	bf14      	ite	ne
 800192e:	2301      	movne	r3, #1
 8001930:	2300      	moveq	r3, #0
 8001932:	b2db      	uxtb	r3, r3
 8001934:	e02f      	b.n	8001996 <HAL_TIM_PWM_Start+0x9e>
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	2b08      	cmp	r3, #8
 800193a:	d109      	bne.n	8001950 <HAL_TIM_PWM_Start+0x58>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001942:	b2db      	uxtb	r3, r3
 8001944:	2b01      	cmp	r3, #1
 8001946:	bf14      	ite	ne
 8001948:	2301      	movne	r3, #1
 800194a:	2300      	moveq	r3, #0
 800194c:	b2db      	uxtb	r3, r3
 800194e:	e022      	b.n	8001996 <HAL_TIM_PWM_Start+0x9e>
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	2b0c      	cmp	r3, #12
 8001954:	d109      	bne.n	800196a <HAL_TIM_PWM_Start+0x72>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800195c:	b2db      	uxtb	r3, r3
 800195e:	2b01      	cmp	r3, #1
 8001960:	bf14      	ite	ne
 8001962:	2301      	movne	r3, #1
 8001964:	2300      	moveq	r3, #0
 8001966:	b2db      	uxtb	r3, r3
 8001968:	e015      	b.n	8001996 <HAL_TIM_PWM_Start+0x9e>
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	2b10      	cmp	r3, #16
 800196e:	d109      	bne.n	8001984 <HAL_TIM_PWM_Start+0x8c>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001976:	b2db      	uxtb	r3, r3
 8001978:	2b01      	cmp	r3, #1
 800197a:	bf14      	ite	ne
 800197c:	2301      	movne	r3, #1
 800197e:	2300      	moveq	r3, #0
 8001980:	b2db      	uxtb	r3, r3
 8001982:	e008      	b.n	8001996 <HAL_TIM_PWM_Start+0x9e>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800198a:	b2db      	uxtb	r3, r3
 800198c:	2b01      	cmp	r3, #1
 800198e:	bf14      	ite	ne
 8001990:	2301      	movne	r3, #1
 8001992:	2300      	moveq	r3, #0
 8001994:	b2db      	uxtb	r3, r3
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e0a6      	b.n	8001aec <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d104      	bne.n	80019ae <HAL_TIM_PWM_Start+0xb6>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2202      	movs	r2, #2
 80019a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80019ac:	e023      	b.n	80019f6 <HAL_TIM_PWM_Start+0xfe>
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	2b04      	cmp	r3, #4
 80019b2:	d104      	bne.n	80019be <HAL_TIM_PWM_Start+0xc6>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2202      	movs	r2, #2
 80019b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80019bc:	e01b      	b.n	80019f6 <HAL_TIM_PWM_Start+0xfe>
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	2b08      	cmp	r3, #8
 80019c2:	d104      	bne.n	80019ce <HAL_TIM_PWM_Start+0xd6>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2202      	movs	r2, #2
 80019c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80019cc:	e013      	b.n	80019f6 <HAL_TIM_PWM_Start+0xfe>
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	2b0c      	cmp	r3, #12
 80019d2:	d104      	bne.n	80019de <HAL_TIM_PWM_Start+0xe6>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2202      	movs	r2, #2
 80019d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80019dc:	e00b      	b.n	80019f6 <HAL_TIM_PWM_Start+0xfe>
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	2b10      	cmp	r3, #16
 80019e2:	d104      	bne.n	80019ee <HAL_TIM_PWM_Start+0xf6>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2202      	movs	r2, #2
 80019e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80019ec:	e003      	b.n	80019f6 <HAL_TIM_PWM_Start+0xfe>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2202      	movs	r2, #2
 80019f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	2201      	movs	r2, #1
 80019fc:	6839      	ldr	r1, [r7, #0]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f000 ff30 	bl	8002864 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a3a      	ldr	r2, [pc, #232]	@ (8001af4 <HAL_TIM_PWM_Start+0x1fc>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d018      	beq.n	8001a40 <HAL_TIM_PWM_Start+0x148>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a39      	ldr	r2, [pc, #228]	@ (8001af8 <HAL_TIM_PWM_Start+0x200>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d013      	beq.n	8001a40 <HAL_TIM_PWM_Start+0x148>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a37      	ldr	r2, [pc, #220]	@ (8001afc <HAL_TIM_PWM_Start+0x204>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d00e      	beq.n	8001a40 <HAL_TIM_PWM_Start+0x148>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4a36      	ldr	r2, [pc, #216]	@ (8001b00 <HAL_TIM_PWM_Start+0x208>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d009      	beq.n	8001a40 <HAL_TIM_PWM_Start+0x148>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a34      	ldr	r2, [pc, #208]	@ (8001b04 <HAL_TIM_PWM_Start+0x20c>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d004      	beq.n	8001a40 <HAL_TIM_PWM_Start+0x148>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a33      	ldr	r2, [pc, #204]	@ (8001b08 <HAL_TIM_PWM_Start+0x210>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d101      	bne.n	8001a44 <HAL_TIM_PWM_Start+0x14c>
 8001a40:	2301      	movs	r3, #1
 8001a42:	e000      	b.n	8001a46 <HAL_TIM_PWM_Start+0x14e>
 8001a44:	2300      	movs	r3, #0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d007      	beq.n	8001a5a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001a58:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a25      	ldr	r2, [pc, #148]	@ (8001af4 <HAL_TIM_PWM_Start+0x1fc>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d022      	beq.n	8001aaa <HAL_TIM_PWM_Start+0x1b2>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a6c:	d01d      	beq.n	8001aaa <HAL_TIM_PWM_Start+0x1b2>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a26      	ldr	r2, [pc, #152]	@ (8001b0c <HAL_TIM_PWM_Start+0x214>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d018      	beq.n	8001aaa <HAL_TIM_PWM_Start+0x1b2>
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a24      	ldr	r2, [pc, #144]	@ (8001b10 <HAL_TIM_PWM_Start+0x218>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d013      	beq.n	8001aaa <HAL_TIM_PWM_Start+0x1b2>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a23      	ldr	r2, [pc, #140]	@ (8001b14 <HAL_TIM_PWM_Start+0x21c>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d00e      	beq.n	8001aaa <HAL_TIM_PWM_Start+0x1b2>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a19      	ldr	r2, [pc, #100]	@ (8001af8 <HAL_TIM_PWM_Start+0x200>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d009      	beq.n	8001aaa <HAL_TIM_PWM_Start+0x1b2>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a18      	ldr	r2, [pc, #96]	@ (8001afc <HAL_TIM_PWM_Start+0x204>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d004      	beq.n	8001aaa <HAL_TIM_PWM_Start+0x1b2>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a18      	ldr	r2, [pc, #96]	@ (8001b08 <HAL_TIM_PWM_Start+0x210>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d115      	bne.n	8001ad6 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	689a      	ldr	r2, [r3, #8]
 8001ab0:	4b19      	ldr	r3, [pc, #100]	@ (8001b18 <HAL_TIM_PWM_Start+0x220>)
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	2b06      	cmp	r3, #6
 8001aba:	d015      	beq.n	8001ae8 <HAL_TIM_PWM_Start+0x1f0>
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ac2:	d011      	beq.n	8001ae8 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f042 0201 	orr.w	r2, r2, #1
 8001ad2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ad4:	e008      	b.n	8001ae8 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f042 0201 	orr.w	r2, r2, #1
 8001ae4:	601a      	str	r2, [r3, #0]
 8001ae6:	e000      	b.n	8001aea <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ae8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001aea:	2300      	movs	r3, #0
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3710      	adds	r7, #16
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	40012c00 	.word	0x40012c00
 8001af8:	40013400 	.word	0x40013400
 8001afc:	40014000 	.word	0x40014000
 8001b00:	40014400 	.word	0x40014400
 8001b04:	40014800 	.word	0x40014800
 8001b08:	40015000 	.word	0x40015000
 8001b0c:	40000400 	.word	0x40000400
 8001b10:	40000800 	.word	0x40000800
 8001b14:	40000c00 	.word	0x40000c00
 8001b18:	00010007 	.word	0x00010007

08001b1c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b086      	sub	sp, #24
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	60f8      	str	r0, [r7, #12]
 8001b24:	60b9      	str	r1, [r7, #8]
 8001b26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d101      	bne.n	8001b3a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001b36:	2302      	movs	r3, #2
 8001b38:	e0ff      	b.n	8001d3a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2b14      	cmp	r3, #20
 8001b46:	f200 80f0 	bhi.w	8001d2a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8001b4a:	a201      	add	r2, pc, #4	@ (adr r2, 8001b50 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b50:	08001ba5 	.word	0x08001ba5
 8001b54:	08001d2b 	.word	0x08001d2b
 8001b58:	08001d2b 	.word	0x08001d2b
 8001b5c:	08001d2b 	.word	0x08001d2b
 8001b60:	08001be5 	.word	0x08001be5
 8001b64:	08001d2b 	.word	0x08001d2b
 8001b68:	08001d2b 	.word	0x08001d2b
 8001b6c:	08001d2b 	.word	0x08001d2b
 8001b70:	08001c27 	.word	0x08001c27
 8001b74:	08001d2b 	.word	0x08001d2b
 8001b78:	08001d2b 	.word	0x08001d2b
 8001b7c:	08001d2b 	.word	0x08001d2b
 8001b80:	08001c67 	.word	0x08001c67
 8001b84:	08001d2b 	.word	0x08001d2b
 8001b88:	08001d2b 	.word	0x08001d2b
 8001b8c:	08001d2b 	.word	0x08001d2b
 8001b90:	08001ca9 	.word	0x08001ca9
 8001b94:	08001d2b 	.word	0x08001d2b
 8001b98:	08001d2b 	.word	0x08001d2b
 8001b9c:	08001d2b 	.word	0x08001d2b
 8001ba0:	08001ce9 	.word	0x08001ce9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	68b9      	ldr	r1, [r7, #8]
 8001baa:	4618      	mov	r0, r3
 8001bac:	f000 fa94 	bl	80020d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	699a      	ldr	r2, [r3, #24]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f042 0208 	orr.w	r2, r2, #8
 8001bbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	699a      	ldr	r2, [r3, #24]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f022 0204 	bic.w	r2, r2, #4
 8001bce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	6999      	ldr	r1, [r3, #24]
 8001bd6:	68bb      	ldr	r3, [r7, #8]
 8001bd8:	691a      	ldr	r2, [r3, #16]
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	430a      	orrs	r2, r1
 8001be0:	619a      	str	r2, [r3, #24]
      break;
 8001be2:	e0a5      	b.n	8001d30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	68b9      	ldr	r1, [r7, #8]
 8001bea:	4618      	mov	r0, r3
 8001bec:	f000 fb0e 	bl	800220c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	699a      	ldr	r2, [r3, #24]
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001bfe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	699a      	ldr	r2, [r3, #24]
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	6999      	ldr	r1, [r3, #24]
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	691b      	ldr	r3, [r3, #16]
 8001c1a:	021a      	lsls	r2, r3, #8
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	430a      	orrs	r2, r1
 8001c22:	619a      	str	r2, [r3, #24]
      break;
 8001c24:	e084      	b.n	8001d30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	68b9      	ldr	r1, [r7, #8]
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f000 fb81 	bl	8002334 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	69da      	ldr	r2, [r3, #28]
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f042 0208 	orr.w	r2, r2, #8
 8001c40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	69da      	ldr	r2, [r3, #28]
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f022 0204 	bic.w	r2, r2, #4
 8001c50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	69d9      	ldr	r1, [r3, #28]
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	691a      	ldr	r2, [r3, #16]
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	430a      	orrs	r2, r1
 8001c62:	61da      	str	r2, [r3, #28]
      break;
 8001c64:	e064      	b.n	8001d30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	68b9      	ldr	r1, [r7, #8]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f000 fbf3 	bl	8002458 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	69da      	ldr	r2, [r3, #28]
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001c80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	69da      	ldr	r2, [r3, #28]
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	69d9      	ldr	r1, [r3, #28]
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	691b      	ldr	r3, [r3, #16]
 8001c9c:	021a      	lsls	r2, r3, #8
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	430a      	orrs	r2, r1
 8001ca4:	61da      	str	r2, [r3, #28]
      break;
 8001ca6:	e043      	b.n	8001d30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	68b9      	ldr	r1, [r7, #8]
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f000 fc66 	bl	8002580 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f042 0208 	orr.w	r2, r2, #8
 8001cc2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f022 0204 	bic.w	r2, r2, #4
 8001cd2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	691a      	ldr	r2, [r3, #16]
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8001ce6:	e023      	b.n	8001d30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	68b9      	ldr	r1, [r7, #8]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f000 fcb0 	bl	8002654 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001d02:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001d12:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	691b      	ldr	r3, [r3, #16]
 8001d1e:	021a      	lsls	r2, r3, #8
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	430a      	orrs	r2, r1
 8001d26:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8001d28:	e002      	b.n	8001d30 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	75fb      	strb	r3, [r7, #23]
      break;
 8001d2e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	2200      	movs	r2, #0
 8001d34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001d38:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3718      	adds	r7, #24
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop

08001d44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d101      	bne.n	8001d60 <HAL_TIM_ConfigClockSource+0x1c>
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	e0f6      	b.n	8001f4e <HAL_TIM_ConfigClockSource+0x20a>
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2201      	movs	r2, #1
 8001d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2202      	movs	r2, #2
 8001d6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8001d7e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8001d82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001d8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	68ba      	ldr	r2, [r7, #8]
 8001d92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a6f      	ldr	r2, [pc, #444]	@ (8001f58 <HAL_TIM_ConfigClockSource+0x214>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	f000 80c1 	beq.w	8001f22 <HAL_TIM_ConfigClockSource+0x1de>
 8001da0:	4a6d      	ldr	r2, [pc, #436]	@ (8001f58 <HAL_TIM_ConfigClockSource+0x214>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	f200 80c6 	bhi.w	8001f34 <HAL_TIM_ConfigClockSource+0x1f0>
 8001da8:	4a6c      	ldr	r2, [pc, #432]	@ (8001f5c <HAL_TIM_ConfigClockSource+0x218>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	f000 80b9 	beq.w	8001f22 <HAL_TIM_ConfigClockSource+0x1de>
 8001db0:	4a6a      	ldr	r2, [pc, #424]	@ (8001f5c <HAL_TIM_ConfigClockSource+0x218>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	f200 80be 	bhi.w	8001f34 <HAL_TIM_ConfigClockSource+0x1f0>
 8001db8:	4a69      	ldr	r2, [pc, #420]	@ (8001f60 <HAL_TIM_ConfigClockSource+0x21c>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	f000 80b1 	beq.w	8001f22 <HAL_TIM_ConfigClockSource+0x1de>
 8001dc0:	4a67      	ldr	r2, [pc, #412]	@ (8001f60 <HAL_TIM_ConfigClockSource+0x21c>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	f200 80b6 	bhi.w	8001f34 <HAL_TIM_ConfigClockSource+0x1f0>
 8001dc8:	4a66      	ldr	r2, [pc, #408]	@ (8001f64 <HAL_TIM_ConfigClockSource+0x220>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	f000 80a9 	beq.w	8001f22 <HAL_TIM_ConfigClockSource+0x1de>
 8001dd0:	4a64      	ldr	r2, [pc, #400]	@ (8001f64 <HAL_TIM_ConfigClockSource+0x220>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	f200 80ae 	bhi.w	8001f34 <HAL_TIM_ConfigClockSource+0x1f0>
 8001dd8:	4a63      	ldr	r2, [pc, #396]	@ (8001f68 <HAL_TIM_ConfigClockSource+0x224>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	f000 80a1 	beq.w	8001f22 <HAL_TIM_ConfigClockSource+0x1de>
 8001de0:	4a61      	ldr	r2, [pc, #388]	@ (8001f68 <HAL_TIM_ConfigClockSource+0x224>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	f200 80a6 	bhi.w	8001f34 <HAL_TIM_ConfigClockSource+0x1f0>
 8001de8:	4a60      	ldr	r2, [pc, #384]	@ (8001f6c <HAL_TIM_ConfigClockSource+0x228>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	f000 8099 	beq.w	8001f22 <HAL_TIM_ConfigClockSource+0x1de>
 8001df0:	4a5e      	ldr	r2, [pc, #376]	@ (8001f6c <HAL_TIM_ConfigClockSource+0x228>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	f200 809e 	bhi.w	8001f34 <HAL_TIM_ConfigClockSource+0x1f0>
 8001df8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8001dfc:	f000 8091 	beq.w	8001f22 <HAL_TIM_ConfigClockSource+0x1de>
 8001e00:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8001e04:	f200 8096 	bhi.w	8001f34 <HAL_TIM_ConfigClockSource+0x1f0>
 8001e08:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001e0c:	f000 8089 	beq.w	8001f22 <HAL_TIM_ConfigClockSource+0x1de>
 8001e10:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001e14:	f200 808e 	bhi.w	8001f34 <HAL_TIM_ConfigClockSource+0x1f0>
 8001e18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e1c:	d03e      	beq.n	8001e9c <HAL_TIM_ConfigClockSource+0x158>
 8001e1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e22:	f200 8087 	bhi.w	8001f34 <HAL_TIM_ConfigClockSource+0x1f0>
 8001e26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e2a:	f000 8086 	beq.w	8001f3a <HAL_TIM_ConfigClockSource+0x1f6>
 8001e2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e32:	d87f      	bhi.n	8001f34 <HAL_TIM_ConfigClockSource+0x1f0>
 8001e34:	2b70      	cmp	r3, #112	@ 0x70
 8001e36:	d01a      	beq.n	8001e6e <HAL_TIM_ConfigClockSource+0x12a>
 8001e38:	2b70      	cmp	r3, #112	@ 0x70
 8001e3a:	d87b      	bhi.n	8001f34 <HAL_TIM_ConfigClockSource+0x1f0>
 8001e3c:	2b60      	cmp	r3, #96	@ 0x60
 8001e3e:	d050      	beq.n	8001ee2 <HAL_TIM_ConfigClockSource+0x19e>
 8001e40:	2b60      	cmp	r3, #96	@ 0x60
 8001e42:	d877      	bhi.n	8001f34 <HAL_TIM_ConfigClockSource+0x1f0>
 8001e44:	2b50      	cmp	r3, #80	@ 0x50
 8001e46:	d03c      	beq.n	8001ec2 <HAL_TIM_ConfigClockSource+0x17e>
 8001e48:	2b50      	cmp	r3, #80	@ 0x50
 8001e4a:	d873      	bhi.n	8001f34 <HAL_TIM_ConfigClockSource+0x1f0>
 8001e4c:	2b40      	cmp	r3, #64	@ 0x40
 8001e4e:	d058      	beq.n	8001f02 <HAL_TIM_ConfigClockSource+0x1be>
 8001e50:	2b40      	cmp	r3, #64	@ 0x40
 8001e52:	d86f      	bhi.n	8001f34 <HAL_TIM_ConfigClockSource+0x1f0>
 8001e54:	2b30      	cmp	r3, #48	@ 0x30
 8001e56:	d064      	beq.n	8001f22 <HAL_TIM_ConfigClockSource+0x1de>
 8001e58:	2b30      	cmp	r3, #48	@ 0x30
 8001e5a:	d86b      	bhi.n	8001f34 <HAL_TIM_ConfigClockSource+0x1f0>
 8001e5c:	2b20      	cmp	r3, #32
 8001e5e:	d060      	beq.n	8001f22 <HAL_TIM_ConfigClockSource+0x1de>
 8001e60:	2b20      	cmp	r3, #32
 8001e62:	d867      	bhi.n	8001f34 <HAL_TIM_ConfigClockSource+0x1f0>
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d05c      	beq.n	8001f22 <HAL_TIM_ConfigClockSource+0x1de>
 8001e68:	2b10      	cmp	r3, #16
 8001e6a:	d05a      	beq.n	8001f22 <HAL_TIM_ConfigClockSource+0x1de>
 8001e6c:	e062      	b.n	8001f34 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001e7e:	f000 fcd1 	bl	8002824 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8001e90:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	68ba      	ldr	r2, [r7, #8]
 8001e98:	609a      	str	r2, [r3, #8]
      break;
 8001e9a:	e04f      	b.n	8001f3c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001eac:	f000 fcba 	bl	8002824 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	689a      	ldr	r2, [r3, #8]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001ebe:	609a      	str	r2, [r3, #8]
      break;
 8001ec0:	e03c      	b.n	8001f3c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ece:	461a      	mov	r2, r3
 8001ed0:	f000 fc2c 	bl	800272c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2150      	movs	r1, #80	@ 0x50
 8001eda:	4618      	mov	r0, r3
 8001edc:	f000 fc85 	bl	80027ea <TIM_ITRx_SetConfig>
      break;
 8001ee0:	e02c      	b.n	8001f3c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001eee:	461a      	mov	r2, r3
 8001ef0:	f000 fc4b 	bl	800278a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	2160      	movs	r1, #96	@ 0x60
 8001efa:	4618      	mov	r0, r3
 8001efc:	f000 fc75 	bl	80027ea <TIM_ITRx_SetConfig>
      break;
 8001f00:	e01c      	b.n	8001f3c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f0e:	461a      	mov	r2, r3
 8001f10:	f000 fc0c 	bl	800272c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2140      	movs	r1, #64	@ 0x40
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f000 fc65 	bl	80027ea <TIM_ITRx_SetConfig>
      break;
 8001f20:	e00c      	b.n	8001f3c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	4610      	mov	r0, r2
 8001f2e:	f000 fc5c 	bl	80027ea <TIM_ITRx_SetConfig>
      break;
 8001f32:	e003      	b.n	8001f3c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	73fb      	strb	r3, [r7, #15]
      break;
 8001f38:	e000      	b.n	8001f3c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8001f3a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2201      	movs	r2, #1
 8001f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2200      	movs	r2, #0
 8001f48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3710      	adds	r7, #16
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	00100070 	.word	0x00100070
 8001f5c:	00100060 	.word	0x00100060
 8001f60:	00100050 	.word	0x00100050
 8001f64:	00100040 	.word	0x00100040
 8001f68:	00100030 	.word	0x00100030
 8001f6c:	00100020 	.word	0x00100020

08001f70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b085      	sub	sp, #20
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	4a4c      	ldr	r2, [pc, #304]	@ (80020b4 <TIM_Base_SetConfig+0x144>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d017      	beq.n	8001fb8 <TIM_Base_SetConfig+0x48>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f8e:	d013      	beq.n	8001fb8 <TIM_Base_SetConfig+0x48>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4a49      	ldr	r2, [pc, #292]	@ (80020b8 <TIM_Base_SetConfig+0x148>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d00f      	beq.n	8001fb8 <TIM_Base_SetConfig+0x48>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4a48      	ldr	r2, [pc, #288]	@ (80020bc <TIM_Base_SetConfig+0x14c>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d00b      	beq.n	8001fb8 <TIM_Base_SetConfig+0x48>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	4a47      	ldr	r2, [pc, #284]	@ (80020c0 <TIM_Base_SetConfig+0x150>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d007      	beq.n	8001fb8 <TIM_Base_SetConfig+0x48>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	4a46      	ldr	r2, [pc, #280]	@ (80020c4 <TIM_Base_SetConfig+0x154>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d003      	beq.n	8001fb8 <TIM_Base_SetConfig+0x48>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	4a45      	ldr	r2, [pc, #276]	@ (80020c8 <TIM_Base_SetConfig+0x158>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d108      	bne.n	8001fca <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001fbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	68fa      	ldr	r2, [r7, #12]
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a39      	ldr	r2, [pc, #228]	@ (80020b4 <TIM_Base_SetConfig+0x144>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d023      	beq.n	800201a <TIM_Base_SetConfig+0xaa>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fd8:	d01f      	beq.n	800201a <TIM_Base_SetConfig+0xaa>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4a36      	ldr	r2, [pc, #216]	@ (80020b8 <TIM_Base_SetConfig+0x148>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d01b      	beq.n	800201a <TIM_Base_SetConfig+0xaa>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4a35      	ldr	r2, [pc, #212]	@ (80020bc <TIM_Base_SetConfig+0x14c>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d017      	beq.n	800201a <TIM_Base_SetConfig+0xaa>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4a34      	ldr	r2, [pc, #208]	@ (80020c0 <TIM_Base_SetConfig+0x150>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d013      	beq.n	800201a <TIM_Base_SetConfig+0xaa>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	4a33      	ldr	r2, [pc, #204]	@ (80020c4 <TIM_Base_SetConfig+0x154>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d00f      	beq.n	800201a <TIM_Base_SetConfig+0xaa>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4a33      	ldr	r2, [pc, #204]	@ (80020cc <TIM_Base_SetConfig+0x15c>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d00b      	beq.n	800201a <TIM_Base_SetConfig+0xaa>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	4a32      	ldr	r2, [pc, #200]	@ (80020d0 <TIM_Base_SetConfig+0x160>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d007      	beq.n	800201a <TIM_Base_SetConfig+0xaa>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4a31      	ldr	r2, [pc, #196]	@ (80020d4 <TIM_Base_SetConfig+0x164>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d003      	beq.n	800201a <TIM_Base_SetConfig+0xaa>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a2c      	ldr	r2, [pc, #176]	@ (80020c8 <TIM_Base_SetConfig+0x158>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d108      	bne.n	800202c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002020:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	68fa      	ldr	r2, [r7, #12]
 8002028:	4313      	orrs	r3, r2
 800202a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	695b      	ldr	r3, [r3, #20]
 8002036:	4313      	orrs	r3, r2
 8002038:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	68fa      	ldr	r2, [r7, #12]
 800203e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	689a      	ldr	r2, [r3, #8]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	4a18      	ldr	r2, [pc, #96]	@ (80020b4 <TIM_Base_SetConfig+0x144>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d013      	beq.n	8002080 <TIM_Base_SetConfig+0x110>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	4a1a      	ldr	r2, [pc, #104]	@ (80020c4 <TIM_Base_SetConfig+0x154>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d00f      	beq.n	8002080 <TIM_Base_SetConfig+0x110>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	4a1a      	ldr	r2, [pc, #104]	@ (80020cc <TIM_Base_SetConfig+0x15c>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d00b      	beq.n	8002080 <TIM_Base_SetConfig+0x110>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	4a19      	ldr	r2, [pc, #100]	@ (80020d0 <TIM_Base_SetConfig+0x160>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d007      	beq.n	8002080 <TIM_Base_SetConfig+0x110>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	4a18      	ldr	r2, [pc, #96]	@ (80020d4 <TIM_Base_SetConfig+0x164>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d003      	beq.n	8002080 <TIM_Base_SetConfig+0x110>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	4a13      	ldr	r2, [pc, #76]	@ (80020c8 <TIM_Base_SetConfig+0x158>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d103      	bne.n	8002088 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	691a      	ldr	r2, [r3, #16]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2201      	movs	r2, #1
 800208c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	691b      	ldr	r3, [r3, #16]
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	2b01      	cmp	r3, #1
 8002098:	d105      	bne.n	80020a6 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	691b      	ldr	r3, [r3, #16]
 800209e:	f023 0201 	bic.w	r2, r3, #1
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	611a      	str	r2, [r3, #16]
  }
}
 80020a6:	bf00      	nop
 80020a8:	3714      	adds	r7, #20
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	40012c00 	.word	0x40012c00
 80020b8:	40000400 	.word	0x40000400
 80020bc:	40000800 	.word	0x40000800
 80020c0:	40000c00 	.word	0x40000c00
 80020c4:	40013400 	.word	0x40013400
 80020c8:	40015000 	.word	0x40015000
 80020cc:	40014000 	.word	0x40014000
 80020d0:	40014400 	.word	0x40014400
 80020d4:	40014800 	.word	0x40014800

080020d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80020d8:	b480      	push	{r7}
 80020da:	b087      	sub	sp, #28
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
 80020e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6a1b      	ldr	r3, [r3, #32]
 80020e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6a1b      	ldr	r3, [r3, #32]
 80020ec:	f023 0201 	bic.w	r2, r3, #1
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	699b      	ldr	r3, [r3, #24]
 80020fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002106:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800210a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f023 0303 	bic.w	r3, r3, #3
 8002112:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	68fa      	ldr	r2, [r7, #12]
 800211a:	4313      	orrs	r3, r2
 800211c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	f023 0302 	bic.w	r3, r3, #2
 8002124:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	697a      	ldr	r2, [r7, #20]
 800212c:	4313      	orrs	r3, r2
 800212e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	4a30      	ldr	r2, [pc, #192]	@ (80021f4 <TIM_OC1_SetConfig+0x11c>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d013      	beq.n	8002160 <TIM_OC1_SetConfig+0x88>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	4a2f      	ldr	r2, [pc, #188]	@ (80021f8 <TIM_OC1_SetConfig+0x120>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d00f      	beq.n	8002160 <TIM_OC1_SetConfig+0x88>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	4a2e      	ldr	r2, [pc, #184]	@ (80021fc <TIM_OC1_SetConfig+0x124>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d00b      	beq.n	8002160 <TIM_OC1_SetConfig+0x88>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	4a2d      	ldr	r2, [pc, #180]	@ (8002200 <TIM_OC1_SetConfig+0x128>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d007      	beq.n	8002160 <TIM_OC1_SetConfig+0x88>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	4a2c      	ldr	r2, [pc, #176]	@ (8002204 <TIM_OC1_SetConfig+0x12c>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d003      	beq.n	8002160 <TIM_OC1_SetConfig+0x88>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4a2b      	ldr	r2, [pc, #172]	@ (8002208 <TIM_OC1_SetConfig+0x130>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d10c      	bne.n	800217a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	f023 0308 	bic.w	r3, r3, #8
 8002166:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	697a      	ldr	r2, [r7, #20]
 800216e:	4313      	orrs	r3, r2
 8002170:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	f023 0304 	bic.w	r3, r3, #4
 8002178:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4a1d      	ldr	r2, [pc, #116]	@ (80021f4 <TIM_OC1_SetConfig+0x11c>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d013      	beq.n	80021aa <TIM_OC1_SetConfig+0xd2>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a1c      	ldr	r2, [pc, #112]	@ (80021f8 <TIM_OC1_SetConfig+0x120>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d00f      	beq.n	80021aa <TIM_OC1_SetConfig+0xd2>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a1b      	ldr	r2, [pc, #108]	@ (80021fc <TIM_OC1_SetConfig+0x124>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d00b      	beq.n	80021aa <TIM_OC1_SetConfig+0xd2>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4a1a      	ldr	r2, [pc, #104]	@ (8002200 <TIM_OC1_SetConfig+0x128>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d007      	beq.n	80021aa <TIM_OC1_SetConfig+0xd2>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	4a19      	ldr	r2, [pc, #100]	@ (8002204 <TIM_OC1_SetConfig+0x12c>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d003      	beq.n	80021aa <TIM_OC1_SetConfig+0xd2>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	4a18      	ldr	r2, [pc, #96]	@ (8002208 <TIM_OC1_SetConfig+0x130>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d111      	bne.n	80021ce <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80021b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80021b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	695b      	ldr	r3, [r3, #20]
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	699b      	ldr	r3, [r3, #24]
 80021c8:	693a      	ldr	r2, [r7, #16]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	693a      	ldr	r2, [r7, #16]
 80021d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	68fa      	ldr	r2, [r7, #12]
 80021d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	685a      	ldr	r2, [r3, #4]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	697a      	ldr	r2, [r7, #20]
 80021e6:	621a      	str	r2, [r3, #32]
}
 80021e8:	bf00      	nop
 80021ea:	371c      	adds	r7, #28
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr
 80021f4:	40012c00 	.word	0x40012c00
 80021f8:	40013400 	.word	0x40013400
 80021fc:	40014000 	.word	0x40014000
 8002200:	40014400 	.word	0x40014400
 8002204:	40014800 	.word	0x40014800
 8002208:	40015000 	.word	0x40015000

0800220c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800220c:	b480      	push	{r7}
 800220e:	b087      	sub	sp, #28
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6a1b      	ldr	r3, [r3, #32]
 800221a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6a1b      	ldr	r3, [r3, #32]
 8002220:	f023 0210 	bic.w	r2, r3, #16
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	699b      	ldr	r3, [r3, #24]
 8002232:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800223a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800223e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002246:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	021b      	lsls	r3, r3, #8
 800224e:	68fa      	ldr	r2, [r7, #12]
 8002250:	4313      	orrs	r3, r2
 8002252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	f023 0320 	bic.w	r3, r3, #32
 800225a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	011b      	lsls	r3, r3, #4
 8002262:	697a      	ldr	r2, [r7, #20]
 8002264:	4313      	orrs	r3, r2
 8002266:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	4a2c      	ldr	r2, [pc, #176]	@ (800231c <TIM_OC2_SetConfig+0x110>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d007      	beq.n	8002280 <TIM_OC2_SetConfig+0x74>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	4a2b      	ldr	r2, [pc, #172]	@ (8002320 <TIM_OC2_SetConfig+0x114>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d003      	beq.n	8002280 <TIM_OC2_SetConfig+0x74>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	4a2a      	ldr	r2, [pc, #168]	@ (8002324 <TIM_OC2_SetConfig+0x118>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d10d      	bne.n	800229c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002286:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	011b      	lsls	r3, r3, #4
 800228e:	697a      	ldr	r2, [r7, #20]
 8002290:	4313      	orrs	r3, r2
 8002292:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800229a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	4a1f      	ldr	r2, [pc, #124]	@ (800231c <TIM_OC2_SetConfig+0x110>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d013      	beq.n	80022cc <TIM_OC2_SetConfig+0xc0>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	4a1e      	ldr	r2, [pc, #120]	@ (8002320 <TIM_OC2_SetConfig+0x114>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d00f      	beq.n	80022cc <TIM_OC2_SetConfig+0xc0>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	4a1e      	ldr	r2, [pc, #120]	@ (8002328 <TIM_OC2_SetConfig+0x11c>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d00b      	beq.n	80022cc <TIM_OC2_SetConfig+0xc0>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	4a1d      	ldr	r2, [pc, #116]	@ (800232c <TIM_OC2_SetConfig+0x120>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d007      	beq.n	80022cc <TIM_OC2_SetConfig+0xc0>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	4a1c      	ldr	r2, [pc, #112]	@ (8002330 <TIM_OC2_SetConfig+0x124>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d003      	beq.n	80022cc <TIM_OC2_SetConfig+0xc0>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	4a17      	ldr	r2, [pc, #92]	@ (8002324 <TIM_OC2_SetConfig+0x118>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d113      	bne.n	80022f4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80022d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80022da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	695b      	ldr	r3, [r3, #20]
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	4313      	orrs	r3, r2
 80022e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	699b      	ldr	r3, [r3, #24]
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	693a      	ldr	r2, [r7, #16]
 80022f0:	4313      	orrs	r3, r2
 80022f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	68fa      	ldr	r2, [r7, #12]
 80022fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	685a      	ldr	r2, [r3, #4]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	697a      	ldr	r2, [r7, #20]
 800230c:	621a      	str	r2, [r3, #32]
}
 800230e:	bf00      	nop
 8002310:	371c      	adds	r7, #28
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop
 800231c:	40012c00 	.word	0x40012c00
 8002320:	40013400 	.word	0x40013400
 8002324:	40015000 	.word	0x40015000
 8002328:	40014000 	.word	0x40014000
 800232c:	40014400 	.word	0x40014400
 8002330:	40014800 	.word	0x40014800

08002334 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002334:	b480      	push	{r7}
 8002336:	b087      	sub	sp, #28
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6a1b      	ldr	r3, [r3, #32]
 8002342:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6a1b      	ldr	r3, [r3, #32]
 8002348:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	69db      	ldr	r3, [r3, #28]
 800235a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002362:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002366:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	f023 0303 	bic.w	r3, r3, #3
 800236e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	68fa      	ldr	r2, [r7, #12]
 8002376:	4313      	orrs	r3, r2
 8002378:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002380:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	021b      	lsls	r3, r3, #8
 8002388:	697a      	ldr	r2, [r7, #20]
 800238a:	4313      	orrs	r3, r2
 800238c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a2b      	ldr	r2, [pc, #172]	@ (8002440 <TIM_OC3_SetConfig+0x10c>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d007      	beq.n	80023a6 <TIM_OC3_SetConfig+0x72>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a2a      	ldr	r2, [pc, #168]	@ (8002444 <TIM_OC3_SetConfig+0x110>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d003      	beq.n	80023a6 <TIM_OC3_SetConfig+0x72>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a29      	ldr	r2, [pc, #164]	@ (8002448 <TIM_OC3_SetConfig+0x114>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d10d      	bne.n	80023c2 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80023ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	68db      	ldr	r3, [r3, #12]
 80023b2:	021b      	lsls	r3, r3, #8
 80023b4:	697a      	ldr	r2, [r7, #20]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80023c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4a1e      	ldr	r2, [pc, #120]	@ (8002440 <TIM_OC3_SetConfig+0x10c>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d013      	beq.n	80023f2 <TIM_OC3_SetConfig+0xbe>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4a1d      	ldr	r2, [pc, #116]	@ (8002444 <TIM_OC3_SetConfig+0x110>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d00f      	beq.n	80023f2 <TIM_OC3_SetConfig+0xbe>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a1d      	ldr	r2, [pc, #116]	@ (800244c <TIM_OC3_SetConfig+0x118>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d00b      	beq.n	80023f2 <TIM_OC3_SetConfig+0xbe>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a1c      	ldr	r2, [pc, #112]	@ (8002450 <TIM_OC3_SetConfig+0x11c>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d007      	beq.n	80023f2 <TIM_OC3_SetConfig+0xbe>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4a1b      	ldr	r2, [pc, #108]	@ (8002454 <TIM_OC3_SetConfig+0x120>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d003      	beq.n	80023f2 <TIM_OC3_SetConfig+0xbe>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a16      	ldr	r2, [pc, #88]	@ (8002448 <TIM_OC3_SetConfig+0x114>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d113      	bne.n	800241a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80023f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002400:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	695b      	ldr	r3, [r3, #20]
 8002406:	011b      	lsls	r3, r3, #4
 8002408:	693a      	ldr	r2, [r7, #16]
 800240a:	4313      	orrs	r3, r2
 800240c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	699b      	ldr	r3, [r3, #24]
 8002412:	011b      	lsls	r3, r3, #4
 8002414:	693a      	ldr	r2, [r7, #16]
 8002416:	4313      	orrs	r3, r2
 8002418:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	693a      	ldr	r2, [r7, #16]
 800241e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	68fa      	ldr	r2, [r7, #12]
 8002424:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	685a      	ldr	r2, [r3, #4]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	697a      	ldr	r2, [r7, #20]
 8002432:	621a      	str	r2, [r3, #32]
}
 8002434:	bf00      	nop
 8002436:	371c      	adds	r7, #28
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr
 8002440:	40012c00 	.word	0x40012c00
 8002444:	40013400 	.word	0x40013400
 8002448:	40015000 	.word	0x40015000
 800244c:	40014000 	.word	0x40014000
 8002450:	40014400 	.word	0x40014400
 8002454:	40014800 	.word	0x40014800

08002458 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002458:	b480      	push	{r7}
 800245a:	b087      	sub	sp, #28
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6a1b      	ldr	r3, [r3, #32]
 8002466:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6a1b      	ldr	r3, [r3, #32]
 800246c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	69db      	ldr	r3, [r3, #28]
 800247e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002486:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800248a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002492:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	021b      	lsls	r3, r3, #8
 800249a:	68fa      	ldr	r2, [r7, #12]
 800249c:	4313      	orrs	r3, r2
 800249e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80024a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	031b      	lsls	r3, r3, #12
 80024ae:	697a      	ldr	r2, [r7, #20]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	4a2c      	ldr	r2, [pc, #176]	@ (8002568 <TIM_OC4_SetConfig+0x110>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d007      	beq.n	80024cc <TIM_OC4_SetConfig+0x74>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	4a2b      	ldr	r2, [pc, #172]	@ (800256c <TIM_OC4_SetConfig+0x114>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d003      	beq.n	80024cc <TIM_OC4_SetConfig+0x74>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	4a2a      	ldr	r2, [pc, #168]	@ (8002570 <TIM_OC4_SetConfig+0x118>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d10d      	bne.n	80024e8 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80024d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	031b      	lsls	r3, r3, #12
 80024da:	697a      	ldr	r2, [r7, #20]
 80024dc:	4313      	orrs	r3, r2
 80024de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80024e6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	4a1f      	ldr	r2, [pc, #124]	@ (8002568 <TIM_OC4_SetConfig+0x110>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d013      	beq.n	8002518 <TIM_OC4_SetConfig+0xc0>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	4a1e      	ldr	r2, [pc, #120]	@ (800256c <TIM_OC4_SetConfig+0x114>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d00f      	beq.n	8002518 <TIM_OC4_SetConfig+0xc0>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	4a1e      	ldr	r2, [pc, #120]	@ (8002574 <TIM_OC4_SetConfig+0x11c>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d00b      	beq.n	8002518 <TIM_OC4_SetConfig+0xc0>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	4a1d      	ldr	r2, [pc, #116]	@ (8002578 <TIM_OC4_SetConfig+0x120>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d007      	beq.n	8002518 <TIM_OC4_SetConfig+0xc0>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	4a1c      	ldr	r2, [pc, #112]	@ (800257c <TIM_OC4_SetConfig+0x124>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d003      	beq.n	8002518 <TIM_OC4_SetConfig+0xc0>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	4a17      	ldr	r2, [pc, #92]	@ (8002570 <TIM_OC4_SetConfig+0x118>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d113      	bne.n	8002540 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800251e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002526:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	695b      	ldr	r3, [r3, #20]
 800252c:	019b      	lsls	r3, r3, #6
 800252e:	693a      	ldr	r2, [r7, #16]
 8002530:	4313      	orrs	r3, r2
 8002532:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	699b      	ldr	r3, [r3, #24]
 8002538:	019b      	lsls	r3, r3, #6
 800253a:	693a      	ldr	r2, [r7, #16]
 800253c:	4313      	orrs	r3, r2
 800253e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	693a      	ldr	r2, [r7, #16]
 8002544:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	68fa      	ldr	r2, [r7, #12]
 800254a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	685a      	ldr	r2, [r3, #4]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	697a      	ldr	r2, [r7, #20]
 8002558:	621a      	str	r2, [r3, #32]
}
 800255a:	bf00      	nop
 800255c:	371c      	adds	r7, #28
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	40012c00 	.word	0x40012c00
 800256c:	40013400 	.word	0x40013400
 8002570:	40015000 	.word	0x40015000
 8002574:	40014000 	.word	0x40014000
 8002578:	40014400 	.word	0x40014400
 800257c:	40014800 	.word	0x40014800

08002580 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002580:	b480      	push	{r7}
 8002582:	b087      	sub	sp, #28
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6a1b      	ldr	r3, [r3, #32]
 800258e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6a1b      	ldr	r3, [r3, #32]
 8002594:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	68fa      	ldr	r2, [r7, #12]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80025c4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	041b      	lsls	r3, r3, #16
 80025cc:	693a      	ldr	r2, [r7, #16]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4a19      	ldr	r2, [pc, #100]	@ (800263c <TIM_OC5_SetConfig+0xbc>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d013      	beq.n	8002602 <TIM_OC5_SetConfig+0x82>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a18      	ldr	r2, [pc, #96]	@ (8002640 <TIM_OC5_SetConfig+0xc0>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d00f      	beq.n	8002602 <TIM_OC5_SetConfig+0x82>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a17      	ldr	r2, [pc, #92]	@ (8002644 <TIM_OC5_SetConfig+0xc4>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d00b      	beq.n	8002602 <TIM_OC5_SetConfig+0x82>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a16      	ldr	r2, [pc, #88]	@ (8002648 <TIM_OC5_SetConfig+0xc8>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d007      	beq.n	8002602 <TIM_OC5_SetConfig+0x82>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a15      	ldr	r2, [pc, #84]	@ (800264c <TIM_OC5_SetConfig+0xcc>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d003      	beq.n	8002602 <TIM_OC5_SetConfig+0x82>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4a14      	ldr	r2, [pc, #80]	@ (8002650 <TIM_OC5_SetConfig+0xd0>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d109      	bne.n	8002616 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002608:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	695b      	ldr	r3, [r3, #20]
 800260e:	021b      	lsls	r3, r3, #8
 8002610:	697a      	ldr	r2, [r7, #20]
 8002612:	4313      	orrs	r3, r2
 8002614:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	697a      	ldr	r2, [r7, #20]
 800261a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	685a      	ldr	r2, [r3, #4]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	621a      	str	r2, [r3, #32]
}
 8002630:	bf00      	nop
 8002632:	371c      	adds	r7, #28
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr
 800263c:	40012c00 	.word	0x40012c00
 8002640:	40013400 	.word	0x40013400
 8002644:	40014000 	.word	0x40014000
 8002648:	40014400 	.word	0x40014400
 800264c:	40014800 	.word	0x40014800
 8002650:	40015000 	.word	0x40015000

08002654 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002654:	b480      	push	{r7}
 8002656:	b087      	sub	sp, #28
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a1b      	ldr	r3, [r3, #32]
 8002662:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6a1b      	ldr	r3, [r3, #32]
 8002668:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800267a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002682:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002686:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	021b      	lsls	r3, r3, #8
 800268e:	68fa      	ldr	r2, [r7, #12]
 8002690:	4313      	orrs	r3, r2
 8002692:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800269a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	051b      	lsls	r3, r3, #20
 80026a2:	693a      	ldr	r2, [r7, #16]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	4a1a      	ldr	r2, [pc, #104]	@ (8002714 <TIM_OC6_SetConfig+0xc0>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d013      	beq.n	80026d8 <TIM_OC6_SetConfig+0x84>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	4a19      	ldr	r2, [pc, #100]	@ (8002718 <TIM_OC6_SetConfig+0xc4>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d00f      	beq.n	80026d8 <TIM_OC6_SetConfig+0x84>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	4a18      	ldr	r2, [pc, #96]	@ (800271c <TIM_OC6_SetConfig+0xc8>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d00b      	beq.n	80026d8 <TIM_OC6_SetConfig+0x84>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	4a17      	ldr	r2, [pc, #92]	@ (8002720 <TIM_OC6_SetConfig+0xcc>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d007      	beq.n	80026d8 <TIM_OC6_SetConfig+0x84>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	4a16      	ldr	r2, [pc, #88]	@ (8002724 <TIM_OC6_SetConfig+0xd0>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d003      	beq.n	80026d8 <TIM_OC6_SetConfig+0x84>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	4a15      	ldr	r2, [pc, #84]	@ (8002728 <TIM_OC6_SetConfig+0xd4>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d109      	bne.n	80026ec <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026de:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	695b      	ldr	r3, [r3, #20]
 80026e4:	029b      	lsls	r3, r3, #10
 80026e6:	697a      	ldr	r2, [r7, #20]
 80026e8:	4313      	orrs	r3, r2
 80026ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	697a      	ldr	r2, [r7, #20]
 80026f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	68fa      	ldr	r2, [r7, #12]
 80026f6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685a      	ldr	r2, [r3, #4]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	693a      	ldr	r2, [r7, #16]
 8002704:	621a      	str	r2, [r3, #32]
}
 8002706:	bf00      	nop
 8002708:	371c      	adds	r7, #28
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	40012c00 	.word	0x40012c00
 8002718:	40013400 	.word	0x40013400
 800271c:	40014000 	.word	0x40014000
 8002720:	40014400 	.word	0x40014400
 8002724:	40014800 	.word	0x40014800
 8002728:	40015000 	.word	0x40015000

0800272c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800272c:	b480      	push	{r7}
 800272e:	b087      	sub	sp, #28
 8002730:	af00      	add	r7, sp, #0
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	60b9      	str	r1, [r7, #8]
 8002736:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	6a1b      	ldr	r3, [r3, #32]
 800273c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	6a1b      	ldr	r3, [r3, #32]
 8002742:	f023 0201 	bic.w	r2, r3, #1
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	699b      	ldr	r3, [r3, #24]
 800274e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002756:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	011b      	lsls	r3, r3, #4
 800275c:	693a      	ldr	r2, [r7, #16]
 800275e:	4313      	orrs	r3, r2
 8002760:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	f023 030a 	bic.w	r3, r3, #10
 8002768:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800276a:	697a      	ldr	r2, [r7, #20]
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	4313      	orrs	r3, r2
 8002770:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	693a      	ldr	r2, [r7, #16]
 8002776:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	697a      	ldr	r2, [r7, #20]
 800277c:	621a      	str	r2, [r3, #32]
}
 800277e:	bf00      	nop
 8002780:	371c      	adds	r7, #28
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr

0800278a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800278a:	b480      	push	{r7}
 800278c:	b087      	sub	sp, #28
 800278e:	af00      	add	r7, sp, #0
 8002790:	60f8      	str	r0, [r7, #12]
 8002792:	60b9      	str	r1, [r7, #8]
 8002794:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	6a1b      	ldr	r3, [r3, #32]
 800279a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	6a1b      	ldr	r3, [r3, #32]
 80027a0:	f023 0210 	bic.w	r2, r3, #16
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	699b      	ldr	r3, [r3, #24]
 80027ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80027b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	031b      	lsls	r3, r3, #12
 80027ba:	693a      	ldr	r2, [r7, #16]
 80027bc:	4313      	orrs	r3, r2
 80027be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80027c6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	011b      	lsls	r3, r3, #4
 80027cc:	697a      	ldr	r2, [r7, #20]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	693a      	ldr	r2, [r7, #16]
 80027d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	697a      	ldr	r2, [r7, #20]
 80027dc:	621a      	str	r2, [r3, #32]
}
 80027de:	bf00      	nop
 80027e0:	371c      	adds	r7, #28
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr

080027ea <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80027ea:	b480      	push	{r7}
 80027ec:	b085      	sub	sp, #20
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]
 80027f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8002800:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002804:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002806:	683a      	ldr	r2, [r7, #0]
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	4313      	orrs	r3, r2
 800280c:	f043 0307 	orr.w	r3, r3, #7
 8002810:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	68fa      	ldr	r2, [r7, #12]
 8002816:	609a      	str	r2, [r3, #8]
}
 8002818:	bf00      	nop
 800281a:	3714      	adds	r7, #20
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr

08002824 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002824:	b480      	push	{r7}
 8002826:	b087      	sub	sp, #28
 8002828:	af00      	add	r7, sp, #0
 800282a:	60f8      	str	r0, [r7, #12]
 800282c:	60b9      	str	r1, [r7, #8]
 800282e:	607a      	str	r2, [r7, #4]
 8002830:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800283e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	021a      	lsls	r2, r3, #8
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	431a      	orrs	r2, r3
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	4313      	orrs	r3, r2
 800284c:	697a      	ldr	r2, [r7, #20]
 800284e:	4313      	orrs	r3, r2
 8002850:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	697a      	ldr	r2, [r7, #20]
 8002856:	609a      	str	r2, [r3, #8]
}
 8002858:	bf00      	nop
 800285a:	371c      	adds	r7, #28
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002864:	b480      	push	{r7}
 8002866:	b087      	sub	sp, #28
 8002868:	af00      	add	r7, sp, #0
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	60b9      	str	r1, [r7, #8]
 800286e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	f003 031f 	and.w	r3, r3, #31
 8002876:	2201      	movs	r2, #1
 8002878:	fa02 f303 	lsl.w	r3, r2, r3
 800287c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	6a1a      	ldr	r2, [r3, #32]
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	43db      	mvns	r3, r3
 8002886:	401a      	ands	r2, r3
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	6a1a      	ldr	r2, [r3, #32]
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	f003 031f 	and.w	r3, r3, #31
 8002896:	6879      	ldr	r1, [r7, #4]
 8002898:	fa01 f303 	lsl.w	r3, r1, r3
 800289c:	431a      	orrs	r2, r3
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	621a      	str	r2, [r3, #32]
}
 80028a2:	bf00      	nop
 80028a4:	371c      	adds	r7, #28
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
	...

080028b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b085      	sub	sp, #20
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d101      	bne.n	80028c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80028c4:	2302      	movs	r3, #2
 80028c6:	e074      	b.n	80029b2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2201      	movs	r2, #1
 80028cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2202      	movs	r2, #2
 80028d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a34      	ldr	r2, [pc, #208]	@ (80029c0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d009      	beq.n	8002906 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a33      	ldr	r2, [pc, #204]	@ (80029c4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d004      	beq.n	8002906 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a31      	ldr	r2, [pc, #196]	@ (80029c8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d108      	bne.n	8002918 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800290c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	68fa      	ldr	r2, [r7, #12]
 8002914:	4313      	orrs	r3, r2
 8002916:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800291e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002922:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	68fa      	ldr	r2, [r7, #12]
 800292a:	4313      	orrs	r3, r2
 800292c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	68fa      	ldr	r2, [r7, #12]
 8002934:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a21      	ldr	r2, [pc, #132]	@ (80029c0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d022      	beq.n	8002986 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002948:	d01d      	beq.n	8002986 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a1f      	ldr	r2, [pc, #124]	@ (80029cc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d018      	beq.n	8002986 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a1d      	ldr	r2, [pc, #116]	@ (80029d0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d013      	beq.n	8002986 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a1c      	ldr	r2, [pc, #112]	@ (80029d4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d00e      	beq.n	8002986 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a15      	ldr	r2, [pc, #84]	@ (80029c4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d009      	beq.n	8002986 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a18      	ldr	r2, [pc, #96]	@ (80029d8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d004      	beq.n	8002986 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a11      	ldr	r2, [pc, #68]	@ (80029c8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d10c      	bne.n	80029a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800298c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	68ba      	ldr	r2, [r7, #8]
 8002994:	4313      	orrs	r3, r2
 8002996:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	68ba      	ldr	r2, [r7, #8]
 800299e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2201      	movs	r2, #1
 80029a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2200      	movs	r2, #0
 80029ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80029b0:	2300      	movs	r3, #0
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3714      	adds	r7, #20
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop
 80029c0:	40012c00 	.word	0x40012c00
 80029c4:	40013400 	.word	0x40013400
 80029c8:	40015000 	.word	0x40015000
 80029cc:	40000400 	.word	0x40000400
 80029d0:	40000800 	.word	0x40000800
 80029d4:	40000c00 	.word	0x40000c00
 80029d8:	40014000 	.word	0x40014000

080029dc <memset>:
 80029dc:	4402      	add	r2, r0
 80029de:	4603      	mov	r3, r0
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d100      	bne.n	80029e6 <memset+0xa>
 80029e4:	4770      	bx	lr
 80029e6:	f803 1b01 	strb.w	r1, [r3], #1
 80029ea:	e7f9      	b.n	80029e0 <memset+0x4>

080029ec <__libc_init_array>:
 80029ec:	b570      	push	{r4, r5, r6, lr}
 80029ee:	4d0d      	ldr	r5, [pc, #52]	@ (8002a24 <__libc_init_array+0x38>)
 80029f0:	4c0d      	ldr	r4, [pc, #52]	@ (8002a28 <__libc_init_array+0x3c>)
 80029f2:	1b64      	subs	r4, r4, r5
 80029f4:	10a4      	asrs	r4, r4, #2
 80029f6:	2600      	movs	r6, #0
 80029f8:	42a6      	cmp	r6, r4
 80029fa:	d109      	bne.n	8002a10 <__libc_init_array+0x24>
 80029fc:	4d0b      	ldr	r5, [pc, #44]	@ (8002a2c <__libc_init_array+0x40>)
 80029fe:	4c0c      	ldr	r4, [pc, #48]	@ (8002a30 <__libc_init_array+0x44>)
 8002a00:	f000 fd52 	bl	80034a8 <_init>
 8002a04:	1b64      	subs	r4, r4, r5
 8002a06:	10a4      	asrs	r4, r4, #2
 8002a08:	2600      	movs	r6, #0
 8002a0a:	42a6      	cmp	r6, r4
 8002a0c:	d105      	bne.n	8002a1a <__libc_init_array+0x2e>
 8002a0e:	bd70      	pop	{r4, r5, r6, pc}
 8002a10:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a14:	4798      	blx	r3
 8002a16:	3601      	adds	r6, #1
 8002a18:	e7ee      	b.n	80029f8 <__libc_init_array+0xc>
 8002a1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a1e:	4798      	blx	r3
 8002a20:	3601      	adds	r6, #1
 8002a22:	e7f2      	b.n	8002a0a <__libc_init_array+0x1e>
 8002a24:	080038a0 	.word	0x080038a0
 8002a28:	080038a0 	.word	0x080038a0
 8002a2c:	080038a0 	.word	0x080038a0
 8002a30:	080038a4 	.word	0x080038a4

08002a34 <sinf>:
 8002a34:	ee10 3a10 	vmov	r3, s0
 8002a38:	b507      	push	{r0, r1, r2, lr}
 8002a3a:	4a1f      	ldr	r2, [pc, #124]	@ (8002ab8 <sinf+0x84>)
 8002a3c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d807      	bhi.n	8002a54 <sinf+0x20>
 8002a44:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8002abc <sinf+0x88>
 8002a48:	2000      	movs	r0, #0
 8002a4a:	b003      	add	sp, #12
 8002a4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002a50:	f000 b88e 	b.w	8002b70 <__kernel_sinf>
 8002a54:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8002a58:	d304      	bcc.n	8002a64 <sinf+0x30>
 8002a5a:	ee30 0a40 	vsub.f32	s0, s0, s0
 8002a5e:	b003      	add	sp, #12
 8002a60:	f85d fb04 	ldr.w	pc, [sp], #4
 8002a64:	4668      	mov	r0, sp
 8002a66:	f000 f8cb 	bl	8002c00 <__ieee754_rem_pio2f>
 8002a6a:	f000 0003 	and.w	r0, r0, #3
 8002a6e:	2801      	cmp	r0, #1
 8002a70:	d00a      	beq.n	8002a88 <sinf+0x54>
 8002a72:	2802      	cmp	r0, #2
 8002a74:	d00f      	beq.n	8002a96 <sinf+0x62>
 8002a76:	b9c0      	cbnz	r0, 8002aaa <sinf+0x76>
 8002a78:	eddd 0a01 	vldr	s1, [sp, #4]
 8002a7c:	ed9d 0a00 	vldr	s0, [sp]
 8002a80:	2001      	movs	r0, #1
 8002a82:	f000 f875 	bl	8002b70 <__kernel_sinf>
 8002a86:	e7ea      	b.n	8002a5e <sinf+0x2a>
 8002a88:	eddd 0a01 	vldr	s1, [sp, #4]
 8002a8c:	ed9d 0a00 	vldr	s0, [sp]
 8002a90:	f000 f816 	bl	8002ac0 <__kernel_cosf>
 8002a94:	e7e3      	b.n	8002a5e <sinf+0x2a>
 8002a96:	eddd 0a01 	vldr	s1, [sp, #4]
 8002a9a:	ed9d 0a00 	vldr	s0, [sp]
 8002a9e:	2001      	movs	r0, #1
 8002aa0:	f000 f866 	bl	8002b70 <__kernel_sinf>
 8002aa4:	eeb1 0a40 	vneg.f32	s0, s0
 8002aa8:	e7d9      	b.n	8002a5e <sinf+0x2a>
 8002aaa:	eddd 0a01 	vldr	s1, [sp, #4]
 8002aae:	ed9d 0a00 	vldr	s0, [sp]
 8002ab2:	f000 f805 	bl	8002ac0 <__kernel_cosf>
 8002ab6:	e7f5      	b.n	8002aa4 <sinf+0x70>
 8002ab8:	3f490fd8 	.word	0x3f490fd8
 8002abc:	00000000 	.word	0x00000000

08002ac0 <__kernel_cosf>:
 8002ac0:	ee10 3a10 	vmov	r3, s0
 8002ac4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ac8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8002acc:	eef0 6a40 	vmov.f32	s13, s0
 8002ad0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8002ad4:	d204      	bcs.n	8002ae0 <__kernel_cosf+0x20>
 8002ad6:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8002ada:	ee17 2a90 	vmov	r2, s15
 8002ade:	b342      	cbz	r2, 8002b32 <__kernel_cosf+0x72>
 8002ae0:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8002ae4:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8002b50 <__kernel_cosf+0x90>
 8002ae8:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8002b54 <__kernel_cosf+0x94>
 8002aec:	4a1a      	ldr	r2, [pc, #104]	@ (8002b58 <__kernel_cosf+0x98>)
 8002aee:	eea7 6a27 	vfma.f32	s12, s14, s15
 8002af2:	4293      	cmp	r3, r2
 8002af4:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8002b5c <__kernel_cosf+0x9c>
 8002af8:	eee6 7a07 	vfma.f32	s15, s12, s14
 8002afc:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8002b60 <__kernel_cosf+0xa0>
 8002b00:	eea7 6a87 	vfma.f32	s12, s15, s14
 8002b04:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8002b64 <__kernel_cosf+0xa4>
 8002b08:	eee6 7a07 	vfma.f32	s15, s12, s14
 8002b0c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8002b68 <__kernel_cosf+0xa8>
 8002b10:	eea7 6a87 	vfma.f32	s12, s15, s14
 8002b14:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8002b18:	ee26 6a07 	vmul.f32	s12, s12, s14
 8002b1c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8002b20:	eee7 0a06 	vfma.f32	s1, s14, s12
 8002b24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b28:	d804      	bhi.n	8002b34 <__kernel_cosf+0x74>
 8002b2a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8002b2e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8002b32:	4770      	bx	lr
 8002b34:	4a0d      	ldr	r2, [pc, #52]	@ (8002b6c <__kernel_cosf+0xac>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	bf9a      	itte	ls
 8002b3a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8002b3e:	ee07 3a10 	vmovls	s14, r3
 8002b42:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8002b46:	ee30 0a47 	vsub.f32	s0, s0, s14
 8002b4a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b4e:	e7ec      	b.n	8002b2a <__kernel_cosf+0x6a>
 8002b50:	ad47d74e 	.word	0xad47d74e
 8002b54:	310f74f6 	.word	0x310f74f6
 8002b58:	3e999999 	.word	0x3e999999
 8002b5c:	b493f27c 	.word	0xb493f27c
 8002b60:	37d00d01 	.word	0x37d00d01
 8002b64:	bab60b61 	.word	0xbab60b61
 8002b68:	3d2aaaab 	.word	0x3d2aaaab
 8002b6c:	3f480000 	.word	0x3f480000

08002b70 <__kernel_sinf>:
 8002b70:	ee10 3a10 	vmov	r3, s0
 8002b74:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b78:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8002b7c:	d204      	bcs.n	8002b88 <__kernel_sinf+0x18>
 8002b7e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8002b82:	ee17 3a90 	vmov	r3, s15
 8002b86:	b35b      	cbz	r3, 8002be0 <__kernel_sinf+0x70>
 8002b88:	ee20 7a00 	vmul.f32	s14, s0, s0
 8002b8c:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8002be4 <__kernel_sinf+0x74>
 8002b90:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8002be8 <__kernel_sinf+0x78>
 8002b94:	eea7 6a27 	vfma.f32	s12, s14, s15
 8002b98:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8002bec <__kernel_sinf+0x7c>
 8002b9c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8002ba0:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8002bf0 <__kernel_sinf+0x80>
 8002ba4:	eea7 6a87 	vfma.f32	s12, s15, s14
 8002ba8:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8002bf4 <__kernel_sinf+0x84>
 8002bac:	ee60 6a07 	vmul.f32	s13, s0, s14
 8002bb0:	eee6 7a07 	vfma.f32	s15, s12, s14
 8002bb4:	b930      	cbnz	r0, 8002bc4 <__kernel_sinf+0x54>
 8002bb6:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8002bf8 <__kernel_sinf+0x88>
 8002bba:	eea7 6a27 	vfma.f32	s12, s14, s15
 8002bbe:	eea6 0a26 	vfma.f32	s0, s12, s13
 8002bc2:	4770      	bx	lr
 8002bc4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8002bc8:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002bcc:	eee0 7a86 	vfma.f32	s15, s1, s12
 8002bd0:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8002bd4:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8002bfc <__kernel_sinf+0x8c>
 8002bd8:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8002bdc:	ee30 0a60 	vsub.f32	s0, s0, s1
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	2f2ec9d3 	.word	0x2f2ec9d3
 8002be8:	b2d72f34 	.word	0xb2d72f34
 8002bec:	3638ef1b 	.word	0x3638ef1b
 8002bf0:	b9500d01 	.word	0xb9500d01
 8002bf4:	3c088889 	.word	0x3c088889
 8002bf8:	be2aaaab 	.word	0xbe2aaaab
 8002bfc:	3e2aaaab 	.word	0x3e2aaaab

08002c00 <__ieee754_rem_pio2f>:
 8002c00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c02:	ee10 6a10 	vmov	r6, s0
 8002c06:	4b88      	ldr	r3, [pc, #544]	@ (8002e28 <__ieee754_rem_pio2f+0x228>)
 8002c08:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8002c0c:	429d      	cmp	r5, r3
 8002c0e:	b087      	sub	sp, #28
 8002c10:	4604      	mov	r4, r0
 8002c12:	d805      	bhi.n	8002c20 <__ieee754_rem_pio2f+0x20>
 8002c14:	2300      	movs	r3, #0
 8002c16:	ed80 0a00 	vstr	s0, [r0]
 8002c1a:	6043      	str	r3, [r0, #4]
 8002c1c:	2000      	movs	r0, #0
 8002c1e:	e022      	b.n	8002c66 <__ieee754_rem_pio2f+0x66>
 8002c20:	4b82      	ldr	r3, [pc, #520]	@ (8002e2c <__ieee754_rem_pio2f+0x22c>)
 8002c22:	429d      	cmp	r5, r3
 8002c24:	d83a      	bhi.n	8002c9c <__ieee754_rem_pio2f+0x9c>
 8002c26:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8002c2a:	2e00      	cmp	r6, #0
 8002c2c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8002e30 <__ieee754_rem_pio2f+0x230>
 8002c30:	4a80      	ldr	r2, [pc, #512]	@ (8002e34 <__ieee754_rem_pio2f+0x234>)
 8002c32:	f023 030f 	bic.w	r3, r3, #15
 8002c36:	dd18      	ble.n	8002c6a <__ieee754_rem_pio2f+0x6a>
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	ee70 7a47 	vsub.f32	s15, s0, s14
 8002c3e:	bf09      	itett	eq
 8002c40:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8002e38 <__ieee754_rem_pio2f+0x238>
 8002c44:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8002e3c <__ieee754_rem_pio2f+0x23c>
 8002c48:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8002e40 <__ieee754_rem_pio2f+0x240>
 8002c4c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8002c50:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8002c54:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002c58:	ed80 7a00 	vstr	s14, [r0]
 8002c5c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002c60:	edc0 7a01 	vstr	s15, [r0, #4]
 8002c64:	2001      	movs	r0, #1
 8002c66:	b007      	add	sp, #28
 8002c68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	ee70 7a07 	vadd.f32	s15, s0, s14
 8002c70:	bf09      	itett	eq
 8002c72:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8002e38 <__ieee754_rem_pio2f+0x238>
 8002c76:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8002e3c <__ieee754_rem_pio2f+0x23c>
 8002c7a:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8002e40 <__ieee754_rem_pio2f+0x240>
 8002c7e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8002c82:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8002c86:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002c8a:	ed80 7a00 	vstr	s14, [r0]
 8002c8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c92:	edc0 7a01 	vstr	s15, [r0, #4]
 8002c96:	f04f 30ff 	mov.w	r0, #4294967295
 8002c9a:	e7e4      	b.n	8002c66 <__ieee754_rem_pio2f+0x66>
 8002c9c:	4b69      	ldr	r3, [pc, #420]	@ (8002e44 <__ieee754_rem_pio2f+0x244>)
 8002c9e:	429d      	cmp	r5, r3
 8002ca0:	d873      	bhi.n	8002d8a <__ieee754_rem_pio2f+0x18a>
 8002ca2:	f000 f8dd 	bl	8002e60 <fabsf>
 8002ca6:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8002e48 <__ieee754_rem_pio2f+0x248>
 8002caa:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8002cae:	eee0 7a07 	vfma.f32	s15, s0, s14
 8002cb2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002cb6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002cba:	ee17 0a90 	vmov	r0, s15
 8002cbe:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8002e30 <__ieee754_rem_pio2f+0x230>
 8002cc2:	eea7 0a67 	vfms.f32	s0, s14, s15
 8002cc6:	281f      	cmp	r0, #31
 8002cc8:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8002e3c <__ieee754_rem_pio2f+0x23c>
 8002ccc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cd0:	eeb1 6a47 	vneg.f32	s12, s14
 8002cd4:	ee70 6a67 	vsub.f32	s13, s0, s15
 8002cd8:	ee16 1a90 	vmov	r1, s13
 8002cdc:	dc09      	bgt.n	8002cf2 <__ieee754_rem_pio2f+0xf2>
 8002cde:	4a5b      	ldr	r2, [pc, #364]	@ (8002e4c <__ieee754_rem_pio2f+0x24c>)
 8002ce0:	1e47      	subs	r7, r0, #1
 8002ce2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8002ce6:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8002cea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d107      	bne.n	8002d02 <__ieee754_rem_pio2f+0x102>
 8002cf2:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8002cf6:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8002cfa:	2a08      	cmp	r2, #8
 8002cfc:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8002d00:	dc14      	bgt.n	8002d2c <__ieee754_rem_pio2f+0x12c>
 8002d02:	6021      	str	r1, [r4, #0]
 8002d04:	ed94 7a00 	vldr	s14, [r4]
 8002d08:	ee30 0a47 	vsub.f32	s0, s0, s14
 8002d0c:	2e00      	cmp	r6, #0
 8002d0e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8002d12:	ed84 0a01 	vstr	s0, [r4, #4]
 8002d16:	daa6      	bge.n	8002c66 <__ieee754_rem_pio2f+0x66>
 8002d18:	eeb1 7a47 	vneg.f32	s14, s14
 8002d1c:	eeb1 0a40 	vneg.f32	s0, s0
 8002d20:	ed84 7a00 	vstr	s14, [r4]
 8002d24:	ed84 0a01 	vstr	s0, [r4, #4]
 8002d28:	4240      	negs	r0, r0
 8002d2a:	e79c      	b.n	8002c66 <__ieee754_rem_pio2f+0x66>
 8002d2c:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8002e38 <__ieee754_rem_pio2f+0x238>
 8002d30:	eef0 6a40 	vmov.f32	s13, s0
 8002d34:	eee6 6a25 	vfma.f32	s13, s12, s11
 8002d38:	ee70 7a66 	vsub.f32	s15, s0, s13
 8002d3c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8002d40:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002e40 <__ieee754_rem_pio2f+0x240>
 8002d44:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8002d48:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8002d4c:	ee15 2a90 	vmov	r2, s11
 8002d50:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8002d54:	1a5b      	subs	r3, r3, r1
 8002d56:	2b19      	cmp	r3, #25
 8002d58:	dc04      	bgt.n	8002d64 <__ieee754_rem_pio2f+0x164>
 8002d5a:	edc4 5a00 	vstr	s11, [r4]
 8002d5e:	eeb0 0a66 	vmov.f32	s0, s13
 8002d62:	e7cf      	b.n	8002d04 <__ieee754_rem_pio2f+0x104>
 8002d64:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8002e50 <__ieee754_rem_pio2f+0x250>
 8002d68:	eeb0 0a66 	vmov.f32	s0, s13
 8002d6c:	eea6 0a25 	vfma.f32	s0, s12, s11
 8002d70:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8002d74:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8002e54 <__ieee754_rem_pio2f+0x254>
 8002d78:	eee6 7a25 	vfma.f32	s15, s12, s11
 8002d7c:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8002d80:	ee30 7a67 	vsub.f32	s14, s0, s15
 8002d84:	ed84 7a00 	vstr	s14, [r4]
 8002d88:	e7bc      	b.n	8002d04 <__ieee754_rem_pio2f+0x104>
 8002d8a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8002d8e:	d306      	bcc.n	8002d9e <__ieee754_rem_pio2f+0x19e>
 8002d90:	ee70 7a40 	vsub.f32	s15, s0, s0
 8002d94:	edc0 7a01 	vstr	s15, [r0, #4]
 8002d98:	edc0 7a00 	vstr	s15, [r0]
 8002d9c:	e73e      	b.n	8002c1c <__ieee754_rem_pio2f+0x1c>
 8002d9e:	15ea      	asrs	r2, r5, #23
 8002da0:	3a86      	subs	r2, #134	@ 0x86
 8002da2:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8002da6:	ee07 3a90 	vmov	s15, r3
 8002daa:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8002dae:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8002e58 <__ieee754_rem_pio2f+0x258>
 8002db2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002db6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002dba:	ed8d 7a03 	vstr	s14, [sp, #12]
 8002dbe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002dc2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8002dc6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002dca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002dce:	ed8d 7a04 	vstr	s14, [sp, #16]
 8002dd2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002dd6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002dda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dde:	edcd 7a05 	vstr	s15, [sp, #20]
 8002de2:	d11e      	bne.n	8002e22 <__ieee754_rem_pio2f+0x222>
 8002de4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8002de8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dec:	bf0c      	ite	eq
 8002dee:	2301      	moveq	r3, #1
 8002df0:	2302      	movne	r3, #2
 8002df2:	491a      	ldr	r1, [pc, #104]	@ (8002e5c <__ieee754_rem_pio2f+0x25c>)
 8002df4:	9101      	str	r1, [sp, #4]
 8002df6:	2102      	movs	r1, #2
 8002df8:	9100      	str	r1, [sp, #0]
 8002dfa:	a803      	add	r0, sp, #12
 8002dfc:	4621      	mov	r1, r4
 8002dfe:	f000 f837 	bl	8002e70 <__kernel_rem_pio2f>
 8002e02:	2e00      	cmp	r6, #0
 8002e04:	f6bf af2f 	bge.w	8002c66 <__ieee754_rem_pio2f+0x66>
 8002e08:	edd4 7a00 	vldr	s15, [r4]
 8002e0c:	eef1 7a67 	vneg.f32	s15, s15
 8002e10:	edc4 7a00 	vstr	s15, [r4]
 8002e14:	edd4 7a01 	vldr	s15, [r4, #4]
 8002e18:	eef1 7a67 	vneg.f32	s15, s15
 8002e1c:	edc4 7a01 	vstr	s15, [r4, #4]
 8002e20:	e782      	b.n	8002d28 <__ieee754_rem_pio2f+0x128>
 8002e22:	2303      	movs	r3, #3
 8002e24:	e7e5      	b.n	8002df2 <__ieee754_rem_pio2f+0x1f2>
 8002e26:	bf00      	nop
 8002e28:	3f490fd8 	.word	0x3f490fd8
 8002e2c:	4016cbe3 	.word	0x4016cbe3
 8002e30:	3fc90f80 	.word	0x3fc90f80
 8002e34:	3fc90fd0 	.word	0x3fc90fd0
 8002e38:	37354400 	.word	0x37354400
 8002e3c:	37354443 	.word	0x37354443
 8002e40:	2e85a308 	.word	0x2e85a308
 8002e44:	43490f80 	.word	0x43490f80
 8002e48:	3f22f984 	.word	0x3f22f984
 8002e4c:	080034d0 	.word	0x080034d0
 8002e50:	2e85a300 	.word	0x2e85a300
 8002e54:	248d3132 	.word	0x248d3132
 8002e58:	43800000 	.word	0x43800000
 8002e5c:	08003550 	.word	0x08003550

08002e60 <fabsf>:
 8002e60:	ee10 3a10 	vmov	r3, s0
 8002e64:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e68:	ee00 3a10 	vmov	s0, r3
 8002e6c:	4770      	bx	lr
	...

08002e70 <__kernel_rem_pio2f>:
 8002e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e74:	ed2d 8b04 	vpush	{d8-d9}
 8002e78:	b0d9      	sub	sp, #356	@ 0x164
 8002e7a:	4690      	mov	r8, r2
 8002e7c:	9001      	str	r0, [sp, #4]
 8002e7e:	4ab9      	ldr	r2, [pc, #740]	@ (8003164 <__kernel_rem_pio2f+0x2f4>)
 8002e80:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8002e82:	f118 0f04 	cmn.w	r8, #4
 8002e86:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8002e8a:	460f      	mov	r7, r1
 8002e8c:	f103 3bff 	add.w	fp, r3, #4294967295
 8002e90:	db27      	blt.n	8002ee2 <__kernel_rem_pio2f+0x72>
 8002e92:	f1b8 0203 	subs.w	r2, r8, #3
 8002e96:	bf48      	it	mi
 8002e98:	f108 0204 	addmi.w	r2, r8, #4
 8002e9c:	10d2      	asrs	r2, r2, #3
 8002e9e:	1c55      	adds	r5, r2, #1
 8002ea0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8002ea2:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 8003174 <__kernel_rem_pio2f+0x304>
 8002ea6:	00e8      	lsls	r0, r5, #3
 8002ea8:	eba2 060b 	sub.w	r6, r2, fp
 8002eac:	9002      	str	r0, [sp, #8]
 8002eae:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8002eb2:	eb0a 0c0b 	add.w	ip, sl, fp
 8002eb6:	ac1c      	add	r4, sp, #112	@ 0x70
 8002eb8:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8002ebc:	2000      	movs	r0, #0
 8002ebe:	4560      	cmp	r0, ip
 8002ec0:	dd11      	ble.n	8002ee6 <__kernel_rem_pio2f+0x76>
 8002ec2:	a91c      	add	r1, sp, #112	@ 0x70
 8002ec4:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8002ec8:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8002ecc:	f04f 0c00 	mov.w	ip, #0
 8002ed0:	45d4      	cmp	ip, sl
 8002ed2:	dc27      	bgt.n	8002f24 <__kernel_rem_pio2f+0xb4>
 8002ed4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8002ed8:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 8003174 <__kernel_rem_pio2f+0x304>
 8002edc:	4606      	mov	r6, r0
 8002ede:	2400      	movs	r4, #0
 8002ee0:	e016      	b.n	8002f10 <__kernel_rem_pio2f+0xa0>
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	e7db      	b.n	8002e9e <__kernel_rem_pio2f+0x2e>
 8002ee6:	42c6      	cmn	r6, r0
 8002ee8:	bf5d      	ittte	pl
 8002eea:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8002eee:	ee07 1a90 	vmovpl	s15, r1
 8002ef2:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8002ef6:	eef0 7a47 	vmovmi.f32	s15, s14
 8002efa:	ece4 7a01 	vstmia	r4!, {s15}
 8002efe:	3001      	adds	r0, #1
 8002f00:	e7dd      	b.n	8002ebe <__kernel_rem_pio2f+0x4e>
 8002f02:	ecfe 6a01 	vldmia	lr!, {s13}
 8002f06:	ed96 7a00 	vldr	s14, [r6]
 8002f0a:	eee6 7a87 	vfma.f32	s15, s13, s14
 8002f0e:	3401      	adds	r4, #1
 8002f10:	455c      	cmp	r4, fp
 8002f12:	f1a6 0604 	sub.w	r6, r6, #4
 8002f16:	ddf4      	ble.n	8002f02 <__kernel_rem_pio2f+0x92>
 8002f18:	ece9 7a01 	vstmia	r9!, {s15}
 8002f1c:	f10c 0c01 	add.w	ip, ip, #1
 8002f20:	3004      	adds	r0, #4
 8002f22:	e7d5      	b.n	8002ed0 <__kernel_rem_pio2f+0x60>
 8002f24:	a908      	add	r1, sp, #32
 8002f26:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8002f2a:	9104      	str	r1, [sp, #16]
 8002f2c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8002f2e:	eddf 8a90 	vldr	s17, [pc, #576]	@ 8003170 <__kernel_rem_pio2f+0x300>
 8002f32:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 800316c <__kernel_rem_pio2f+0x2fc>
 8002f36:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8002f3a:	9203      	str	r2, [sp, #12]
 8002f3c:	4654      	mov	r4, sl
 8002f3e:	00a2      	lsls	r2, r4, #2
 8002f40:	9205      	str	r2, [sp, #20]
 8002f42:	aa58      	add	r2, sp, #352	@ 0x160
 8002f44:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8002f48:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8002f4c:	a944      	add	r1, sp, #272	@ 0x110
 8002f4e:	aa08      	add	r2, sp, #32
 8002f50:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8002f54:	4694      	mov	ip, r2
 8002f56:	4626      	mov	r6, r4
 8002f58:	2e00      	cmp	r6, #0
 8002f5a:	f1a0 0004 	sub.w	r0, r0, #4
 8002f5e:	dc4c      	bgt.n	8002ffa <__kernel_rem_pio2f+0x18a>
 8002f60:	4628      	mov	r0, r5
 8002f62:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002f66:	f000 f9f5 	bl	8003354 <scalbnf>
 8002f6a:	eeb0 8a40 	vmov.f32	s16, s0
 8002f6e:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8002f72:	ee28 0a00 	vmul.f32	s0, s16, s0
 8002f76:	f000 fa53 	bl	8003420 <floorf>
 8002f7a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8002f7e:	eea0 8a67 	vfms.f32	s16, s0, s15
 8002f82:	2d00      	cmp	r5, #0
 8002f84:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002f88:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8002f8c:	ee17 9a90 	vmov	r9, s15
 8002f90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f94:	ee38 8a67 	vsub.f32	s16, s16, s15
 8002f98:	dd41      	ble.n	800301e <__kernel_rem_pio2f+0x1ae>
 8002f9a:	f104 3cff 	add.w	ip, r4, #4294967295
 8002f9e:	a908      	add	r1, sp, #32
 8002fa0:	f1c5 0e08 	rsb	lr, r5, #8
 8002fa4:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8002fa8:	fa46 f00e 	asr.w	r0, r6, lr
 8002fac:	4481      	add	r9, r0
 8002fae:	fa00 f00e 	lsl.w	r0, r0, lr
 8002fb2:	1a36      	subs	r6, r6, r0
 8002fb4:	f1c5 0007 	rsb	r0, r5, #7
 8002fb8:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8002fbc:	4106      	asrs	r6, r0
 8002fbe:	2e00      	cmp	r6, #0
 8002fc0:	dd3c      	ble.n	800303c <__kernel_rem_pio2f+0x1cc>
 8002fc2:	f04f 0e00 	mov.w	lr, #0
 8002fc6:	f109 0901 	add.w	r9, r9, #1
 8002fca:	4670      	mov	r0, lr
 8002fcc:	4574      	cmp	r4, lr
 8002fce:	dc68      	bgt.n	80030a2 <__kernel_rem_pio2f+0x232>
 8002fd0:	2d00      	cmp	r5, #0
 8002fd2:	dd03      	ble.n	8002fdc <__kernel_rem_pio2f+0x16c>
 8002fd4:	2d01      	cmp	r5, #1
 8002fd6:	d074      	beq.n	80030c2 <__kernel_rem_pio2f+0x252>
 8002fd8:	2d02      	cmp	r5, #2
 8002fda:	d07d      	beq.n	80030d8 <__kernel_rem_pio2f+0x268>
 8002fdc:	2e02      	cmp	r6, #2
 8002fde:	d12d      	bne.n	800303c <__kernel_rem_pio2f+0x1cc>
 8002fe0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8002fe4:	ee30 8a48 	vsub.f32	s16, s0, s16
 8002fe8:	b340      	cbz	r0, 800303c <__kernel_rem_pio2f+0x1cc>
 8002fea:	4628      	mov	r0, r5
 8002fec:	9306      	str	r3, [sp, #24]
 8002fee:	f000 f9b1 	bl	8003354 <scalbnf>
 8002ff2:	9b06      	ldr	r3, [sp, #24]
 8002ff4:	ee38 8a40 	vsub.f32	s16, s16, s0
 8002ff8:	e020      	b.n	800303c <__kernel_rem_pio2f+0x1cc>
 8002ffa:	ee60 7a28 	vmul.f32	s15, s0, s17
 8002ffe:	3e01      	subs	r6, #1
 8003000:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003004:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003008:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800300c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8003010:	ecac 0a01 	vstmia	ip!, {s0}
 8003014:	ed90 0a00 	vldr	s0, [r0]
 8003018:	ee37 0a80 	vadd.f32	s0, s15, s0
 800301c:	e79c      	b.n	8002f58 <__kernel_rem_pio2f+0xe8>
 800301e:	d105      	bne.n	800302c <__kernel_rem_pio2f+0x1bc>
 8003020:	1e60      	subs	r0, r4, #1
 8003022:	a908      	add	r1, sp, #32
 8003024:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8003028:	11f6      	asrs	r6, r6, #7
 800302a:	e7c8      	b.n	8002fbe <__kernel_rem_pio2f+0x14e>
 800302c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8003030:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8003034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003038:	da31      	bge.n	800309e <__kernel_rem_pio2f+0x22e>
 800303a:	2600      	movs	r6, #0
 800303c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8003040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003044:	f040 8098 	bne.w	8003178 <__kernel_rem_pio2f+0x308>
 8003048:	1e60      	subs	r0, r4, #1
 800304a:	2200      	movs	r2, #0
 800304c:	4550      	cmp	r0, sl
 800304e:	da4b      	bge.n	80030e8 <__kernel_rem_pio2f+0x278>
 8003050:	2a00      	cmp	r2, #0
 8003052:	d065      	beq.n	8003120 <__kernel_rem_pio2f+0x2b0>
 8003054:	3c01      	subs	r4, #1
 8003056:	ab08      	add	r3, sp, #32
 8003058:	3d08      	subs	r5, #8
 800305a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d0f8      	beq.n	8003054 <__kernel_rem_pio2f+0x1e4>
 8003062:	4628      	mov	r0, r5
 8003064:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8003068:	f000 f974 	bl	8003354 <scalbnf>
 800306c:	1c63      	adds	r3, r4, #1
 800306e:	aa44      	add	r2, sp, #272	@ 0x110
 8003070:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8003170 <__kernel_rem_pio2f+0x300>
 8003074:	0099      	lsls	r1, r3, #2
 8003076:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800307a:	4623      	mov	r3, r4
 800307c:	2b00      	cmp	r3, #0
 800307e:	f280 80a9 	bge.w	80031d4 <__kernel_rem_pio2f+0x364>
 8003082:	4623      	mov	r3, r4
 8003084:	2b00      	cmp	r3, #0
 8003086:	f2c0 80c7 	blt.w	8003218 <__kernel_rem_pio2f+0x3a8>
 800308a:	aa44      	add	r2, sp, #272	@ 0x110
 800308c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8003090:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8003168 <__kernel_rem_pio2f+0x2f8>
 8003094:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8003174 <__kernel_rem_pio2f+0x304>
 8003098:	2000      	movs	r0, #0
 800309a:	1ae2      	subs	r2, r4, r3
 800309c:	e0b1      	b.n	8003202 <__kernel_rem_pio2f+0x392>
 800309e:	2602      	movs	r6, #2
 80030a0:	e78f      	b.n	8002fc2 <__kernel_rem_pio2f+0x152>
 80030a2:	f852 1b04 	ldr.w	r1, [r2], #4
 80030a6:	b948      	cbnz	r0, 80030bc <__kernel_rem_pio2f+0x24c>
 80030a8:	b121      	cbz	r1, 80030b4 <__kernel_rem_pio2f+0x244>
 80030aa:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80030ae:	f842 1c04 	str.w	r1, [r2, #-4]
 80030b2:	2101      	movs	r1, #1
 80030b4:	f10e 0e01 	add.w	lr, lr, #1
 80030b8:	4608      	mov	r0, r1
 80030ba:	e787      	b.n	8002fcc <__kernel_rem_pio2f+0x15c>
 80030bc:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80030c0:	e7f5      	b.n	80030ae <__kernel_rem_pio2f+0x23e>
 80030c2:	f104 3cff 	add.w	ip, r4, #4294967295
 80030c6:	aa08      	add	r2, sp, #32
 80030c8:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80030cc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80030d0:	a908      	add	r1, sp, #32
 80030d2:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80030d6:	e781      	b.n	8002fdc <__kernel_rem_pio2f+0x16c>
 80030d8:	f104 3cff 	add.w	ip, r4, #4294967295
 80030dc:	aa08      	add	r2, sp, #32
 80030de:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80030e2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80030e6:	e7f3      	b.n	80030d0 <__kernel_rem_pio2f+0x260>
 80030e8:	a908      	add	r1, sp, #32
 80030ea:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80030ee:	3801      	subs	r0, #1
 80030f0:	430a      	orrs	r2, r1
 80030f2:	e7ab      	b.n	800304c <__kernel_rem_pio2f+0x1dc>
 80030f4:	3201      	adds	r2, #1
 80030f6:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80030fa:	2e00      	cmp	r6, #0
 80030fc:	d0fa      	beq.n	80030f4 <__kernel_rem_pio2f+0x284>
 80030fe:	9905      	ldr	r1, [sp, #20]
 8003100:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8003104:	eb0d 0001 	add.w	r0, sp, r1
 8003108:	18e6      	adds	r6, r4, r3
 800310a:	a91c      	add	r1, sp, #112	@ 0x70
 800310c:	f104 0c01 	add.w	ip, r4, #1
 8003110:	384c      	subs	r0, #76	@ 0x4c
 8003112:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8003116:	4422      	add	r2, r4
 8003118:	4562      	cmp	r2, ip
 800311a:	da04      	bge.n	8003126 <__kernel_rem_pio2f+0x2b6>
 800311c:	4614      	mov	r4, r2
 800311e:	e70e      	b.n	8002f3e <__kernel_rem_pio2f+0xce>
 8003120:	9804      	ldr	r0, [sp, #16]
 8003122:	2201      	movs	r2, #1
 8003124:	e7e7      	b.n	80030f6 <__kernel_rem_pio2f+0x286>
 8003126:	9903      	ldr	r1, [sp, #12]
 8003128:	f8dd e004 	ldr.w	lr, [sp, #4]
 800312c:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8003130:	9105      	str	r1, [sp, #20]
 8003132:	ee07 1a90 	vmov	s15, r1
 8003136:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800313a:	2400      	movs	r4, #0
 800313c:	ece6 7a01 	vstmia	r6!, {s15}
 8003140:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8003174 <__kernel_rem_pio2f+0x304>
 8003144:	46b1      	mov	r9, r6
 8003146:	455c      	cmp	r4, fp
 8003148:	dd04      	ble.n	8003154 <__kernel_rem_pio2f+0x2e4>
 800314a:	ece0 7a01 	vstmia	r0!, {s15}
 800314e:	f10c 0c01 	add.w	ip, ip, #1
 8003152:	e7e1      	b.n	8003118 <__kernel_rem_pio2f+0x2a8>
 8003154:	ecfe 6a01 	vldmia	lr!, {s13}
 8003158:	ed39 7a01 	vldmdb	r9!, {s14}
 800315c:	3401      	adds	r4, #1
 800315e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8003162:	e7f0      	b.n	8003146 <__kernel_rem_pio2f+0x2d6>
 8003164:	08003894 	.word	0x08003894
 8003168:	08003868 	.word	0x08003868
 800316c:	43800000 	.word	0x43800000
 8003170:	3b800000 	.word	0x3b800000
 8003174:	00000000 	.word	0x00000000
 8003178:	9b02      	ldr	r3, [sp, #8]
 800317a:	eeb0 0a48 	vmov.f32	s0, s16
 800317e:	eba3 0008 	sub.w	r0, r3, r8
 8003182:	f000 f8e7 	bl	8003354 <scalbnf>
 8003186:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800316c <__kernel_rem_pio2f+0x2fc>
 800318a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800318e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003192:	db19      	blt.n	80031c8 <__kernel_rem_pio2f+0x358>
 8003194:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8003170 <__kernel_rem_pio2f+0x300>
 8003198:	ee60 7a27 	vmul.f32	s15, s0, s15
 800319c:	aa08      	add	r2, sp, #32
 800319e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80031a2:	3508      	adds	r5, #8
 80031a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031a8:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80031ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80031b0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80031b4:	ee10 3a10 	vmov	r3, s0
 80031b8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80031bc:	ee17 3a90 	vmov	r3, s15
 80031c0:	3401      	adds	r4, #1
 80031c2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80031c6:	e74c      	b.n	8003062 <__kernel_rem_pio2f+0x1f2>
 80031c8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80031cc:	aa08      	add	r2, sp, #32
 80031ce:	ee10 3a10 	vmov	r3, s0
 80031d2:	e7f6      	b.n	80031c2 <__kernel_rem_pio2f+0x352>
 80031d4:	a808      	add	r0, sp, #32
 80031d6:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80031da:	9001      	str	r0, [sp, #4]
 80031dc:	ee07 0a90 	vmov	s15, r0
 80031e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031e4:	3b01      	subs	r3, #1
 80031e6:	ee67 7a80 	vmul.f32	s15, s15, s0
 80031ea:	ee20 0a07 	vmul.f32	s0, s0, s14
 80031ee:	ed62 7a01 	vstmdb	r2!, {s15}
 80031f2:	e743      	b.n	800307c <__kernel_rem_pio2f+0x20c>
 80031f4:	ecfc 6a01 	vldmia	ip!, {s13}
 80031f8:	ecb5 7a01 	vldmia	r5!, {s14}
 80031fc:	eee6 7a87 	vfma.f32	s15, s13, s14
 8003200:	3001      	adds	r0, #1
 8003202:	4550      	cmp	r0, sl
 8003204:	dc01      	bgt.n	800320a <__kernel_rem_pio2f+0x39a>
 8003206:	4282      	cmp	r2, r0
 8003208:	daf4      	bge.n	80031f4 <__kernel_rem_pio2f+0x384>
 800320a:	a858      	add	r0, sp, #352	@ 0x160
 800320c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8003210:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8003214:	3b01      	subs	r3, #1
 8003216:	e735      	b.n	8003084 <__kernel_rem_pio2f+0x214>
 8003218:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800321a:	2b02      	cmp	r3, #2
 800321c:	dc09      	bgt.n	8003232 <__kernel_rem_pio2f+0x3c2>
 800321e:	2b00      	cmp	r3, #0
 8003220:	dc2b      	bgt.n	800327a <__kernel_rem_pio2f+0x40a>
 8003222:	d044      	beq.n	80032ae <__kernel_rem_pio2f+0x43e>
 8003224:	f009 0007 	and.w	r0, r9, #7
 8003228:	b059      	add	sp, #356	@ 0x164
 800322a:	ecbd 8b04 	vpop	{d8-d9}
 800322e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003232:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8003234:	2b03      	cmp	r3, #3
 8003236:	d1f5      	bne.n	8003224 <__kernel_rem_pio2f+0x3b4>
 8003238:	aa30      	add	r2, sp, #192	@ 0xc0
 800323a:	1f0b      	subs	r3, r1, #4
 800323c:	4413      	add	r3, r2
 800323e:	461a      	mov	r2, r3
 8003240:	4620      	mov	r0, r4
 8003242:	2800      	cmp	r0, #0
 8003244:	f1a2 0204 	sub.w	r2, r2, #4
 8003248:	dc52      	bgt.n	80032f0 <__kernel_rem_pio2f+0x480>
 800324a:	4622      	mov	r2, r4
 800324c:	2a01      	cmp	r2, #1
 800324e:	f1a3 0304 	sub.w	r3, r3, #4
 8003252:	dc5d      	bgt.n	8003310 <__kernel_rem_pio2f+0x4a0>
 8003254:	ab30      	add	r3, sp, #192	@ 0xc0
 8003256:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 8003174 <__kernel_rem_pio2f+0x304>
 800325a:	440b      	add	r3, r1
 800325c:	2c01      	cmp	r4, #1
 800325e:	dc67      	bgt.n	8003330 <__kernel_rem_pio2f+0x4c0>
 8003260:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8003264:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8003268:	2e00      	cmp	r6, #0
 800326a:	d167      	bne.n	800333c <__kernel_rem_pio2f+0x4cc>
 800326c:	edc7 6a00 	vstr	s13, [r7]
 8003270:	ed87 7a01 	vstr	s14, [r7, #4]
 8003274:	edc7 7a02 	vstr	s15, [r7, #8]
 8003278:	e7d4      	b.n	8003224 <__kernel_rem_pio2f+0x3b4>
 800327a:	ab30      	add	r3, sp, #192	@ 0xc0
 800327c:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 8003174 <__kernel_rem_pio2f+0x304>
 8003280:	440b      	add	r3, r1
 8003282:	4622      	mov	r2, r4
 8003284:	2a00      	cmp	r2, #0
 8003286:	da24      	bge.n	80032d2 <__kernel_rem_pio2f+0x462>
 8003288:	b34e      	cbz	r6, 80032de <__kernel_rem_pio2f+0x46e>
 800328a:	eef1 7a47 	vneg.f32	s15, s14
 800328e:	edc7 7a00 	vstr	s15, [r7]
 8003292:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8003296:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800329a:	aa31      	add	r2, sp, #196	@ 0xc4
 800329c:	2301      	movs	r3, #1
 800329e:	429c      	cmp	r4, r3
 80032a0:	da20      	bge.n	80032e4 <__kernel_rem_pio2f+0x474>
 80032a2:	b10e      	cbz	r6, 80032a8 <__kernel_rem_pio2f+0x438>
 80032a4:	eef1 7a67 	vneg.f32	s15, s15
 80032a8:	edc7 7a01 	vstr	s15, [r7, #4]
 80032ac:	e7ba      	b.n	8003224 <__kernel_rem_pio2f+0x3b4>
 80032ae:	ab30      	add	r3, sp, #192	@ 0xc0
 80032b0:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 8003174 <__kernel_rem_pio2f+0x304>
 80032b4:	440b      	add	r3, r1
 80032b6:	2c00      	cmp	r4, #0
 80032b8:	da05      	bge.n	80032c6 <__kernel_rem_pio2f+0x456>
 80032ba:	b10e      	cbz	r6, 80032c0 <__kernel_rem_pio2f+0x450>
 80032bc:	eef1 7a67 	vneg.f32	s15, s15
 80032c0:	edc7 7a00 	vstr	s15, [r7]
 80032c4:	e7ae      	b.n	8003224 <__kernel_rem_pio2f+0x3b4>
 80032c6:	ed33 7a01 	vldmdb	r3!, {s14}
 80032ca:	3c01      	subs	r4, #1
 80032cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80032d0:	e7f1      	b.n	80032b6 <__kernel_rem_pio2f+0x446>
 80032d2:	ed73 7a01 	vldmdb	r3!, {s15}
 80032d6:	3a01      	subs	r2, #1
 80032d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032dc:	e7d2      	b.n	8003284 <__kernel_rem_pio2f+0x414>
 80032de:	eef0 7a47 	vmov.f32	s15, s14
 80032e2:	e7d4      	b.n	800328e <__kernel_rem_pio2f+0x41e>
 80032e4:	ecb2 7a01 	vldmia	r2!, {s14}
 80032e8:	3301      	adds	r3, #1
 80032ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 80032ee:	e7d6      	b.n	800329e <__kernel_rem_pio2f+0x42e>
 80032f0:	edd2 7a00 	vldr	s15, [r2]
 80032f4:	edd2 6a01 	vldr	s13, [r2, #4]
 80032f8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80032fc:	3801      	subs	r0, #1
 80032fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003302:	ed82 7a00 	vstr	s14, [r2]
 8003306:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800330a:	edc2 7a01 	vstr	s15, [r2, #4]
 800330e:	e798      	b.n	8003242 <__kernel_rem_pio2f+0x3d2>
 8003310:	edd3 7a00 	vldr	s15, [r3]
 8003314:	edd3 6a01 	vldr	s13, [r3, #4]
 8003318:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800331c:	3a01      	subs	r2, #1
 800331e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003322:	ed83 7a00 	vstr	s14, [r3]
 8003326:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800332a:	edc3 7a01 	vstr	s15, [r3, #4]
 800332e:	e78d      	b.n	800324c <__kernel_rem_pio2f+0x3dc>
 8003330:	ed33 7a01 	vldmdb	r3!, {s14}
 8003334:	3c01      	subs	r4, #1
 8003336:	ee77 7a87 	vadd.f32	s15, s15, s14
 800333a:	e78f      	b.n	800325c <__kernel_rem_pio2f+0x3ec>
 800333c:	eef1 6a66 	vneg.f32	s13, s13
 8003340:	eeb1 7a47 	vneg.f32	s14, s14
 8003344:	edc7 6a00 	vstr	s13, [r7]
 8003348:	ed87 7a01 	vstr	s14, [r7, #4]
 800334c:	eef1 7a67 	vneg.f32	s15, s15
 8003350:	e790      	b.n	8003274 <__kernel_rem_pio2f+0x404>
 8003352:	bf00      	nop

08003354 <scalbnf>:
 8003354:	ee10 3a10 	vmov	r3, s0
 8003358:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800335c:	d02b      	beq.n	80033b6 <scalbnf+0x62>
 800335e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8003362:	d302      	bcc.n	800336a <scalbnf+0x16>
 8003364:	ee30 0a00 	vadd.f32	s0, s0, s0
 8003368:	4770      	bx	lr
 800336a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800336e:	d123      	bne.n	80033b8 <scalbnf+0x64>
 8003370:	4b24      	ldr	r3, [pc, #144]	@ (8003404 <scalbnf+0xb0>)
 8003372:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8003408 <scalbnf+0xb4>
 8003376:	4298      	cmp	r0, r3
 8003378:	ee20 0a27 	vmul.f32	s0, s0, s15
 800337c:	db17      	blt.n	80033ae <scalbnf+0x5a>
 800337e:	ee10 3a10 	vmov	r3, s0
 8003382:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8003386:	3a19      	subs	r2, #25
 8003388:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800338c:	4288      	cmp	r0, r1
 800338e:	dd15      	ble.n	80033bc <scalbnf+0x68>
 8003390:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800340c <scalbnf+0xb8>
 8003394:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8003410 <scalbnf+0xbc>
 8003398:	ee10 3a10 	vmov	r3, s0
 800339c:	eeb0 7a67 	vmov.f32	s14, s15
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	bfb8      	it	lt
 80033a4:	eef0 7a66 	vmovlt.f32	s15, s13
 80033a8:	ee27 0a87 	vmul.f32	s0, s15, s14
 80033ac:	4770      	bx	lr
 80033ae:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8003414 <scalbnf+0xc0>
 80033b2:	ee27 0a80 	vmul.f32	s0, s15, s0
 80033b6:	4770      	bx	lr
 80033b8:	0dd2      	lsrs	r2, r2, #23
 80033ba:	e7e5      	b.n	8003388 <scalbnf+0x34>
 80033bc:	4410      	add	r0, r2
 80033be:	28fe      	cmp	r0, #254	@ 0xfe
 80033c0:	dce6      	bgt.n	8003390 <scalbnf+0x3c>
 80033c2:	2800      	cmp	r0, #0
 80033c4:	dd06      	ble.n	80033d4 <scalbnf+0x80>
 80033c6:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80033ca:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80033ce:	ee00 3a10 	vmov	s0, r3
 80033d2:	4770      	bx	lr
 80033d4:	f110 0f16 	cmn.w	r0, #22
 80033d8:	da09      	bge.n	80033ee <scalbnf+0x9a>
 80033da:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8003414 <scalbnf+0xc0>
 80033de:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8003418 <scalbnf+0xc4>
 80033e2:	ee10 3a10 	vmov	r3, s0
 80033e6:	eeb0 7a67 	vmov.f32	s14, s15
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	e7d9      	b.n	80033a2 <scalbnf+0x4e>
 80033ee:	3019      	adds	r0, #25
 80033f0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80033f4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80033f8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800341c <scalbnf+0xc8>
 80033fc:	ee07 3a90 	vmov	s15, r3
 8003400:	e7d7      	b.n	80033b2 <scalbnf+0x5e>
 8003402:	bf00      	nop
 8003404:	ffff3cb0 	.word	0xffff3cb0
 8003408:	4c000000 	.word	0x4c000000
 800340c:	7149f2ca 	.word	0x7149f2ca
 8003410:	f149f2ca 	.word	0xf149f2ca
 8003414:	0da24260 	.word	0x0da24260
 8003418:	8da24260 	.word	0x8da24260
 800341c:	33000000 	.word	0x33000000

08003420 <floorf>:
 8003420:	ee10 3a10 	vmov	r3, s0
 8003424:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8003428:	3a7f      	subs	r2, #127	@ 0x7f
 800342a:	2a16      	cmp	r2, #22
 800342c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003430:	dc2b      	bgt.n	800348a <floorf+0x6a>
 8003432:	2a00      	cmp	r2, #0
 8003434:	da12      	bge.n	800345c <floorf+0x3c>
 8003436:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800349c <floorf+0x7c>
 800343a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800343e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8003442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003446:	dd06      	ble.n	8003456 <floorf+0x36>
 8003448:	2b00      	cmp	r3, #0
 800344a:	da24      	bge.n	8003496 <floorf+0x76>
 800344c:	2900      	cmp	r1, #0
 800344e:	4b14      	ldr	r3, [pc, #80]	@ (80034a0 <floorf+0x80>)
 8003450:	bf08      	it	eq
 8003452:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8003456:	ee00 3a10 	vmov	s0, r3
 800345a:	4770      	bx	lr
 800345c:	4911      	ldr	r1, [pc, #68]	@ (80034a4 <floorf+0x84>)
 800345e:	4111      	asrs	r1, r2
 8003460:	420b      	tst	r3, r1
 8003462:	d0fa      	beq.n	800345a <floorf+0x3a>
 8003464:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800349c <floorf+0x7c>
 8003468:	ee30 0a27 	vadd.f32	s0, s0, s15
 800346c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8003470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003474:	ddef      	ble.n	8003456 <floorf+0x36>
 8003476:	2b00      	cmp	r3, #0
 8003478:	bfbe      	ittt	lt
 800347a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800347e:	fa40 f202 	asrlt.w	r2, r0, r2
 8003482:	189b      	addlt	r3, r3, r2
 8003484:	ea23 0301 	bic.w	r3, r3, r1
 8003488:	e7e5      	b.n	8003456 <floorf+0x36>
 800348a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800348e:	d3e4      	bcc.n	800345a <floorf+0x3a>
 8003490:	ee30 0a00 	vadd.f32	s0, s0, s0
 8003494:	4770      	bx	lr
 8003496:	2300      	movs	r3, #0
 8003498:	e7dd      	b.n	8003456 <floorf+0x36>
 800349a:	bf00      	nop
 800349c:	7149f2ca 	.word	0x7149f2ca
 80034a0:	bf800000 	.word	0xbf800000
 80034a4:	007fffff 	.word	0x007fffff

080034a8 <_init>:
 80034a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034aa:	bf00      	nop
 80034ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034ae:	bc08      	pop	{r3}
 80034b0:	469e      	mov	lr, r3
 80034b2:	4770      	bx	lr

080034b4 <_fini>:
 80034b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034b6:	bf00      	nop
 80034b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034ba:	bc08      	pop	{r3}
 80034bc:	469e      	mov	lr, r3
 80034be:	4770      	bx	lr
