INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LogicDesign_Project/LogicDesign_Project/LogicDesign_Project.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LogicDesign_Project/LogicDesign_Project/LogicDesign_Project.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LogicDesign_Project/LogicDesign_Project/LogicDesign_Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
