banks
subbanks
buffering
streams
interconnection
ports
conflicts
processors
references
loading
writes
simulations
memories
queues
reads
multiprocessor
designs
cessors
handshaking
scaling
requests
logical bank
bank cycle
cycle time
logical banks
reference streams
bank model
cray y
queue size
interconnection network
successful reference
vector simulation
vector register
independent reference
scaling relationships
subbank cycle
return conflicts
e l
reference stream
mp architecture
bank level
physical bank
vector registers
without buffering
effective efficiency
reference rate
memory efficiency
random reference
memory systems
memory banks
physical banks
vector references
eight processors
interconnection costs
output buffering
moderate loading
memory operations
design parameters
simulation study
interconnection cost
memory bank
simulation model
maximal loading
vector simulations
stride distributions
additional lines
physical memory
analytical model
shared memory
bank cycle time
logical bank model
number of banks
cycle time and
independent reference streams
subbank cycle time
number of processors
logical bank cycle
logical banks is
buffering at the
number of attempts
reads and writes
logical bank register
vector memory operations
attempt to access
design is to
additional interconnection cost
logical bank design
