{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729364934984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729364934985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 19 12:08:54 2024 " "Processing started: Sat Oct 19 12:08:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729364934985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1729364934985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO -c FIFO --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO -c FIFO --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1729364934985 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1729364935623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1729364935623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2024-2025/Autumn/EE371/Labs/Lab 2/Task 3/seg7.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729364946109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729364946109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.sv" "" { Text "C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2024-2025/Autumn/EE371/Labs/Lab 2/Task 3/FIFO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729364946111 ""} { "Info" "ISGN_ENTITY_NAME" "2 FIFO_testbench " "Found entity 2: FIFO_testbench" {  } { { "FIFO.sv" "" { Text "C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2024-2025/Autumn/EE371/Labs/Lab 2/Task 3/FIFO.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729364946111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729364946111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram.sv 2 2 " "Found 2 design units, including 2 entities, in source file dpram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "dpram.sv" "" { Text "C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2024-2025/Autumn/EE371/Labs/Lab 2/Task 3/dpram.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729364946113 ""} { "Info" "ISGN_ENTITY_NAME" "2 dpram_tb " "Found entity 2: dpram_tb" {  } { { "dpram.sv" "" { Text "C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2024-2025/Autumn/EE371/Labs/Lab 2/Task 3/dpram.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729364946113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729364946113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_ctrl.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_ctrl " "Found entity 1: fifo_ctrl" {  } { { "FIFO_ctrl.sv" "" { Text "C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2024-2025/Autumn/EE371/Labs/Lab 2/Task 3/FIFO_ctrl.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729364946116 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_ctrl_tb " "Found entity 2: fifo_ctrl_tb" {  } { { "FIFO_ctrl.sv" "" { Text "C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2024-2025/Autumn/EE371/Labs/Lab 2/Task 3/FIFO_ctrl.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729364946116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729364946116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 Lab2Task3.sv(31) " "Verilog HDL Declaration information at Lab2Task3.sv(31): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "Lab2Task3.sv" "" { Text "C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2024-2025/Autumn/EE371/Labs/Lab 2/Task 3/Lab2Task3.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1729364946117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 Lab2Task3.sv(31) " "Verilog HDL Declaration information at Lab2Task3.sv(31): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "Lab2Task3.sv" "" { Text "C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2024-2025/Autumn/EE371/Labs/Lab 2/Task 3/Lab2Task3.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1729364946118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 Lab2Task3.sv(31) " "Verilog HDL Declaration information at Lab2Task3.sv(31): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "Lab2Task3.sv" "" { Text "C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2024-2025/Autumn/EE371/Labs/Lab 2/Task 3/Lab2Task3.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1729364946118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 Lab2Task3.sv(31) " "Verilog HDL Declaration information at Lab2Task3.sv(31): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "Lab2Task3.sv" "" { Text "C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2024-2025/Autumn/EE371/Labs/Lab 2/Task 3/Lab2Task3.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1729364946118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2task3.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab2task3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Task3 " "Found entity 1: Lab2Task3" {  } { { "Lab2Task3.sv" "" { Text "C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2024-2025/Autumn/EE371/Labs/Lab 2/Task 3/Lab2Task3.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729364946118 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab2Task3_tb " "Found entity 2: Lab2Task3_tb" {  } { { "Lab2Task3.sv" "" { Text "C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2024-2025/Autumn/EE371/Labs/Lab 2/Task 3/Lab2Task3.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729364946118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729364946118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttoncheck.sv 2 2 " "Found 2 design units, including 2 entities, in source file buttoncheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buttonCheck " "Found entity 1: buttonCheck" {  } { { "buttonCheck.sv" "" { Text "C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2024-2025/Autumn/EE371/Labs/Lab 2/Task 3/buttonCheck.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729364946121 ""} { "Info" "ISGN_ENTITY_NAME" "2 buttonCheck_tb " "Found entity 2: buttonCheck_tb" {  } { { "buttonCheck.sv" "" { Text "C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2024-2025/Autumn/EE371/Labs/Lab 2/Task 3/buttonCheck.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729364946121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729364946121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2Task3 " "Elaborating entity \"Lab2Task3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1729364946221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonCheck buttonCheck:shortenRead " "Elaborating entity \"buttonCheck\" for hierarchy \"buttonCheck:shortenRead\"" {  } { { "Lab2Task3.sv" "shortenRead" { Text "C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2024-2025/Autumn/EE371/Labs/Lab 2/Task 3/Lab2Task3.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729364946315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:main " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:main\"" {  } { { "Lab2Task3.sv" "main" { Text "C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2024-2025/Autumn/EE371/Labs/Lab 2/Task 3/Lab2Task3.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729364946332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram FIFO:main\|dpram:register " "Elaborating entity \"dpram\" for hierarchy \"FIFO:main\|dpram:register\"" {  } { { "FIFO.sv" "register" { Text "C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2024-2025/Autumn/EE371/Labs/Lab 2/Task 3/FIFO.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729364946343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_ctrl FIFO:main\|fifo_ctrl:FC " "Elaborating entity \"fifo_ctrl\" for hierarchy \"FIFO:main\|fifo_ctrl:FC\"" {  } { { "FIFO.sv" "FC" { Text "C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2024-2025/Autumn/EE371/Labs/Lab 2/Task 3/FIFO.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729364946353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:hex5 " "Elaborating entity \"seg7\" for hierarchy \"seg7:hex5\"" {  } { { "Lab2Task3.sv" "hex5" { Text "C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2024-2025/Autumn/EE371/Labs/Lab 2/Task 3/Lab2Task3.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729364946364 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1729364946452 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2024-2025/Autumn/EE371/Labs/Lab 2/Task 3/output_files/FIFO.map.smsg " "Generated suppressed messages file C:/Users/aidan/OneDrive/Documents/UW-aidan-studio2/Notes/2024-2025/Autumn/EE371/Labs/Lab 2/Task 3/output_files/FIFO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1729364946482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729364946495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 19 12:09:06 2024 " "Processing ended: Sat Oct 19 12:09:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729364946495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729364946495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729364946495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1729364946495 ""}
