Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Mar 31 15:32:12 2017
| Host         : gkmikros-K56CB running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_drc -file lab3_simple_wrapper_drc_routed.rpt -pb lab3_simple_wrapper_drc_routed.pb -rpx lab3_simple_wrapper_drc_routed.rpx
| Design       : lab3_simple_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 2          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/clk_en_reg03_out is a gated clock net sourced by a combinational pin lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_1/O, cell lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/delay_reg_reg/G0 is a gated clock net sourced by a combinational pin lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/delay_reg_reg/L3_2/O, cell lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/delay_reg_reg/L3_2 (in lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/delay_reg_reg macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


