{
  "Top": "vector_add",
  "RtlTop": "vector_add",
  "RtlPrefix": "",
  "RtlSubPrefix": "vector_add_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu19p",
    "Package": "-fsvb3824",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "ap_core": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "ap_core",
          "name": "ap_core",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ap_part": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "ap_part",
          "name": "ap_part",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ap_parent": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "ap_parent",
          "name": "ap_parent",
          "usage": "data",
          "direction": "in"
        }]
    },
    "vec_d1": {
      "index": "3",
      "direction": "out",
      "srcType": "*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "vec_d1_x",
          "name": "vec_d1_x",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vec_d1_x_ap_vld",
          "name": "vec_d1_x_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vec_d1_y",
          "name": "vec_d1_y",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vec_d1_y_ap_vld",
          "name": "vec_d1_y_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "vec_s1": {
      "index": "4",
      "direction": "in",
      "srcType": " const *",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "vec_s1_x",
          "name": "vec_s1_x",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "vec_s1_y",
          "name": "vec_s1_y",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "vec_s2": {
      "index": "5",
      "direction": "in",
      "srcType": " const *",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "vec_s2_x",
          "name": "vec_s2_x",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "vec_s2_y",
          "name": "vec_s2_y",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -clock_enable=1"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "vector_add"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.3",
    "Uncertainty": "0.891",
    "IsCombinational": "1",
    "II": "1",
    "Latency": "0"
  },
  "Xdc": {
    
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "vector_add",
    "Version": "1.0",
    "DisplayName": "Vector_add",
    "Revision": "2113973563",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_vector_add_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/tutorial_example\/source\/hls.cpp"],
    "TestBench": ["..\/..\/..\/tutorial_example\/source\/hls_tb.cpp"],
    "Vhdl": ["impl\/vhdl\/vector_add.vhd"],
    "Verilog": ["impl\/verilog\/vector_add.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/vector_add.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_ce": {
      "type": "clockenable",
      "busTypeName": "clockenable",
      "mode": "slave",
      "portMap": {"ap_ce": "CE"},
      "ports": ["ap_ce"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_core": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"ap_core": "DATA"},
      "ports": ["ap_core"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ap_core"
        }]
    },
    "ap_part": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"ap_part": "DATA"},
      "ports": ["ap_part"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ap_part"
        }]
    },
    "ap_parent": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"ap_parent": "DATA"},
      "ports": ["ap_parent"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ap_parent"
        }]
    },
    "vec_d1_x": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"vec_d1_x": "DATA"},
      "ports": ["vec_d1_x"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "vec_d1"
        }]
    },
    "vec_d1_y": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"vec_d1_y": "DATA"},
      "ports": ["vec_d1_y"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "vec_d1"
        }]
    },
    "vec_s1_x": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"vec_s1_x": "DATA"},
      "ports": ["vec_s1_x"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "vec_s1"
        }]
    },
    "vec_s1_y": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"vec_s1_y": "DATA"},
      "ports": ["vec_s1_y"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "vec_s1"
        }]
    },
    "vec_s2_x": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"vec_s2_x": "DATA"},
      "ports": ["vec_s2_x"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "vec_s2"
        }]
    },
    "vec_s2_y": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"vec_s2_y": "DATA"},
      "ports": ["vec_s2_y"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "vec_s2"
        }]
    }
  },
  "RtlPorts": {
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_ce": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_core": {
      "dir": "in",
      "width": "8"
    },
    "ap_part": {
      "dir": "in",
      "width": "8"
    },
    "ap_parent": {
      "dir": "in",
      "width": "8"
    },
    "vec_d1_x": {
      "dir": "out",
      "width": "32"
    },
    "vec_d1_x_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "vec_d1_y": {
      "dir": "out",
      "width": "32"
    },
    "vec_d1_y_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "vec_s1_x": {
      "dir": "in",
      "width": "32"
    },
    "vec_s1_y": {
      "dir": "in",
      "width": "32"
    },
    "vec_s2_x": {
      "dir": "in",
      "width": "32"
    },
    "vec_s2_y": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "vector_add",
      "BindInstances": "vec_d1_x vec_d1_y"
    },
    "Info": {"vector_add": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"vector_add": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "0.880"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "8171520",
          "UTIL_FF": "0",
          "LUT": "78",
          "AVAIL_LUT": "4085760",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "3840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "320",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-02-27 14:43:01 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
