{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699384069905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699384069906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  7 16:07:49 2023 " "Processing started: Tue Nov  7 16:07:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699384069906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384069906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_Audio -c DE10_Standard_Audio " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_Audio -c DE10_Standard_Audio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384069906 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384070362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699384070458 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699384070458 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "audio_nios.qsys " "Elaborating Platform Designer system entity \"audio_nios.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384080183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:04 Progress: Loading DE10_Standard_Audio/audio_nios.qsys " "2023.11.07.17:08:04 Progress: Loading DE10_Standard_Audio/audio_nios.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384084525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:04 Progress: Reading input file " "2023.11.07.17:08:04 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384084947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:05 Progress: Adding altpll_audio \[altera_pll 16.1\] " "2023.11.07.17:08:05 Progress: Adding altpll_audio \[altera_pll 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384085145 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altpll_audio: Used altera_pll 18.1 (instead of 16.1) " "Altpll_audio: Used altera_pll 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:07 Progress: Parameterizing module altpll_audio " "2023.11.07.17:08:07 Progress: Parameterizing module altpll_audio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:07 Progress: Adding audio \[AUDIO_IF 1.0\] " "2023.11.07.17:08:07 Progress: Adding audio \[AUDIO_IF 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:07 Progress: Parameterizing module audio " "2023.11.07.17:08:07 Progress: Parameterizing module audio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:07 Progress: Adding clk_50 \[clock_source 16.1\] " "2023.11.07.17:08:07 Progress: Adding clk_50 \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087560 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_50: Used clock_source 18.1 (instead of 16.1) " "Clk_50: Used clock_source 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:07 Progress: Parameterizing module clk_50 " "2023.11.07.17:08:07 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:07 Progress: Adding cpu_peripheral_bridge \[altera_avalon_mm_clock_crossing_bridge 16.1\] " "2023.11.07.17:08:07 Progress: Adding cpu_peripheral_bridge \[altera_avalon_mm_clock_crossing_bridge 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087637 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Cpu_peripheral_bridge: Used altera_avalon_mm_clock_crossing_bridge 18.1 (instead of 16.1) " "Cpu_peripheral_bridge: Used altera_avalon_mm_clock_crossing_bridge 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:07 Progress: Parameterizing module cpu_peripheral_bridge " "2023.11.07.17:08:07 Progress: Parameterizing module cpu_peripheral_bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:07 Progress: Adding i2c_scl \[altera_avalon_pio 16.1\] " "2023.11.07.17:08:07 Progress: Adding i2c_scl \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087687 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "I2c_scl: Used altera_avalon_pio 18.1 (instead of 16.1) " "I2c_scl: Used altera_avalon_pio 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:07 Progress: Parameterizing module i2c_scl " "2023.11.07.17:08:07 Progress: Parameterizing module i2c_scl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:07 Progress: Adding i2c_sda \[altera_avalon_pio 16.1\] " "2023.11.07.17:08:07 Progress: Adding i2c_sda \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087736 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "I2c_sda: Used altera_avalon_pio 18.1 (instead of 16.1) " "I2c_sda: Used altera_avalon_pio 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:07 Progress: Parameterizing module i2c_sda " "2023.11.07.17:08:07 Progress: Parameterizing module i2c_sda" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:07 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\] " "2023.11.07.17:08:07 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087738 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Jtag_uart: Used altera_avalon_jtag_uart 18.1 (instead of 16.1) " "Jtag_uart: Used altera_avalon_jtag_uart 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:07 Progress: Parameterizing module jtag_uart " "2023.11.07.17:08:07 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:07 Progress: Adding key \[altera_avalon_pio 16.1\] " "2023.11.07.17:08:07 Progress: Adding key \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087750 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Key: Used altera_avalon_pio 18.1 (instead of 16.1) " "Key: Used altera_avalon_pio 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:07 Progress: Parameterizing module key " "2023.11.07.17:08:07 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:07 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 16.1\] " "2023.11.07.17:08:07 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087751 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2_gen2_0: Used altera_nios2_gen2 18.1 (instead of 16.1) " "Nios2_gen2_0: Used altera_nios2_gen2 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:07 Progress: Parameterizing module nios2_gen2_0 " "2023.11.07.17:08:07 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384087939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:08 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 16.1\] " "2023.11.07.17:08:08 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088033 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Onchip_memory2: Used altera_avalon_onchip_memory2 18.1 (instead of 16.1) " "Onchip_memory2: Used altera_avalon_onchip_memory2 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:08 Progress: Parameterizing module onchip_memory2 " "2023.11.07.17:08:08 Progress: Parameterizing module onchip_memory2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:08 Progress: Adding pio_led \[altera_avalon_pio 16.1\] " "2023.11.07.17:08:08 Progress: Adding pio_led \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088078 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pio_led: Used altera_avalon_pio 18.1 (instead of 16.1) " "Pio_led: Used altera_avalon_pio 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:08 Progress: Parameterizing module pio_led " "2023.11.07.17:08:08 Progress: Parameterizing module pio_led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:08 Progress: Adding pll \[altera_pll 16.1\] " "2023.11.07.17:08:08 Progress: Adding pll \[altera_pll 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088084 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll: Used altera_pll 18.1 (instead of 16.1) " "Pll: Used altera_pll 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:08 Progress: Parameterizing module pll " "2023.11.07.17:08:08 Progress: Parameterizing module pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:08 Progress: Adding sdram \[altera_avalon_new_sdram_controller 16.1\] " "2023.11.07.17:08:08 Progress: Adding sdram \[altera_avalon_new_sdram_controller 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088102 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sdram: Used altera_avalon_new_sdram_controller 18.1 (instead of 16.1) " "Sdram: Used altera_avalon_new_sdram_controller 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:08 Progress: Parameterizing module sdram " "2023.11.07.17:08:08 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:08 Progress: Adding seg7 \[SEG7_IF 1.0\] " "2023.11.07.17:08:08 Progress: Adding seg7 \[SEG7_IF 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:08 Progress: Parameterizing module seg7 " "2023.11.07.17:08:08 Progress: Parameterizing module seg7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:08 Progress: Adding sw \[altera_avalon_pio 16.1\] " "2023.11.07.17:08:08 Progress: Adding sw \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088236 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sw: Used altera_avalon_pio 18.1 (instead of 16.1) " "Sw: Used altera_avalon_pio 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:08 Progress: Parameterizing module sw " "2023.11.07.17:08:08 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:08 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\] " "2023.11.07.17:08:08 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088236 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sysid_qsys: Used altera_avalon_sysid_qsys 18.1 (instead of 16.1) " "Sysid_qsys: Used altera_avalon_sysid_qsys 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:08 Progress: Parameterizing module sysid_qsys " "2023.11.07.17:08:08 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:08 Progress: Adding timer \[altera_avalon_timer 16.1\] " "2023.11.07.17:08:08 Progress: Adding timer \[altera_avalon_timer 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088246 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Timer: Used altera_avalon_timer 18.1 (instead of 16.1) " "Timer: Used altera_avalon_timer 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:08 Progress: Parameterizing module timer " "2023.11.07.17:08:08 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:08 Progress: Building connections " "2023.11.07.17:08:08 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:08 Progress: Parameterizing connections " "2023.11.07.17:08:08 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:08 Progress: Validating " "2023.11.07.17:08:08 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384088418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.17:08:12 Progress: Done reading input file " "2023.11.07.17:08:12 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384092403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_nios.altpll_audio: The legal reference clock frequency is 50.0 MHz..800.0 MHz " "Audio_nios.altpll_audio: The legal reference clock frequency is 50.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384094108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_nios.altpll_audio: Able to implement PLL with user settings " "Audio_nios.altpll_audio: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384094108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_nios.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Audio_nios.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384094108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_nios.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Audio_nios.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384094108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_nios.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "Audio_nios.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384094109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_nios.pll: Able to implement PLL with user settings " "Audio_nios.pll: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384094109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_nios.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Audio_nios.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384094110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_nios.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Audio_nios.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384094110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_nios.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Audio_nios.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384094111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_nios: Generating audio_nios \"audio_nios\" for QUARTUS_SYNTH " "Audio_nios: Generating audio_nios \"audio_nios\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384095040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0 " "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384100671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1 " "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384100681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_audio: \"audio_nios\" instantiated altera_pll \"altpll_audio\" " "Altpll_audio: \"audio_nios\" instantiated altera_pll \"altpll_audio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384110028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio: \"audio_nios\" instantiated AUDIO_IF \"audio\" " "Audio: \"audio_nios\" instantiated AUDIO_IF \"audio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384110035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_peripheral_bridge: \"audio_nios\" instantiated altera_avalon_mm_clock_crossing_bridge \"cpu_peripheral_bridge\" " "Cpu_peripheral_bridge: \"audio_nios\" instantiated altera_avalon_mm_clock_crossing_bridge \"cpu_peripheral_bridge\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384110051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_scl: Starting RTL generation for module 'audio_nios_i2c_scl' " "I2c_scl: Starting RTL generation for module 'audio_nios_i2c_scl'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384110060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_scl:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_i2c_scl --dir=/tmp/alt9668_3926540873181635107.dir/0005_i2c_scl_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9668_3926540873181635107.dir/0005_i2c_scl_gen//audio_nios_i2c_scl_component_configuration.pl  --do_build_sim=0  \] " "I2c_scl:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_i2c_scl --dir=/tmp/alt9668_3926540873181635107.dir/0005_i2c_scl_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9668_3926540873181635107.dir/0005_i2c_scl_gen//audio_nios_i2c_scl_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384110061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_scl: Done RTL generation for module 'audio_nios_i2c_scl' " "I2c_scl: Done RTL generation for module 'audio_nios_i2c_scl'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384110264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_scl: \"audio_nios\" instantiated altera_avalon_pio \"i2c_scl\" " "I2c_scl: \"audio_nios\" instantiated altera_avalon_pio \"i2c_scl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384110267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_sda: Starting RTL generation for module 'audio_nios_i2c_sda' " "I2c_sda: Starting RTL generation for module 'audio_nios_i2c_sda'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384110272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_sda:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_i2c_sda --dir=/tmp/alt9668_3926540873181635107.dir/0006_i2c_sda_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9668_3926540873181635107.dir/0006_i2c_sda_gen//audio_nios_i2c_sda_component_configuration.pl  --do_build_sim=0  \] " "I2c_sda:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_i2c_sda --dir=/tmp/alt9668_3926540873181635107.dir/0006_i2c_sda_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9668_3926540873181635107.dir/0006_i2c_sda_gen//audio_nios_i2c_sda_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384110272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_sda: Done RTL generation for module 'audio_nios_i2c_sda' " "I2c_sda: Done RTL generation for module 'audio_nios_i2c_sda'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384110356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_sda: \"audio_nios\" instantiated altera_avalon_pio \"i2c_sda\" " "I2c_sda: \"audio_nios\" instantiated altera_avalon_pio \"i2c_sda\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384110357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'audio_nios_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'audio_nios_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384110363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=audio_nios_jtag_uart --dir=/tmp/alt9668_3926540873181635107.dir/0007_jtag_uart_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9668_3926540873181635107.dir/0007_jtag_uart_gen//audio_nios_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=audio_nios_jtag_uart --dir=/tmp/alt9668_3926540873181635107.dir/0007_jtag_uart_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9668_3926540873181635107.dir/0007_jtag_uart_gen//audio_nios_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384110368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'audio_nios_jtag_uart' " "Jtag_uart: Done RTL generation for module 'audio_nios_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384110534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"audio_nios\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"audio_nios\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384110536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'audio_nios_key' " "Key: Starting RTL generation for module 'audio_nios_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384110542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_key --dir=/tmp/alt9668_3926540873181635107.dir/0008_key_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9668_3926540873181635107.dir/0008_key_gen//audio_nios_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_key --dir=/tmp/alt9668_3926540873181635107.dir/0008_key_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9668_3926540873181635107.dir/0008_key_gen//audio_nios_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384110542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'audio_nios_key' " "Key: Done RTL generation for module 'audio_nios_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384110642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"audio_nios\" instantiated altera_avalon_pio \"key\" " "Key: \"audio_nios\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384110643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"audio_nios\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"audio_nios\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384110729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Starting RTL generation for module 'audio_nios_onchip_memory2' " "Onchip_memory2: Starting RTL generation for module 'audio_nios_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384110736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=audio_nios_onchip_memory2 --dir=/tmp/alt9668_3926540873181635107.dir/0009_onchip_memory2_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9668_3926540873181635107.dir/0009_onchip_memory2_gen//audio_nios_onchip_memory2_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=audio_nios_onchip_memory2 --dir=/tmp/alt9668_3926540873181635107.dir/0009_onchip_memory2_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9668_3926540873181635107.dir/0009_onchip_memory2_gen//audio_nios_onchip_memory2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384110736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Done RTL generation for module 'audio_nios_onchip_memory2' " "Onchip_memory2: Done RTL generation for module 'audio_nios_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384111658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: \"audio_nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\" " "Onchip_memory2: \"audio_nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384111668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Starting RTL generation for module 'audio_nios_pio_led' " "Pio_led: Starting RTL generation for module 'audio_nios_pio_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384111672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_pio_led --dir=/tmp/alt9668_3926540873181635107.dir/0010_pio_led_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9668_3926540873181635107.dir/0010_pio_led_gen//audio_nios_pio_led_component_configuration.pl  --do_build_sim=0  \] " "Pio_led:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_pio_led --dir=/tmp/alt9668_3926540873181635107.dir/0010_pio_led_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9668_3926540873181635107.dir/0010_pio_led_gen//audio_nios_pio_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384111672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Done RTL generation for module 'audio_nios_pio_led' " "Pio_led: Done RTL generation for module 'audio_nios_pio_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384111748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: \"audio_nios\" instantiated altera_avalon_pio \"pio_led\" " "Pio_led: \"audio_nios\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384111749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: \"audio_nios\" instantiated altera_pll \"pll\" " "Pll: \"audio_nios\" instantiated altera_pll \"pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384111774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'audio_nios_sdram' " "Sdram: Starting RTL generation for module 'audio_nios_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384111782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=audio_nios_sdram --dir=/tmp/alt9668_3926540873181635107.dir/0012_sdram_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9668_3926540873181635107.dir/0012_sdram_gen//audio_nios_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=audio_nios_sdram --dir=/tmp/alt9668_3926540873181635107.dir/0012_sdram_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9668_3926540873181635107.dir/0012_sdram_gen//audio_nios_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384111783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'audio_nios_sdram' " "Sdram: Done RTL generation for module 'audio_nios_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384112060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"audio_nios\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"audio_nios\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384112061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seg7: \"audio_nios\" instantiated SEG7_IF \"seg7\" " "Seg7: \"audio_nios\" instantiated SEG7_IF \"seg7\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384112065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Starting RTL generation for module 'audio_nios_sw' " "Sw: Starting RTL generation for module 'audio_nios_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384112074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_sw --dir=/tmp/alt9668_3926540873181635107.dir/0014_sw_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9668_3926540873181635107.dir/0014_sw_gen//audio_nios_sw_component_configuration.pl  --do_build_sim=0  \] " "Sw:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_sw --dir=/tmp/alt9668_3926540873181635107.dir/0014_sw_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9668_3926540873181635107.dir/0014_sw_gen//audio_nios_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384112074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Done RTL generation for module 'audio_nios_sw' " "Sw: Done RTL generation for module 'audio_nios_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384112236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: \"audio_nios\" instantiated altera_avalon_pio \"sw\" " "Sw: \"audio_nios\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384112237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"audio_nios\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"audio_nios\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384112245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'audio_nios_timer' " "Timer: Starting RTL generation for module 'audio_nios_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384112251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=audio_nios_timer --dir=/tmp/alt9668_3926540873181635107.dir/0016_timer_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9668_3926540873181635107.dir/0016_timer_gen//audio_nios_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/soc/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=audio_nios_timer --dir=/tmp/alt9668_3926540873181635107.dir/0016_timer_gen/ --quartus_dir=/home/soc/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9668_3926540873181635107.dir/0016_timer_gen//audio_nios_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384112254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'audio_nios_timer' " "Timer: Done RTL generation for module 'audio_nios_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384112401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"audio_nios\" instantiated altera_avalon_timer \"timer\" " "Timer: \"audio_nios\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384112402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384113693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384113952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384113990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384114031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384114110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384114177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384114381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384114523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"audio_nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"audio_nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384115477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384116161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384116218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384116296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384116378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384116506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384116582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"audio_nios\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"audio_nios\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384117406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"audio_nios\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"audio_nios\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384117411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_synchronizer: \"audio_nios\" instantiated altera_irq_clock_crosser \"irq_synchronizer\" " "Irq_synchronizer: \"audio_nios\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384117414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"audio_nios\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"audio_nios\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384117423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'audio_nios_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'audio_nios_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384117437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/soc/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=audio_nios_nios2_gen2_0_cpu --dir=/tmp/alt9668_3926540873181635107.dir/0020_cpu_gen/ --quartus_bindir=/home/soc/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9668_3926540873181635107.dir/0020_cpu_gen//audio_nios_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/soc/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/soc/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/soc/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/soc/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=audio_nios_nios2_gen2_0_cpu --dir=/tmp/alt9668_3926540873181635107.dir/0020_cpu_gen/ --quartus_bindir=/home/soc/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9668_3926540873181635107.dir/0020_cpu_gen//audio_nios_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384117446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:37 (*) Starting Nios II generation " "Cpu: # 2023.11.07 16:08:37 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:37 (*)   Checking for plaintext license. " "Cpu: # 2023.11.07 16:08:37 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:38 (*)   Couldn't query license setup in Quartus directory /home/soc/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2023.11.07 16:08:38 (*)   Couldn't query license setup in Quartus directory /home/soc/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.11.07 16:08:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:38 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.11.07 16:08:38 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:38 (*)   Plaintext license not found. " "Cpu: # 2023.11.07 16:08:38 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:38 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2023.11.07 16:08:38 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:39 (*)   Couldn't query license setup in Quartus directory /home/soc/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2023.11.07 16:08:39 (*)   Couldn't query license setup in Quartus directory /home/soc/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.11.07 16:08:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:39 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.11.07 16:08:39 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:39 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2023.11.07 16:08:39 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:39 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.11.07 16:08:39 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:39 (*)   Creating all objects for CPU " "Cpu: # 2023.11.07 16:08:39 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:39 (*)     Testbench " "Cpu: # 2023.11.07 16:08:39 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:39 (*)     Instruction decoding " "Cpu: # 2023.11.07 16:08:39 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:39 (*)       Instruction fields " "Cpu: # 2023.11.07 16:08:39 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:40 (*)       Instruction decodes " "Cpu: # 2023.11.07 16:08:40 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:40 (*)       Signals for RTL simulation waveforms " "Cpu: # 2023.11.07 16:08:40 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:40 (*)       Instruction controls " "Cpu: # 2023.11.07 16:08:40 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:40 (*)     Pipeline frontend " "Cpu: # 2023.11.07 16:08:40 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:40 (*)     Pipeline backend " "Cpu: # 2023.11.07 16:08:40 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:42 (*)   Generating RTL from CPU objects " "Cpu: # 2023.11.07 16:08:42 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:43 (*)   Creating encrypted RTL " "Cpu: # 2023.11.07 16:08:43 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.07 16:08:44 (*) Done Nios II generation " "Cpu: # 2023.11.07 16:08:44 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'audio_nios_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'audio_nios_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_sc_fifo.v " "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv " "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv " "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv " "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_address_alignment.sv " "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_std_synchronizer_nocut.v " "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_007\" " "Avalon_st_adapter_007: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv " "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv " "Reusing file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_007\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_007\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_nios: Done \"audio_nios\" with 56 modules, 96 files " "Audio_nios: Done \"audio_nios\" with 56 modules, 96 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384124894 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "audio_nios.qsys " "Finished elaborating Platform Designer system entity \"audio_nios.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384126688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_Standard_Audio.v 1 1 " "Found 1 design units, including 1 entities, in source file DE10_Standard_Audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_Audio " "Found entity 1: DE10_Standard_Audio" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/audio_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/audio_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios " "Found entity 1: audio_nios" {  } { { "db/ip/audio_nios/audio_nios.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/AUDIO_ADC.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/AUDIO_ADC.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_ADC " "Found entity 1: AUDIO_ADC" {  } { { "db/ip/audio_nios/submodules/AUDIO_ADC.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/AUDIO_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/AUDIO_DAC.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/AUDIO_DAC.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "db/ip/audio_nios/submodules/AUDIO_DAC.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126962 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(166) " "Verilog HDL information at AUDIO_IF.v(166): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/audio_nios/submodules/AUDIO_IF.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/AUDIO_IF.v" 166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699384126962 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(182) " "Verilog HDL information at AUDIO_IF.v(182): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/audio_nios/submodules/AUDIO_IF.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/AUDIO_IF.v" 182 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699384126962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/AUDIO_IF.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/AUDIO_IF.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_IF " "Found entity 1: AUDIO_IF" {  } { { "db/ip/audio_nios/submodules/AUDIO_IF.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/AUDIO_IF.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/SEG7_IF.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/SEG7_IF.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_IF " "Found entity 1: SEG7_IF" {  } { { "db/ip/audio_nios/submodules/SEG7_IF.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/SEG7_IF.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "db/ip/audio_nios/submodules/altera_avalon_dc_fifo.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "db/ip/audio_nios/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/audio_nios/submodules/altera_avalon_sc_fifo.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/audio_nios/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/audio_nios/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/audio_nios/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/audio_nios/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "db/ip/audio_nios/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/audio_nios/submodules/altera_default_burst_converter.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/audio_nios/submodules/altera_incr_burst_converter.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "db/ip/audio_nios/submodules/altera_irq_clock_crosser.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/audio_nios/submodules/altera_merlin_address_alignment.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126972 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/audio_nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/audio_nios/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/audio_nios/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126975 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/audio_nios/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126975 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/audio_nios/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126975 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/audio_nios/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126975 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/audio_nios/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/audio_nios/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699384126978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/audio_nios/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/audio_nios/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/audio_nios/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/audio_nios/submodules/altera_merlin_master_agent.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/audio_nios/submodules/altera_merlin_master_translator.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/audio_nios/submodules/altera_merlin_reorder_memory.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126982 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/audio_nios/submodules/altera_merlin_reorder_memory.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/audio_nios/submodules/altera_merlin_slave_translator.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/audio_nios/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/audio_nios/submodules/altera_merlin_width_adapter.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/audio_nios/submodules/altera_reset_controller.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/audio_nios/submodules/altera_reset_synchronizer.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/audio_nios/submodules/altera_std_synchronizer_nocut.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/audio_nios/submodules/altera_wrap_burst_converter.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699384126991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/audio_nios/submodules/altera_wrap_burst_converter.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_fifo " "Found entity 1: audio_fifo" {  } { { "db/ip/audio_nios/submodules/audio_fifo.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_altpll_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_altpll_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_altpll_audio " "Found entity 1: audio_nios_altpll_audio" {  } { { "db/ip/audio_nios/submodules/audio_nios_altpll_audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_altpll_audio.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_i2c_scl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_i2c_scl.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_i2c_scl " "Found entity 1: audio_nios_i2c_scl" {  } { { "db/ip/audio_nios/submodules/audio_nios_i2c_scl.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_i2c_sda.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_i2c_sda.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_i2c_sda " "Found entity 1: audio_nios_i2c_sda" {  } { { "db/ip/audio_nios/submodules/audio_nios_i2c_sda.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_irq_mapper " "Found entity 1: audio_nios_irq_mapper" {  } { { "db/ip/audio_nios/submodules/audio_nios_irq_mapper.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_jtag_uart_sim_scfifo_w " "Found entity 1: audio_nios_jtag_uart_sim_scfifo_w" {  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126995 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_jtag_uart_scfifo_w " "Found entity 2: audio_nios_jtag_uart_scfifo_w" {  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126995 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_nios_jtag_uart_sim_scfifo_r " "Found entity 3: audio_nios_jtag_uart_sim_scfifo_r" {  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126995 ""} { "Info" "ISGN_ENTITY_NAME" "4 audio_nios_jtag_uart_scfifo_r " "Found entity 4: audio_nios_jtag_uart_scfifo_r" {  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126995 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_nios_jtag_uart " "Found entity 5: audio_nios_jtag_uart" {  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_key " "Found entity 1: audio_nios_key" {  } { { "db/ip/audio_nios/submodules/audio_nios_key.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384126996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384126996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0 " "Found entity 1: audio_nios_mm_interconnect_0" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: audio_nios_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_avalon_st_adapter_007 " "Found entity 1: audio_nios_mm_interconnect_0_avalon_st_adapter_007" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 " "Found entity 1: audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_cmd_demux " "Found entity 1: audio_nios_mm_interconnect_0_cmd_demux" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: audio_nios_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_cmd_mux " "Found entity 1: audio_nios_mm_interconnect_0_cmd_mux" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_cmd_mux_003 " "Found entity 1: audio_nios_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699384127008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699384127008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_default_decode" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127009 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router " "Found entity 2: audio_nios_mm_interconnect_0_router" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699384127009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699384127009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127010 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router_001 " "Found entity 2: audio_nios_mm_interconnect_0_router_001" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699384127010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699384127010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127011 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router_002 " "Found entity 2: audio_nios_mm_interconnect_0_router_002" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699384127011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699384127011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_005_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127012 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router_005 " "Found entity 2: audio_nios_mm_interconnect_0_router_005" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_009.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699384127012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_009.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699384127012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_009_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_009.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127013 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router_009 " "Found entity 2: audio_nios_mm_interconnect_0_router_009" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_009.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_rsp_demux " "Found entity 1: audio_nios_mm_interconnect_0_rsp_demux" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_rsp_demux_001 " "Found entity 1: audio_nios_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_rsp_demux_003 " "Found entity 1: audio_nios_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_rsp_mux " "Found entity 1: audio_nios_mm_interconnect_0_rsp_mux" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: audio_nios_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_1 " "Found entity 1: audio_nios_mm_interconnect_1" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_1_cmd_demux " "Found entity 1: audio_nios_mm_interconnect_1_cmd_demux" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_cmd_demux.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_1_cmd_mux " "Found entity 1: audio_nios_mm_interconnect_1_cmd_mux" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_cmd_mux.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127022 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699384127022 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699384127022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_1_router_default_decode " "Found entity 1: audio_nios_mm_interconnect_1_router_default_decode" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127023 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_1_router " "Found entity 2: audio_nios_mm_interconnect_1_router" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699384127023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699384127023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_1_router_001_default_decode " "Found entity 1: audio_nios_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127024 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_1_router_001 " "Found entity 2: audio_nios_mm_interconnect_1_router_001" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router_001.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_1_rsp_demux " "Found entity 1: audio_nios_mm_interconnect_1_rsp_demux" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_rsp_demux.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_1_rsp_mux " "Found entity 1: audio_nios_mm_interconnect_1_rsp_mux" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_rsp_mux.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0 " "Found entity 1: audio_nios_nios2_gen2_0" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: audio_nios_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: audio_nios_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_nios_nios2_gen2_0_cpu_bht_module " "Found entity 3: audio_nios_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "4 audio_nios_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: audio_nios_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_nios_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: audio_nios_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "6 audio_nios_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: audio_nios_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "7 audio_nios_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: audio_nios_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "8 audio_nios_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: audio_nios_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "9 audio_nios_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: audio_nios_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "10 audio_nios_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: audio_nios_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "11 audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "12 audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "13 audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "14 audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "15 audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "16 audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "17 audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "18 audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "19 audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "20 audio_nios_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: audio_nios_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "21 audio_nios_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: audio_nios_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "22 audio_nios_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: audio_nios_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "23 audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "24 audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "25 audio_nios_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: audio_nios_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "26 audio_nios_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: audio_nios_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""} { "Info" "ISGN_ENTITY_NAME" "27 audio_nios_nios2_gen2_0_cpu " "Found entity 27: audio_nios_nios2_gen2_0_cpu" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: audio_nios_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_mult_cell " "Found entity 1: audio_nios_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_test_bench " "Found entity 1: audio_nios_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_onchip_memory2 " "Found entity 1: audio_nios_onchip_memory2" {  } { { "db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_pio_led " "Found entity 1: audio_nios_pio_led" {  } { { "db/ip/audio_nios/submodules/audio_nios_pio_led.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_pll " "Found entity 1: audio_nios_pll" {  } { { "db/ip/audio_nios/submodules/audio_nios_pll.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_sdram_input_efifo_module " "Found entity 1: audio_nios_sdram_input_efifo_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_sdram.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127689 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_sdram " "Found entity 2: audio_nios_sdram" {  } { { "db/ip/audio_nios/submodules/audio_nios_sdram.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127689 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "audio_nios_sdram_test_component.v(236) " "Verilog HDL warning at audio_nios_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_sdram_test_component.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1699384127690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "audio_nios_sdram_test_component.v(237) " "Verilog HDL warning at audio_nios_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_sdram_test_component.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1699384127690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_sdram_test_component_ram_module " "Found entity 1: audio_nios_sdram_test_component_ram_module" {  } { { "db/ip/audio_nios/submodules/audio_nios_sdram_test_component.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127690 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_sdram_test_component " "Found entity 2: audio_nios_sdram_test_component" {  } { { "db/ip/audio_nios/submodules/audio_nios_sdram_test_component.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_sw " "Found entity 1: audio_nios_sw" {  } { { "db/ip/audio_nios/submodules/audio_nios_sw.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_sysid_qsys " "Found entity 1: audio_nios_sysid_qsys" {  } { { "db/ip/audio_nios/submodules/audio_nios_sysid_qsys.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_nios/submodules/audio_nios_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_timer " "Found entity 1: audio_nios_timer" {  } { { "db/ip/audio_nios/submodules/audio_nios_timer.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384127692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384127692 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "audio_nios_sdram.v(318) " "Verilog HDL or VHDL warning at audio_nios_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/audio_nios/submodules/audio_nios_sdram.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1699384127716 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "audio_nios_sdram.v(328) " "Verilog HDL or VHDL warning at audio_nios_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/audio_nios/submodules/audio_nios_sdram.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1699384127716 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "audio_nios_sdram.v(338) " "Verilog HDL or VHDL warning at audio_nios_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/audio_nios/submodules/audio_nios_sdram.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1699384127717 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "audio_nios_sdram.v(682) " "Verilog HDL or VHDL warning at audio_nios_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/audio_nios/submodules/audio_nios_sdram.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1699384127717 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_Audio " "Elaborating entity \"DE10_Standard_Audio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699384127843 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_Standard_Audio.v(53) " "Output port \"VGA_B\" at DE10_Standard_Audio.v(53) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699384127846 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_Standard_Audio.v(55) " "Output port \"VGA_G\" at DE10_Standard_Audio.v(55) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699384127846 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_Standard_Audio.v(57) " "Output port \"VGA_R\" at DE10_Standard_Audio.v(57) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699384127846 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE10_Standard_Audio.v(48) " "Output port \"TD_RESET_N\" at DE10_Standard_Audio.v(48) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699384127846 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE10_Standard_Audio.v(52) " "Output port \"VGA_BLANK_N\" at DE10_Standard_Audio.v(52) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699384127846 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE10_Standard_Audio.v(54) " "Output port \"VGA_CLK\" at DE10_Standard_Audio.v(54) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699384127846 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_Standard_Audio.v(56) " "Output port \"VGA_HS\" at DE10_Standard_Audio.v(56) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699384127846 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE10_Standard_Audio.v(58) " "Output port \"VGA_SYNC_N\" at DE10_Standard_Audio.v(58) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699384127846 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_Standard_Audio.v(59) " "Output port \"VGA_VS\" at DE10_Standard_Audio.v(59) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699384127846 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE10_Standard_Audio.v(76) " "Output port \"ADC_CONVST\" at DE10_Standard_Audio.v(76) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699384127846 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE10_Standard_Audio.v(77) " "Output port \"ADC_DIN\" at DE10_Standard_Audio.v(77) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699384127846 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE10_Standard_Audio.v(79) " "Output port \"ADC_SCLK\" at DE10_Standard_Audio.v(79) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699384127846 "|DE10_Standard_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE10_Standard_Audio.v(88) " "Output port \"IRDA_TXD\" at DE10_Standard_Audio.v(88) has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699384127846 "|DE10_Standard_Audio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios audio_nios:u0 " "Elaborating entity \"audio_nios\" for hierarchy \"audio_nios:u0\"" {  } { { "DE10_Standard_Audio.v" "u0" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384127870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_altpll_audio audio_nios:u0\|audio_nios_altpll_audio:altpll_audio " "Elaborating entity \"audio_nios_altpll_audio\" for hierarchy \"audio_nios:u0\|audio_nios_altpll_audio:altpll_audio\"" {  } { { "db/ip/audio_nios/audio_nios.v" "altpll_audio" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384127907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll audio_nios:u0\|audio_nios_altpll_audio:altpll_audio\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"audio_nios:u0\|audio_nios_altpll_audio:altpll_audio\|altera_pll:altera_pll_i\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_altpll_audio.v" "altera_pll_i" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_altpll_audio.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384127941 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1699384127951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|audio_nios_altpll_audio:altpll_audio\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"audio_nios:u0\|audio_nios_altpll_audio:altpll_audio\|altera_pll:altera_pll_i\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_altpll_audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_altpll_audio.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384127985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|audio_nios_altpll_audio:altpll_audio\|altera_pll:altera_pll_i " "Instantiated megafunction \"audio_nios:u0\|audio_nios_altpll_audio:altpll_audio\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 18.432000 MHz " "Parameter \"output_clock_frequency0\" = \"18.432000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384127986 ""}  } { { "db/ip/audio_nios/submodules/audio_nios_altpll_audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_altpll_audio.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699384127986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_IF audio_nios:u0\|AUDIO_IF:audio " "Elaborating entity \"AUDIO_IF\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\"" {  } { { "db/ip/audio_nios/audio_nios.v" "audio" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384127992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance " "Elaborating entity \"AUDIO_DAC\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\"" {  } { { "db/ip/audio_nios/submodules/AUDIO_IF.v" "DAC_Instance" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/AUDIO_IF.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384128007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_DAC.v(99) " "Verilog HDL assignment warning at AUDIO_DAC.v(99): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/audio_nios/submodules/AUDIO_DAC.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/AUDIO_DAC.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699384128008 "|DE10_Standard_Audio|audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_fifo audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo " "Elaborating entity \"audio_fifo\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\"" {  } { { "db/ip/audio_nios/submodules/AUDIO_DAC.v" "dac_fifo" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/AUDIO_DAC.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384128022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\"" {  } { { "db/ip/audio_nios/submodules/audio_fifo.v" "dcfifo_component" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384128382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\"" {  } { { "db/ip/audio_nios/submodules/audio_fifo.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384128387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384128387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384128387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384128387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384128387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384128387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384128387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384128387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384128387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384128387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384128387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384128387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384128387 ""}  } { { "db/ip/audio_nios/submodules/audio_fifo.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699384128387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ebo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ebo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ebo1 " "Found entity 1: dcfifo_ebo1" {  } { { "db/dcfifo_ebo1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/dcfifo_ebo1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384128451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384128451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ebo1 audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated " "Elaborating entity \"dcfifo_ebo1\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384128452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fu6 " "Found entity 1: a_graycounter_fu6" {  } { { "db/a_graycounter_fu6.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/a_graycounter_fu6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384128500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384128500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fu6 audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|a_graycounter_fu6:rdptr_g1p " "Elaborating entity \"a_graycounter_fu6\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|a_graycounter_fu6:rdptr_g1p\"" {  } { { "db/dcfifo_ebo1.tdf" "rdptr_g1p" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/dcfifo_ebo1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384128501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bcc " "Found entity 1: a_graycounter_bcc" {  } { { "db/a_graycounter_bcc.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/a_graycounter_bcc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384128545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384128545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bcc audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|a_graycounter_bcc:wrptr_g1p " "Elaborating entity \"a_graycounter_bcc\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|a_graycounter_bcc:wrptr_g1p\"" {  } { { "db/dcfifo_ebo1.tdf" "wrptr_g1p" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/dcfifo_ebo1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384128548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_26d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_26d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_26d1 " "Found entity 1: altsyncram_26d1" {  } { { "db/altsyncram_26d1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/altsyncram_26d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384128601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384128601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_26d1 audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram " "Elaborating entity \"altsyncram_26d1\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\"" {  } { { "db/dcfifo_ebo1.tdf" "fifo_ram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/dcfifo_ebo1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384128603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384128631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384128631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_ebo1.tdf" "rs_dgwp" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/dcfifo_ebo1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384128632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384128639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384128639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe12" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384128641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384128649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384128649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_ebo1.tdf" "wraclr" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/dcfifo_ebo1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384128651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/alt_synch_pipe_1ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384128657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384128657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_ebo1.tdf" "ws_dgrp" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/dcfifo_ebo1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384128658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384128664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384128664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe17" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/alt_synch_pipe_1ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384128665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/cmpr_tu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384128711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384128711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_ebo1.tdf" "rdempty_eq_comp1_lsb" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/dcfifo_ebo1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384128713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/cmpr_su5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384128761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384128761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|cmpr_su5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_su5\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|cmpr_su5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_ebo1.tdf" "rdempty_eq_comp1_msb" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/dcfifo_ebo1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384128762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384128806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384128806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_ebo1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/dcfifo_ebo1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384128807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_ADC audio_nios:u0\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance " "Elaborating entity \"AUDIO_ADC\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\"" {  } { { "db/ip/audio_nios/submodules/AUDIO_IF.v" "ADC_Instance" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/AUDIO_IF.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384128815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_ADC.v(73) " "Verilog HDL assignment warning at AUDIO_ADC.v(73): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/audio_nios/submodules/AUDIO_ADC.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/AUDIO_ADC.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699384128816 "|DE10_Standard_Audio|audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_ADC.v(89) " "Verilog HDL assignment warning at AUDIO_ADC.v(89): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/audio_nios/submodules/AUDIO_ADC.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/AUDIO_ADC.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699384128816 "|DE10_Standard_Audio|audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\"" {  } { { "db/ip/audio_nios/audio_nios.v" "cpu_peripheral_bridge" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384129034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "db/ip/audio_nios/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384129047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "db/ip/audio_nios/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384129077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "db/ip/audio_nios/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384129080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "db/ip/audio_nios/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384129090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "db/ip/audio_nios/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384129120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_i2c_scl audio_nios:u0\|audio_nios_i2c_scl:i2c_scl " "Elaborating entity \"audio_nios_i2c_scl\" for hierarchy \"audio_nios:u0\|audio_nios_i2c_scl:i2c_scl\"" {  } { { "db/ip/audio_nios/audio_nios.v" "i2c_scl" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384129133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_i2c_sda audio_nios:u0\|audio_nios_i2c_sda:i2c_sda " "Elaborating entity \"audio_nios_i2c_sda\" for hierarchy \"audio_nios:u0\|audio_nios_i2c_sda:i2c_sda\"" {  } { { "db/ip/audio_nios/audio_nios.v" "i2c_sda" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384129136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_jtag_uart audio_nios:u0\|audio_nios_jtag_uart:jtag_uart " "Elaborating entity \"audio_nios_jtag_uart\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\"" {  } { { "db/ip/audio_nios/audio_nios.v" "jtag_uart" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384129140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_jtag_uart_scfifo_w audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w " "Elaborating entity \"audio_nios_jtag_uart_scfifo_w\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "the_audio_nios_jtag_uart_scfifo_w" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384129149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "wfifo" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384129269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384129273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384129273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384129273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384129273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384129273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384129273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384129273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384129273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384129273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384129273 ""}  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699384129273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384129311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384129311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384129313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384129318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384129318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384129320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384129324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384129324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384129326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384129371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384129371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384129373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384129418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384129418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384129419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384129465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384129465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384129469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_jtag_uart_scfifo_r audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r " "Elaborating entity \"audio_nios_jtag_uart_scfifo_r\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "the_audio_nios_jtag_uart_scfifo_r" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384129479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "audio_nios_jtag_uart_alt_jtag_atlantic" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384129729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384129748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384129748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384129748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384129748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384129748 ""}  } { { "db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699384129748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384130287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384130427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_key audio_nios:u0\|audio_nios_key:key " "Elaborating entity \"audio_nios_key\" for hierarchy \"audio_nios:u0\|audio_nios_key:key\"" {  } { { "db/ip/audio_nios/audio_nios.v" "key" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384130468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"audio_nios_nios2_gen2_0\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/audio_nios/audio_nios.v" "nios2_gen2_0" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384130474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0.v" "cpu" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384130525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_test_bench audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_test_bench:the_audio_nios_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_test_bench\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_test_bench:the_audio_nios_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_test_bench" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 5993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384130924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_ic_data_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_ic_data" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 6995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384130981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384131069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384131069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_ic_tag_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_ic_tag" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 7061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgj1 " "Found entity 1: altsyncram_pgj1" {  } { { "db/altsyncram_pgj1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/altsyncram_pgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384131188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384131188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgj1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated " "Elaborating entity \"altsyncram_pgj1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_bht_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_bht_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_bht" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 7259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384131303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384131303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_register_bank_a_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_register_bank_a" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 8216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384131425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384131425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_register_bank_b_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_b_module:audio_nios_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_b_module:audio_nios_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_register_bank_b" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 8234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_mult_cell audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_mult_cell" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 8819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384131578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384131578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384131985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_dc_tag_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_dc_tag" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 9241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384132432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384132449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jpi1 " "Found entity 1: altsyncram_jpi1" {  } { { "db/altsyncram_jpi1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/altsyncram_jpi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384132510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384132510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jpi1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated " "Elaborating entity \"altsyncram_jpi1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384132511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_dc_data_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_dc_data" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 9307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384132571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384132583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384132636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384132636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384132637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_dc_victim_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_dc_victim" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 9419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384132702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384132712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384132763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384132763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384132764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 10250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384132823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_debug audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384132882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384132897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_break audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_break:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_break:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_break" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384132946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode:audio_nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode:audio_nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_pib audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_pib:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_pib:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_im audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_im:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_im:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_im" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_ocimem audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384133767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384133767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_debug_slave_tck audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen2_0_cpu_debug_slave_tck:the_audio_nios_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen2_0_cpu_debug_slave_tck:the_audio_nios_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_audio_nios_nios2_gen2_0_cpu_debug_slave_tck" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "audio_nios_nios2_gen2_0_cpu_debug_slave_phy" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_onchip_memory2 audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2 " "Elaborating entity \"audio_nios_onchip_memory2\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\"" {  } { { "db/ip/audio_nios/audio_nios.v" "onchip_memory2" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v" "the_altsyncram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384133920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384133920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file audio_nios_onchip_memory2.hex " "Parameter \"init_file\" = \"audio_nios_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384133920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384133920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 80000 " "Parameter \"maximum_depth\" = \"80000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384133920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 80000 " "Parameter \"numwords_a\" = \"80000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384133920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384133920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384133920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384133920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384133920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384133920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384133920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384133920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384133920 ""}  } { { "db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699384133920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qjn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qjn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qjn1 " "Found entity 1: altsyncram_qjn1" {  } { { "db/altsyncram_qjn1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/altsyncram_qjn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384134009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384134009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qjn1 audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_qjn1:auto_generated " "Elaborating entity \"altsyncram_qjn1\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_qjn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384134011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/decode_nma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384135740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384135740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_qjn1:auto_generated\|decode_nma:decode3 " "Elaborating entity \"decode_nma\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_qjn1:auto_generated\|decode_nma:decode3\"" {  } { { "db/altsyncram_qjn1.tdf" "decode3" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/altsyncram_qjn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384135746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kib " "Found entity 1: mux_kib" {  } { { "db/mux_kib.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/mux_kib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384135799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384135799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kib audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_qjn1:auto_generated\|mux_kib:mux2 " "Elaborating entity \"mux_kib\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_qjn1:auto_generated\|mux_kib:mux2\"" {  } { { "db/altsyncram_qjn1.tdf" "mux2" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/altsyncram_qjn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384135801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_pio_led audio_nios:u0\|audio_nios_pio_led:pio_led " "Elaborating entity \"audio_nios_pio_led\" for hierarchy \"audio_nios:u0\|audio_nios_pio_led:pio_led\"" {  } { { "db/ip/audio_nios/audio_nios.v" "pio_led" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384135902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_pll audio_nios:u0\|audio_nios_pll:pll " "Elaborating entity \"audio_nios_pll\" for hierarchy \"audio_nios:u0\|audio_nios_pll:pll\"" {  } { { "db/ip/audio_nios/audio_nios.v" "pll" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384135906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_pll.v" "altera_pll_i" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384135909 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1699384135927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_pll.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384135934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 7500 ps " "Parameter \"phase_shift1\" = \"7500 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 10.000000 MHz " "Parameter \"output_clock_frequency2\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384135935 ""}  } { { "db/ip/audio_nios/submodules/audio_nios_pll.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699384135935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_sdram audio_nios:u0\|audio_nios_sdram:sdram " "Elaborating entity \"audio_nios_sdram\" for hierarchy \"audio_nios:u0\|audio_nios_sdram:sdram\"" {  } { { "db/ip/audio_nios/audio_nios.v" "sdram" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384135937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_sdram_input_efifo_module audio_nios:u0\|audio_nios_sdram:sdram\|audio_nios_sdram_input_efifo_module:the_audio_nios_sdram_input_efifo_module " "Elaborating entity \"audio_nios_sdram_input_efifo_module\" for hierarchy \"audio_nios:u0\|audio_nios_sdram:sdram\|audio_nios_sdram_input_efifo_module:the_audio_nios_sdram_input_efifo_module\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_sdram.v" "the_audio_nios_sdram_input_efifo_module" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384135980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_IF audio_nios:u0\|SEG7_IF:seg7 " "Elaborating entity \"SEG7_IF\" for hierarchy \"audio_nios:u0\|SEG7_IF:seg7\"" {  } { { "db/ip/audio_nios/audio_nios.v" "seg7" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384135988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_sw audio_nios:u0\|audio_nios_sw:sw " "Elaborating entity \"audio_nios_sw\" for hierarchy \"audio_nios:u0\|audio_nios_sw:sw\"" {  } { { "db/ip/audio_nios/audio_nios.v" "sw" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384136002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_sysid_qsys audio_nios:u0\|audio_nios_sysid_qsys:sysid_qsys " "Elaborating entity \"audio_nios_sysid_qsys\" for hierarchy \"audio_nios:u0\|audio_nios_sysid_qsys:sysid_qsys\"" {  } { { "db/ip/audio_nios/audio_nios.v" "sysid_qsys" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384136015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_timer audio_nios:u0\|audio_nios_timer:timer " "Elaborating entity \"audio_nios_timer\" for hierarchy \"audio_nios:u0\|audio_nios_timer:timer\"" {  } { { "db/ip/audio_nios/audio_nios.v" "timer" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384136019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"audio_nios_mm_interconnect_0\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/audio_nios/audio_nios.v" "mm_interconnect_0" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384136040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384136262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384136271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384136281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_avalon_slave_translator\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "audio_avalon_slave_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384136291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384136302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 1055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384136311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_peripheral_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_peripheral_bridge_s0_translator\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "cpu_peripheral_bridge_s0_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384136322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 1183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384136333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "timer_s1_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384136340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "sdram_s1_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 1311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384136348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 1392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384136355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384136362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 1557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384136369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384136379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 1598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384136390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_slave_agent_rdata_fifo\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "audio_avalon_slave_agent_rdata_fifo" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 1764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384136412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_agent_rsp_fifo\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "cpu_peripheral_bridge_s0_agent_rsp_fifo" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384136431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "sdram_s1_agent" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router:router " "Elaborating entity \"audio_nios_mm_interconnect_0_router\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router:router\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "router" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router:router\|audio_nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router:router\|audio_nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_001 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"audio_nios_mm_interconnect_0_router_001\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "router_001" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_001_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_001:router_001\|audio_nios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_001:router_001\|audio_nios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_002 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"audio_nios_mm_interconnect_0_router_002\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "router_002" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_002_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_002:router_002\|audio_nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_002:router_002\|audio_nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_005 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"audio_nios_mm_interconnect_0_router_005\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "router_005" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_005_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_005:router_005\|audio_nios_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_005_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_005:router_005\|audio_nios_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_009 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"audio_nios_mm_interconnect_0_router_009\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_009:router_009\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "router_009" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_009_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_009:router_009\|audio_nios_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_009_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_009:router_009\|audio_nios_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_009.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/audio_nios/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_cmd_demux audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"audio_nios_mm_interconnect_0_cmd_demux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "cmd_demux" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_cmd_demux_001 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"audio_nios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "cmd_demux_001" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_cmd_mux audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"audio_nios_mm_interconnect_0_cmd_mux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "cmd_mux" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 2964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_cmd_mux_003 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"audio_nios_mm_interconnect_0_cmd_mux_003\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "cmd_mux_003" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 3021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_003.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_rsp_demux audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"audio_nios_mm_interconnect_0_rsp_demux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "rsp_demux" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 3112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_rsp_demux_001 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"audio_nios_mm_interconnect_0_rsp_demux_001\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "rsp_demux_001" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 3129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_rsp_demux_003 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"audio_nios_mm_interconnect_0_rsp_demux_003\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "rsp_demux_003" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 3169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_rsp_mux audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"audio_nios_mm_interconnect_0_rsp_mux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "rsp_mux" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 3302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_rsp_mux_001 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"audio_nios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "rsp_mux_001" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 3325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 3391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137735 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/audio_nios/submodules/altera_merlin_width_adapter.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699384137742 "|DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/audio_nios/submodules/altera_merlin_width_adapter.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699384137743 "|DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/audio_nios/submodules/altera_merlin_width_adapter.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699384137743 "|DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 3457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "crosser" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 3491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/audio_nios/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/audio_nios/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_avalon_st_adapter audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"audio_nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 3554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_avalon_st_adapter_007 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007 " "Elaborating entity \"audio_nios_mm_interconnect_0_avalon_st_adapter_007\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" "avalon_st_adapter_007" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v" 3757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0 " "Elaborating entity \"audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007.v" "error_adapter_0" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_1 audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"audio_nios_mm_interconnect_1\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/audio_nios/audio_nios.v" "mm_interconnect_1" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_peripheral_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_peripheral_bridge_m0_translator\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" "cpu_peripheral_bridge_m0_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:seg7_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:seg7_avalon_slave_translator\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" "seg7_avalon_slave_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" "key_s1_translator" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_peripheral_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_peripheral_bridge_m0_agent\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" "cpu_peripheral_bridge_m0_agent" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:seg7_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:seg7_avalon_slave_agent\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" "seg7_avalon_slave_agent" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" 1044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:seg7_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:seg7_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:seg7_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:seg7_avalon_slave_agent_rsp_fifo\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" "seg7_avalon_slave_agent_rsp_fifo" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384137998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_1_router audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_router:router " "Elaborating entity \"audio_nios_mm_interconnect_1_router\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_router:router\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" "router" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" 1726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384138023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_1_router_default_decode audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_router:router\|audio_nios_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_1_router_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_router:router\|audio_nios_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384138032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_1_router_001 audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"audio_nios_mm_interconnect_1_router_001\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" "router_001" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384138035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_1_router_001_default_decode audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_router_001:router_001\|audio_nios_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_1_router_001_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_router_001:router_001\|audio_nios_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384138038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:cpu_peripheral_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:cpu_peripheral_bridge_m0_limiter\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" "cpu_peripheral_bridge_m0_limiter" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384138046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_1_cmd_demux audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"audio_nios_mm_interconnect_1_cmd_demux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" "cmd_demux" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384138057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_1_cmd_mux audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"audio_nios_mm_interconnect_1_cmd_mux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" "cmd_mux" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384138066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_1_rsp_demux audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"audio_nios_mm_interconnect_1_rsp_demux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" "rsp_demux" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" 2038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384138074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_1_rsp_mux audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"audio_nios_mm_interconnect_1_rsp_mux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" "rsp_mux" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384138083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384138100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384138103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_irq_mapper audio_nios:u0\|audio_nios_irq_mapper:irq_mapper " "Elaborating entity \"audio_nios_irq_mapper\" for hierarchy \"audio_nios:u0\|audio_nios_irq_mapper:irq_mapper\"" {  } { { "db/ip/audio_nios/audio_nios.v" "irq_mapper" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384138112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "db/ip/audio_nios/audio_nios.v" "irq_synchronizer" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384138114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/audio_nios/submodules/altera_irq_clock_crosser.sv" "sync" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384138120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/audio_nios/submodules/altera_irq_clock_crosser.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384138122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384138123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384138123 ""}  } { { "db/ip/audio_nios/submodules/altera_irq_clock_crosser.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699384138123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384138124 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "db/ip/audio_nios/submodules/altera_irq_clock_crosser.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384138127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller audio_nios:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"audio_nios:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/audio_nios/audio_nios.v" "rst_controller" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384138130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer audio_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"audio_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/audio_nios/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384138133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer audio_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"audio_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/audio_nios/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384138135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller audio_nios:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"audio_nios:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/audio_nios/audio_nios.v" "rst_controller_002" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384138138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller audio_nios:u0\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"audio_nios:u0\|altera_reset_controller:rst_controller_003\"" {  } { { "db/ip/audio_nios/audio_nios.v" "rst_controller_003" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384138145 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1699384140368 "|DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699384141254 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.07.17:09:06 Progress: Loading slde122abf7/alt_sld_fab_wrapper_hw.tcl " "2023.11.07.17:09:06 Progress: Loading slde122abf7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384146689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384150326 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384150449 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384152308 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384152494 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384152676 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384152914 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384152926 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384152929 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699384153636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde122abf7/alt_sld_fab.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/slde122abf7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384154029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384154029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384154175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384154175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384154177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384154177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384154280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384154280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384154408 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384154408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384154408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384154507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384154507 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699384162625 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1699384162625 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699384162625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384162660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162661 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699384162661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384162704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384162704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384162731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162731 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699384162731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_86j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_86j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_86j1 " "Found entity 1: altsyncram_86j1" {  } { { "db/altsyncram_86j1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/altsyncram_86j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384162781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384162781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384162803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699384162803 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699384162803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c6j1 " "Found entity 1: altsyncram_c6j1" {  } { { "db/altsyncram_c6j1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/altsyncram_c6j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699384162854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384162854 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_c6j1:auto_generated\|ram_block1a12 " "Synthesized away node \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_c6j1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_c6j1.tdf" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/altsyncram_c6j1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/audio_nios/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } } { "db/ip/audio_nios/audio_nios.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v" 217 0 0 } } { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 143 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699384163116 "|DE10_Standard_Audio|audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a12"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1699384163116 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1699384163116 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1699384164288 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1699384164288 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1699384164458 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1699384164458 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1699384164458 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1699384164458 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1699384164458 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699384164485 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699384164726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699384164726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699384164726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699384164726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699384164726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699384164726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699384164726 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1699384164726 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699384169782 "|DE10_Standard_Audio|IRDA_TXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699384169782 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384170446 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "716 " "716 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699384173878 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384174421 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/output_files/DE10_Standard_Audio.map.smsg " "Generated suppressed messages file /media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/output_files/DE10_Standard_Audio.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384175637 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "19 0 4 0 0 " "Adding 19 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699384178530 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699384178530 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1699384178898 ""}  } { { "altera_pll.v" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1699384178898 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST audio_nios:u0\|audio_nios_altpll_audio:altpll_audio\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance audio_nios:u0\|audio_nios_altpll_audio:altpll_audio\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1699384178917 ""}  } { { "altera_pll.v" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1699384178917 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1699384178922 ""}  } { { "altera_pll.v" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1699384178922 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1699384178931 ""}  } { { "altera_pll.v" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1699384178931 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699384179505 "|DE10_Standard_Audio|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699384179505 "|DE10_Standard_Audio|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699384179505 "|DE10_Standard_Audio|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699384179505 "|DE10_Standard_Audio|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699384179505 "|DE10_Standard_Audio|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699384179505 "|DE10_Standard_Audio|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699384179505 "|DE10_Standard_Audio|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699384179505 "|DE10_Standard_Audio|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699384179505 "|DE10_Standard_Audio|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699384179505 "|DE10_Standard_Audio|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699384179505 "|DE10_Standard_Audio|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699384179505 "|DE10_Standard_Audio|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699384179505 "|DE10_Standard_Audio|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699384179505 "|DE10_Standard_Audio|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699384179505 "|DE10_Standard_Audio|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE10_Standard_Audio.v" "" { Text "/media/soc/new/DE10-Standard-v.1.3.0-SystemCD/Demonstration/FPGA/DE10_Standard_Audio/DE10_Standard_Audio.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699384179505 "|DE10_Standard_Audio|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699384179505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7030 " "Implemented 7030 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699384179554 ""} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Implemented 113 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699384179554 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1699384179554 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6172 " "Implemented 6172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699384179554 ""} { "Info" "ICUT_CUT_TM_RAMS" "678 " "Implemented 678 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1699384179554 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1699384179554 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1699384179554 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699384179554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1348 " "Peak virtual memory: 1348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699384179746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  7 16:09:39 2023 " "Processing ended: Tue Nov  7 16:09:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699384179746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:50 " "Elapsed time: 00:01:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699384179746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:11 " "Total CPU time (on all processors): 00:02:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699384179746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699384179746 ""}
