<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='m1_core.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: m1_core
    <br/>
    Created: Jan  3, 2007
    <br/>
    Updated: May 29, 2012
    <br/>
    SVN Updated: Sep  7, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    
     FPGA proven
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: Yes
    <br/>
    License: GPL
   </p>
   <div id="d_M1 Core briefly...">
    <h2>
     
     
     M1 Core briefly...
    </h2>
    <p id="p_M1 Core briefly...">
    </p>
    <p>
     The M1 Core is a 32-bit RISC CPU compatible with a popular GCC target.
     <br/>
     It's been designed for simplicity and it's been used for some didactical activities at the University of catania.
     <br/>
     The CPU is written in Verilog and it's been tested on FPGA (Xilinx Spartan-3E Starter Kit).
     <br/>
     The CVS tree includes sources from other two OpenCores projects:
    </p>
    <ul>
     <li>
      
       <b>
        wb_ddr
       </b>
      
      developed by Joerg Bornschein
     </li>
     <li>
      
       <b>
        ps2_interface
       </b>
      
      developed by John Clayton
     </li>
    </ul>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
