{ "Info" "ICPT_EVAL_MODE" "2 Apr 12, 2019 " "Thank you for using the Quartus II software 30-day evaluation. You have 2 days remaining (until Apr 12, 2019) to use the Quartus II software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus II software with compilation and simulation support." 0 0 "Quartus II" 0 -1 1554934666899 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554934666901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554934666902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 18:17:46 2019 " "Processing started: Wed Apr 10 18:17:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554934666902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554934666902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554934666902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1554934667330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu1-behavior " "Found design unit 1: cpu1-behavior" {  } { { "cpu1.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/cpu1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667835 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu1 " "Found entity 1: cpu1" {  } { { "cpu1.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/cpu1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554934667835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LZE-behv " "Found design unit 1: LZE-behv" {  } { { "LZE.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/LZE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667839 ""} { "Info" "ISGN_ENTITY_NAME" "1 LZE " "Found entity 1: LZE" {  } { { "LZE.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/LZE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554934667839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_circuit-description " "Found design unit 1: reset_circuit-description" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/reset_circuit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667843 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_circuit " "Found entity 1: reset_circuit" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/reset_circuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554934667843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-description " "Found design unit 1: pc-description" {  } { { "pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/pc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667846 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554934667846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-description " "Found design unit 1: datapath-description" {  } { { "datapath.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/datapath.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667850 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554934667850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-description " "Found design unit 1: control-description" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667856 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554934667856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_3-description " "Found design unit 1: MUX_3-description" {  } { { "MUX_3.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/MUX_3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667860 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_3 " "Found entity 1: MUX_3" {  } { { "MUX_3.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/MUX_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554934667860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2-description " "Found design unit 1: MUX_2-description" {  } { { "MUX_2.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/MUX_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667863 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/MUX_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554934667863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-description " "Found design unit 1: reg32-description" {  } { { "reg32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/reg32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667868 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/reg32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554934667868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1-description " "Found design unit 1: reg1-description" {  } { { "reg1.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/reg1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667872 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1 " "Found entity 1: reg1" {  } { { "reg1.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/reg1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554934667872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-Description " "Found design unit 1: data_mem-Description" {  } { { "data_mem.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/data_mem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667879 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/data_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554934667879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu32-description " "Found design unit 1: alu32-description" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667883 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554934667883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "red.vhd 2 1 " "Found 2 design units, including 1 entities, in source file red.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RED-behaviour " "Found design unit 1: RED-behaviour" {  } { { "RED.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/RED.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667887 ""} { "Info" "ISGN_ENTITY_NAME" "1 RED " "Found entity 1: RED" {  } { { "RED.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/RED.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554934667887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UZE-behv " "Found design unit 1: UZE-behv" {  } { { "UZE.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/UZE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667891 ""} { "Info" "ISGN_ENTITY_NAME" "1 UZE " "Found entity 1: UZE" {  } { { "UZE.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/UZE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554934667891 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_test_sim.vhd 2 1 " "Using design file cpu_test_sim.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_TEST_Sim-behavior " "Found design unit 1: CPU_TEST_Sim-behavior" {  } { { "cpu_test_sim.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/cpu_test_sim.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667962 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_TEST_Sim " "Found entity 1: CPU_TEST_Sim" {  } { { "cpu_test_sim.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/cpu_test_sim.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667962 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1554934667962 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_TEST_Sim " "Elaborating entity \"CPU_TEST_Sim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554934667963 ""}
{ "Warning" "WSGN_SEARCH_FILE" "system_memory.vhd 2 1 " "Using design file system_memory.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_memory-SYN " "Found design unit 1: system_memory-SYN" {  } { { "system_memory.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/system_memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667977 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_memory " "Found entity 1: system_memory" {  } { { "system_memory.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/system_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934667977 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1554934667977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_memory system_memory:main_memory " "Elaborating entity \"system_memory\" for hierarchy \"system_memory:main_memory\"" {  } { { "cpu_test_sim.vhd" "main_memory" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/cpu_test_sim.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934667979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_memory:main_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "system_memory.vhd" "altsyncram_component" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/system_memory.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_memory:main_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "system_memory.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/system_memory.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554934668027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_memory:main_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"system_memory:main_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_memory.mif " "Parameter \"init_file\" = \"system_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668028 ""}  } { { "system_memory.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/system_memory.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554934668028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lqd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lqd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lqd1 " "Found entity 1: altsyncram_lqd1" {  } { { "db/altsyncram_lqd1.tdf" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/db/altsyncram_lqd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934668085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554934668085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lqd1 system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lqd1:auto_generated " "Elaborating entity \"altsyncram_lqd1\" for hierarchy \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lqd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu1 cpu1:main_processor " "Elaborating entity \"cpu1\" for hierarchy \"cpu1:main_processor\"" {  } { { "cpu_test_sim.vhd" "main_processor" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/cpu_test_sim.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu1:main_processor\|datapath:Dpth " "Elaborating entity \"datapath\" for hierarchy \"cpu1:main_processor\|datapath:Dpth\"" {  } { { "cpu1.vhd" "Dpth" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/cpu1.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668144 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TEMP datapath.vhd(45) " "VHDL Signal Declaration warning at datapath.vhd(45): used implicit default value for signal \"TEMP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/datapath.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554934668145 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_3 cpu1:main_processor\|datapath:Dpth\|MUX_3:M6 " "Elaborating entity \"MUX_3\" for hierarchy \"cpu1:main_processor\|datapath:Dpth\|MUX_3:M6\"" {  } { { "datapath.vhd" "M6" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/datapath.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668146 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_ch1 MUX_3.vhd(19) " "VHDL Process Statement warning at MUX_3.vhd(19): signal \"in_ch1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX_3.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/MUX_3.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668147 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|MUX_3:M6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_ch2 MUX_3.vhd(20) " "VHDL Process Statement warning at MUX_3.vhd(20): signal \"in_ch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX_3.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/MUX_3.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668147 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|MUX_3:M6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_ch3 MUX_3.vhd(21) " "VHDL Process Statement warning at MUX_3.vhd(21): signal \"in_ch3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX_3.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/MUX_3.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668147 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|MUX_3:M6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 cpu1:main_processor\|datapath:Dpth\|reg32:IR " "Elaborating entity \"reg32\" for hierarchy \"cpu1:main_processor\|datapath:Dpth\|reg32:IR\"" {  } { { "datapath.vhd" "IR" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/datapath.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LZE cpu1:main_processor\|datapath:Dpth\|LZE:P1 " "Elaborating entity \"LZE\" for hierarchy \"cpu1:main_processor\|datapath:Dpth\|LZE:P1\"" {  } { { "datapath.vhd" "P1" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/datapath.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UZE cpu1:main_processor\|datapath:Dpth\|UZE:P2 " "Elaborating entity \"UZE\" for hierarchy \"cpu1:main_processor\|datapath:Dpth\|UZE:P2\"" {  } { { "datapath.vhd" "P2" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/datapath.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RED cpu1:main_processor\|datapath:Dpth\|RED:P3 " "Elaborating entity \"RED\" for hierarchy \"cpu1:main_processor\|datapath:Dpth\|RED:P3\"" {  } { { "datapath.vhd" "P3" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/datapath.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 cpu1:main_processor\|datapath:Dpth\|MUX_2:M2 " "Elaborating entity \"MUX_2\" for hierarchy \"cpu1:main_processor\|datapath:Dpth\|MUX_2:M2\"" {  } { { "datapath.vhd" "M2" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/datapath.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668153 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_ch1 MUX_2.vhd(18) " "VHDL Process Statement warning at MUX_2.vhd(18): signal \"in_ch1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX_2.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/MUX_2.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668153 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|MUX_2:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_ch2 MUX_2.vhd(19) " "VHDL Process Statement warning at MUX_2.vhd(19): signal \"in_ch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX_2.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/MUX_2.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668153 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|MUX_2:M2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu32 cpu1:main_processor\|datapath:Dpth\|alu32:ALU " "Elaborating entity \"alu32\" for hierarchy \"cpu1:main_processor\|datapath:Dpth\|alu32:ALU\"" {  } { { "datapath.vhd" "ALU" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/datapath.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668156 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(27) " "VHDL Process Statement warning at alu32.vhd(27): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668158 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu32.vhd(27) " "VHDL Process Statement warning at alu32.vhd(27): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668158 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(28) " "VHDL Process Statement warning at alu32.vhd(28): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu32.vhd(28) " "VHDL Process Statement warning at alu32.vhd(28): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(30) " "VHDL Process Statement warning at alu32.vhd(30): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu32.vhd(30) " "VHDL Process Statement warning at alu32.vhd(30): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cOut alu32.vhd(30) " "VHDL Process Statement warning at alu32.vhd(30): signal \"cOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(31) " "VHDL Process Statement warning at alu32.vhd(31): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu32.vhd(31) " "VHDL Process Statement warning at alu32.vhd(31): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cOut alu32.vhd(31) " "VHDL Process Statement warning at alu32.vhd(31): signal \"cOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(35) " "VHDL Process Statement warning at alu32.vhd(35): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu32.vhd(35) " "VHDL Process Statement warning at alu32.vhd(35): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(39) " "VHDL Process Statement warning at alu32.vhd(39): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu32.vhd(39) " "VHDL Process Statement warning at alu32.vhd(39): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(43) " "VHDL Process Statement warning at alu32.vhd(43): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu32.vhd(43) " "VHDL Process Statement warning at alu32.vhd(43): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(44) " "VHDL Process Statement warning at alu32.vhd(44): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu32.vhd(44) " "VHDL Process Statement warning at alu32.vhd(44): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(46) " "VHDL Process Statement warning at alu32.vhd(46): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu32.vhd(46) " "VHDL Process Statement warning at alu32.vhd(46): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cOut alu32.vhd(46) " "VHDL Process Statement warning at alu32.vhd(46): signal \"cOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(47) " "VHDL Process Statement warning at alu32.vhd(47): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu32.vhd(47) " "VHDL Process Statement warning at alu32.vhd(47): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cOut alu32.vhd(47) " "VHDL Process Statement warning at alu32.vhd(47): signal \"cOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(53) " "VHDL Process Statement warning at alu32.vhd(53): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu32.vhd(59) " "VHDL Process Statement warning at alu32.vhd(59): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result alu32.vhd(23) " "VHDL Process Statement warning at alu32.vhd(23): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cOut alu32.vhd(23) " "VHDL Process Statement warning at alu32.vhd(23): inferring latch(es) for signal or variable \"cOut\", which holds its previous value in one or more paths through the process" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[0\] alu32.vhd(23) " "Inferred latch for \"cOut\[0\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[1\] alu32.vhd(23) " "Inferred latch for \"cOut\[1\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[2\] alu32.vhd(23) " "Inferred latch for \"cOut\[2\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668159 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[3\] alu32.vhd(23) " "Inferred latch for \"cOut\[3\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[4\] alu32.vhd(23) " "Inferred latch for \"cOut\[4\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[5\] alu32.vhd(23) " "Inferred latch for \"cOut\[5\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[6\] alu32.vhd(23) " "Inferred latch for \"cOut\[6\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[7\] alu32.vhd(23) " "Inferred latch for \"cOut\[7\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[8\] alu32.vhd(23) " "Inferred latch for \"cOut\[8\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[9\] alu32.vhd(23) " "Inferred latch for \"cOut\[9\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[10\] alu32.vhd(23) " "Inferred latch for \"cOut\[10\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[11\] alu32.vhd(23) " "Inferred latch for \"cOut\[11\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[12\] alu32.vhd(23) " "Inferred latch for \"cOut\[12\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[13\] alu32.vhd(23) " "Inferred latch for \"cOut\[13\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[14\] alu32.vhd(23) " "Inferred latch for \"cOut\[14\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[15\] alu32.vhd(23) " "Inferred latch for \"cOut\[15\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[16\] alu32.vhd(23) " "Inferred latch for \"cOut\[16\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[17\] alu32.vhd(23) " "Inferred latch for \"cOut\[17\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[18\] alu32.vhd(23) " "Inferred latch for \"cOut\[18\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[19\] alu32.vhd(23) " "Inferred latch for \"cOut\[19\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[20\] alu32.vhd(23) " "Inferred latch for \"cOut\[20\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[21\] alu32.vhd(23) " "Inferred latch for \"cOut\[21\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[22\] alu32.vhd(23) " "Inferred latch for \"cOut\[22\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[23\] alu32.vhd(23) " "Inferred latch for \"cOut\[23\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[24\] alu32.vhd(23) " "Inferred latch for \"cOut\[24\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[25\] alu32.vhd(23) " "Inferred latch for \"cOut\[25\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[26\] alu32.vhd(23) " "Inferred latch for \"cOut\[26\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[27\] alu32.vhd(23) " "Inferred latch for \"cOut\[27\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[28\] alu32.vhd(23) " "Inferred latch for \"cOut\[28\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[29\] alu32.vhd(23) " "Inferred latch for \"cOut\[29\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[30\] alu32.vhd(23) " "Inferred latch for \"cOut\[30\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cOut\[31\] alu32.vhd(23) " "Inferred latch for \"cOut\[31\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu32.vhd(23) " "Inferred latch for \"result\[0\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu32.vhd(23) " "Inferred latch for \"result\[1\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu32.vhd(23) " "Inferred latch for \"result\[2\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu32.vhd(23) " "Inferred latch for \"result\[3\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu32.vhd(23) " "Inferred latch for \"result\[4\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu32.vhd(23) " "Inferred latch for \"result\[5\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu32.vhd(23) " "Inferred latch for \"result\[6\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu32.vhd(23) " "Inferred latch for \"result\[7\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668160 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu32.vhd(23) " "Inferred latch for \"result\[8\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu32.vhd(23) " "Inferred latch for \"result\[9\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu32.vhd(23) " "Inferred latch for \"result\[10\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu32.vhd(23) " "Inferred latch for \"result\[11\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu32.vhd(23) " "Inferred latch for \"result\[12\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu32.vhd(23) " "Inferred latch for \"result\[13\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu32.vhd(23) " "Inferred latch for \"result\[14\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu32.vhd(23) " "Inferred latch for \"result\[15\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu32.vhd(23) " "Inferred latch for \"result\[16\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu32.vhd(23) " "Inferred latch for \"result\[17\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu32.vhd(23) " "Inferred latch for \"result\[18\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu32.vhd(23) " "Inferred latch for \"result\[19\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu32.vhd(23) " "Inferred latch for \"result\[20\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu32.vhd(23) " "Inferred latch for \"result\[21\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu32.vhd(23) " "Inferred latch for \"result\[22\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu32.vhd(23) " "Inferred latch for \"result\[23\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu32.vhd(23) " "Inferred latch for \"result\[24\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu32.vhd(23) " "Inferred latch for \"result\[25\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu32.vhd(23) " "Inferred latch for \"result\[26\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu32.vhd(23) " "Inferred latch for \"result\[27\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu32.vhd(23) " "Inferred latch for \"result\[28\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu32.vhd(23) " "Inferred latch for \"result\[29\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu32.vhd(23) " "Inferred latch for \"result\[30\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu32.vhd(23) " "Inferred latch for \"result\[31\]\" at alu32.vhd(23)" {  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668161 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|alu32:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu1:main_processor\|datapath:Dpth\|pc:ProgCount " "Elaborating entity \"pc\" for hierarchy \"cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\"" {  } { { "datapath.vhd" "ProgCount" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/datapath.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem cpu1:main_processor\|datapath:Dpth\|data_mem:D1 " "Elaborating entity \"data_mem\" for hierarchy \"cpu1:main_processor\|datapath:Dpth\|data_mem:D1\"" {  } { { "datapath.vhd" "D1" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/datapath.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668163 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr data_mem.vhd(21) " "VHDL Process Statement warning at data_mem.vhd(21): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_mem.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/data_mem.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554934668164 "|CPU_TEST_Sim|cpu1:main_processor|datapath:Dpth|data_mem:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1 cpu1:main_processor\|datapath:Dpth\|reg1:Z " "Elaborating entity \"reg1\" for hierarchy \"cpu1:main_processor\|datapath:Dpth\|reg1:Z\"" {  } { { "datapath.vhd" "Z" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/datapath.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpu1:main_processor\|control:C1 " "Elaborating entity \"control\" for hierarchy \"cpu1:main_processor\|control:C1\"" {  } { { "cpu1.vhd" "C1" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/cpu1.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668167 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_IR control.vhd(29) " "VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"clr_IR\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554934668168 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_IR control.vhd(29) " "VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"ld_IR\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554934668168 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_op control.vhd(29) " "VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"ALU_op\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554934668168 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_Mux control.vhd(29) " "VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"A_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554934668168 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_Mux control.vhd(29) " "VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"B_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554934668168 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG_Mux control.vhd(29) " "VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"REG_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554934668168 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_Mux control.vhd(29) " "VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"DATA_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554934668168 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX1 control.vhd(29) " "VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"IM_MUX1\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554934668168 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX2 control.vhd(29) " "VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"IM_MUX2\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554934668168 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_PC control.vhd(29) " "VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"ld_PC\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554934668168 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inc_PC control.vhd(29) " "VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"inc_PC\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554934668168 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_A control.vhd(29) " "VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"clr_A\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554934668168 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_A control.vhd(29) " "VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"ld_A\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554934668168 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_B control.vhd(29) " "VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"clr_B\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554934668168 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_B control.vhd(29) " "VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"ld_B\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554934668168 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_C control.vhd(29) " "VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"clr_C\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554934668168 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_C control.vhd(29) " "VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"ld_C\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554934668168 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_Z control.vhd(29) " "VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"clr_Z\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554934668168 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_Z control.vhd(29) " "VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"ld_Z\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554934668168 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[0\] control.vhd(29) " "Inferred latch for \"IM_MUX2\[0\]\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668169 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[1\] control.vhd(29) " "Inferred latch for \"IM_MUX2\[1\]\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668169 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX1 control.vhd(29) " "Inferred latch for \"IM_MUX1\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668169 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[0\] control.vhd(29) " "Inferred latch for \"DATA_Mux\[0\]\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668169 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[1\] control.vhd(29) " "Inferred latch for \"DATA_Mux\[1\]\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668169 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_Mux control.vhd(29) " "Inferred latch for \"REG_Mux\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668169 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Mux control.vhd(29) " "Inferred latch for \"B_Mux\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668169 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_Mux control.vhd(29) " "Inferred latch for \"A_Mux\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668169 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[0\] control.vhd(29) " "Inferred latch for \"ALU_op\[0\]\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668169 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[1\] control.vhd(29) " "Inferred latch for \"ALU_op\[1\]\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668169 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[2\] control.vhd(29) " "Inferred latch for \"ALU_op\[2\]\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668169 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_IR control.vhd(29) " "Inferred latch for \"clr_IR\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554934668169 "|CPU_TEST_Sim|cpu1:main_processor|control:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_circuit cpu1:main_processor\|reset_circuit:R1 " "Elaborating entity \"reset_circuit\" for hierarchy \"cpu1:main_processor\|reset_circuit:R1\"" {  } { { "cpu1.vhd" "R1" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/cpu1.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668169 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "cpu1:main_processor\|datapath:Dpth\|data_mem:D1\|mem_rtl_0 " "Inferred dual-clock RAM node \"cpu1:main_processor\|datapath:Dpth\|data_mem:D1\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1554934668674 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu1:main_processor\|datapath:Dpth\|data_mem:D1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu1:main_processor\|datapath:Dpth\|data_mem:D1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554934668908 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554934668908 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554934668908 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554934668908 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554934668908 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554934668908 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554934668908 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554934668908 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554934668908 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554934668908 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554934668908 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554934668908 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554934668908 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554934668908 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1554934668908 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1554934668908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu1:main_processor\|datapath:Dpth\|data_mem:D1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"cpu1:main_processor\|datapath:Dpth\|data_mem:D1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554934668926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu1:main_processor\|datapath:Dpth\|data_mem:D1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"cpu1:main_processor\|datapath:Dpth\|data_mem:D1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934668926 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554934668926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hie1 " "Found entity 1: altsyncram_hie1" {  } { { "db/altsyncram_hie1.tdf" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/db/altsyncram_hie1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554934668984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554934668984 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1554934669244 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu1:main_processor\|control:C1\|B_Mux cpu1:main_processor\|control:C1\|A_Mux " "Duplicate LATCH primitive \"cpu1:main_processor\|control:C1\|B_Mux\" merged with LATCH primitive \"cpu1:main_processor\|control:C1\|A_Mux\"" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554934669318 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1554934669318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[0\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669321 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[1\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669321 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[2\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669321 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[3\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669321 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[4\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669321 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[5\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669321 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[6\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669321 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[7\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669321 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[8\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669321 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[9\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669322 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[10\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669322 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[11\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669322 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[12\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669322 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[13\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669322 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[14\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669322 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[15\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669322 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[16\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669322 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[17\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669322 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[18\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669322 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[19\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669323 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[20\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669323 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[21\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669323 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[22\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669323 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[23\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669323 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[24\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669324 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[25\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669324 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[26\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669324 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[27\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669324 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[28\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669324 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[29\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669324 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[30\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669325 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[31\] " "Latch cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:C1\|ALU_op\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554934669325 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554934669325 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 764 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1554934669330 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1554934669330 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wEn GND " "Pin \"wEn\" is stuck at GND" {  } { { "cpu_test_sim.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/cpu_test_sim.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554934669896 "|CPU_TEST_Sim|wEn"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1554934669896 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1554934670561 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554934670561 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1098 " "Implemented 1098 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554934670707 ""} { "Info" "ICUT_CUT_TM_OPINS" "206 " "Implemented 206 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554934670707 ""} { "Info" "ICUT_CUT_TM_LCELLS" "825 " "Implemented 825 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1554934670707 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1554934670707 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554934670707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554934670773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 18:17:50 2019 " "Processing ended: Wed Apr 10 18:17:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554934670773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554934670773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554934670773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554934670773 ""}
{ "Info" "ICPT_EVAL_MODE" "2 Apr 12, 2019 " "Thank you for using the Quartus II software 30-day evaluation. You have 2 days remaining (until Apr 12, 2019) to use the Quartus II software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus II software with compilation and simulation support." 0 0 "Quartus II" 0 -1 1554934672720 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554934672981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554934672982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 18:17:52 2019 " "Processing started: Wed Apr 10 18:17:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554934672982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1554934672982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1554934672982 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1554934673090 ""}
{ "Info" "0" "" "Project  = CPU_TEST_Sim" {  } {  } 0 0 "Project  = CPU_TEST_Sim" 0 0 "Fitter" 0 0 1554934673091 ""}
{ "Info" "0" "" "Revision = CPU_TEST_Sim" {  } {  } 0 0 "Revision = CPU_TEST_Sim" 0 0 "Fitter" 0 0 1554934673091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1554934673236 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU_TEST_Sim EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU_TEST_Sim\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1554934673253 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554934673334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554934673334 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lqd1:auto_generated\|ram_block1a0 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lqd1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1554934673426 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lqd1:auto_generated|ram_block1a0"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1554934673426 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1554934674176 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554934674351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554934674351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554934674351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554934674351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554934674351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554934674351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554934674351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554934674351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554934674351 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1554934674351 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 2875 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554934674357 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 2877 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554934674357 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 2879 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554934674357 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 2881 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554934674357 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 2883 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554934674357 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1554934674357 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1554934674364 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1554934674383 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "209 209 " "No exact pin location assignment(s) for 209 pins of 209 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1554934675780 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "74 " "TimeQuest Timing Analyzer is analyzing 74 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1554934676542 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU_TEST_Sim.sdc " "Synopsys Design Constraints File file not found: 'CPU_TEST_Sim.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1554934676544 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1554934676545 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1554934676569 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1554934676571 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1554934676572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuClk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node cpuClk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554934676688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:C1\|wen~0 " "Destination node cpu1:main_processor\|control:C1\|wen~0" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 19 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:C1|wen~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 1446 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554934676688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:C1\|wen~1 " "Destination node cpu1:main_processor\|control:C1\|wen~1" {  } { { "control.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/control.vhd" 19 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:C1|wen~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 1447 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554934676688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:C1\|process_2~0 " "Destination node cpu1:main_processor\|control:C1\|process_2~0" {  } { { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:C1|process_2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 1450 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554934676688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:C1\|process_2~1 " "Destination node cpu1:main_processor\|control:C1\|process_2~1" {  } { { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:C1|process_2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 1452 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554934676688 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1554934676688 ""}  } { { "cpu_test_sim.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/cpu_test_sim.vhd" 7 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpuClk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 2868 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554934676688 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memClk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node memClk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554934676689 ""}  } { { "cpu_test_sim.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/cpu_test_sim.vhd" 8 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memClk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 2869 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554934676689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|Mux32~0  " "Automatically promoted node cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554934676689 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 25 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|alu32:ALU|Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 1466 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554934676689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|Mux66~0  " "Automatically promoted node cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|Mux66~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554934676691 ""}  } { { "alu32.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/alu32.vhd" 25 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|alu32:ALU|Mux66~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 1239 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554934676691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|reset_circuit:R1\|Enable_PD  " "Automatically promoted node cpu1:main_processor\|reset_circuit:R1\|Enable_PD " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554934676691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[16\]~reg0 " "Destination node cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[16\]~reg0" {  } { { "pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/pc.vhd" 20 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[16]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 404 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554934676691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[17\]~reg0 " "Destination node cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[17\]~reg0" {  } { { "pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/pc.vhd" 20 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[17]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 405 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554934676691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[18\]~reg0 " "Destination node cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[18\]~reg0" {  } { { "pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/pc.vhd" 20 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[18]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 406 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554934676691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[19\]~reg0 " "Destination node cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[19\]~reg0" {  } { { "pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/pc.vhd" 20 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[19]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 407 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554934676691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[20\]~reg0 " "Destination node cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[20\]~reg0" {  } { { "pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/pc.vhd" 20 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[20]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 408 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554934676691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[21\]~reg0 " "Destination node cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[21\]~reg0" {  } { { "pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/pc.vhd" 20 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[21]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 409 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554934676691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[22\]~reg0 " "Destination node cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[22\]~reg0" {  } { { "pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/pc.vhd" 20 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[22]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 410 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554934676691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[23\]~reg0 " "Destination node cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[23\]~reg0" {  } { { "pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/pc.vhd" 20 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[23]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 411 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554934676691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[24\]~reg0 " "Destination node cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[24\]~reg0" {  } { { "pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/pc.vhd" 20 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[24]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 412 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554934676691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[25\]~reg0 " "Destination node cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[25\]~reg0" {  } { { "pc.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/pc.vhd" 20 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[25]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 413 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554934676691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1554934676691 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1554934676691 ""}  } { { "reset_circuit.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/reset_circuit.vhd" 11 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|reset_circuit:R1|Enable_PD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 0 { 0 ""} 0 282 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554934676691 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1554934677698 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554934677700 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554934677700 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554934677702 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554934677704 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1554934677708 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1554934677708 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1554934677710 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1554934678607 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1554934678611 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1554934678611 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "207 unused 2.5V 1 206 0 " "Number of I/O pins in group: 207 (unused VREF, 2.5V VCCIO, 1 input, 206 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1554934678624 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1554934678624 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1554934678624 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554934678626 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554934678626 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554934678626 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554934678626 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554934678626 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554934678626 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554934678626 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554934678626 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1554934678626 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1554934678626 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554934679022 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1554934679041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1554934687582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554934688114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554934688186 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554934712777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:25 " "Fitter placement operations ending: elapsed time is 00:00:25" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554934712777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554934713735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X58_Y12 X68_Y23 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X58_Y12 to location X68_Y23" {  } { { "loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X58_Y12 to location X68_Y23"} { { 11 { 0 ""} 58 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1554934720552 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554934720552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554934728891 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "1 " "Failed to route the following 1 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "cpu1:main_processor\|datapath:Dpth\|data_mem:D1\|data_out\[9\] " "Signal \"cpu1:main_processor\|datapath:Dpth\|data_mem:D1\|data_out\[9\]\"" {  } { { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|data_mem:D1|data_out[9] } "NODE_NAME" } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:Dpth\|data_mem:D1\|data_out\[9\]" } } } } { "data_mem.vhd" "" { Text "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/data_mem.vhd" 22 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554934728912 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Quartus II" 0 -1 1554934728912 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "1 " "Cannot fit design in device -- following 1 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X65_Y21, I9) " "Routing resource LAB Block interconnect (X65_Y21, I9)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1554934728912 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Quartus II" 0 -1 1554934728912 ""}  } { { "c:/altera/14.0/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1554934728912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1554934728913 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554934728913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554934733046 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554934734172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554934734172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554934735098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X58_Y12 X68_Y23 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X58_Y12 to location X68_Y23" {  } { { "loc" "" { Generic "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X58_Y12 to location X68_Y23"} { { 11 { 0 ""} 58 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1554934741505 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554934741505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554934748991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1554934748992 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554934748992 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.71 " "Total time spent on timing analysis during the Fitter is 3.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1554934749051 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554934749186 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554934749891 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554934749985 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554934750671 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554934751583 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/CPU_TEST_Sim.fit.smsg " "Generated suppressed messages file C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/CPU_TEST_Sim.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1554934752468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5684 " "Peak virtual memory: 5684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554934753508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 18:19:13 2019 " "Processing ended: Wed Apr 10 18:19:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554934753508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554934753508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554934753508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554934753508 ""}
{ "Info" "ICPT_EVAL_MODE" "2 Apr 12, 2019 " "Thank you for using the Quartus II software 30-day evaluation. You have 2 days remaining (until Apr 12, 2019) to use the Quartus II software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus II software with compilation and simulation support." 0 0 "Fitter" 0 -1 1554934756315 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1554934756318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554934756318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 18:19:16 2019 " "Processing started: Wed Apr 10 18:19:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554934756318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1554934756318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1554934756319 ""}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode." {  } {  } 0 292011 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode." 0 0 "Assembler" 0 -1 1554934756707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554934756849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 18:19:16 2019 " "Processing ended: Wed Apr 10 18:19:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554934756849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554934756849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554934756849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1554934756849 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1554934757508 ""}
{ "Info" "ICPT_EVAL_MODE" "2 Apr 12, 2019 " "Thank you for using the Quartus II software 30-day evaluation. You have 2 days remaining (until Apr 12, 2019) to use the Quartus II software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus II software with compilation and simulation support." 0 0 "Assembler" 0 -1 1554934759726 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1554934760182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554934760183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 18:19:19 2019 " "Processing started: Wed Apr 10 18:19:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554934760183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554934760183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU_TEST_Sim -c CPU_TEST_Sim " "Command: quartus_sta CPU_TEST_Sim -c CPU_TEST_Sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554934760183 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1554934760403 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1554934760756 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1554934760850 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1554934760850 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "74 " "TimeQuest Timing Analyzer is analyzing 74 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1554934761440 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU_TEST_Sim.sdc " "Synopsys Design Constraints File file not found: 'CPU_TEST_Sim.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1554934761606 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1554934761607 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpuClk cpuClk " "create_clock -period 1.000 -name cpuClk cpuClk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1554934761614 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name memClk memClk " "create_clock -period 1.000 -name memClk memClk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1554934761614 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu1:main_processor\|reset_circuit:R1\|Enable_PD cpu1:main_processor\|reset_circuit:R1\|Enable_PD " "create_clock -period 1.000 -name cpu1:main_processor\|reset_circuit:R1\|Enable_PD cpu1:main_processor\|reset_circuit:R1\|Enable_PD" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1554934761614 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu1:main_processor\|control:C1\|ALU_op\[0\] cpu1:main_processor\|control:C1\|ALU_op\[0\] " "create_clock -period 1.000 -name cpu1:main_processor\|control:C1\|ALU_op\[0\] cpu1:main_processor\|control:C1\|ALU_op\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1554934761614 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1554934761614 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1554934762651 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762653 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1554934762656 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1554934762686 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1554934762891 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1554934762891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.927 " "Worst-case setup slack is -6.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.927            -921.009 cpuClk  " "   -6.927            -921.009 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.214            -292.831 cpu1:main_processor\|control:C1\|ALU_op\[0\]  " "   -6.214            -292.831 cpu1:main_processor\|control:C1\|ALU_op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.883             -50.632 cpu1:main_processor\|reset_circuit:R1\|Enable_PD  " "   -5.883             -50.632 cpu1:main_processor\|reset_circuit:R1\|Enable_PD " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.624            -153.738 memClk  " "   -5.624            -153.738 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554934762896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.259 " "Worst-case hold slack is 0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 cpu1:main_processor\|control:C1\|ALU_op\[0\]  " "    0.259               0.000 cpu1:main_processor\|control:C1\|ALU_op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 memClk  " "    0.331               0.000 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 cpuClk  " "    0.336               0.000 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.702               0.000 cpu1:main_processor\|reset_circuit:R1\|Enable_PD  " "    0.702               0.000 cpu1:main_processor\|reset_circuit:R1\|Enable_PD " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554934762917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.366 " "Worst-case recovery slack is -7.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.366            -477.956 cpuClk  " "   -7.366            -477.956 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554934762929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.621 " "Worst-case removal slack is 0.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621               0.000 cpuClk  " "    0.621               0.000 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554934762936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -224.143 cpuClk  " "   -3.000            -224.143 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -65.541 memClk  " "   -3.000             -65.541 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 cpu1:main_processor\|reset_circuit:R1\|Enable_PD  " "    0.378               0.000 cpu1:main_processor\|reset_circuit:R1\|Enable_PD " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 cpu1:main_processor\|control:C1\|ALU_op\[0\]  " "    0.415               0.000 cpu1:main_processor\|control:C1\|ALU_op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934762948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554934762948 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1554934763465 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1554934763514 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1554934764688 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1554934764881 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1554934764928 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1554934764928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.278 " "Worst-case setup slack is -6.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934764950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934764950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.278            -827.990 cpuClk  " "   -6.278            -827.990 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934764950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.576            -266.245 cpu1:main_processor\|control:C1\|ALU_op\[0\]  " "   -5.576            -266.245 cpu1:main_processor\|control:C1\|ALU_op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934764950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.415             -46.398 cpu1:main_processor\|reset_circuit:R1\|Enable_PD  " "   -5.415             -46.398 cpu1:main_processor\|reset_circuit:R1\|Enable_PD " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934764950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.115            -138.544 memClk  " "   -5.115            -138.544 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934764950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554934764950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.260 " "Worst-case hold slack is 0.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934764982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934764982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 cpu1:main_processor\|control:C1\|ALU_op\[0\]  " "    0.260               0.000 cpu1:main_processor\|control:C1\|ALU_op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934764982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 cpuClk  " "    0.300               0.000 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934764982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 memClk  " "    0.337               0.000 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934764982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781               0.000 cpu1:main_processor\|reset_circuit:R1\|Enable_PD  " "    0.781               0.000 cpu1:main_processor\|reset_circuit:R1\|Enable_PD " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934764982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554934764982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.586 " "Worst-case recovery slack is -6.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934765007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934765007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.586            -427.869 cpuClk  " "   -6.586            -427.869 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934765007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554934765007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.565 " "Worst-case removal slack is 0.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934765027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934765027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 cpuClk  " "    0.565               0.000 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934765027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554934765027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934765052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934765052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -224.099 cpuClk  " "   -3.000            -224.099 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934765052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -65.233 memClk  " "   -3.000             -65.233 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934765052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 cpu1:main_processor\|control:C1\|ALU_op\[0\]  " "    0.326               0.000 cpu1:main_processor\|control:C1\|ALU_op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934765052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 cpu1:main_processor\|reset_circuit:R1\|Enable_PD  " "    0.382               0.000 cpu1:main_processor\|reset_circuit:R1\|Enable_PD " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934765052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554934765052 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1554934765824 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766431 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1554934766446 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1554934766446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.024 " "Worst-case setup slack is -3.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.024            -138.365 cpu1:main_processor\|control:C1\|ALU_op\[0\]  " "   -3.024            -138.365 cpu1:main_processor\|control:C1\|ALU_op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.787            -343.406 cpuClk  " "   -2.787            -343.406 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.425             -19.814 cpu1:main_processor\|reset_circuit:R1\|Enable_PD  " "   -2.425             -19.814 cpu1:main_processor\|reset_circuit:R1\|Enable_PD " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.147             -45.320 memClk  " "   -2.147             -45.320 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554934766474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.089 " "Worst-case hold slack is -0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -0.136 cpu1:main_processor\|control:C1\|ALU_op\[0\]  " "   -0.089              -0.136 cpu1:main_processor\|control:C1\|ALU_op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 cpuClk  " "    0.093               0.000 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 memClk  " "    0.124               0.000 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 cpu1:main_processor\|reset_circuit:R1\|Enable_PD  " "    0.483               0.000 cpu1:main_processor\|reset_circuit:R1\|Enable_PD " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554934766514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.940 " "Worst-case recovery slack is -2.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.940            -191.104 cpuClk  " "   -2.940            -191.104 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554934766546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.167 " "Worst-case removal slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 cpuClk  " "    0.167               0.000 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554934766572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -184.540 cpuClk  " "   -3.000            -184.540 cpuClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -48.387 memClk  " "   -3.000             -48.387 memClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 cpu1:main_processor\|reset_circuit:R1\|Enable_PD  " "    0.239               0.000 cpu1:main_processor\|reset_circuit:R1\|Enable_PD " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 cpu1:main_processor\|control:C1\|ALU_op\[0\]  " "    0.325               0.000 cpu1:main_processor\|control:C1\|ALU_op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554934766603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554934766603 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1554934768927 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1554934768929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554934769539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 18:19:29 2019 " "Processing ended: Wed Apr 10 18:19:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554934769539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554934769539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554934769539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554934769539 ""}
{ "Info" "ICPT_EVAL_MODE" "2 Apr 12, 2019 " "Thank you for using the Quartus II software 30-day evaluation. You have 2 days remaining (until Apr 12, 2019) to use the Quartus II software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus II software with compilation and simulation support." 0 0 "Quartus II" 0 -1 1554934773069 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554934773072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554934773073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 18:19:32 2019 " "Processing started: Wed Apr 10 18:19:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554934773073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554934773073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554934773073 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_TEST_Sim_7_1200mv_85c_slow.vo C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/simulation/qsim// simulation " "Generated file CPU_TEST_Sim_7_1200mv_85c_slow.vo in folder \"C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554934774191 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_TEST_Sim_7_1200mv_0c_slow.vo C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/simulation/qsim// simulation " "Generated file CPU_TEST_Sim_7_1200mv_0c_slow.vo in folder \"C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554934774564 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_TEST_Sim_min_1200mv_0c_fast.vo C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/simulation/qsim// simulation " "Generated file CPU_TEST_Sim_min_1200mv_0c_fast.vo in folder \"C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554934774922 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_TEST_Sim.vo C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/simulation/qsim// simulation " "Generated file CPU_TEST_Sim.vo in folder \"C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554934775275 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_TEST_Sim_7_1200mv_85c_v_slow.sdo C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/simulation/qsim// simulation " "Generated file CPU_TEST_Sim_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554934775610 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_TEST_Sim_7_1200mv_0c_v_slow.sdo C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/simulation/qsim// simulation " "Generated file CPU_TEST_Sim_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554934775872 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_TEST_Sim_min_1200mv_0c_v_fast.sdo C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/simulation/qsim// simulation " "Generated file CPU_TEST_Sim_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554934776125 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_TEST_Sim_v.sdo C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/simulation/qsim// simulation " "Generated file CPU_TEST_Sim_v.sdo in folder \"C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554934776396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554934776557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 18:19:36 2019 " "Processing ended: Wed Apr 10 18:19:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554934776557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554934776557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554934776557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554934776557 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 134 s " "Quartus II Full Compilation was successful. 0 errors, 134 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554934777347 ""}
