INFO-FLOW: Workspace D:/tmp/CLEFIA_ip/solution3 opened at Wed Dec 07 16:29:22 +0900 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.362 sec.
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.109 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.489 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.519 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.119 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./CLEFIA_ip/solution3/directives.tcl 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
Execute     set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
Execute     set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
Execute     set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
Execute     set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
Execute     set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
Execute     set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
Execute     set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
Execute     set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
Execute     set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
Execute     set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
Execute     set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
Execute     set_directive_pipeline -off ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteXor/ByteXor_label2 
Execute     set_directive_pipeline -off ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteCpy/ByteCpy_label1 
Execute     set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
Execute     set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
Execute     set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
Execute     set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
Execute     set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
Execute     set_directive_pipeline -off ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF0Xor 
Execute     set_directive_pipeline -off ClefiaF1Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF1Xor 
Execute     set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
Execute     set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
Command   ap_source done; 0.103 sec.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 718.207 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling clefia.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang clefia.c -foptimization-record-file=D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.pp.0.c -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.c.clang.out.log 2> D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.c.clang.err.log 
Command       ap_eval done; 0.139 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top clefia -name=clefia 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.pp.0.c -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clang.out.log 2> D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.127 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.pp.0.c std=gnu99 -target fpga  -directive=D:/tmp/CLEFIA_ip/solution3/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/tmp/CLEFIA_ip/solution3/.autopilot/db/.systemc_flag -fix-errors D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.pp.0.c std=gnu99 -target fpga  -directive=D:/tmp/CLEFIA_ip/solution3/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/tmp/CLEFIA_ip/solution3/.autopilot/db/all.directive.json -fix-errors D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.pp.0.c.clang-tidy.loop-label.out.log 2> D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.pp.0.c.clang-tidy.loop-label.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.pp.0.c.xilinx-dataflow-lawyer.diag.yml D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.pp.0.c.xilinx-dataflow-lawyer.out.log 2> D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.pp.0.c.clang.out.log 2> D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.pp.0.c.clang.err.log 
Command       ap_eval done; 0.159 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.794 seconds; current allocated memory: 1.100 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.0.bc -args  "D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.g.bc"  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.g.bc -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.0.bc > D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.1.lower.bc -args D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.1.lower.bc > D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.2.m1.bc -args D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.2.m1.bc > D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.922 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.925 sec.
Execute       run_link_or_opt -opt -out D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.3.fpc.bc -args D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=clefia -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=clefia -reflow-float-conversion -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.3.fpc.bc > D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.892 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.896 sec.
Execute       run_link_or_opt -out D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.4.m2.bc -args D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.4.m2.bc > D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.5.gdce.bc -args D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=clefia 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=clefia -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.5.gdce.bc > D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=clefia -mllvm -hls-db-dir -mllvm D:/tmp/CLEFIA_ip/solution3/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/tmp/CLEFIA_ip/solution3/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/tmp/CLEFIA_ip/solution3/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.5.gdce.bc -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.lto.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.533 sec.
Execute       source D:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet' completely with a factor of 12 (clefia.c:394:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' completely with a factor of 4 (clefia.c:122:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' completely with a factor of 16 (clefia.c:115:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/tmp/CLEFIA_ip/solution3/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.927 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top clefia -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.0.bc -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.1.bc -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
Command         transform done; 0.164 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.2.prechk.bc -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.100 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.g.1.bc to D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/tmp/CLEFIA_ip/solution3/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.o.1.bc -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'clefia' (clefia.c:450).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.111' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.116' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.1' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.2' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.117' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11831' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.113' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.143' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.118' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.119' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.120' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.121' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.110' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11150' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11151' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11152' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.115' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.114' (clefia.c:20:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.111': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.117': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11831': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.113': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.143': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.118': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.119': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.120': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.121': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.110': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11150': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11151': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11152': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11153': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.115': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.114': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
Command         transform done; 1.131 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.o.1.tmp.bc -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-602] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF1Xor.3' into 'clefia' (clefia.c:195) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia' (clefia.c:450)...64 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.125' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:148:1)...16 expression(s) balanced.
Command         transform done; 0.308 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.446 seconds; current allocated memory: 1.100 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.o.2.bc -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
Command         transform done; 0.861 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.864 seconds; current allocated memory: 1.100 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.634 sec.
Command     elaborate done; 8.377 sec.
Execute     ap_eval exec zip -j D:/tmp/CLEFIA_ip/solution3/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
Execute       ap_set_top_model clefia 
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.115' to 'ByteCpy_115'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.110' to 'ByteXor_110'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.118' to 'ByteCpy_118'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.114' to 'ByteCpy_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112' to 'ByteXor_112'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.113' to 'ByteXor_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.117' to 'ByteCpy_117'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.1' to 'ByteXor_112_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11150' to 'ByteXor_11150'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114' to 'ByteXor_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.121' to 'ByteCpy_121'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11152' to 'ByteXor_11152'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.143' to 'ByteXor_143'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125' to 'ClefiaF0Xor_125'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.119' to 'ByteCpy_119'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.116' to 'ByteCpy_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.120' to 'ByteCpy_120'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.111' to 'ByteXor_111'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.2' to 'ByteXor_112_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11831' to 'ByteCpy_11831'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11151' to 'ByteXor_11151'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
Command       ap_set_top_model done; 0.28 sec.
Execute       get_model_list clefia -filter all-wo-channel -topdown 
Execute       preproc_iomode -model clefia 
Execute       preproc_iomode -model ByteXor.1 
Execute       preproc_iomode -model ByteCpy.2 
Execute       preproc_iomode -model ByteXor.11151 
Execute       preproc_iomode -model ByteCpy.11831 
Execute       preproc_iomode -model ByteXor.112.2 
Execute       preproc_iomode -model ByteCpy.1 
Execute       preproc_iomode -model ClefiaKeySet 
Execute       preproc_iomode -model ClefiaDoubleSwap 
Execute       preproc_iomode -model ByteXor.111 
Execute       preproc_iomode -model ByteCpy.120 
Execute       preproc_iomode -model ByteCpy.116 
Execute       preproc_iomode -model ClefiaF1Xor.2 
Execute       preproc_iomode -model ByteCpy.119 
Execute       preproc_iomode -model ClefiaF0Xor.125 
Execute       preproc_iomode -model ByteXor.143 
Execute       preproc_iomode -model ByteCpy 
Execute       preproc_iomode -model ByteXor.11152 
Execute       preproc_iomode -model ByteCpy.121 
Execute       preproc_iomode -model ByteXor.114 
Execute       preproc_iomode -model ClefiaF1Xor 
Execute       preproc_iomode -model ClefiaF0Xor.1 
Execute       preproc_iomode -model ByteXor.11150 
Execute       preproc_iomode -model ByteXor.112.1 
Execute       preproc_iomode -model ClefiaDoubleSwap.1 
Execute       preproc_iomode -model ByteCpy.117 
Execute       preproc_iomode -model ByteXor.113 
Execute       preproc_iomode -model ByteXor.112 
Execute       preproc_iomode -model ByteCpy.114 
Execute       preproc_iomode -model ClefiaF1Xor.1 
Execute       preproc_iomode -model ClefiaF0Xor.2 
Execute       preproc_iomode -model ByteXor 
Execute       preproc_iomode -model ByteCpy.118 
Execute       preproc_iomode -model ClefiaMul2 
Execute       preproc_iomode -model ByteXor.110 
Execute       preproc_iomode -model ByteCpy.115 
Execute       get_model_list clefia -filter all-wo-channel 
INFO-FLOW: Model list for configure: ByteCpy.115 ByteXor.110 ClefiaMul2 ByteCpy.118 ByteXor ClefiaF0Xor.2 ClefiaF1Xor.1 ByteCpy.114 ByteXor.112 ByteXor.113 ByteCpy.117 ClefiaDoubleSwap.1 ByteXor.112.1 ByteXor.11150 ClefiaF0Xor.1 ClefiaF1Xor ByteXor.114 ByteCpy.121 ByteXor.11152 ByteCpy ByteXor.143 ClefiaF0Xor.125 ByteCpy.119 ClefiaF1Xor.2 ByteCpy.116 ByteCpy.120 ByteXor.111 ClefiaDoubleSwap ClefiaKeySet ByteCpy.1 ByteXor.112.2 ByteCpy.11831 ByteXor.11151 ByteCpy.2 ByteXor.1 clefia
INFO-FLOW: Configuring Module : ByteCpy.115 ...
Execute       set_default_model ByteCpy.115 
Execute       apply_spec_resource_limit ByteCpy.115 
INFO-FLOW: Configuring Module : ByteXor.110 ...
Execute       set_default_model ByteXor.110 
Execute       apply_spec_resource_limit ByteXor.110 
INFO-FLOW: Configuring Module : ClefiaMul2 ...
Execute       set_default_model ClefiaMul2 
Execute       apply_spec_resource_limit ClefiaMul2 
INFO-FLOW: Configuring Module : ByteCpy.118 ...
Execute       set_default_model ByteCpy.118 
Execute       apply_spec_resource_limit ByteCpy.118 
INFO-FLOW: Configuring Module : ByteXor ...
Execute       set_default_model ByteXor 
Execute       apply_spec_resource_limit ByteXor 
INFO-FLOW: Configuring Module : ClefiaF0Xor.2 ...
Execute       set_default_model ClefiaF0Xor.2 
Execute       apply_spec_resource_limit ClefiaF0Xor.2 
INFO-FLOW: Configuring Module : ClefiaF1Xor.1 ...
Execute       set_default_model ClefiaF1Xor.1 
Execute       apply_spec_resource_limit ClefiaF1Xor.1 
INFO-FLOW: Configuring Module : ByteCpy.114 ...
Execute       set_default_model ByteCpy.114 
Execute       apply_spec_resource_limit ByteCpy.114 
INFO-FLOW: Configuring Module : ByteXor.112 ...
Execute       set_default_model ByteXor.112 
Execute       apply_spec_resource_limit ByteXor.112 
INFO-FLOW: Configuring Module : ByteXor.113 ...
Execute       set_default_model ByteXor.113 
Execute       apply_spec_resource_limit ByteXor.113 
INFO-FLOW: Configuring Module : ByteCpy.117 ...
Execute       set_default_model ByteCpy.117 
Execute       apply_spec_resource_limit ByteCpy.117 
INFO-FLOW: Configuring Module : ClefiaDoubleSwap.1 ...
Execute       set_default_model ClefiaDoubleSwap.1 
Execute       apply_spec_resource_limit ClefiaDoubleSwap.1 
INFO-FLOW: Configuring Module : ByteXor.112.1 ...
Execute       set_default_model ByteXor.112.1 
Execute       apply_spec_resource_limit ByteXor.112.1 
INFO-FLOW: Configuring Module : ByteXor.11150 ...
Execute       set_default_model ByteXor.11150 
Execute       apply_spec_resource_limit ByteXor.11150 
INFO-FLOW: Configuring Module : ClefiaF0Xor.1 ...
Execute       set_default_model ClefiaF0Xor.1 
Execute       apply_spec_resource_limit ClefiaF0Xor.1 
INFO-FLOW: Configuring Module : ClefiaF1Xor ...
Execute       set_default_model ClefiaF1Xor 
Execute       apply_spec_resource_limit ClefiaF1Xor 
INFO-FLOW: Configuring Module : ByteXor.114 ...
Execute       set_default_model ByteXor.114 
Execute       apply_spec_resource_limit ByteXor.114 
INFO-FLOW: Configuring Module : ByteCpy.121 ...
Execute       set_default_model ByteCpy.121 
Execute       apply_spec_resource_limit ByteCpy.121 
INFO-FLOW: Configuring Module : ByteXor.11152 ...
Execute       set_default_model ByteXor.11152 
Execute       apply_spec_resource_limit ByteXor.11152 
INFO-FLOW: Configuring Module : ByteCpy ...
Execute       set_default_model ByteCpy 
Execute       apply_spec_resource_limit ByteCpy 
INFO-FLOW: Configuring Module : ByteXor.143 ...
Execute       set_default_model ByteXor.143 
Execute       apply_spec_resource_limit ByteXor.143 
INFO-FLOW: Configuring Module : ClefiaF0Xor.125 ...
Execute       set_default_model ClefiaF0Xor.125 
Execute       apply_spec_resource_limit ClefiaF0Xor.125 
INFO-FLOW: Configuring Module : ByteCpy.119 ...
Execute       set_default_model ByteCpy.119 
Execute       apply_spec_resource_limit ByteCpy.119 
INFO-FLOW: Configuring Module : ClefiaF1Xor.2 ...
Execute       set_default_model ClefiaF1Xor.2 
Execute       apply_spec_resource_limit ClefiaF1Xor.2 
INFO-FLOW: Configuring Module : ByteCpy.116 ...
Execute       set_default_model ByteCpy.116 
Execute       apply_spec_resource_limit ByteCpy.116 
INFO-FLOW: Configuring Module : ByteCpy.120 ...
Execute       set_default_model ByteCpy.120 
Execute       apply_spec_resource_limit ByteCpy.120 
INFO-FLOW: Configuring Module : ByteXor.111 ...
Execute       set_default_model ByteXor.111 
Execute       apply_spec_resource_limit ByteXor.111 
INFO-FLOW: Configuring Module : ClefiaDoubleSwap ...
Execute       set_default_model ClefiaDoubleSwap 
Execute       apply_spec_resource_limit ClefiaDoubleSwap 
INFO-FLOW: Configuring Module : ClefiaKeySet ...
Execute       set_default_model ClefiaKeySet 
Execute       apply_spec_resource_limit ClefiaKeySet 
INFO-FLOW: Configuring Module : ByteCpy.1 ...
Execute       set_default_model ByteCpy.1 
Execute       apply_spec_resource_limit ByteCpy.1 
INFO-FLOW: Configuring Module : ByteXor.112.2 ...
Execute       set_default_model ByteXor.112.2 
Execute       apply_spec_resource_limit ByteXor.112.2 
INFO-FLOW: Configuring Module : ByteCpy.11831 ...
Execute       set_default_model ByteCpy.11831 
Execute       apply_spec_resource_limit ByteCpy.11831 
INFO-FLOW: Configuring Module : ByteXor.11151 ...
Execute       set_default_model ByteXor.11151 
Execute       apply_spec_resource_limit ByteXor.11151 
INFO-FLOW: Configuring Module : ByteCpy.2 ...
Execute       set_default_model ByteCpy.2 
Execute       apply_spec_resource_limit ByteCpy.2 
INFO-FLOW: Configuring Module : ByteXor.1 ...
Execute       set_default_model ByteXor.1 
Execute       apply_spec_resource_limit ByteXor.1 
INFO-FLOW: Configuring Module : clefia ...
Execute       set_default_model clefia 
Execute       apply_spec_resource_limit clefia 
INFO-FLOW: Model list for preprocess: ByteCpy.115 ByteXor.110 ClefiaMul2 ByteCpy.118 ByteXor ClefiaF0Xor.2 ClefiaF1Xor.1 ByteCpy.114 ByteXor.112 ByteXor.113 ByteCpy.117 ClefiaDoubleSwap.1 ByteXor.112.1 ByteXor.11150 ClefiaF0Xor.1 ClefiaF1Xor ByteXor.114 ByteCpy.121 ByteXor.11152 ByteCpy ByteXor.143 ClefiaF0Xor.125 ByteCpy.119 ClefiaF1Xor.2 ByteCpy.116 ByteCpy.120 ByteXor.111 ClefiaDoubleSwap ClefiaKeySet ByteCpy.1 ByteXor.112.2 ByteCpy.11831 ByteXor.11151 ByteCpy.2 ByteXor.1 clefia
INFO-FLOW: Preprocessing Module: ByteCpy.115 ...
Execute       set_default_model ByteCpy.115 
Execute       cdfg_preprocess -model ByteCpy.115 
Execute       rtl_gen_preprocess ByteCpy.115 
INFO-FLOW: Preprocessing Module: ByteXor.110 ...
Execute       set_default_model ByteXor.110 
Execute       cdfg_preprocess -model ByteXor.110 
Execute       rtl_gen_preprocess ByteXor.110 
INFO-FLOW: Preprocessing Module: ClefiaMul2 ...
Execute       set_default_model ClefiaMul2 
Execute       cdfg_preprocess -model ClefiaMul2 
Execute       rtl_gen_preprocess ClefiaMul2 
INFO-FLOW: Preprocessing Module: ByteCpy.118 ...
Execute       set_default_model ByteCpy.118 
Execute       cdfg_preprocess -model ByteCpy.118 
Execute       rtl_gen_preprocess ByteCpy.118 
INFO-FLOW: Preprocessing Module: ByteXor ...
Execute       set_default_model ByteXor 
Execute       cdfg_preprocess -model ByteXor 
Execute       rtl_gen_preprocess ByteXor 
INFO-FLOW: Preprocessing Module: ClefiaF0Xor.2 ...
Execute       set_default_model ClefiaF0Xor.2 
Execute       cdfg_preprocess -model ClefiaF0Xor.2 
Execute       rtl_gen_preprocess ClefiaF0Xor.2 
INFO-FLOW: Preprocessing Module: ClefiaF1Xor.1 ...
Execute       set_default_model ClefiaF1Xor.1 
Execute       cdfg_preprocess -model ClefiaF1Xor.1 
Execute       rtl_gen_preprocess ClefiaF1Xor.1 
INFO-FLOW: Preprocessing Module: ByteCpy.114 ...
Execute       set_default_model ByteCpy.114 
Execute       cdfg_preprocess -model ByteCpy.114 
Execute       rtl_gen_preprocess ByteCpy.114 
INFO-FLOW: Preprocessing Module: ByteXor.112 ...
Execute       set_default_model ByteXor.112 
Execute       cdfg_preprocess -model ByteXor.112 
Execute       rtl_gen_preprocess ByteXor.112 
INFO-FLOW: Preprocessing Module: ByteXor.113 ...
Execute       set_default_model ByteXor.113 
Execute       cdfg_preprocess -model ByteXor.113 
Execute       rtl_gen_preprocess ByteXor.113 
INFO-FLOW: Preprocessing Module: ByteCpy.117 ...
Execute       set_default_model ByteCpy.117 
Execute       cdfg_preprocess -model ByteCpy.117 
Execute       rtl_gen_preprocess ByteCpy.117 
INFO-FLOW: Preprocessing Module: ClefiaDoubleSwap.1 ...
Execute       set_default_model ClefiaDoubleSwap.1 
Execute       cdfg_preprocess -model ClefiaDoubleSwap.1 
Execute       rtl_gen_preprocess ClefiaDoubleSwap.1 
INFO-FLOW: Preprocessing Module: ByteXor.112.1 ...
Execute       set_default_model ByteXor.112.1 
Execute       cdfg_preprocess -model ByteXor.112.1 
Execute       rtl_gen_preprocess ByteXor.112.1 
INFO-FLOW: Preprocessing Module: ByteXor.11150 ...
Execute       set_default_model ByteXor.11150 
Execute       cdfg_preprocess -model ByteXor.11150 
Execute       rtl_gen_preprocess ByteXor.11150 
INFO-FLOW: Preprocessing Module: ClefiaF0Xor.1 ...
Execute       set_default_model ClefiaF0Xor.1 
Execute       cdfg_preprocess -model ClefiaF0Xor.1 
Execute       rtl_gen_preprocess ClefiaF0Xor.1 
INFO-FLOW: Preprocessing Module: ClefiaF1Xor ...
Execute       set_default_model ClefiaF1Xor 
Execute       cdfg_preprocess -model ClefiaF1Xor 
Execute       rtl_gen_preprocess ClefiaF1Xor 
INFO-FLOW: Preprocessing Module: ByteXor.114 ...
Execute       set_default_model ByteXor.114 
Execute       cdfg_preprocess -model ByteXor.114 
Execute       rtl_gen_preprocess ByteXor.114 
INFO-FLOW: Preprocessing Module: ByteCpy.121 ...
Execute       set_default_model ByteCpy.121 
Execute       cdfg_preprocess -model ByteCpy.121 
Execute       rtl_gen_preprocess ByteCpy.121 
INFO-FLOW: Preprocessing Module: ByteXor.11152 ...
Execute       set_default_model ByteXor.11152 
Execute       cdfg_preprocess -model ByteXor.11152 
Execute       rtl_gen_preprocess ByteXor.11152 
INFO-FLOW: Preprocessing Module: ByteCpy ...
Execute       set_default_model ByteCpy 
Execute       cdfg_preprocess -model ByteCpy 
Execute       rtl_gen_preprocess ByteCpy 
INFO-FLOW: Preprocessing Module: ByteXor.143 ...
Execute       set_default_model ByteXor.143 
Execute       cdfg_preprocess -model ByteXor.143 
Execute       rtl_gen_preprocess ByteXor.143 
INFO-FLOW: Preprocessing Module: ClefiaF0Xor.125 ...
Execute       set_default_model ClefiaF0Xor.125 
Execute       cdfg_preprocess -model ClefiaF0Xor.125 
Execute       rtl_gen_preprocess ClefiaF0Xor.125 
INFO-FLOW: Preprocessing Module: ByteCpy.119 ...
Execute       set_default_model ByteCpy.119 
Execute       cdfg_preprocess -model ByteCpy.119 
Execute       rtl_gen_preprocess ByteCpy.119 
INFO-FLOW: Preprocessing Module: ClefiaF1Xor.2 ...
Execute       set_default_model ClefiaF1Xor.2 
Execute       cdfg_preprocess -model ClefiaF1Xor.2 
Execute       rtl_gen_preprocess ClefiaF1Xor.2 
INFO-FLOW: Preprocessing Module: ByteCpy.116 ...
Execute       set_default_model ByteCpy.116 
Execute       cdfg_preprocess -model ByteCpy.116 
Execute       rtl_gen_preprocess ByteCpy.116 
INFO-FLOW: Preprocessing Module: ByteCpy.120 ...
Execute       set_default_model ByteCpy.120 
Execute       cdfg_preprocess -model ByteCpy.120 
Execute       rtl_gen_preprocess ByteCpy.120 
INFO-FLOW: Preprocessing Module: ByteXor.111 ...
Execute       set_default_model ByteXor.111 
Execute       cdfg_preprocess -model ByteXor.111 
Execute       rtl_gen_preprocess ByteXor.111 
INFO-FLOW: Preprocessing Module: ClefiaDoubleSwap ...
Execute       set_default_model ClefiaDoubleSwap 
Execute       cdfg_preprocess -model ClefiaDoubleSwap 
Execute       rtl_gen_preprocess ClefiaDoubleSwap 
INFO-FLOW: Preprocessing Module: ClefiaKeySet ...
Execute       set_default_model ClefiaKeySet 
Execute       cdfg_preprocess -model ClefiaKeySet 
Execute       rtl_gen_preprocess ClefiaKeySet 
INFO-FLOW: Preprocessing Module: ByteCpy.1 ...
Execute       set_default_model ByteCpy.1 
Execute       cdfg_preprocess -model ByteCpy.1 
Execute       rtl_gen_preprocess ByteCpy.1 
INFO-FLOW: Preprocessing Module: ByteXor.112.2 ...
Execute       set_default_model ByteXor.112.2 
Execute       cdfg_preprocess -model ByteXor.112.2 
Execute       rtl_gen_preprocess ByteXor.112.2 
INFO-FLOW: Preprocessing Module: ByteCpy.11831 ...
Execute       set_default_model ByteCpy.11831 
Execute       cdfg_preprocess -model ByteCpy.11831 
Execute       rtl_gen_preprocess ByteCpy.11831 
INFO-FLOW: Preprocessing Module: ByteXor.11151 ...
Execute       set_default_model ByteXor.11151 
Execute       cdfg_preprocess -model ByteXor.11151 
Execute       rtl_gen_preprocess ByteXor.11151 
INFO-FLOW: Preprocessing Module: ByteCpy.2 ...
Execute       set_default_model ByteCpy.2 
Execute       cdfg_preprocess -model ByteCpy.2 
Execute       rtl_gen_preprocess ByteCpy.2 
INFO-FLOW: Preprocessing Module: ByteXor.1 ...
Execute       set_default_model ByteXor.1 
Execute       cdfg_preprocess -model ByteXor.1 
Execute       rtl_gen_preprocess ByteXor.1 
INFO-FLOW: Preprocessing Module: clefia ...
Execute       set_default_model clefia 
Execute       cdfg_preprocess -model clefia 
Execute       rtl_gen_preprocess clefia 
INFO-FLOW: Model list for synthesis: ByteCpy.115 ByteXor.110 ClefiaMul2 ByteCpy.118 ByteXor ClefiaF0Xor.2 ClefiaF1Xor.1 ByteCpy.114 ByteXor.112 ByteXor.113 ByteCpy.117 ClefiaDoubleSwap.1 ByteXor.112.1 ByteXor.11150 ClefiaF0Xor.1 ClefiaF1Xor ByteXor.114 ByteCpy.121 ByteXor.11152 ByteCpy ByteXor.143 ClefiaF0Xor.125 ByteCpy.119 ClefiaF1Xor.2 ByteCpy.116 ByteCpy.120 ByteXor.111 ClefiaDoubleSwap ClefiaKeySet ByteCpy.1 ByteXor.112.2 ByteCpy.11831 ByteXor.11151 ByteCpy.2 ByteXor.1 clefia
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteCpy.115 
Execute       schedule -model ByteCpy.115 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.115': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_115.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_115.sched.adb -f 
INFO-FLOW: Finish scheduling ByteCpy.115.
Execute       set_default_model ByteCpy.115 
Execute       bind -model ByteCpy.115 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_115.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_115.bind.adb -f 
INFO-FLOW: Finish binding ByteCpy.115.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteXor.110 
Execute       schedule -model ByteXor.110 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.110': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_110.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_110.sched.adb -f 
INFO-FLOW: Finish scheduling ByteXor.110.
Execute       set_default_model ByteXor.110 
Execute       bind -model ByteXor.110 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_110.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_110.bind.adb -f 
INFO-FLOW: Finish binding ByteXor.110.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaMul2 
Execute       schedule -model ClefiaMul2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaMul2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaMul2.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaMul2.
Execute       set_default_model ClefiaMul2 
Execute       bind -model ClefiaMul2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaMul2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaMul2.bind.adb -f 
INFO-FLOW: Finish binding ClefiaMul2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteCpy.118 
Execute       schedule -model ByteCpy.118 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.118': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_118.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_118.sched.adb -f 
INFO-FLOW: Finish scheduling ByteCpy.118.
Execute       set_default_model ByteCpy.118 
Execute       bind -model ByteCpy.118 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_118.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_118.bind.adb -f 
INFO-FLOW: Finish binding ByteCpy.118.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteXor 
Execute       schedule -model ByteXor 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor.sched.adb -f 
INFO-FLOW: Finish scheduling ByteXor.
Execute       set_default_model ByteXor 
Execute       bind -model ByteXor 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor.bind.adb -f 
INFO-FLOW: Finish binding ByteXor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaF0Xor.2 
Execute       schedule -model ClefiaF0Xor.2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.2': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_2.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaF0Xor.2.
Execute       set_default_model ClefiaF0Xor.2 
Execute       bind -model ClefiaF0Xor.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.118 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_2.bind.adb -f 
INFO-FLOW: Finish binding ClefiaF0Xor.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaF1Xor.1 
Execute       schedule -model ClefiaF1Xor.1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaF1Xor.1.
Execute       set_default_model ClefiaF1Xor.1 
Execute       bind -model ClefiaF1Xor.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.132 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaF1Xor.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteCpy.114 
Execute       schedule -model ByteCpy.114 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_114.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_114.sched.adb -f 
INFO-FLOW: Finish scheduling ByteCpy.114.
Execute       set_default_model ByteCpy.114 
Execute       bind -model ByteCpy.114 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_114.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_114.bind.adb -f 
INFO-FLOW: Finish binding ByteCpy.114.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteXor.112 
Execute       schedule -model ByteXor.112 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112.sched.adb -f 
INFO-FLOW: Finish scheduling ByteXor.112.
Execute       set_default_model ByteXor.112 
Execute       bind -model ByteXor.112 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112.bind.adb -f 
INFO-FLOW: Finish binding ByteXor.112.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteXor.113 
Execute       schedule -model ByteXor.113 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.113': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_113.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_113.sched.adb -f 
INFO-FLOW: Finish scheduling ByteXor.113.
Execute       set_default_model ByteXor.113 
Execute       bind -model ByteXor.113 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_113.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_113.bind.adb -f 
INFO-FLOW: Finish binding ByteXor.113.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteCpy.117 
Execute       schedule -model ByteCpy.117 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.117': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_117.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_117.sched.adb -f 
INFO-FLOW: Finish scheduling ByteCpy.117.
Execute       set_default_model ByteCpy.117 
Execute       bind -model ByteCpy.117 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_117.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_117.bind.adb -f 
INFO-FLOW: Finish binding ByteCpy.117.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaDoubleSwap.1 
Execute       schedule -model ClefiaDoubleSwap.1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap.1': contains subfunction 'ByteCpy.117' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.118 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaDoubleSwap.1.
Execute       set_default_model ClefiaDoubleSwap.1 
Execute       bind -model ClefiaDoubleSwap.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaDoubleSwap.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteXor.112.1 
Execute       schedule -model ByteXor.112.1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_1.sched.adb -f 
INFO-FLOW: Finish scheduling ByteXor.112.1.
Execute       set_default_model ByteXor.112.1 
Execute       bind -model ByteXor.112.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_1.bind.adb -f 
INFO-FLOW: Finish binding ByteXor.112.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteXor.11150 
Execute       schedule -model ByteXor.11150 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11150': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11150.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11150.sched.adb -f 
INFO-FLOW: Finish scheduling ByteXor.11150.
Execute       set_default_model ByteXor.11150 
Execute       bind -model ByteXor.11150 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11150.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11150.bind.adb -f 
INFO-FLOW: Finish binding ByteXor.11150.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaF0Xor.1 
Execute       schedule -model ClefiaF0Xor.1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaF0Xor.1.
Execute       set_default_model ClefiaF0Xor.1 
Execute       bind -model ClefiaF0Xor.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.102 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.121 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaF0Xor.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaF1Xor 
Execute       schedule -model ClefiaF1Xor 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaF1Xor.
Execute       set_default_model ClefiaF1Xor 
Execute       bind -model ClefiaF1Xor 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.133 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor.bind.adb -f 
INFO-FLOW: Finish binding ClefiaF1Xor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteXor.114 
Execute       schedule -model ByteXor.114 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_114.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_114.sched.adb -f 
INFO-FLOW: Finish scheduling ByteXor.114.
Execute       set_default_model ByteXor.114 
Execute       bind -model ByteXor.114 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_114.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_114.bind.adb -f 
INFO-FLOW: Finish binding ByteXor.114.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteCpy.121 
Execute       schedule -model ByteCpy.121 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.121': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_121.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_121.sched.adb -f 
INFO-FLOW: Finish scheduling ByteCpy.121.
Execute       set_default_model ByteCpy.121 
Execute       bind -model ByteCpy.121 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_121.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_121.bind.adb -f 
INFO-FLOW: Finish binding ByteCpy.121.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteXor.11152 
Execute       schedule -model ByteXor.11152 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11152': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11152.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11152.sched.adb -f 
INFO-FLOW: Finish scheduling ByteXor.11152.
Execute       set_default_model ByteXor.11152 
Execute       bind -model ByteXor.11152 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11152.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11152.bind.adb -f 
INFO-FLOW: Finish binding ByteXor.11152.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteCpy 
Execute       schedule -model ByteCpy 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy.sched.adb -f 
INFO-FLOW: Finish scheduling ByteCpy.
Execute       set_default_model ByteCpy 
Execute       bind -model ByteCpy 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy.bind.adb -f 
INFO-FLOW: Finish binding ByteCpy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteXor.143 
Execute       schedule -model ByteXor.143 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.143': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_143.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_143.sched.adb -f 
INFO-FLOW: Finish scheduling ByteXor.143.
Execute       set_default_model ByteXor.143 
Execute       bind -model ByteXor.143 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_143.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_143.bind.adb -f 
INFO-FLOW: Finish binding ByteXor.143.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaF0Xor.125 
Execute       schedule -model ClefiaF0Xor.125 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.125': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_125.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_125.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaF0Xor.125.
Execute       set_default_model ClefiaF0Xor.125 
Execute       bind -model ClefiaF0Xor.125 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.109 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_125.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.107 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_125.bind.adb -f 
INFO-FLOW: Finish binding ClefiaF0Xor.125.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteCpy.119 
Execute       schedule -model ByteCpy.119 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.119': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_119.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_119.sched.adb -f 
INFO-FLOW: Finish scheduling ByteCpy.119.
Execute       set_default_model ByteCpy.119 
Execute       bind -model ByteCpy.119 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_119.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_119.bind.adb -f 
INFO-FLOW: Finish binding ByteCpy.119.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaF1Xor.2 
Execute       schedule -model ClefiaF1Xor.2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.2': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_2.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaF1Xor.2.
Execute       set_default_model ClefiaF1Xor.2 
Execute       bind -model ClefiaF1Xor.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.115 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.121 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_2.bind.adb -f 
INFO-FLOW: Finish binding ClefiaF1Xor.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteCpy.116 
Execute       schedule -model ByteCpy.116 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_116.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_116.sched.adb -f 
INFO-FLOW: Finish scheduling ByteCpy.116.
Execute       set_default_model ByteCpy.116 
Execute       bind -model ByteCpy.116 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_116.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_116.bind.adb -f 
INFO-FLOW: Finish binding ByteCpy.116.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteCpy.120 
Execute       schedule -model ByteCpy.120 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.120': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_120.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_120.sched.adb -f 
INFO-FLOW: Finish scheduling ByteCpy.120.
Execute       set_default_model ByteCpy.120 
Execute       bind -model ByteCpy.120 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_120.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_120.bind.adb -f 
INFO-FLOW: Finish binding ByteCpy.120.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteXor.111 
Execute       schedule -model ByteXor.111 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.111': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_111.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_111.sched.adb -f 
INFO-FLOW: Finish scheduling ByteXor.111.
Execute       set_default_model ByteXor.111 
Execute       bind -model ByteXor.111 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_111.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_111.bind.adb -f 
INFO-FLOW: Finish binding ByteXor.111.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaDoubleSwap 
Execute       schedule -model ClefiaDoubleSwap 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap': contains subfunction 'ByteCpy' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaDoubleSwap.
Execute       set_default_model ClefiaDoubleSwap 
Execute       bind -model ClefiaDoubleSwap 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap.bind.adb -f 
INFO-FLOW: Finish binding ClefiaDoubleSwap.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet 
Execute       schedule -model ClefiaKeySet 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ByteCpy.115' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.772 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.891 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaKeySet.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.939 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaKeySet.sched.adb -f 
Command       db_write done; 0.117 sec.
INFO-FLOW: Finish scheduling ClefiaKeySet.
Execute       set_default_model ClefiaKeySet 
Execute       bind -model ClefiaKeySet 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.061 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.117 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaKeySet.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.95 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaKeySet.bind.adb -f 
Command       db_write done; 0.169 sec.
INFO-FLOW: Finish binding ClefiaKeySet.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteCpy.1 
Execute       schedule -model ByteCpy.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.1'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load', clefia.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_1', clefia.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_2', clefia.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_3', clefia.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_10', clefia.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_14', clefia.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.239 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.419 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_1.sched.adb -f 
INFO-FLOW: Finish scheduling ByteCpy.1.
Execute       set_default_model ByteCpy.1 
Execute       bind -model ByteCpy.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.103 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_1.bind.adb -f 
INFO-FLOW: Finish binding ByteCpy.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteXor.112.2 
Execute       schedule -model ByteXor.112.2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_2.sched.adb -f 
INFO-FLOW: Finish scheduling ByteXor.112.2.
Execute       set_default_model ByteXor.112.2 
Execute       bind -model ByteXor.112.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_2.bind.adb -f 
INFO-FLOW: Finish binding ByteXor.112.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteCpy.11831 
Execute       schedule -model ByteCpy.11831 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11831': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_11831.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_11831.sched.adb -f 
INFO-FLOW: Finish scheduling ByteCpy.11831.
Execute       set_default_model ByteCpy.11831 
Execute       bind -model ByteCpy.11831 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_11831.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_11831.bind.adb -f 
INFO-FLOW: Finish binding ByteCpy.11831.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteXor.11151 
Execute       schedule -model ByteXor.11151 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11151': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11151.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11151.sched.adb -f 
INFO-FLOW: Finish scheduling ByteXor.11151.
Execute       set_default_model ByteXor.11151 
Execute       bind -model ByteXor.11151 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11151.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11151.bind.adb -f 
INFO-FLOW: Finish binding ByteXor.11151.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteCpy.2 
Execute       schedule -model ByteCpy.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.2'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:117) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:117) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:117) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_7', clefia.c:117) on array 'src' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_17_write_ln117', clefia.c:117) of variable 'src_load_10', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_21_write_ln117', clefia.c:117) of variable 'src_load_14', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_2.sched.adb -f 
INFO-FLOW: Finish scheduling ByteCpy.2.
Execute       set_default_model ByteCpy.2 
Execute       bind -model ByteCpy.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.122 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_2.bind.adb -f 
INFO-FLOW: Finish binding ByteCpy.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ByteXor.1 
Execute       schedule -model ByteXor.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteXor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_2', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, function 'ByteXor.1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.212 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_1.sched.adb -f 
INFO-FLOW: Finish scheduling ByteXor.1.
Execute       set_default_model ByteXor.1 
Execute       bind -model ByteXor.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.113 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_1.bind.adb -f 
INFO-FLOW: Finish binding ByteXor.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model clefia 
Execute       schedule -model clefia 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.405 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.345 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.sched.adb -f 
INFO-FLOW: Finish scheduling clefia.
Execute       set_default_model clefia 
Execute       bind -model clefia 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.623 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.042 seconds; current allocated memory: 1.100 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.112 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.bind.adb -f 
INFO-FLOW: Finish binding clefia.
Execute       get_model_list clefia -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess ByteCpy.115 
Execute       rtl_gen_preprocess ByteXor.110 
Execute       rtl_gen_preprocess ClefiaMul2 
Execute       rtl_gen_preprocess ByteCpy.118 
Execute       rtl_gen_preprocess ByteXor 
Execute       rtl_gen_preprocess ClefiaF0Xor.2 
Execute       rtl_gen_preprocess ClefiaF1Xor.1 
Execute       rtl_gen_preprocess ByteCpy.114 
Execute       rtl_gen_preprocess ByteXor.112 
Execute       rtl_gen_preprocess ByteXor.113 
Execute       rtl_gen_preprocess ByteCpy.117 
Execute       rtl_gen_preprocess ClefiaDoubleSwap.1 
Execute       rtl_gen_preprocess ByteXor.112.1 
Execute       rtl_gen_preprocess ByteXor.11150 
Execute       rtl_gen_preprocess ClefiaF0Xor.1 
Execute       rtl_gen_preprocess ClefiaF1Xor 
Execute       rtl_gen_preprocess ByteXor.114 
Execute       rtl_gen_preprocess ByteCpy.121 
Execute       rtl_gen_preprocess ByteXor.11152 
Execute       rtl_gen_preprocess ByteCpy 
Execute       rtl_gen_preprocess ByteXor.143 
Execute       rtl_gen_preprocess ClefiaF0Xor.125 
Execute       rtl_gen_preprocess ByteCpy.119 
Execute       rtl_gen_preprocess ClefiaF1Xor.2 
Execute       rtl_gen_preprocess ByteCpy.116 
Execute       rtl_gen_preprocess ByteCpy.120 
Execute       rtl_gen_preprocess ByteXor.111 
Execute       rtl_gen_preprocess ClefiaDoubleSwap 
Execute       rtl_gen_preprocess ClefiaKeySet 
Execute       rtl_gen_preprocess ByteCpy.1 
Execute       rtl_gen_preprocess ByteXor.112.2 
Execute       rtl_gen_preprocess ByteCpy.11831 
Execute       rtl_gen_preprocess ByteXor.11151 
Execute       rtl_gen_preprocess ByteCpy.2 
Execute       rtl_gen_preprocess ByteXor.1 
Execute       rtl_gen_preprocess clefia 
INFO-FLOW: Model list for RTL generation: ByteCpy.115 ByteXor.110 ClefiaMul2 ByteCpy.118 ByteXor ClefiaF0Xor.2 ClefiaF1Xor.1 ByteCpy.114 ByteXor.112 ByteXor.113 ByteCpy.117 ClefiaDoubleSwap.1 ByteXor.112.1 ByteXor.11150 ClefiaF0Xor.1 ClefiaF1Xor ByteXor.114 ByteCpy.121 ByteXor.11152 ByteCpy ByteXor.143 ClefiaF0Xor.125 ByteCpy.119 ClefiaF1Xor.2 ByteCpy.116 ByteCpy.120 ByteXor.111 ClefiaDoubleSwap ClefiaKeySet ByteCpy.1 ByteXor.112.2 ByteCpy.11831 ByteXor.11151 ByteCpy.2 ByteXor.1 clefia
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteCpy.115 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_115.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.322 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteCpy.115 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteCpy_115 
Execute       gen_rtl ByteCpy.115 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteCpy_115 
Execute       syn_report -csynth -model ByteCpy.115 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_115_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteCpy.115 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_115_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteCpy.115 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_115.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteCpy.115 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_115.adb 
Execute       db_write -model ByteCpy.115 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteCpy.115 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_115 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteXor.110 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_110.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteXor.110 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteXor_110 
Execute       gen_rtl ByteXor.110 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteXor_110 
Execute       syn_report -csynth -model ByteXor.110 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_110_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteXor.110 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_110_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteXor.110 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_110.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteXor.110 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_110.adb 
Execute       db_write -model ByteXor.110 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteXor.110 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_110 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaMul2 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaMul2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaMul2 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ClefiaMul2 
Execute       gen_rtl ClefiaMul2 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ClefiaMul2 
Execute       syn_report -csynth -model ClefiaMul2 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ClefiaMul2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaMul2 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ClefiaMul2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaMul2 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaMul2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaMul2 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaMul2.adb 
Execute       db_write -model ClefiaMul2 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaMul2 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaMul2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteCpy.118 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_118.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteCpy.118 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteCpy_118 
Execute       gen_rtl ByteCpy.118 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteCpy_118 
Execute       syn_report -csynth -model ByteCpy.118 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_118_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteCpy.118 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_118_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteCpy.118 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_118.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteCpy.118 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_118.adb 
Execute       db_write -model ByteCpy.118 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteCpy.118 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_118 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteXor -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteXor -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteXor 
Execute       gen_rtl ByteXor -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteXor 
Execute       syn_report -csynth -model ByteXor -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteXor -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteXor -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteXor -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor.adb 
Execute       db_write -model ByteXor -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteXor -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaF0Xor.2 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaF0Xor.2 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ClefiaF0Xor_2 
Execute       gen_rtl ClefiaF0Xor.2 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ClefiaF0Xor_2 
Execute       syn_report -csynth -model ClefiaF0Xor.2 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ClefiaF0Xor_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaF0Xor.2 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ClefiaF0Xor_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaF0Xor.2 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.134 sec.
Execute       db_write -model ClefiaF0Xor.2 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_2.adb 
Execute       db_write -model ClefiaF0Xor.2 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaF0Xor.2 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaF1Xor.1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaF1Xor.1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ClefiaF1Xor_1 
Execute       gen_rtl ClefiaF1Xor.1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ClefiaF1Xor_1 
Execute       syn_report -csynth -model ClefiaF1Xor.1 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ClefiaF1Xor_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaF1Xor.1 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ClefiaF1Xor_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaF1Xor.1 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.144 sec.
Execute       db_write -model ClefiaF1Xor.1 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_1.adb 
Execute       db_write -model ClefiaF1Xor.1 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaF1Xor.1 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteCpy.114 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_114.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteCpy.114 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteCpy_114 
Execute       gen_rtl ByteCpy.114 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteCpy_114 
Execute       syn_report -csynth -model ByteCpy.114 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_114_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteCpy.114 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_114_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteCpy.114 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_114.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteCpy.114 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_114.adb 
Execute       db_write -model ByteCpy.114 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteCpy.114 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_114 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteXor.112 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteXor.112 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteXor_112 
Execute       gen_rtl ByteXor.112 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteXor_112 
Execute       syn_report -csynth -model ByteXor.112 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_112_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteXor.112 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_112_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteXor.112 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteXor.112 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112.adb 
Execute       db_write -model ByteXor.112 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteXor.112 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteXor.113 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_113.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteXor.113 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteXor_113 
Execute       gen_rtl ByteXor.113 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteXor_113 
Execute       syn_report -csynth -model ByteXor.113 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_113_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteXor.113 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_113_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteXor.113 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_113.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteXor.113 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_113.adb 
Execute       db_write -model ByteXor.113 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteXor.113 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_113 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteCpy.117 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_117.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteCpy.117 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteCpy_117 
Execute       gen_rtl ByteCpy.117 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteCpy_117 
Execute       syn_report -csynth -model ByteCpy.117 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_117_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteCpy.117 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_117_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteCpy.117 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_117.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteCpy.117 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_117.adb 
Execute       db_write -model ByteCpy.117 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteCpy.117 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_117 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaDoubleSwap.1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaDoubleSwap.1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ClefiaDoubleSwap_1 
Execute       gen_rtl ClefiaDoubleSwap.1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ClefiaDoubleSwap_1 
Execute       syn_report -csynth -model ClefiaDoubleSwap.1 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ClefiaDoubleSwap_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaDoubleSwap.1 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ClefiaDoubleSwap_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaDoubleSwap.1 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.124 sec.
Execute       db_write -model ClefiaDoubleSwap.1 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap_1.adb 
Execute       db_write -model ClefiaDoubleSwap.1 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaDoubleSwap.1 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteXor.112.1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteXor.112.1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteXor_112_1 
Execute       gen_rtl ByteXor.112.1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteXor_112_1 
Execute       syn_report -csynth -model ByteXor.112.1 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_112_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteXor.112.1 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_112_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteXor.112.1 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteXor.112.1 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_1.adb 
Execute       db_write -model ByteXor.112.1 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteXor.112.1 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteXor.11150 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11150.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteXor.11150 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteXor_11150 
Execute       gen_rtl ByteXor.11150 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteXor_11150 
Execute       syn_report -csynth -model ByteXor.11150 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_11150_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteXor.11150 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_11150_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteXor.11150 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11150.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteXor.11150 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11150.adb 
Execute       db_write -model ByteXor.11150 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteXor.11150 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11150 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaF0Xor.1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaF0Xor.1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ClefiaF0Xor_1 
Execute       gen_rtl ClefiaF0Xor.1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ClefiaF0Xor_1 
Execute       syn_report -csynth -model ClefiaF0Xor.1 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ClefiaF0Xor_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaF0Xor.1 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ClefiaF0Xor_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaF0Xor.1 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.129 sec.
Execute       db_write -model ClefiaF0Xor.1 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_1.adb 
Execute       db_write -model ClefiaF0Xor.1 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaF0Xor.1 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaF1Xor -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaF1Xor -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ClefiaF1Xor 
Execute       gen_rtl ClefiaF1Xor -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ClefiaF1Xor 
Execute       syn_report -csynth -model ClefiaF1Xor -o D:/tmp/CLEFIA_ip/solution3/syn/report/ClefiaF1Xor_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaF1Xor -o D:/tmp/CLEFIA_ip/solution3/syn/report/ClefiaF1Xor_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaF1Xor -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.141 sec.
Execute       db_write -model ClefiaF1Xor -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor.adb 
Execute       db_write -model ClefiaF1Xor -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaF1Xor -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteXor.114 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_114.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteXor.114 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteXor_114 
Execute       gen_rtl ByteXor.114 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteXor_114 
Execute       syn_report -csynth -model ByteXor.114 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_114_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteXor.114 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_114_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteXor.114 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_114.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteXor.114 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_114.adb 
Execute       db_write -model ByteXor.114 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteXor.114 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_114 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteCpy.121 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_121.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteCpy.121 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteCpy_121 
Execute       gen_rtl ByteCpy.121 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteCpy_121 
Execute       syn_report -csynth -model ByteCpy.121 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_121_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteCpy.121 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_121_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteCpy.121 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_121.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteCpy.121 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_121.adb 
Execute       db_write -model ByteCpy.121 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteCpy.121 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_121 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteXor.11152 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11152.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteXor.11152 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteXor_11152 
Execute       gen_rtl ByteXor.11152 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteXor_11152 
Execute       syn_report -csynth -model ByteXor.11152 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_11152_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteXor.11152 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_11152_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteXor.11152 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11152.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteXor.11152 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11152.adb 
Execute       db_write -model ByteXor.11152 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteXor.11152 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11152 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteCpy -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteCpy -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteCpy 
Execute       gen_rtl ByteCpy -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteCpy 
Execute       syn_report -csynth -model ByteCpy -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteCpy -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteCpy -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteCpy -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy.adb 
Execute       db_write -model ByteCpy -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteCpy -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteXor.143 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_143.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteXor.143 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteXor_143 
Execute       gen_rtl ByteXor.143 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteXor_143 
Execute       syn_report -csynth -model ByteXor.143 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_143_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteXor.143 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_143_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteXor.143 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_143.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteXor.143 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_143.adb 
Execute       db_write -model ByteXor.143 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteXor.143 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_143 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaF0Xor.125 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_125.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaF0Xor.125 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ClefiaF0Xor_125 
Execute       gen_rtl ClefiaF0Xor.125 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ClefiaF0Xor_125 
Execute       syn_report -csynth -model ClefiaF0Xor.125 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ClefiaF0Xor_125_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaF0Xor.125 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ClefiaF0Xor_125_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaF0Xor.125 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_125.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.115 sec.
Execute       db_write -model ClefiaF0Xor.125 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_125.adb 
Execute       db_write -model ClefiaF0Xor.125 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaF0Xor.125 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_125 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteCpy.119 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_119.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteCpy.119 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteCpy_119 
Execute       gen_rtl ByteCpy.119 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteCpy_119 
Execute       syn_report -csynth -model ByteCpy.119 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_119_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteCpy.119 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_119_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteCpy.119 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_119.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteCpy.119 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_119.adb 
Execute       db_write -model ByteCpy.119 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteCpy.119 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_119 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaF1Xor.2 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaF1Xor.2 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ClefiaF1Xor_2 
Execute       gen_rtl ClefiaF1Xor.2 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ClefiaF1Xor_2 
Execute       syn_report -csynth -model ClefiaF1Xor.2 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ClefiaF1Xor_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaF1Xor.2 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ClefiaF1Xor_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaF1Xor.2 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.131 sec.
Execute       db_write -model ClefiaF1Xor.2 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_2.adb 
Execute       db_write -model ClefiaF1Xor.2 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaF1Xor.2 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteCpy.116 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_116.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteCpy.116 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteCpy_116 
Execute       gen_rtl ByteCpy.116 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteCpy_116 
Execute       syn_report -csynth -model ByteCpy.116 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_116_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteCpy.116 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_116_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteCpy.116 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_116.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteCpy.116 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_116.adb 
Execute       db_write -model ByteCpy.116 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteCpy.116 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_116 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteCpy.120 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_120.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteCpy.120 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteCpy_120 
Execute       gen_rtl ByteCpy.120 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteCpy_120 
Execute       syn_report -csynth -model ByteCpy.120 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_120_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteCpy.120 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_120_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteCpy.120 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_120.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteCpy.120 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_120.adb 
Execute       db_write -model ByteCpy.120 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteCpy.120 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_120 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteXor.111 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_111.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteXor.111 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteXor_111 
Execute       gen_rtl ByteXor.111 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteXor_111 
Execute       syn_report -csynth -model ByteXor.111 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_111_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteXor.111 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_111_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteXor.111 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_111.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteXor.111 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_111.adb 
Execute       db_write -model ByteXor.111 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteXor.111 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_111 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaDoubleSwap -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaDoubleSwap -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ClefiaDoubleSwap 
Execute       gen_rtl ClefiaDoubleSwap -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ClefiaDoubleSwap 
Execute       syn_report -csynth -model ClefiaDoubleSwap -o D:/tmp/CLEFIA_ip/solution3/syn/report/ClefiaDoubleSwap_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaDoubleSwap -o D:/tmp/CLEFIA_ip/solution3/syn/report/ClefiaDoubleSwap_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaDoubleSwap -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaDoubleSwap -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap.adb 
Execute       db_write -model ClefiaDoubleSwap -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaDoubleSwap -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaKeySet.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
Command       create_rtl_model done; 0.503 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.779 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ClefiaKeySet 
Execute       gen_rtl ClefiaKeySet -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ClefiaKeySet 
Execute       syn_report -csynth -model ClefiaKeySet -o D:/tmp/CLEFIA_ip/solution3/syn/report/ClefiaKeySet_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet -o D:/tmp/CLEFIA_ip/solution3/syn/report/ClefiaKeySet_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaKeySet.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.979 sec.
Execute       db_write -model ClefiaKeySet -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaKeySet.adb 
Command       db_write done; 0.201 sec.
Execute       db_write -model ClefiaKeySet -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaKeySet 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteCpy.1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_1' pipeline 'ByteCpy.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.744 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteCpy.1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteCpy_1 
Execute       gen_rtl ByteCpy.1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteCpy_1 
Execute       syn_report -csynth -model ByteCpy.1 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteCpy.1 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteCpy.1 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteCpy.1 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_1.adb 
Execute       db_write -model ByteCpy.1 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteCpy.1 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteXor.112.2 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteXor.112.2 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteXor_112_2 
Execute       gen_rtl ByteXor.112.2 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteXor_112_2 
Execute       syn_report -csynth -model ByteXor.112.2 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_112_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteXor.112.2 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_112_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteXor.112.2 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteXor.112.2 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_2.adb 
Execute       db_write -model ByteXor.112.2 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteXor.112.2 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteCpy.11831 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_11831.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11831'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteCpy.11831 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteCpy_11831 
Execute       gen_rtl ByteCpy.11831 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteCpy_11831 
Execute       syn_report -csynth -model ByteCpy.11831 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_11831_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteCpy.11831 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_11831_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteCpy.11831 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_11831.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteCpy.11831 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_11831.adb 
Execute       db_write -model ByteCpy.11831 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteCpy.11831 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_11831 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteXor.11151 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11151.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteXor.11151 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteXor_11151 
Execute       gen_rtl ByteXor.11151 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteXor_11151 
Execute       syn_report -csynth -model ByteXor.11151 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_11151_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteXor.11151 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_11151_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteXor.11151 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11151.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteXor.11151 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11151.adb 
Execute       db_write -model ByteXor.11151 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteXor.11151 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11151 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteCpy.2 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteCpy.2 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteCpy_2 
Execute       gen_rtl ByteCpy.2 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteCpy_2 
Execute       syn_report -csynth -model ByteCpy.2 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteCpy.2 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteCpy_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteCpy.2 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteCpy.2 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_2.adb 
Execute       db_write -model ByteCpy.2 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteCpy.2 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ByteXor.1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ByteXor.1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia_ByteXor_1 
Execute       gen_rtl ByteXor.1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia_ByteXor_1 
Execute       syn_report -csynth -model ByteXor.1 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ByteXor.1 -o D:/tmp/CLEFIA_ip/solution3/syn/report/ByteXor_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ByteXor.1 -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ByteXor.1 -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_1.adb 
Execute       db_write -model ByteXor.1 -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ByteXor.1 -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model clefia -top_prefix  -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
Command       create_rtl_model done; 0.377 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.100 GB.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl clefia -istop -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution3/syn/vhdl/clefia 
Command       gen_rtl done; 0.14 sec.
Execute       gen_rtl clefia -istop -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution3/syn/verilog/clefia 
Execute       syn_report -csynth -model clefia -o D:/tmp/CLEFIA_ip/solution3/syn/report/clefia_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model clefia -o D:/tmp/CLEFIA_ip/solution3/syn/report/clefia_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model clefia -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.184 sec.
Execute       db_write -model clefia -f -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.adb 
Command       db_write done; 0.171 sec.
Execute       db_write -model clefia -bindview -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info clefia -p D:/tmp/CLEFIA_ip/solution3/.autopilot/db -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia 
Execute       export_constraint_db -f -tool general -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.constraint.tcl 
Execute       syn_report -designview -model clefia -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.design.xml 
Command       syn_report done; 0.488 sec.
Execute       syn_report -csynthDesign -model clefia -o D:/tmp/CLEFIA_ip/solution3/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model clefia -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model clefia -o D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks clefia 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain clefia 
INFO-FLOW: Model list for RTL component generation: ByteCpy.115 ByteXor.110 ClefiaMul2 ByteCpy.118 ByteXor ClefiaF0Xor.2 ClefiaF1Xor.1 ByteCpy.114 ByteXor.112 ByteXor.113 ByteCpy.117 ClefiaDoubleSwap.1 ByteXor.112.1 ByteXor.11150 ClefiaF0Xor.1 ClefiaF1Xor ByteXor.114 ByteCpy.121 ByteXor.11152 ByteCpy ByteXor.143 ClefiaF0Xor.125 ByteCpy.119 ClefiaF1Xor.2 ByteCpy.116 ByteCpy.120 ByteXor.111 ClefiaDoubleSwap ClefiaKeySet ByteCpy.1 ByteXor.112.2 ByteCpy.11831 ByteXor.11151 ByteCpy.2 ByteXor.1 clefia
INFO-FLOW: Handling components in module [ByteCpy_115] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_115.compgen.tcl 
INFO-FLOW: Handling components in module [ByteXor_110] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_110.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaMul2] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaMul2.compgen.tcl 
INFO-FLOW: Handling components in module [ByteCpy_118] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_118.compgen.tcl 
INFO-FLOW: Handling components in module [ByteXor] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor.compgen.tcl 
INFO-FLOW: Found component clefia_mux_42_8_1_1.
INFO-FLOW: Append model clefia_mux_42_8_1_1
INFO-FLOW: Handling components in module [ClefiaF0Xor_2] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_2.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R
INFO-FLOW: Found component clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R
INFO-FLOW: Handling components in module [ClefiaF1Xor_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_1.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R
INFO-FLOW: Handling components in module [ByteCpy_114] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_114.compgen.tcl 
INFO-FLOW: Handling components in module [ByteXor_112] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112.compgen.tcl 
INFO-FLOW: Handling components in module [ByteXor_113] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_113.compgen.tcl 
INFO-FLOW: Handling components in module [ByteCpy_117] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_117.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaDoubleSwap_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap_1.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ByteXor_112_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_1.compgen.tcl 
INFO-FLOW: Handling components in module [ByteXor_11150] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11150.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaF0Xor_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_1.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaF1Xor] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor.compgen.tcl 
INFO-FLOW: Handling components in module [ByteXor_114] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_114.compgen.tcl 
INFO-FLOW: Handling components in module [ByteCpy_121] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_121.compgen.tcl 
INFO-FLOW: Handling components in module [ByteXor_11152] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11152.compgen.tcl 
INFO-FLOW: Handling components in module [ByteCpy] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy.compgen.tcl 
INFO-FLOW: Handling components in module [ByteXor_143] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_143.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaF0Xor_125] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_125.compgen.tcl 
INFO-FLOW: Handling components in module [ByteCpy_119] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_119.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaF1Xor_2] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_2.compgen.tcl 
INFO-FLOW: Handling components in module [ByteCpy_116] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_116.compgen.tcl 
INFO-FLOW: Handling components in module [ByteCpy_120] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_120.compgen.tcl 
INFO-FLOW: Found component clefia_ByteCpy_120_skey_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ByteCpy_120_skey_ROM_AUTO_1R
INFO-FLOW: Handling components in module [ByteXor_111] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_111.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaDoubleSwap] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaKeySet] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaKeySet.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaKeySet_skey_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaKeySet_skey_ROM_AUTO_1R
INFO-FLOW: Found component clefia_ClefiaKeySet_con192_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaKeySet_con192_ROM_AUTO_1R
INFO-FLOW: Found component clefia_ClefiaKeySet_con256_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaKeySet_con256_ROM_AUTO_1R
INFO-FLOW: Found component clefia_ClefiaKeySet_con128_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaKeySet_con128_ROM_AUTO_1R
INFO-FLOW: Found component clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W
INFO-FLOW: Found component clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W
INFO-FLOW: Found component clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W
INFO-FLOW: Found component clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W
INFO-FLOW: Found component clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ByteCpy_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_1.compgen.tcl 
INFO-FLOW: Handling components in module [ByteXor_112_2] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_2.compgen.tcl 
INFO-FLOW: Handling components in module [ByteCpy_11831] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_11831.compgen.tcl 
INFO-FLOW: Handling components in module [ByteXor_11151] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11151.compgen.tcl 
INFO-FLOW: Handling components in module [ByteCpy_2] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_2.compgen.tcl 
INFO-FLOW: Handling components in module [ByteXor_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_1.compgen.tcl 
INFO-FLOW: Handling components in module [clefia] ... 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.compgen.tcl 
INFO-FLOW: Found component clefia_fin_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_fin_RAM_AUTO_1R1W
INFO-FLOW: Found component clefia_rout_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_rout_RAM_AUTO_1R1W
INFO-FLOW: Found component clefia_rk_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_rk_RAM_AUTO_1R1W
INFO-FLOW: Found component clefia_control_s_axi.
INFO-FLOW: Append model clefia_control_s_axi
INFO-FLOW: Append model ByteCpy_115
INFO-FLOW: Append model ByteXor_110
INFO-FLOW: Append model ClefiaMul2
INFO-FLOW: Append model ByteCpy_118
INFO-FLOW: Append model ByteXor
INFO-FLOW: Append model ClefiaF0Xor_2
INFO-FLOW: Append model ClefiaF1Xor_1
INFO-FLOW: Append model ByteCpy_114
INFO-FLOW: Append model ByteXor_112
INFO-FLOW: Append model ByteXor_113
INFO-FLOW: Append model ByteCpy_117
INFO-FLOW: Append model ClefiaDoubleSwap_1
INFO-FLOW: Append model ByteXor_112_1
INFO-FLOW: Append model ByteXor_11150
INFO-FLOW: Append model ClefiaF0Xor_1
INFO-FLOW: Append model ClefiaF1Xor
INFO-FLOW: Append model ByteXor_114
INFO-FLOW: Append model ByteCpy_121
INFO-FLOW: Append model ByteXor_11152
INFO-FLOW: Append model ByteCpy
INFO-FLOW: Append model ByteXor_143
INFO-FLOW: Append model ClefiaF0Xor_125
INFO-FLOW: Append model ByteCpy_119
INFO-FLOW: Append model ClefiaF1Xor_2
INFO-FLOW: Append model ByteCpy_116
INFO-FLOW: Append model ByteCpy_120
INFO-FLOW: Append model ByteXor_111
INFO-FLOW: Append model ClefiaDoubleSwap
INFO-FLOW: Append model ClefiaKeySet
INFO-FLOW: Append model ByteCpy_1
INFO-FLOW: Append model ByteXor_112_2
INFO-FLOW: Append model ByteCpy_11831
INFO-FLOW: Append model ByteXor_11151
INFO-FLOW: Append model ByteCpy_2
INFO-FLOW: Append model ByteXor_1
INFO-FLOW: Append model clefia
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: clefia_mux_42_8_1_1 clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W clefia_ByteCpy_120_skey_ROM_AUTO_1R clefia_ClefiaKeySet_skey_ROM_AUTO_1R clefia_ClefiaKeySet_con192_ROM_AUTO_1R clefia_ClefiaKeySet_con256_ROM_AUTO_1R clefia_ClefiaKeySet_con128_ROM_AUTO_1R clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W clefia_fin_RAM_AUTO_1R1W clefia_rout_RAM_AUTO_1R1W clefia_rk_RAM_AUTO_1R1W clefia_control_s_axi ByteCpy_115 ByteXor_110 ClefiaMul2 ByteCpy_118 ByteXor ClefiaF0Xor_2 ClefiaF1Xor_1 ByteCpy_114 ByteXor_112 ByteXor_113 ByteCpy_117 ClefiaDoubleSwap_1 ByteXor_112_1 ByteXor_11150 ClefiaF0Xor_1 ClefiaF1Xor ByteXor_114 ByteCpy_121 ByteXor_11152 ByteCpy ByteXor_143 ClefiaF0Xor_125 ByteCpy_119 ClefiaF1Xor_2 ByteCpy_116 ByteCpy_120 ByteXor_111 ClefiaDoubleSwap ClefiaKeySet ByteCpy_1 ByteXor_112_2 ByteCpy_11831 ByteXor_11151 ByteCpy_2 ByteXor_1 clefia
INFO-FLOW: Generating D:/tmp/CLEFIA_ip/solution3/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model clefia_mux_42_8_1_1
INFO-FLOW: To file: write model clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_ByteCpy_120_skey_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_ClefiaKeySet_skey_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_ClefiaKeySet_con192_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_ClefiaKeySet_con256_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_ClefiaKeySet_con128_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_fin_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_rout_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_rk_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_control_s_axi
INFO-FLOW: To file: write model ByteCpy_115
INFO-FLOW: To file: write model ByteXor_110
INFO-FLOW: To file: write model ClefiaMul2
INFO-FLOW: To file: write model ByteCpy_118
INFO-FLOW: To file: write model ByteXor
INFO-FLOW: To file: write model ClefiaF0Xor_2
INFO-FLOW: To file: write model ClefiaF1Xor_1
INFO-FLOW: To file: write model ByteCpy_114
INFO-FLOW: To file: write model ByteXor_112
INFO-FLOW: To file: write model ByteXor_113
INFO-FLOW: To file: write model ByteCpy_117
INFO-FLOW: To file: write model ClefiaDoubleSwap_1
INFO-FLOW: To file: write model ByteXor_112_1
INFO-FLOW: To file: write model ByteXor_11150
INFO-FLOW: To file: write model ClefiaF0Xor_1
INFO-FLOW: To file: write model ClefiaF1Xor
INFO-FLOW: To file: write model ByteXor_114
INFO-FLOW: To file: write model ByteCpy_121
INFO-FLOW: To file: write model ByteXor_11152
INFO-FLOW: To file: write model ByteCpy
INFO-FLOW: To file: write model ByteXor_143
INFO-FLOW: To file: write model ClefiaF0Xor_125
INFO-FLOW: To file: write model ByteCpy_119
INFO-FLOW: To file: write model ClefiaF1Xor_2
INFO-FLOW: To file: write model ByteCpy_116
INFO-FLOW: To file: write model ByteCpy_120
INFO-FLOW: To file: write model ByteXor_111
INFO-FLOW: To file: write model ClefiaDoubleSwap
INFO-FLOW: To file: write model ClefiaKeySet
INFO-FLOW: To file: write model ByteCpy_1
INFO-FLOW: To file: write model ByteXor_112_2
INFO-FLOW: To file: write model ByteCpy_11831
INFO-FLOW: To file: write model ByteXor_11151
INFO-FLOW: To file: write model ByteCpy_2
INFO-FLOW: To file: write model ByteXor_1
INFO-FLOW: To file: write model clefia
INFO-FLOW: Generating D:/tmp/CLEFIA_ip/solution3/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/tmp/CLEFIA_ip/solution3/.autopilot/db/vhdl' dstVlogDir='D:/tmp/CLEFIA_ip/solution3/.autopilot/db/vlog' tclDir='D:/tmp/CLEFIA_ip/solution3/.autopilot/db' modelList='clefia_mux_42_8_1_1
clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R
clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R
clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R
clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W
clefia_ByteCpy_120_skey_ROM_AUTO_1R
clefia_ClefiaKeySet_skey_ROM_AUTO_1R
clefia_ClefiaKeySet_con192_ROM_AUTO_1R
clefia_ClefiaKeySet_con256_ROM_AUTO_1R
clefia_ClefiaKeySet_con128_ROM_AUTO_1R
clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W
clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W
clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W
clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W
clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W
clefia_fin_RAM_AUTO_1R1W
clefia_rout_RAM_AUTO_1R1W
clefia_rk_RAM_AUTO_1R1W
clefia_control_s_axi
ByteCpy_115
ByteXor_110
ClefiaMul2
ByteCpy_118
ByteXor
ClefiaF0Xor_2
ClefiaF1Xor_1
ByteCpy_114
ByteXor_112
ByteXor_113
ByteCpy_117
ClefiaDoubleSwap_1
ByteXor_112_1
ByteXor_11150
ClefiaF0Xor_1
ClefiaF1Xor
ByteXor_114
ByteCpy_121
ByteXor_11152
ByteCpy
ByteXor_143
ClefiaF0Xor_125
ByteCpy_119
ClefiaF1Xor_2
ByteCpy_116
ByteCpy_120
ByteXor_111
ClefiaDoubleSwap
ClefiaKeySet
ByteCpy_1
ByteXor_112_2
ByteCpy_11831
ByteXor_11151
ByteCpy_2
ByteXor_1
clefia
' expOnly='0'
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_115.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_110.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaMul2.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_118.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.109 sec.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_114.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_113.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_117.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11150.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_114.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_121.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11152.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_143.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_125.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_119.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_2.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_116.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_120.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteCpy_120_skey_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_111.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaKeySet.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.418 sec.
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_2.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_11831.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11151.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_2.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'clefia_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.175 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.483 seconds; current allocated memory: 1.100 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='clefia_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name ClefiaMul2
INFO-FLOW: No bind nodes found for module_name ByteCpy_1
INFO-FLOW: No bind nodes found for module_name ByteCpy_2
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/tmp/CLEFIA_ip/solution3/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='clefia_mux_42_8_1_1
clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R
clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R
clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R
clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W
clefia_ByteCpy_120_skey_ROM_AUTO_1R
clefia_ClefiaKeySet_skey_ROM_AUTO_1R
clefia_ClefiaKeySet_con192_ROM_AUTO_1R
clefia_ClefiaKeySet_con256_ROM_AUTO_1R
clefia_ClefiaKeySet_con128_ROM_AUTO_1R
clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W
clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W
clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W
clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W
clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W
clefia_fin_RAM_AUTO_1R1W
clefia_rout_RAM_AUTO_1R1W
clefia_rk_RAM_AUTO_1R1W
clefia_control_s_axi
ByteCpy_115
ByteXor_110
ClefiaMul2
ByteCpy_118
ByteXor
ClefiaF0Xor_2
ClefiaF1Xor_1
ByteCpy_114
ByteXor_112
ByteXor_113
ByteCpy_117
ClefiaDoubleSwap_1
ByteXor_112_1
ByteXor_11150
ClefiaF0Xor_1
ClefiaF1Xor
ByteXor_114
ByteCpy_121
ByteXor_11152
ByteCpy
ByteXor_143
ClefiaF0Xor_125
ByteCpy_119
ClefiaF1Xor_2
ByteCpy_116
ByteCpy_120
ByteXor_111
ClefiaDoubleSwap
ClefiaKeySet
ByteCpy_1
ByteXor_112_2
ByteCpy_11831
ByteXor_11151
ByteCpy_2
ByteXor_1
clefia
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/top-io-be.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.compgen.dataonly.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_115.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_110.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaMul2.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_118.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_2.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_114.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_113.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_117.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11150.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_114.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_121.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11152.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_143.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_125.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_119.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_2.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_116.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_120.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_111.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaKeySet.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_2.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_11831.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11151.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_2.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.constraint.tcl 
Execute       sc_get_clocks clefia 
Execute       source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE clefia LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST clefia MODULE2INSTS {clefia clefia ByteCpy_1 grp_ByteCpy_1_fu_338 ClefiaKeySet grp_ClefiaKeySet_fu_347 ByteCpy_115 grp_ByteCpy_115_fu_445 ByteXor_112 grp_ByteXor_112_fu_453 ByteCpy_114 grp_ByteCpy_114_fu_471 ByteCpy_121 grp_ByteCpy_121_fu_482 ByteCpy_120 grp_ByteCpy_120_fu_490 ClefiaF0Xor_2 grp_ClefiaF0Xor_2_fu_504 ByteXor_110 {grp_ByteXor_110_fu_94 grp_ByteXor_110_fu_98} ByteCpy_118 {grp_ByteCpy_118_fu_106 grp_ByteCpy_118_fu_110 grp_ByteCpy_118_fu_582 grp_ByteCpy_118_fu_106 grp_ByteCpy_118_fu_110} ClefiaMul2 {tmp_ClefiaMul2_fu_119 tmp_s_ClefiaMul2_fu_124 tmp_11_ClefiaMul2_fu_130 tmp_12_ClefiaMul2_fu_136 tmp_13_ClefiaMul2_fu_142 tmp_14_ClefiaMul2_fu_148 tmp_15_ClefiaMul2_fu_153 tmp_16_ClefiaMul2_fu_159 tmp_ClefiaMul2_fu_123 tmp_1_ClefiaMul2_fu_128 tmp_2_ClefiaMul2_fu_134 tmp_3_ClefiaMul2_fu_140 tmp_4_ClefiaMul2_fu_145 tmp_5_ClefiaMul2_fu_150 tmp_6_ClefiaMul2_fu_156 tmp_7_ClefiaMul2_fu_162 tmp_8_ClefiaMul2_fu_167 tmp_9_ClefiaMul2_fu_173 tmp_s_ClefiaMul2_fu_179 tmp_10_ClefiaMul2_fu_185 tmp_ClefiaMul2_fu_119 tmp_s_ClefiaMul2_fu_124 tmp_11_ClefiaMul2_fu_130 tmp_12_ClefiaMul2_fu_136 tmp_13_ClefiaMul2_fu_142 tmp_14_ClefiaMul2_fu_148 tmp_15_ClefiaMul2_fu_153 tmp_16_ClefiaMul2_fu_159 tmp_ClefiaMul2_fu_123 tmp_1_ClefiaMul2_fu_128 tmp_2_ClefiaMul2_fu_134 tmp_3_ClefiaMul2_fu_140 tmp_4_ClefiaMul2_fu_145 tmp_5_ClefiaMul2_fu_150 tmp_6_ClefiaMul2_fu_156 tmp_7_ClefiaMul2_fu_162 tmp_8_ClefiaMul2_fu_167 tmp_9_ClefiaMul2_fu_173 tmp_s_ClefiaMul2_fu_179 tmp_10_ClefiaMul2_fu_185 tmp_ClefiaMul2_fu_100 tmp_s_ClefiaMul2_fu_105 tmp_11_ClefiaMul2_fu_111 tmp_12_ClefiaMul2_fu_117 tmp_13_ClefiaMul2_fu_123 tmp_14_ClefiaMul2_fu_129 tmp_15_ClefiaMul2_fu_134 tmp_16_ClefiaMul2_fu_140 tmp_ClefiaMul2_fu_108 tmp_1_ClefiaMul2_fu_113 tmp_2_ClefiaMul2_fu_119 tmp_3_ClefiaMul2_fu_125 tmp_4_ClefiaMul2_fu_130 tmp_5_ClefiaMul2_fu_135 tmp_6_ClefiaMul2_fu_141 tmp_7_ClefiaMul2_fu_147 tmp_8_ClefiaMul2_fu_152 tmp_9_ClefiaMul2_fu_158 tmp_s_ClefiaMul2_fu_164 tmp_10_ClefiaMul2_fu_170 grp_ClefiaMul2_fu_403 grp_ClefiaMul2_fu_408 grp_ClefiaMul2_fu_414 grp_ClefiaMul2_fu_420 grp_ClefiaMul2_fu_426 grp_ClefiaMul2_fu_432 grp_ClefiaMul2_fu_437 grp_ClefiaMul2_fu_443 grp_ClefiaMul2_fu_451 grp_ClefiaMul2_fu_457 grp_ClefiaMul2_fu_463 grp_ClefiaMul2_fu_469} ByteXor {grp_ByteXor_fu_165 grp_ByteXor_fu_191 grp_ByteXor_fu_165 grp_ByteXor_fu_191} ClefiaF1Xor_1 grp_ClefiaF1Xor_1_fu_543 ByteXor_113 grp_ByteXor_113_fu_597 ClefiaDoubleSwap_1 grp_ClefiaDoubleSwap_1_fu_637 ByteCpy_117 grp_ByteCpy_117_fu_366 ByteXor_112_1 grp_ByteXor_112_1_fu_645 ClefiaF0Xor_1 grp_ClefiaF0Xor_1_fu_663 ByteXor_11150 {grp_ByteXor_11150_fu_94 grp_ByteXor_11150_fu_98} ClefiaF1Xor grp_ClefiaF1Xor_fu_702 ByteXor_114 grp_ByteXor_114_fu_741 ClefiaF0Xor_125 grp_ClefiaF0Xor_125_fu_777 ByteXor_11152 {grp_ByteXor_11152_fu_78 grp_ByteXor_11152_fu_82} ByteCpy {grp_ByteCpy_fu_90 grp_ByteCpy_fu_344 grp_ByteCpy_fu_394} ByteXor_143 {grp_ByteXor_143_fu_146 grp_ByteXor_143_fu_176 grp_ByteXor_143_fu_475} ClefiaF1Xor_2 grp_ClefiaF1Xor_2_fu_802 ByteCpy_119 {grp_ByteCpy_119_fu_94 grp_ByteCpy_119_fu_827 grp_ByteCpy_119_fu_491} ByteCpy_116 {grp_ByteCpy_116_fu_842 grp_ByteCpy_116_fu_510} ByteXor_111 grp_ByteXor_111_fu_848 ClefiaDoubleSwap grp_ClefiaDoubleSwap_fu_877 ByteXor_112_2 grp_ByteXor_112_2_fu_366 ByteCpy_11831 grp_ByteCpy_11831_fu_378 ByteXor_11151 grp_ByteXor_11151_fu_384 ByteCpy_2 grp_ByteCpy_2_fu_516 ByteXor_1 grp_ByteXor_1_fu_524} INST2MODULE {clefia clefia grp_ByteCpy_1_fu_338 ByteCpy_1 grp_ClefiaKeySet_fu_347 ClefiaKeySet grp_ByteCpy_115_fu_445 ByteCpy_115 grp_ByteXor_112_fu_453 ByteXor_112 grp_ByteCpy_114_fu_471 ByteCpy_114 grp_ByteCpy_121_fu_482 ByteCpy_121 grp_ByteCpy_120_fu_490 ByteCpy_120 grp_ClefiaF0Xor_2_fu_504 ClefiaF0Xor_2 grp_ByteXor_110_fu_94 ByteXor_110 grp_ByteCpy_118_fu_106 ByteCpy_118 tmp_ClefiaMul2_fu_119 ClefiaMul2 tmp_s_ClefiaMul2_fu_124 ClefiaMul2 tmp_11_ClefiaMul2_fu_130 ClefiaMul2 tmp_12_ClefiaMul2_fu_136 ClefiaMul2 tmp_13_ClefiaMul2_fu_142 ClefiaMul2 tmp_14_ClefiaMul2_fu_148 ClefiaMul2 tmp_15_ClefiaMul2_fu_153 ClefiaMul2 tmp_16_ClefiaMul2_fu_159 ClefiaMul2 grp_ByteXor_fu_165 ByteXor grp_ClefiaF1Xor_1_fu_543 ClefiaF1Xor_1 grp_ByteXor_110_fu_98 ByteXor_110 grp_ByteCpy_118_fu_110 ByteCpy_118 tmp_ClefiaMul2_fu_123 ClefiaMul2 tmp_1_ClefiaMul2_fu_128 ClefiaMul2 tmp_2_ClefiaMul2_fu_134 ClefiaMul2 tmp_3_ClefiaMul2_fu_140 ClefiaMul2 tmp_4_ClefiaMul2_fu_145 ClefiaMul2 tmp_5_ClefiaMul2_fu_150 ClefiaMul2 tmp_6_ClefiaMul2_fu_156 ClefiaMul2 tmp_7_ClefiaMul2_fu_162 ClefiaMul2 tmp_8_ClefiaMul2_fu_167 ClefiaMul2 tmp_9_ClefiaMul2_fu_173 ClefiaMul2 tmp_s_ClefiaMul2_fu_179 ClefiaMul2 tmp_10_ClefiaMul2_fu_185 ClefiaMul2 grp_ByteXor_fu_191 ByteXor grp_ByteCpy_118_fu_582 ByteCpy_118 grp_ByteXor_113_fu_597 ByteXor_113 grp_ClefiaDoubleSwap_1_fu_637 ClefiaDoubleSwap_1 grp_ByteCpy_117_fu_366 ByteCpy_117 grp_ByteXor_112_1_fu_645 ByteXor_112_1 grp_ClefiaF0Xor_1_fu_663 ClefiaF0Xor_1 grp_ByteXor_11150_fu_94 ByteXor_11150 grp_ClefiaF1Xor_fu_702 ClefiaF1Xor grp_ByteXor_11150_fu_98 ByteXor_11150 grp_ByteXor_114_fu_741 ByteXor_114 grp_ClefiaF0Xor_125_fu_777 ClefiaF0Xor_125 grp_ByteXor_11152_fu_78 ByteXor_11152 grp_ByteCpy_fu_90 ByteCpy tmp_ClefiaMul2_fu_100 ClefiaMul2 tmp_s_ClefiaMul2_fu_105 ClefiaMul2 tmp_11_ClefiaMul2_fu_111 ClefiaMul2 tmp_12_ClefiaMul2_fu_117 ClefiaMul2 tmp_13_ClefiaMul2_fu_123 ClefiaMul2 tmp_14_ClefiaMul2_fu_129 ClefiaMul2 tmp_15_ClefiaMul2_fu_134 ClefiaMul2 tmp_16_ClefiaMul2_fu_140 ClefiaMul2 grp_ByteXor_143_fu_146 ByteXor_143 grp_ClefiaF1Xor_2_fu_802 ClefiaF1Xor_2 grp_ByteXor_11152_fu_82 ByteXor_11152 grp_ByteCpy_119_fu_94 ByteCpy_119 tmp_ClefiaMul2_fu_108 ClefiaMul2 tmp_1_ClefiaMul2_fu_113 ClefiaMul2 tmp_2_ClefiaMul2_fu_119 ClefiaMul2 tmp_3_ClefiaMul2_fu_125 ClefiaMul2 tmp_4_ClefiaMul2_fu_130 ClefiaMul2 tmp_5_ClefiaMul2_fu_135 ClefiaMul2 tmp_6_ClefiaMul2_fu_141 ClefiaMul2 tmp_7_ClefiaMul2_fu_147 ClefiaMul2 tmp_8_ClefiaMul2_fu_152 ClefiaMul2 tmp_9_ClefiaMul2_fu_158 ClefiaMul2 tmp_s_ClefiaMul2_fu_164 ClefiaMul2 tmp_10_ClefiaMul2_fu_170 ClefiaMul2 grp_ByteXor_143_fu_176 ByteXor_143 grp_ByteCpy_119_fu_827 ByteCpy_119 grp_ByteCpy_116_fu_842 ByteCpy_116 grp_ByteXor_111_fu_848 ByteXor_111 grp_ClefiaDoubleSwap_fu_877 ClefiaDoubleSwap grp_ByteCpy_fu_344 ByteCpy grp_ByteXor_112_2_fu_366 ByteXor_112_2 grp_ByteCpy_11831_fu_378 ByteCpy_11831 grp_ByteXor_11151_fu_384 ByteXor_11151 grp_ByteCpy_fu_394 ByteCpy grp_ClefiaMul2_fu_403 ClefiaMul2 grp_ClefiaMul2_fu_408 ClefiaMul2 grp_ClefiaMul2_fu_414 ClefiaMul2 grp_ClefiaMul2_fu_420 ClefiaMul2 grp_ClefiaMul2_fu_426 ClefiaMul2 grp_ClefiaMul2_fu_432 ClefiaMul2 grp_ClefiaMul2_fu_437 ClefiaMul2 grp_ClefiaMul2_fu_443 ClefiaMul2 grp_ByteXor_143_fu_475 ByteXor_143 grp_ByteCpy_119_fu_491 ByteCpy_119 grp_ClefiaMul2_fu_451 ClefiaMul2 grp_ClefiaMul2_fu_457 ClefiaMul2 grp_ClefiaMul2_fu_463 ClefiaMul2 grp_ClefiaMul2_fu_469 ClefiaMul2 grp_ByteCpy_116_fu_510 ByteCpy_116 grp_ByteCpy_2_fu_516 ByteCpy_2 grp_ByteXor_1_fu_524 ByteXor_1} INSTDATA {clefia {DEPTH 1 CHILDREN {grp_ByteCpy_1_fu_338 grp_ClefiaKeySet_fu_347 grp_ByteXor_112_2_fu_366 grp_ByteCpy_11831_fu_378 grp_ByteXor_11151_fu_384 grp_ByteCpy_fu_394 grp_ClefiaMul2_fu_403 grp_ClefiaMul2_fu_408 grp_ClefiaMul2_fu_414 grp_ClefiaMul2_fu_420 grp_ClefiaMul2_fu_426 grp_ClefiaMul2_fu_432 grp_ClefiaMul2_fu_437 grp_ClefiaMul2_fu_443 grp_ByteXor_143_fu_475 grp_ByteCpy_119_fu_491 grp_ClefiaMul2_fu_451 grp_ClefiaMul2_fu_457 grp_ClefiaMul2_fu_463 grp_ClefiaMul2_fu_469 grp_ByteCpy_116_fu_510 grp_ByteCpy_2_fu_516 grp_ByteXor_1_fu_524}} grp_ByteCpy_1_fu_338 {DEPTH 2 CHILDREN {}} grp_ClefiaKeySet_fu_347 {DEPTH 2 CHILDREN {grp_ByteCpy_115_fu_445 grp_ByteXor_112_fu_453 grp_ByteCpy_114_fu_471 grp_ByteCpy_121_fu_482 grp_ByteCpy_120_fu_490 grp_ClefiaF0Xor_2_fu_504 grp_ClefiaF1Xor_1_fu_543 grp_ByteCpy_118_fu_582 grp_ByteXor_113_fu_597 grp_ClefiaDoubleSwap_1_fu_637 grp_ByteXor_112_1_fu_645 grp_ClefiaF0Xor_1_fu_663 grp_ClefiaF1Xor_fu_702 grp_ByteXor_114_fu_741 grp_ClefiaF0Xor_125_fu_777 grp_ClefiaF1Xor_2_fu_802 grp_ByteCpy_119_fu_827 grp_ByteCpy_116_fu_842 grp_ByteXor_111_fu_848 grp_ClefiaDoubleSwap_fu_877}} grp_ByteCpy_115_fu_445 {DEPTH 3 CHILDREN {}} grp_ByteXor_112_fu_453 {DEPTH 3 CHILDREN {}} grp_ByteCpy_114_fu_471 {DEPTH 3 CHILDREN {}} grp_ByteCpy_121_fu_482 {DEPTH 3 CHILDREN {}} grp_ByteCpy_120_fu_490 {DEPTH 3 CHILDREN {}} grp_ClefiaF0Xor_2_fu_504 {DEPTH 3 CHILDREN {grp_ByteXor_110_fu_94 grp_ByteCpy_118_fu_106 tmp_ClefiaMul2_fu_119 tmp_s_ClefiaMul2_fu_124 tmp_11_ClefiaMul2_fu_130 tmp_12_ClefiaMul2_fu_136 tmp_13_ClefiaMul2_fu_142 tmp_14_ClefiaMul2_fu_148 tmp_15_ClefiaMul2_fu_153 tmp_16_ClefiaMul2_fu_159 grp_ByteXor_fu_165}} grp_ByteXor_110_fu_94 {DEPTH 4 CHILDREN {}} grp_ByteCpy_118_fu_106 {DEPTH 4 CHILDREN {}} tmp_ClefiaMul2_fu_119 {DEPTH 4 CHILDREN {}} tmp_s_ClefiaMul2_fu_124 {DEPTH 4 CHILDREN {}} tmp_11_ClefiaMul2_fu_130 {DEPTH 4 CHILDREN {}} tmp_12_ClefiaMul2_fu_136 {DEPTH 4 CHILDREN {}} tmp_13_ClefiaMul2_fu_142 {DEPTH 4 CHILDREN {}} tmp_14_ClefiaMul2_fu_148 {DEPTH 4 CHILDREN {}} tmp_15_ClefiaMul2_fu_153 {DEPTH 4 CHILDREN {}} tmp_16_ClefiaMul2_fu_159 {DEPTH 4 CHILDREN {}} grp_ByteXor_fu_165 {DEPTH 4 CHILDREN {}} grp_ClefiaF1Xor_1_fu_543 {DEPTH 3 CHILDREN {grp_ByteXor_110_fu_98 grp_ByteCpy_118_fu_110 tmp_ClefiaMul2_fu_123 tmp_1_ClefiaMul2_fu_128 tmp_2_ClefiaMul2_fu_134 tmp_3_ClefiaMul2_fu_140 tmp_4_ClefiaMul2_fu_145 tmp_5_ClefiaMul2_fu_150 tmp_6_ClefiaMul2_fu_156 tmp_7_ClefiaMul2_fu_162 tmp_8_ClefiaMul2_fu_167 tmp_9_ClefiaMul2_fu_173 tmp_s_ClefiaMul2_fu_179 tmp_10_ClefiaMul2_fu_185 grp_ByteXor_fu_191}} grp_ByteXor_110_fu_98 {DEPTH 4 CHILDREN {}} grp_ByteCpy_118_fu_110 {DEPTH 4 CHILDREN {}} tmp_ClefiaMul2_fu_123 {DEPTH 4 CHILDREN {}} tmp_1_ClefiaMul2_fu_128 {DEPTH 4 CHILDREN {}} tmp_2_ClefiaMul2_fu_134 {DEPTH 4 CHILDREN {}} tmp_3_ClefiaMul2_fu_140 {DEPTH 4 CHILDREN {}} tmp_4_ClefiaMul2_fu_145 {DEPTH 4 CHILDREN {}} tmp_5_ClefiaMul2_fu_150 {DEPTH 4 CHILDREN {}} tmp_6_ClefiaMul2_fu_156 {DEPTH 4 CHILDREN {}} tmp_7_ClefiaMul2_fu_162 {DEPTH 4 CHILDREN {}} tmp_8_ClefiaMul2_fu_167 {DEPTH 4 CHILDREN {}} tmp_9_ClefiaMul2_fu_173 {DEPTH 4 CHILDREN {}} tmp_s_ClefiaMul2_fu_179 {DEPTH 4 CHILDREN {}} tmp_10_ClefiaMul2_fu_185 {DEPTH 4 CHILDREN {}} grp_ByteXor_fu_191 {DEPTH 4 CHILDREN {}} grp_ByteCpy_118_fu_582 {DEPTH 3 CHILDREN {}} grp_ByteXor_113_fu_597 {DEPTH 3 CHILDREN {}} grp_ClefiaDoubleSwap_1_fu_637 {DEPTH 3 CHILDREN grp_ByteCpy_117_fu_366} grp_ByteCpy_117_fu_366 {DEPTH 4 CHILDREN {}} grp_ByteXor_112_1_fu_645 {DEPTH 3 CHILDREN {}} grp_ClefiaF0Xor_1_fu_663 {DEPTH 3 CHILDREN {grp_ByteXor_11150_fu_94 grp_ByteCpy_118_fu_106 tmp_ClefiaMul2_fu_119 tmp_s_ClefiaMul2_fu_124 tmp_11_ClefiaMul2_fu_130 tmp_12_ClefiaMul2_fu_136 tmp_13_ClefiaMul2_fu_142 tmp_14_ClefiaMul2_fu_148 tmp_15_ClefiaMul2_fu_153 tmp_16_ClefiaMul2_fu_159 grp_ByteXor_fu_165}} grp_ByteXor_11150_fu_94 {DEPTH 4 CHILDREN {}} grp_ClefiaF1Xor_fu_702 {DEPTH 3 CHILDREN {grp_ByteXor_11150_fu_98 grp_ByteCpy_118_fu_110 tmp_ClefiaMul2_fu_123 tmp_1_ClefiaMul2_fu_128 tmp_2_ClefiaMul2_fu_134 tmp_3_ClefiaMul2_fu_140 tmp_4_ClefiaMul2_fu_145 tmp_5_ClefiaMul2_fu_150 tmp_6_ClefiaMul2_fu_156 tmp_7_ClefiaMul2_fu_162 tmp_8_ClefiaMul2_fu_167 tmp_9_ClefiaMul2_fu_173 tmp_s_ClefiaMul2_fu_179 tmp_10_ClefiaMul2_fu_185 grp_ByteXor_fu_191}} grp_ByteXor_11150_fu_98 {DEPTH 4 CHILDREN {}} grp_ByteXor_114_fu_741 {DEPTH 3 CHILDREN {}} grp_ClefiaF0Xor_125_fu_777 {DEPTH 3 CHILDREN {grp_ByteXor_11152_fu_78 grp_ByteCpy_fu_90 tmp_ClefiaMul2_fu_100 tmp_s_ClefiaMul2_fu_105 tmp_11_ClefiaMul2_fu_111 tmp_12_ClefiaMul2_fu_117 tmp_13_ClefiaMul2_fu_123 tmp_14_ClefiaMul2_fu_129 tmp_15_ClefiaMul2_fu_134 tmp_16_ClefiaMul2_fu_140 grp_ByteXor_143_fu_146}} grp_ByteXor_11152_fu_78 {DEPTH 4 CHILDREN {}} grp_ByteCpy_fu_90 {DEPTH 4 CHILDREN {}} tmp_ClefiaMul2_fu_100 {DEPTH 4 CHILDREN {}} tmp_s_ClefiaMul2_fu_105 {DEPTH 4 CHILDREN {}} tmp_11_ClefiaMul2_fu_111 {DEPTH 4 CHILDREN {}} tmp_12_ClefiaMul2_fu_117 {DEPTH 4 CHILDREN {}} tmp_13_ClefiaMul2_fu_123 {DEPTH 4 CHILDREN {}} tmp_14_ClefiaMul2_fu_129 {DEPTH 4 CHILDREN {}} tmp_15_ClefiaMul2_fu_134 {DEPTH 4 CHILDREN {}} tmp_16_ClefiaMul2_fu_140 {DEPTH 4 CHILDREN {}} grp_ByteXor_143_fu_146 {DEPTH 4 CHILDREN {}} grp_ClefiaF1Xor_2_fu_802 {DEPTH 3 CHILDREN {grp_ByteXor_11152_fu_82 grp_ByteCpy_119_fu_94 tmp_ClefiaMul2_fu_108 tmp_1_ClefiaMul2_fu_113 tmp_2_ClefiaMul2_fu_119 tmp_3_ClefiaMul2_fu_125 tmp_4_ClefiaMul2_fu_130 tmp_5_ClefiaMul2_fu_135 tmp_6_ClefiaMul2_fu_141 tmp_7_ClefiaMul2_fu_147 tmp_8_ClefiaMul2_fu_152 tmp_9_ClefiaMul2_fu_158 tmp_s_ClefiaMul2_fu_164 tmp_10_ClefiaMul2_fu_170 grp_ByteXor_143_fu_176}} grp_ByteXor_11152_fu_82 {DEPTH 4 CHILDREN {}} grp_ByteCpy_119_fu_94 {DEPTH 4 CHILDREN {}} tmp_ClefiaMul2_fu_108 {DEPTH 4 CHILDREN {}} tmp_1_ClefiaMul2_fu_113 {DEPTH 4 CHILDREN {}} tmp_2_ClefiaMul2_fu_119 {DEPTH 4 CHILDREN {}} tmp_3_ClefiaMul2_fu_125 {DEPTH 4 CHILDREN {}} tmp_4_ClefiaMul2_fu_130 {DEPTH 4 CHILDREN {}} tmp_5_ClefiaMul2_fu_135 {DEPTH 4 CHILDREN {}} tmp_6_ClefiaMul2_fu_141 {DEPTH 4 CHILDREN {}} tmp_7_ClefiaMul2_fu_147 {DEPTH 4 CHILDREN {}} tmp_8_ClefiaMul2_fu_152 {DEPTH 4 CHILDREN {}} tmp_9_ClefiaMul2_fu_158 {DEPTH 4 CHILDREN {}} tmp_s_ClefiaMul2_fu_164 {DEPTH 4 CHILDREN {}} tmp_10_ClefiaMul2_fu_170 {DEPTH 4 CHILDREN {}} grp_ByteXor_143_fu_176 {DEPTH 4 CHILDREN {}} grp_ByteCpy_119_fu_827 {DEPTH 3 CHILDREN {}} grp_ByteCpy_116_fu_842 {DEPTH 3 CHILDREN {}} grp_ByteXor_111_fu_848 {DEPTH 3 CHILDREN {}} grp_ClefiaDoubleSwap_fu_877 {DEPTH 3 CHILDREN grp_ByteCpy_fu_344} grp_ByteCpy_fu_344 {DEPTH 4 CHILDREN {}} grp_ByteXor_112_2_fu_366 {DEPTH 2 CHILDREN {}} grp_ByteCpy_11831_fu_378 {DEPTH 2 CHILDREN {}} grp_ByteXor_11151_fu_384 {DEPTH 2 CHILDREN {}} grp_ByteCpy_fu_394 {DEPTH 2 CHILDREN {}} grp_ClefiaMul2_fu_403 {DEPTH 2 CHILDREN {}} grp_ClefiaMul2_fu_408 {DEPTH 2 CHILDREN {}} grp_ClefiaMul2_fu_414 {DEPTH 2 CHILDREN {}} grp_ClefiaMul2_fu_420 {DEPTH 2 CHILDREN {}} grp_ClefiaMul2_fu_426 {DEPTH 2 CHILDREN {}} grp_ClefiaMul2_fu_432 {DEPTH 2 CHILDREN {}} grp_ClefiaMul2_fu_437 {DEPTH 2 CHILDREN {}} grp_ClefiaMul2_fu_443 {DEPTH 2 CHILDREN {}} grp_ByteXor_143_fu_475 {DEPTH 2 CHILDREN {}} grp_ByteCpy_119_fu_491 {DEPTH 2 CHILDREN {}} grp_ClefiaMul2_fu_451 {DEPTH 2 CHILDREN {}} grp_ClefiaMul2_fu_457 {DEPTH 2 CHILDREN {}} grp_ClefiaMul2_fu_463 {DEPTH 2 CHILDREN {}} grp_ClefiaMul2_fu_469 {DEPTH 2 CHILDREN {}} grp_ByteCpy_116_fu_510 {DEPTH 2 CHILDREN {}} grp_ByteCpy_2_fu_516 {DEPTH 2 CHILDREN {}} grp_ByteXor_1_fu_524 {DEPTH 2 CHILDREN {}}} MODULEDATA {ByteCpy_115 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_67_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP ByteCpy_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ByteXor_110 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_110_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_24_fu_124_p2 SOURCE clefia.c:124 VARIABLE add_ln124_24 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_25_fu_134_p2 SOURCE clefia.c:124 VARIABLE add_ln124_25 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ByteCpy_118 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_98_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP ByteCpy_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_5_fu_104_p2 SOURCE clefia.c:117 VARIABLE add_ln117_5 LOOP ByteCpy_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_6_fu_114_p2 SOURCE clefia.c:117 VARIABLE add_ln117_6 LOOP ByteCpy_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ByteXor {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_120_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_29_fu_134_p2 SOURCE clefia.c:124 VARIABLE add_ln124_29 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_30_fu_144_p2 SOURCE clefia.c:124 VARIABLE add_ln124_30 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaF0Xor_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_305_p2 SOURCE clefia.c:162 VARIABLE add_ln162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_1_fu_311_p2 SOURCE clefia.c:162 VARIABLE add_ln162_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} ClefiaF1Xor_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_330_p2 SOURCE clefia.c:185 VARIABLE add_ln185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_1_fu_336_p2 SOURCE clefia.c:185 VARIABLE add_ln185_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} ByteCpy_114 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_76_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP ByteCpy_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ByteXor_112 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_108_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_13_fu_122_p2 SOURCE clefia.c:124 VARIABLE add_ln124_13 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_14_fu_132_p2 SOURCE clefia.c:124 VARIABLE add_ln124_14 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_15_fu_142_p2 SOURCE clefia.c:124 VARIABLE add_ln124_15 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ByteXor_113 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_111_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_6_fu_125_p2 SOURCE clefia.c:124 VARIABLE add_ln124_6 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_7_fu_135_p2 SOURCE clefia.c:124 VARIABLE add_ln124_7 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_8_fu_145_p2 SOURCE clefia.c:124 VARIABLE add_ln124_8 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ByteCpy_117 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_77_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP ByteCpy_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_7_fu_88_p2 SOURCE clefia.c:117 VARIABLE add_ln117_7 LOOP ByteCpy_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaDoubleSwap_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME t_U SOURCE clefia.c:244 VARIABLE t LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_fu_419_p2 SOURCE clefia.c:246 VARIABLE add_ln246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_fu_429_p2 SOURCE clefia.c:247 VARIABLE add_ln247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln248_fu_464_p2 SOURCE clefia.c:248 VARIABLE add_ln248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_474_p2 SOURCE clefia.c:249 VARIABLE add_ln249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln250_fu_509_p2 SOURCE clefia.c:250 VARIABLE add_ln250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_fu_519_p2 SOURCE clefia.c:251 VARIABLE add_ln251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_fu_554_p2 SOURCE clefia.c:252 VARIABLE add_ln252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln253_fu_564_p2 SOURCE clefia.c:253 VARIABLE add_ln253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln255_fu_599_p2 SOURCE clefia.c:255 VARIABLE add_ln255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_609_p2 SOURCE clefia.c:256 VARIABLE add_ln256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_fu_640_p2 SOURCE clefia.c:257 VARIABLE add_ln257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_fu_654_p2 SOURCE clefia.c:258 VARIABLE add_ln258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_fu_685_p2 SOURCE clefia.c:259 VARIABLE add_ln259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln260_fu_699_p2 SOURCE clefia.c:260 VARIABLE add_ln260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln261_fu_730_p2 SOURCE clefia.c:261 VARIABLE add_ln261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ByteXor_112_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_86_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_11_fu_96_p2 SOURCE clefia.c:124 VARIABLE add_ln124_11 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_12_fu_106_p2 SOURCE clefia.c:124 VARIABLE add_ln124_12 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ByteXor_11150 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_110_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_20_fu_124_p2 SOURCE clefia.c:124 VARIABLE add_ln124_20 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_21_fu_134_p2 SOURCE clefia.c:124 VARIABLE add_ln124_21 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaF0Xor_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_305_p2 SOURCE clefia.c:162 VARIABLE add_ln162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_2_fu_311_p2 SOURCE clefia.c:162 VARIABLE add_ln162_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} ClefiaF1Xor {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_330_p2 SOURCE clefia.c:185 VARIABLE add_ln185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_2_fu_336_p2 SOURCE clefia.c:185 VARIABLE add_ln185_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} ByteXor_114 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_111_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_3_fu_125_p2 SOURCE clefia.c:124 VARIABLE add_ln124_3 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_4_fu_135_p2 SOURCE clefia.c:124 VARIABLE add_ln124_4 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_5_fu_145_p2 SOURCE clefia.c:124 VARIABLE add_ln124_5 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ByteCpy_121 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_67_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP ByteCpy_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ByteXor_11152 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_110_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_16_fu_124_p2 SOURCE clefia.c:124 VARIABLE add_ln124_16 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_17_fu_134_p2 SOURCE clefia.c:124 VARIABLE add_ln124_17 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ByteCpy {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_76_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP ByteCpy_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ByteXor_143 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_120_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_1_fu_134_p2 SOURCE clefia.c:124 VARIABLE add_ln124_1 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_2_fu_144_p2 SOURCE clefia.c:124 VARIABLE add_ln124_2 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaF0Xor_125 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} ByteCpy_119 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_92_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP ByteCpy_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_3_fu_98_p2 SOURCE clefia.c:117 VARIABLE add_ln117_3 LOOP ByteCpy_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_4_fu_108_p2 SOURCE clefia.c:117 VARIABLE add_ln117_4 LOOP ByteCpy_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaF1Xor_2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} ByteCpy_116 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_67_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP ByteCpy_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ByteCpy_120 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_87_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP ByteCpy_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_1_fu_97_p2 SOURCE clefia.c:117 VARIABLE add_ln117_1 LOOP ByteCpy_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_2_fu_107_p2 SOURCE clefia.c:117 VARIABLE add_ln117_2 LOOP ByteCpy_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME skey_U SOURCE {} VARIABLE skey LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} ByteXor_111 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_99_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_22_fu_114_p2 SOURCE clefia.c:124 VARIABLE add_ln124_22 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_23_fu_124_p2 SOURCE clefia.c:124 VARIABLE add_ln124_23 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaDoubleSwap {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME t_U SOURCE clefia.c:244 VARIABLE t LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fin_3_U SOURCE clefia.c:207 VARIABLE fin_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fout_3_U SOURCE clefia.c:207 VARIABLE fout_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fin_2_U SOURCE clefia.c:207 VARIABLE fin_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fout_2_U SOURCE clefia.c:207 VARIABLE fout_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME lk_U SOURCE clefia.c:362 VARIABLE lk LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME skey256_U SOURCE clefia.c:323 VARIABLE skey256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME lk_1_U SOURCE clefia.c:324 VARIABLE lk_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fin_U SOURCE clefia.c:190 VARIABLE fin LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fout_U SOURCE clefia.c:190 VARIABLE fout LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME lk_2_U SOURCE clefia.c:298 VARIABLE lk_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME skey_U SOURCE {} VARIABLE skey LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME con192_U SOURCE {} VARIABLE con192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME con256_U SOURCE {} VARIABLE con256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME con128_U SOURCE {} VARIABLE con128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 15 URAM 0}} ByteXor_112_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_86_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_9_fu_100_p2 SOURCE clefia.c:124 VARIABLE add_ln124_9 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_10_fu_110_p2 SOURCE clefia.c:124 VARIABLE add_ln124_10 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ByteCpy_11831 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_67_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP ByteCpy_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ByteXor_11151 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_110_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_18_fu_124_p2 SOURCE clefia.c:124 VARIABLE add_ln124_18 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_19_fu_134_p2 SOURCE clefia.c:124 VARIABLE add_ln124_19 LOOP ByteXor_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ByteXor_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_26_fu_186_p2 SOURCE clefia.c:124 VARIABLE add_ln124_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_229_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_1_fu_239_p2 SOURCE clefia.c:124 VARIABLE add_ln124_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_27_fu_209_p2 SOURCE clefia.c:124 VARIABLE add_ln124_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_2_fu_255_p2 SOURCE clefia.c:124 VARIABLE add_ln124_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_3_fu_265_p2 SOURCE clefia.c:124 VARIABLE add_ln124_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_28_fu_219_p2 SOURCE clefia.c:124 VARIABLE add_ln124_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_4_fu_281_p2 SOURCE clefia.c:124 VARIABLE add_ln124_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_5_fu_291_p2 SOURCE clefia.c:124 VARIABLE add_ln124_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} clefia {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fin_U SOURCE clefia.c:226 VARIABLE fin LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fout_U SOURCE clefia.c:226 VARIABLE fout LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rin_U SOURCE clefia.c:428 VARIABLE rin LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rout_U SOURCE clefia.c:428 VARIABLE rout LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fin_1_U SOURCE clefia.c:190 VARIABLE fin_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fout_1_U SOURCE clefia.c:190 VARIABLE fout_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rin_1_U SOURCE clefia.c:411 VARIABLE rin_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rout_1_U SOURCE clefia.c:411 VARIABLE rout_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ct_U SOURCE clefia.c:458 VARIABLE ct LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rk_U SOURCE clefia.c:459 VARIABLE rk LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_1_fu_865_p2 SOURCE clefia.c:188 VARIABLE add_ln188_1 LOOP ClefiaGfn4_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_871_p2 SOURCE clefia.c:188 VARIABLE add_ln188 LOOP ClefiaGfn4_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_cast_fu_633_p2 SOURCE clefia.c:188 VARIABLE add_ln188_cast LOOP ClefiaGfn4_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_748_p2 SOURCE clefia.c:195 VARIABLE add_ln195 LOOP ClefiaGfn4_label3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln422_fu_903_p2 SOURCE clefia.c:422 VARIABLE add_ln422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln423_fu_910_p2 SOURCE clefia.c:423 VARIABLE add_ln423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln432_fu_924_p2 SOURCE clefia.c:432 VARIABLE add_ln432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_fu_931_p2 SOURCE clefia.c:433 VARIABLE add_ln433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln224_1_fu_1188_p2 SOURCE clefia.c:224 VARIABLE add_ln224_1 LOOP ClefiaGfn4Inv_label5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln224_fu_958_p2 SOURCE clefia.c:224 VARIABLE add_ln224 LOOP ClefiaGfn4Inv_label5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln233_fu_1194_p2 SOURCE clefia.c:233 VARIABLE add_ln233 LOOP ClefiaGfn4Inv_label5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 0 BRAM 18 URAM 0}} ClefiaMul2 {AREA {DSP 0 BRAM 0 URAM 0}} ByteCpy_1 {AREA {DSP 0 BRAM 0 URAM 0}} ByteCpy_2 {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.784 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
Execute       syn_report -model clefia -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
Command     autosyn done; 36.378 sec.
Command   csynth_design done; 44.857 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27 seconds. CPU system time: 2 seconds. Elapsed time: 44.857 seconds; current allocated memory: 416.414 MB.
Command ap_source done; 45.683 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/tmp/CLEFIA_ip/solution3 opened at Wed Dec 07 16:37:21 +0900 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.371 sec.
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.496 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.529 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./CLEFIA_ip/solution3/directives.tcl 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
Execute     set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
Execute     set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
Execute     set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
Execute     set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
Execute     set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
Execute     set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
Execute     set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
Execute     set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
Execute     set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
Execute     set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
Execute     set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
Execute     set_directive_pipeline -off ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteXor/ByteXor_label2 
Execute     set_directive_pipeline -off ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteCpy/ByteCpy_label1 
Execute     set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
Execute     set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
Execute     set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
Execute     set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
Execute     set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
Execute     set_directive_pipeline -off ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF0Xor 
Execute     set_directive_pipeline -off ClefiaF1Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF1Xor 
Execute     set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
Execute     set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
Command   ap_source done; 0.128 sec.
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -taxonomy 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.128 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=clefia xml_exists=0
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to clefia
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=55 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='clefia_mux_42_8_1_1
clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R
clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R
clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R
clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W
clefia_ByteCpy_120_skey_ROM_AUTO_1R
clefia_ClefiaKeySet_skey_ROM_AUTO_1R
clefia_ClefiaKeySet_con192_ROM_AUTO_1R
clefia_ClefiaKeySet_con256_ROM_AUTO_1R
clefia_ClefiaKeySet_con128_ROM_AUTO_1R
clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W
clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W
clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W
clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W
clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W
clefia_fin_RAM_AUTO_1R1W
clefia_rout_RAM_AUTO_1R1W
clefia_rk_RAM_AUTO_1R1W
clefia_control_s_axi
ByteCpy_115
ByteXor_110
ClefiaMul2
ByteCpy_118
ByteXor
ClefiaF0Xor_2
ClefiaF1Xor_1
ByteCpy_114
ByteXor_112
ByteXor_113
ByteCpy_117
ClefiaDoubleSwap_1
ByteXor_112_1
ByteXor_11150
ClefiaF0Xor_1
ClefiaF1Xor
ByteXor_114
ByteCpy_121
ByteXor_11152
ByteCpy
ByteXor_143
ClefiaF0Xor_125
ByteCpy_119
ClefiaF1Xor_2
ByteCpy_116
ByteCpy_120
ByteXor_111
ClefiaDoubleSwap
ClefiaKeySet
ByteCpy_1
ByteXor_112_2
ByteCpy_11831
ByteXor_11151
ByteCpy_2
ByteXor_1
clefia
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source D:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/top-io-be.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.compgen.dataonly.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     get_config_export -vendor 
Execute     get_config_export -library 
Execute     get_config_export -version 
Execute     get_config_export -ipname 
Execute     get_config_export -taxonomy 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_115.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_110.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaMul2.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_118.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_2.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_114.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_113.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_117.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11150.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_114.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_121.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11152.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_143.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF0Xor_125.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_119.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaF1Xor_2.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_116.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_120.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_111.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaDoubleSwap.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ClefiaKeySet.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_112_2.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_11831.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_11151.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteCpy_2.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/ByteXor_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.constraint.tcl 
Execute     sc_get_clocks clefia 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     get_config_rtl -deadlock_detection 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to clefia
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 D:/tmp/CLEFIA_ip/solution3/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.compgen.dataonly.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=clefia
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.constraint.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/clefia.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec D:/tmp/CLEFIA_ip/solution3/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/tmp/CLEFIA_ip/solution3/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s CLEFIA_ip/solution3/impl/export.zip 
INFO: [HLS 200-802] Generated output file CLEFIA_ip/solution3/impl/export.zip
Command   export_design done; 17.322 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 17.322 seconds; current allocated memory: 414.855 MB.
Command ap_source done; 18.188 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/tmp/CLEFIA_ip/solution3 opened at Thu Dec 08 00:27:18 +0900 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.89 sec.
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.269 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.177 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.236 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.103 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.124 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./CLEFIA_ip/solution3/directives.tcl 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
Execute     set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
Execute     set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
Execute     set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
Execute     set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
Execute     set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
Execute     set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
Execute     set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
Execute     set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
Execute     set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
Execute     set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
Execute     set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
Execute     set_directive_pipeline -off ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteXor/ByteXor_label2 
Execute     set_directive_pipeline -off ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteCpy/ByteCpy_label1 
Execute     set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
Execute     set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
Execute     set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
Execute     set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
Execute     set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
Execute     set_directive_pipeline -off ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF0Xor 
Execute     set_directive_pipeline -off ClefiaF1Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF1Xor 
Execute     set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
Execute     set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
Command   ap_source done; 0.169 sec.
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.534 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.534 seconds; current allocated memory: 0.250 MB.
Command ap_source done; error code: 1; 3.178 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/tmp/CLEFIA_ip/solution3 opened at Thu Dec 08 00:29:41 +0900 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.402 sec.
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.117 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.538 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.581 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.105 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.125 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./CLEFIA_ip/solution3/directives.tcl 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
Execute     set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
Execute     set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
Execute     set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
Execute     set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
Execute     set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
Execute     set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
Execute     set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
Execute     set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
Execute     set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
Execute     set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
Execute     set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
Execute     set_directive_pipeline -off ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteXor/ByteXor_label2 
Execute     set_directive_pipeline -off ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteCpy/ByteCpy_label1 
Execute     set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
Execute     set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
Execute     set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
Execute     set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
Execute     set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
Execute     set_directive_pipeline -off ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF0Xor 
Execute     set_directive_pipeline -off ClefiaF1Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF1Xor 
Execute     set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
Execute     set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
Command   ap_source done; 0.119 sec.
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source D:/tmp/CLEFIA_ip/solution3/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.248 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 17.183 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 17.183 seconds; current allocated memory: 402.602 MB.
Command ap_source done; 18.1 sec.
Execute cleanup_all 
