========== Cache Configuration ==========
Create cache: cache_l1_D	size: 128	blocksize: 64	ReadLatency: 3	WriteLatency: 3
Create cache: Buffercache_l2		size: 4096	blocksize:128
	Buffer: 	Entry: 20	readlatnecy: 9	writelatency: 8
	STTRAM: 	size: 4096	blocksize: 128	ReadLatency: 9	WriteLatency: 13
Create cache: cache_l3		size: 8192	blocksize: 128	ReadLatency: 25	WriteLatency: 25
========== End of Cache Configuration ==========

========== L1 info ==========
w_access: 151661804	w_miss: 30148945	w_miss_rate: 19.879063%
r_access: 348336582	r_miss: 24416381	r_miss_rate: 7.009422%
t_access: 499998386	t_miss: 54565326	t_miss_rate: 10.913100%
Read_Latency: 1338006318	Write_Latency: 816772752
========== End of L1 ==========

========== L2 info ==========
Buffer info : 
w_access: 54525806	w_miss: 53851993	w_miss_rate: 98.764231%
r_access: 54565326	r_miss: 54565326	r_miss_rate: 100.000000%
t_access: 109091132	t_miss: 108417319	t_miss_rate: 99.382339%
Cache info :
w_access: 53851992	w_miss: 1	w_miss_rate: 0.000002%
r_access: 54565326	r_miss: 115077	r_miss_rate: 0.210898%
t_access: 108417318	t_miss: 115078	t_miss_rate: 0.106144%
Buffer Latency:
ReadLatency: 0	WriteLatency: 5390504
STTRAM Latency:
ReadLatency: 495460860	WriteLatency: 700075934
Total Latency:
ReadLatency: 495460860	WriteLatency: 705466438
========== End of L2 ==========

========== L3 info ==========
w_access: 0	w_miss: 0	w_miss_rate: -nan%
r_access: 115078	r_miss: 683	r_miss_rate: 0.593510%
t_access: 115078	t_miss: 683	t_miss_rate: 0.593510%
Read_Latency: 2928175	Write_Latency: 0
========== End of L3 ==========

