// Seed: 14035028
module module_0;
  wire id_1;
  assign module_1.type_2 = 0;
  module_2 modCall_1 ();
  assign modCall_1.type_7 = 0;
  assign id_2 = !1'b0;
endmodule
module module_1 (
    output tri   id_0,
    input  tri   id_1,
    output uwire id_2,
    output tri0  id_3,
    input  tri1  id_4
);
  assign id_3 = 1;
  wire id_6;
  xor primCall (id_0, id_1, id_4, id_6);
  module_0 modCall_1 ();
endmodule
module module_2 ();
  wire id_2;
  reg  id_3;
  wire id_4;
  assign id_1 = id_3;
  assign id_1 = (id_4) * 1 || 1'h0;
  always @(posedge id_1) id_3 <= id_3;
endmodule
