//Flip Flop JK


module FlipFlopJK (J, K, clock, Q);
	
	reg q;
	
	always @(posedge clock) begin
		
		if ({J,K} == 2'b00)
			Q <= Q;
			
		else if ({J,K} == 2'b01) 
			Q <= 0;
			
		else if ({J,K} == 2'b10)
			Q <= 1;
			
		else if ({J,K} == 2'b11)
			Q <= ~Q;
	end


endmodule 