# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
# Date created = 15:52:24  May 15, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		FinalProject_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY FinalProject
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:52:24  MAY 15, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name VHDL_FILE Char_display.vhd
set_global_assignment -name VHDL_FILE CLK_DIV.VHD
set_global_assignment -name VHDL_FILE compare.vhd
set_global_assignment -name VHDL_FILE comparing.vhd
set_global_assignment -name VHDL_FILE control.vhd
set_global_assignment -name BDF_FILE FinalProject.bdf
set_global_assignment -name VHDL_FILE DEBOUNCE.VHD
set_global_assignment -name VHDL_FILE DEC_7SEG.VHD
set_global_assignment -name BDF_FILE keycomp.bdf
set_global_assignment -name VHDL_FILE KEYBOARD.VHD
set_global_assignment -name BDF_FILE vgacomp.bdf
set_global_assignment -name VHDL_FILE LCD_Display.vhd
set_global_assignment -name VHDL_FILE lpm_counter0.vhd
set_global_assignment -name SOURCE_FILE lpm_rom0.cmp
set_global_assignment -name VHDL_FILE lpm_rom0.vhd
set_global_assignment -name BDF_FILE "overview(donotinclude).bdf"
set_global_assignment -name VHDL_FILE reg8.vhd
set_global_assignment -name VHDL_FILE score.vhd
set_global_assignment -name VHDL_FILE StoredWordRom.vhd
set_global_assignment -name VHDL_FILE tflip.vhd
set_global_assignment -name BDF_FILE countercomp.bdf
set_global_assignment -name VHDL_FILE WordStorage.vhd