/* SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) */
/*
 * cs35l45.h - CS35L45 ALSA SoC audio driver
 *
 * Copyright 2019 Cirrus Logic, Inc.
 *
 * Author: James Schulman <james.schulman@cirrus.com>
 *
 */

#ifndef __CS35L45_H__
#define __CS35L45_H__

#include <linux/regmap.h>

#define CS35L45_DEVID				0x00000000
#define CS35L45_REVID				0x00000004
#define CS35L45_RELID				0x0000000C
#define CS35L45_OTPID				0x00000010
#define CS35L45_SFT_RESET			0x00000020
#define CS35L45_GLOBAL_ENABLES			0x00002014
#define CS35L45_BLOCK_ENABLES			0x00002018
#define CS35L45_BLOCK_ENABLES2			0x0000201C
#define CS35L45_GLOBAL_OVERRIDES		0x00002020
#define CS35L45_GLOBAL_SYNC			0x00002024
#define CS35L45_ERROR_RELEASE			0x00002034
#define CS35L45_SYNC_GPIO1			0x00002430
#define CS35L45_INTB_GPIO2_MCLK_REF		0x00002434
#define CS35L45_GPIO3				0x00002438
#define CS35L45_GPIO_GLOBAL_ENABLE_CONTROL	0x00002440
#define CS35L45_PWRMGT_CTL			0x00002900
#define CS35L45_WAKESRC_CTL			0x00002904
#define CS35L45_WKI2C_CTL			0x00002908
#define CS35L45_PWRMGT_STS			0x0000290C
#define CS35L45_REFCLK_INPUT			0x00002C04
#define CS35L45_GLOBAL_SAMPLE_RATE		0x00002C0C
#define CS35L45_SWIRE_CLK_CTRL			0x00002C14
#define CS35L45_SYNC_TX_RX_ENABLES		0x00003400
#define CS35L45_BOOST_VOLTAGE_CFG		0x00003800
#define CS35L45_BOOST_CCM_CFG			0x00003808
#define CS35L45_BOOST_DCM_CFG			0x0000380C
#define CS35L45_BOOST_LPMODE_CFG		0x00003810
#define CS35L45_BOOST_RAMP_CFG			0x00003814
#define CS35L45_BOOST_STARTUP_CFG		0x00003818
#define CS35L45_BOOST_OV_CFG			0x0000382C
#define CS35L45_BOOST_UV_CFG			0x00003830
#define CS35L45_BOOST_STATUS			0x00003834
#define CS35L45_BST_BPE_INST_THLD		0x00003C00
#define CS35L45_BST_BPE_INST_ILIM		0x00003C04
#define CS35L45_BST_BPE_INST_SS_ILIM		0x00003C08
#define CS35L45_BST_BPE_INST_ATK_RATE		0x00003C0C
#define CS35L45_BST_BPE_INST_HOLD_TIME		0x00003C10
#define CS35L45_BST_BPE_INST_RLS_RATE		0x00003C14
#define CS35L45_BST_BPE_MISC_CONFIG		0x00003C20
#define CS35L45_BST_BPE_IL_LIM_THLD		0x00003C24
#define CS35L45_BST_BPE_IL_LIM_DLY		0x00003C28
#define CS35L45_BST_BPE_IL_LIM_ATK_RATE		0x00003C2C
#define CS35L45_BST_BPE_IL_LIM_RLS_RATE		0x00003C30
#define CS35L45_BST_BPE_INST_STATUS		0x00003C3C
#define CS35L45_MONITOR_FILT			0x00004008
#define CS35L45_IMON_COMP			0x00004010
#define CS35L45_STATUS				0x00004200
#define CS35L45_MON_VALUE			0x00004404
#define CS35L45_ASP_ENABLES1			0x00004800
#define CS35L45_ASP_CONTROL1			0x00004804
#define CS35L45_ASP_CONTROL2			0x00004808
#define CS35L45_ASP_CONTROL3			0x0000480C
#define CS35L45_ASP_FRAME_CONTROL1		0x00004810
#define CS35L45_ASP_FRAME_CONTROL2		0x00004814
#define CS35L45_ASP_FRAME_CONTROL5		0x00004820
#define CS35L45_ASP_DATA_CONTROL1		0x00004830
#define CS35L45_ASP_DATA_CONTROL5		0x00004840
#define CS35L45_DACPCM1_INPUT			0x00004C00
#define CS35L45_ASPTX1_INPUT			0x00004C20
#define CS35L45_ASPTX2_INPUT			0x00004C24
#define CS35L45_ASPTX3_INPUT			0x00004C28
#define CS35L45_ASPTX4_INPUT			0x00004C2C
#define CS35L45_ASPTX5_INPUT			0x00004C30
#define CS35L45_DSP1RX1_INPUT			0x00004C40
#define CS35L45_DSP1RX2_INPUT			0x00004C44
#define CS35L45_DSP1RX3_INPUT			0x00004C48
#define CS35L45_DSP1RX4_INPUT			0x00004C4C
#define CS35L45_DSP1RX5_INPUT			0x00004C50
#define CS35L45_DSP1RX6_INPUT			0x00004C54
#define CS35L45_DSP1RX7_INPUT			0x00004C58
#define CS35L45_DSP1RX8_INPUT			0x00004C5C
#define CS35L45_NGATE1_INPUT			0x00004C60
#define CS35L45_NGATE2_INPUT			0x00004C64
#define CS35L45_SWIRE_PORT1_CH1_INPUT		0x00004C70
#define CS35L45_SWIRE_PORT1_CH2_INPUT		0x00004C74
#define CS35L45_SWIRE_PORT1_CH3_INPUT		0x00004C78
#define CS35L45_SWIRE_PORT1_CH4_INPUT		0x00004C7C
#define CS35L45_SWIRE_PORT1_CH5_INPUT		0x00004C80
#define CS35L45_AMP_ERR_VOL_SEL			0x00006000
#define CS35L45_TEMP_WARN_THRESHOLD		0x00006020
#define CS35L45_TEMP_WARN_CONFIG		0x00006024
#define CS35L45_TEMP_WARN_TRIG_AUTO		0x00006028
#define CS35L45_TEMP_WARN_STATUS		0x0000602C
#define CS35L45_BPE_INST_THLD			0x00006064
#define CS35L45_BPE_INST_ATTN			0x00006068
#define CS35L45_BPE_INST_ATK_RATE		0x00006074
#define CS35L45_BPE_INST_HOLD_TIME		0x00006080
#define CS35L45_BPE_INST_RLS_RATE		0x00006084
#define CS35L45_BPE_MISC_CONFIG			0x00006090
#define CS35L45_BPE_INST_STATUS			0x00006094
#define CS35L45_HVLV_CONFIG			0x00006400
#define CS35L45_LDPM_CONFIG			0x00006404
#define CS35L45_CLASSH_CONFIG1			0x00006408
#define CS35L45_CLASSH_CONFIG2			0x0000640C
#define CS35L45_CLASSH_CONFIG3			0x00006410
#define CS35L45_AUD_MEM				0x00006418
#define CS35L45_AMP_PCM_CONTROL			0x00007000
#define CS35L45_AMP_GAIN			0x00007800
#define CS35L45_DAC_MSM_CONFIG			0x00007C00
#define CS35L45_AMP_OUTPUT_MUTE			0x00007C04
#define CS35L45_AMP_OUTPUT_DRV			0x00007C08
#define CS35L45_ALIVE_DCIN_WD			0x00007C20
#define CS35L45_IRQ1_CFG			0x0000E000
#define CS35L45_IRQ1_STATUS			0x0000E004
#define CS35L45_IRQ1_EINT_1			0x0000E010
#define CS35L45_IRQ1_EINT_2			0x0000E014
#define CS35L45_IRQ1_EINT_3			0x0000E018
#define CS35L45_IRQ1_EINT_4			0x0000E01C
#define CS35L45_IRQ1_EINT_5			0x0000E020
#define CS35L45_IRQ1_EINT_7			0x0000E028
#define CS35L45_IRQ1_EINT_8			0x0000E02C
#define CS35L45_IRQ1_EINT_18			0x0000E054
#define CS35L45_IRQ1_STS_1			0x0000E090
#define CS35L45_IRQ1_STS_2			0x0000E094
#define CS35L45_IRQ1_STS_3			0x0000E098
#define CS35L45_IRQ1_STS_4			0x0000E09C
#define CS35L45_IRQ1_STS_5			0x0000E0A0
#define CS35L45_IRQ1_STS_7			0x0000E0A8
#define CS35L45_IRQ1_STS_8			0x0000E0AC
#define CS35L45_IRQ1_STS_18			0x0000E0D4
#define CS35L45_IRQ1_MASK_1			0x0000E110
#define CS35L45_IRQ1_MASK_2			0x0000E114
#define CS35L45_IRQ1_MASK_3			0x0000E118
#define CS35L45_IRQ1_MASK_4			0x0000E11C
#define CS35L45_IRQ1_MASK_5			0x0000E120
#define CS35L45_IRQ1_MASK_7			0x0000E128
#define CS35L45_IRQ1_MASK_8			0x0000E12C
#define CS35L45_IRQ1_MASK_18			0x0000E154
#define CS35L45_IRQ1_EDGE_1			0x0000E210
#define CS35L45_IRQ1_EDGE_4			0x0000E21C
#define CS35L45_IRQ1_POL_1			0x0000E290
#define CS35L45_IRQ1_POL_2			0x0000E294
#define CS35L45_IRQ1_POL_4			0x0000E29C
#define CS35L45_IRQ1_DB_3			0x0000E318
#define CS35L45_IRQ2_CFG			0x0000E800
#define CS35L45_IRQ2_STATUS			0x0000E804
#define CS35L45_IRQ2_EINT_1			0x0000E810
#define CS35L45_IRQ2_EINT_2			0x0000E814
#define CS35L45_IRQ2_EINT_3			0x0000E818
#define CS35L45_IRQ2_EINT_4			0x0000E81C
#define CS35L45_IRQ2_EINT_5			0x0000E820
#define CS35L45_IRQ2_EINT_7			0x0000E828
#define CS35L45_IRQ2_EINT_8			0x0000E82C
#define CS35L45_IRQ2_EINT_18			0x0000E854
#define CS35L45_IRQ2_STS_1			0x0000E890
#define CS35L45_IRQ2_STS_2			0x0000E894
#define CS35L45_IRQ2_STS_3			0x0000E898
#define CS35L45_IRQ2_STS_4			0x0000E89C
#define CS35L45_IRQ2_STS_5			0x0000E8A0
#define CS35L45_IRQ2_STS_7			0x0000E8A8
#define CS35L45_IRQ2_STS_8			0x0000E8AC
#define CS35L45_IRQ2_STS_18			0x0000E8D4
#define CS35L45_IRQ2_MASK_1			0x0000E910
#define CS35L45_IRQ2_MASK_2			0x0000E914
#define CS35L45_IRQ2_MASK_3			0x0000E918
#define CS35L45_IRQ2_MASK_4			0x0000E91C
#define CS35L45_IRQ2_MASK_5			0x0000E920
#define CS35L45_IRQ2_MASK_7			0x0000E928
#define CS35L45_IRQ2_MASK_8			0x0000E92C
#define CS35L45_IRQ2_MASK_18			0x0000E954
#define CS35L45_IRQ2_EDGE_1			0x0000EA10
#define CS35L45_IRQ2_EDGE_4			0x0000EA1C
#define CS35L45_IRQ2_POL_1			0x0000EA90
#define CS35L45_IRQ2_POL_2			0x0000EA94
#define CS35L45_IRQ2_POL_4			0x0000EA9C
#define CS35L45_IRQ2_DB_3			0x0000EB18
#define CS35L45_GPIO_STATUS1			0x0000F000
#define CS35L45_GPIO1_CTRL1			0x0000F008
#define CS35L45_GPIO2_CTRL1			0x0000F00C
#define CS35L45_GPIO3_CTRL1			0x0000F010
#define CS35L45_MIXER_NGATE_CH1_CFG		0x00010004
#define CS35L45_MIXER_NGATE_CH2_CFG		0x00010008
#define CS35L45_CLOCK_DETECT_1			0x00012000
#define CS35L45_DSP1_CCM_CORE_CONTROL		0x02BC1000
#define CS35L45_LASTREG				0x03804FE8

#define CS35L45_MAX_CACHE_REG	0x0000006B

bool cs35l45_readable_reg(struct device *dev, unsigned int reg);
bool cs35l45_volatile_reg(struct device *dev, unsigned int reg);

extern const struct reg_default cs35l45_reg[CS35L45_MAX_CACHE_REG];

#endif /*__CS35L45_H__*/
