{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539289821082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539289821084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 11 17:30:20 2018 " "Processing started: Thu Oct 11 17:30:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539289821084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289821084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA_Mips -c ULA_Mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA_Mips -c ULA_Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289821084 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539289821281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539289821281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_Mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA_Mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_Mips-arch_mips " "Found design unit 1: ULA_Mips-arch_mips" {  } { { "ULA_Mips.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/ULA_Mips.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539289836205 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_Mips " "Found entity 1: ULA_Mips" {  } { { "ULA_Mips.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/ULA_Mips.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539289836205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arch_ula " "Found design unit 1: ula-arch_ula" {  } { { "ula.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/ula.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539289836206 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/ula.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539289836206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_4-arch_mux_4 " "Found design unit 1: Mux_4-arch_mux_4" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539289836207 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_4 " "Found entity 1: Mux_4" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539289836207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2-arch_mux_2 " "Found design unit 1: Mux_2-arch_mux_2" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539289836207 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2 " "Found entity 1: Mux_2" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539289836207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA_Mips " "Elaborating entity \"ULA_Mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1539289836275 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z ULA_Mips.vhd(30) " "Verilog HDL or VHDL warning at ULA_Mips.vhd(30): object \"Z\" assigned a value but never read" {  } { { "ULA_Mips.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/ULA_Mips.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1539289836277 "|ULA_Mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2 Mux_2:Mux_A " "Elaborating entity \"Mux_2\" for hierarchy \"Mux_2:Mux_A\"" {  } { { "ULA_Mips.vhd" "Mux_A" { Text "/home/bruna/QuartusProject/Aula_14/ULA_Mips.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539289836294 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Mux_2.vhd(25) " "Inferred latch for \"q\[0\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Mux_2.vhd(25) " "Inferred latch for \"q\[1\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Mux_2.vhd(25) " "Inferred latch for \"q\[2\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Mux_2.vhd(25) " "Inferred latch for \"q\[3\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Mux_2.vhd(25) " "Inferred latch for \"q\[4\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Mux_2.vhd(25) " "Inferred latch for \"q\[5\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Mux_2.vhd(25) " "Inferred latch for \"q\[6\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Mux_2.vhd(25) " "Inferred latch for \"q\[7\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Mux_2.vhd(25) " "Inferred latch for \"q\[8\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Mux_2.vhd(25) " "Inferred latch for \"q\[9\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Mux_2.vhd(25) " "Inferred latch for \"q\[10\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Mux_2.vhd(25) " "Inferred latch for \"q\[11\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Mux_2.vhd(25) " "Inferred latch for \"q\[12\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Mux_2.vhd(25) " "Inferred latch for \"q\[13\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Mux_2.vhd(25) " "Inferred latch for \"q\[14\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Mux_2.vhd(25) " "Inferred latch for \"q\[15\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] Mux_2.vhd(25) " "Inferred latch for \"q\[16\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] Mux_2.vhd(25) " "Inferred latch for \"q\[17\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] Mux_2.vhd(25) " "Inferred latch for \"q\[18\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] Mux_2.vhd(25) " "Inferred latch for \"q\[19\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] Mux_2.vhd(25) " "Inferred latch for \"q\[20\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] Mux_2.vhd(25) " "Inferred latch for \"q\[21\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] Mux_2.vhd(25) " "Inferred latch for \"q\[22\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] Mux_2.vhd(25) " "Inferred latch for \"q\[23\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] Mux_2.vhd(25) " "Inferred latch for \"q\[24\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] Mux_2.vhd(25) " "Inferred latch for \"q\[25\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] Mux_2.vhd(25) " "Inferred latch for \"q\[26\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] Mux_2.vhd(25) " "Inferred latch for \"q\[27\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] Mux_2.vhd(25) " "Inferred latch for \"q\[28\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] Mux_2.vhd(25) " "Inferred latch for \"q\[29\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] Mux_2.vhd(25) " "Inferred latch for \"q\[30\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836295 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] Mux_2.vhd(25) " "Inferred latch for \"q\[31\]\" at Mux_2.vhd(25)" {  } { { "Mux_2.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_2.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836296 "|ULA_Mips|Mux_2:Mux_A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ULA " "Elaborating entity \"ula\" for hierarchy \"ula:ULA\"" {  } { { "ULA_Mips.vhd" "ULA" { Text "/home/bruna/QuartusProject/Aula_14/ULA_Mips.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539289836297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4 Mux_4:Mux_4 " "Elaborating entity \"Mux_4\" for hierarchy \"Mux_4:Mux_4\"" {  } { { "ULA_Mips.vhd" "Mux_4" { Text "/home/bruna/QuartusProject/Aula_14/ULA_Mips.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539289836298 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Mux_4.vhd(27) " "Inferred latch for \"q\[0\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836300 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Mux_4.vhd(27) " "Inferred latch for \"q\[1\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836300 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Mux_4.vhd(27) " "Inferred latch for \"q\[2\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836300 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Mux_4.vhd(27) " "Inferred latch for \"q\[3\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836300 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Mux_4.vhd(27) " "Inferred latch for \"q\[4\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836300 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Mux_4.vhd(27) " "Inferred latch for \"q\[5\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836300 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Mux_4.vhd(27) " "Inferred latch for \"q\[6\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836300 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Mux_4.vhd(27) " "Inferred latch for \"q\[7\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836300 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Mux_4.vhd(27) " "Inferred latch for \"q\[8\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836300 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Mux_4.vhd(27) " "Inferred latch for \"q\[9\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836300 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Mux_4.vhd(27) " "Inferred latch for \"q\[10\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836300 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Mux_4.vhd(27) " "Inferred latch for \"q\[11\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836301 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Mux_4.vhd(27) " "Inferred latch for \"q\[12\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836301 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Mux_4.vhd(27) " "Inferred latch for \"q\[13\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836301 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Mux_4.vhd(27) " "Inferred latch for \"q\[14\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836301 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Mux_4.vhd(27) " "Inferred latch for \"q\[15\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836301 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] Mux_4.vhd(27) " "Inferred latch for \"q\[16\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836301 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] Mux_4.vhd(27) " "Inferred latch for \"q\[17\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836301 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] Mux_4.vhd(27) " "Inferred latch for \"q\[18\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836301 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] Mux_4.vhd(27) " "Inferred latch for \"q\[19\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836301 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] Mux_4.vhd(27) " "Inferred latch for \"q\[20\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836301 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] Mux_4.vhd(27) " "Inferred latch for \"q\[21\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836301 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] Mux_4.vhd(27) " "Inferred latch for \"q\[22\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836301 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] Mux_4.vhd(27) " "Inferred latch for \"q\[23\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836301 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] Mux_4.vhd(27) " "Inferred latch for \"q\[24\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836301 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] Mux_4.vhd(27) " "Inferred latch for \"q\[25\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836301 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] Mux_4.vhd(27) " "Inferred latch for \"q\[26\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836301 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] Mux_4.vhd(27) " "Inferred latch for \"q\[27\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836301 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] Mux_4.vhd(27) " "Inferred latch for \"q\[28\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836301 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] Mux_4.vhd(27) " "Inferred latch for \"q\[29\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836301 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] Mux_4.vhd(27) " "Inferred latch for \"q\[30\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836301 "|ULA_Mips|Mux_4:Mux_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] Mux_4.vhd(27) " "Inferred latch for \"q\[31\]\" at Mux_4.vhd(27)" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289836301 "|ULA_Mips|Mux_4:Mux_4"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[0\] " "LATCH primitive \"Mux_4:Mux_4\|q\[0\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[1\] " "LATCH primitive \"Mux_4:Mux_4\|q\[1\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[2\] " "LATCH primitive \"Mux_4:Mux_4\|q\[2\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[3\] " "LATCH primitive \"Mux_4:Mux_4\|q\[3\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[4\] " "LATCH primitive \"Mux_4:Mux_4\|q\[4\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[5\] " "LATCH primitive \"Mux_4:Mux_4\|q\[5\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[6\] " "LATCH primitive \"Mux_4:Mux_4\|q\[6\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[7\] " "LATCH primitive \"Mux_4:Mux_4\|q\[7\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[8\] " "LATCH primitive \"Mux_4:Mux_4\|q\[8\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[9\] " "LATCH primitive \"Mux_4:Mux_4\|q\[9\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[10\] " "LATCH primitive \"Mux_4:Mux_4\|q\[10\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[11\] " "LATCH primitive \"Mux_4:Mux_4\|q\[11\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[12\] " "LATCH primitive \"Mux_4:Mux_4\|q\[12\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[13\] " "LATCH primitive \"Mux_4:Mux_4\|q\[13\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[14\] " "LATCH primitive \"Mux_4:Mux_4\|q\[14\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[15\] " "LATCH primitive \"Mux_4:Mux_4\|q\[15\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[16\] " "LATCH primitive \"Mux_4:Mux_4\|q\[16\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[17\] " "LATCH primitive \"Mux_4:Mux_4\|q\[17\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[18\] " "LATCH primitive \"Mux_4:Mux_4\|q\[18\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[19\] " "LATCH primitive \"Mux_4:Mux_4\|q\[19\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[20\] " "LATCH primitive \"Mux_4:Mux_4\|q\[20\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[21\] " "LATCH primitive \"Mux_4:Mux_4\|q\[21\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[22\] " "LATCH primitive \"Mux_4:Mux_4\|q\[22\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[23\] " "LATCH primitive \"Mux_4:Mux_4\|q\[23\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[24\] " "LATCH primitive \"Mux_4:Mux_4\|q\[24\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[25\] " "LATCH primitive \"Mux_4:Mux_4\|q\[25\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[26\] " "LATCH primitive \"Mux_4:Mux_4\|q\[26\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[27\] " "LATCH primitive \"Mux_4:Mux_4\|q\[27\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[28\] " "LATCH primitive \"Mux_4:Mux_4\|q\[28\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[29\] " "LATCH primitive \"Mux_4:Mux_4\|q\[29\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[30\] " "LATCH primitive \"Mux_4:Mux_4\|q\[30\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4:Mux_4\|q\[31\] " "LATCH primitive \"Mux_4:Mux_4\|q\[31\]\" is permanently enabled" {  } { { "Mux_4.vhd" "" { Text "/home/bruna/QuartusProject/Aula_14/Mux_4.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1539289836547 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1539289837127 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1539289837989 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539289837989 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "278 " "Implemented 278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1539289838047 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1539289838047 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1539289838047 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1539289838047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "979 " "Peak virtual memory: 979 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539289838055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 11 17:30:38 2018 " "Processing ended: Thu Oct 11 17:30:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539289838055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539289838055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539289838055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539289838055 ""}
