$date
	Fri Mar 22 11:03:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2to1_tb $end
$var wire 1 ! out $end
$var reg 1 " in1 $end
$var reg 1 # in2 $end
$var reg 1 $ sel $end
$scope module DUT $end
$var wire 2 % in [1:0] $end
$var wire 1 ! out $end
$var wire 1 $ sel $end
$var wire 1 & t1 $end
$var wire 1 ' t2 $end
$var wire 1 ( t3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x(
x'
x&
bx %
x$
x#
x"
x!
$end
#5
0!
0'
1&
0(
0#
b0 %
0"
0$
#10
0&
1$
#15
1!
1'
1&
b1 %
1"
0$
#20
0!
0'
0&
1$
#25
1&
1#
b10 %
0"
0$
#30
1!
0&
1(
1$
#35
1'
1!
1&
0(
b11 %
1"
0$
#40
0'
0&
1(
1$
#45
