C:/lscc/diamond/3.14/questasim/win64/VisualizerRls/bin/viscom.exe -nolock -quiet -jmem_size 15679776 work.testbench(behavior) -quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc -allow_unnamed -o _opt -id 8-ac675dfda9e9-683a4520-399-924 +__design_bin_path+D:/RTL_FPGA/SD2/VERILOG/aula9-fsm/sim_fsm +__betafsm