// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module scaleCompute (
        ap_ready,
        currindex,
        inscale_V,
        ap_return
);


output   ap_ready;
input  [31:0] currindex;
input  [31:0] inscale_V;
output  [41:0] ap_return;

wire   [19:0] trunc_ln728_fu_32_p1;
wire   [41:0] p_Val2_s_fu_36_p3;
wire   [41:0] ret_V_fu_44_p2;
wire   [31:0] mul_ln1193_fu_58_p0;
wire  signed [41:0] mul_ln1193_fu_58_p1;
wire   [70:0] mul_ln1193_fu_58_p2;
wire   [70:0] ret_V_8_fu_64_p2;
wire   [70:0] mul_ln1193_fu_58_p00;

assign ap_ready = 1'b1;

assign ap_return = {{ret_V_8_fu_64_p2[70:29]}};

assign mul_ln1193_fu_58_p0 = mul_ln1193_fu_58_p00;

assign mul_ln1193_fu_58_p00 = inscale_V;

assign mul_ln1193_fu_58_p1 = ret_V_fu_44_p2;

assign mul_ln1193_fu_58_p2 = ($signed({{1'b0}, {mul_ln1193_fu_58_p0}}) * $signed(mul_ln1193_fu_58_p1));

assign p_Val2_s_fu_36_p3 = {{trunc_ln728_fu_32_p1}, {22'd0}};

assign ret_V_8_fu_64_p2 = ($signed(71'd2361182115534915764224) + $signed(mul_ln1193_fu_58_p2));

assign ret_V_fu_44_p2 = (p_Val2_s_fu_36_p3 | 42'd2097152);

assign trunc_ln728_fu_32_p1 = currindex[19:0];

endmodule //scaleCompute
