[{"DBLP title": "Centip3De: A 64-Core, 3D Stacked Near-Threshold System.", "DBLP authors": ["Ronald G. Dreslinski", "David Fick", "Bharan Giridhar", "Gyouho Kim", "Sangwon Seo", "Matthew Fojtik", "Sudhir Satpathy", "Yoonmyung Lee", "Daeyeon Kim", "Nurrachman Liu", "Michael Wieckowski", "Gregory K. Chen", "Dennis Sylvester", "David T. Blaauw", "Trevor N. Mudge"], "year": 2013, "MAG papers": [{"PaperId": 1990416701, "PaperTitle": "centip3de a 64 core 3d stacked near threshold system", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of michigan": 15.0}}], "source": "ES"}, {"DBLP title": "Reducing Transistor Variability for High Performance Low Power Chips.", "DBLP authors": ["Robert Rogenmoser", "Lawrence T. Clark"], "year": 2013, "MAG papers": [{"PaperId": 2044955139, "PaperTitle": "reducing transistor variability for high performance low power chips", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "IA-32 Processor with a Wide-Voltage-Operating Range in 32-nm CMOS.", "DBLP authors": ["Gregory Ruhl", "Saurabh Dighe", "Shailendra Jain", "Surhud Khare", "Sriram R. Vangal"], "year": 2013, "MAG papers": [{"PaperId": 2015845857, "PaperTitle": "ia 32 processor with a wide voltage operating range in 32 nm cmos", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "IBM zEC12: The Third-Generation High-Frequency Mainframe Microprocessor.", "DBLP authors": ["C. Kevin Shum", "Fadi Busaba", "Christian Jacobi"], "year": 2013, "MAG papers": [{"PaperId": 2022822670, "PaperTitle": "ibm zec12 the third generation high frequency mainframe microprocessor", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "The Oracle Sparc T5 16-Core Processor Scales to Eight Sockets.", "DBLP authors": ["John R. Feehrer", "Sumti Jairath", "Paul Loewenstein", "Ram Sivaramakrishnan", "David Smentek", "Sebastian Turullols", "Ali Vahidsafa"], "year": 2013, "MAG papers": [{"PaperId": 2052787948, "PaperTitle": "the oracle sparc t5 16 core processor scales to eight sockets", "Year": 2013, "CitationCount": 35, "EstimatedCitation": 56, "Affiliations": {"oracle corporation": 7.0}}], "source": "ES"}, {"DBLP title": "Top Picks from the 2012 Computer Architecture Conferences.", "DBLP authors": ["Babak Falsafi", "Gabriel H. Loh"], "year": 2013, "MAG papers": [{"PaperId": 2042917721, "PaperTitle": "top picks from the 2012 computer architecture conferences", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ecole polytechnique federale de lausanne": 1.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Designing for Responsiveness with Computational Sprinting.", "DBLP authors": ["Arun Raghavan", "Yixin Luo", "Anuj Chandawalla", "Marios C. Papaefthymiou", "Kevin P. Pipe", "Thomas F. Wenisch", "Milo M. K. Martin"], "year": 2013, "MAG papers": [{"PaperId": 1994196464, "PaperTitle": "designing for responsiveness with computational sprinting", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of michigan": 5.0, "university of pennsylvania": 2.0}}], "source": "ES"}, {"DBLP title": "Neural Acceleration for General-Purpose Approximate Programs.", "DBLP authors": ["Hadi Esmaeilzadeh", "Adrian Sampson", "Luis Ceze", "Doug Burger"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "Scaling the Energy Proportionality Wall with KnightShift.", "DBLP authors": ["Daniel Wong", "Murali Annavaram"], "year": 2013, "MAG papers": [{"PaperId": 1975585606, "PaperTitle": "scaling the energy proportionality wall with knightshift", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware-Enforced Comprehensive Memory Safety.", "DBLP authors": ["Santosh Nagarakatte", "Milo M. K. Martin", "Steve Zdancewic"], "year": 2013, "MAG papers": [{"PaperId": 1984676275, "PaperTitle": "hardware enforced comprehensive memory safety", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"rutgers university": 1.0, "university of pennsylvania": 2.0}}], "source": "ES"}, {"DBLP title": "Inspection-Resistant Memory Architectures.", "DBLP authors": ["Jonathan Kaveh Valamehr", "Melissa Chase", "Seny Kamara", "Andrew Putnam", "Daniel Shumow", "Vinod Vaikuntanathan", "Timothy Sherwood"], "year": 2013, "MAG papers": [{"PaperId": 1987098661, "PaperTitle": "inspection resistant memory architectures", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"microsoft": 4.0, "university of toronto": 1.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Relyzer: Application Resiliency Analyzer for Transient Faults.", "DBLP authors": ["Siva Kumar Sastry Hari", "Sarita V. Adve", "Helia Naeimi", "Pradeep Ramachandran"], "year": 2013, "MAG papers": [{"PaperId": 2067717709, "PaperTitle": "relyzer application resiliency analyzer for transient faults", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of illinois at urbana champaign": 2.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "A Quantitative, Experimental Approach to Measuring Processor Side-Channel Security.", "DBLP authors": ["John Demme", "Robert Martin", "Adam Waksman", "Simha Sethumadhavan"], "year": 2013, "MAG papers": [{"PaperId": 2112853480, "PaperTitle": "a quantitative experimental approach to measuring processor side channel security", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"columbia university": 4.0}}], "source": "ES"}, {"DBLP title": "Cache-Conscious Thread Scheduling for Massively Multithreaded Processors.", "DBLP authors": ["Timothy G. Rogers", "Mike O&aposConnor", "Tor M. Aamodt"], "year": 2013, "MAG papers": [{"PaperId": 2054397171, "PaperTitle": "cache conscious thread scheduling for massively multithreaded processors", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of british columbia": 2.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Parallel Block Vectors: Collection, Analysis, and Uses.", "DBLP authors": ["Melanie Kambadur", "Kui Tang", "Martha A. Kim"], "year": 2013, "MAG papers": [{"PaperId": 2027201519, "PaperTitle": "parallel block vectors collection analysis and uses", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"columbia university": 3.0}}], "source": "ES"}, {"DBLP title": "A Safety-First Approach to Memory Models.", "DBLP authors": ["Abhayendra Singh", "Satish Narayanasamy", "Daniel Marino", "Todd D. Millstein", "Madanlal Musuvathi"], "year": 2013, "MAG papers": [{"PaperId": 2098307372, "PaperTitle": "a safety first approach to memory models", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of michigan": 2.0, "symantec": 1.0, "microsoft": 1.0, "university of california": 1.0}}], "source": "ES"}, {"DBLP title": "Programmable DDRx Controllers.", "DBLP authors": ["Mahdi Nazm Bojnordi", "Engin Ipek"], "year": 2013, "MAG papers": [{"PaperId": 2013296819, "PaperTitle": "programmable ddrx controllers", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "Coping with Parametric Variation at Near-Threshold Voltages.", "DBLP authors": ["Ulya R. Karpuzcu", "Nam Sung Kim", "Josep Torrellas"], "year": 2013, "MAG papers": [{"PaperId": 2166964417, "PaperTitle": "coping with parametric variation at near threshold voltages", "Year": 2013, "CitationCount": 35, "EstimatedCitation": 53, "Affiliations": {"university of minnesota": 1.0, "university of wisconsin madison": 1.0, "university of illinois at urbana champaign": 1.0}}], "source": "ES"}, {"DBLP title": "Improving Throughput of Power-Constrained Many-Core Processors Based on Unreliable Devices.", "DBLP authors": ["Hao Wang", "Nam Sung Kim"], "year": 2013, "MAG papers": [{"PaperId": 1971241456, "PaperTitle": "improving throughput of power constrained many core processors based on unreliable devices", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Resilient High-Performance Processors with Spare RIBs.", "DBLP authors": ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "year": 2013, "MAG papers": [{"PaperId": 2048775552, "PaperTitle": "resilient high performance processors with spare ribs", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Active Guardband Management in Power7+ to Save Energy and Maintain Reliability.", "DBLP authors": ["Charles Lefurgy", "Alan J. Drake", "Michael S. Floyd", "Malcolm Allen-Ware", "Bishop Brock", "Jos\u00e9 A. Tierno", "John B. Carter", "Robert W. Berry"], "year": 2013, "MAG papers": [{"PaperId": 2053583969, "PaperTitle": "active guardband management in power7 to save energy and maintain reliability", "Year": 2013, "CitationCount": 47, "EstimatedCitation": 57, "Affiliations": {"ibm": 7.0, "apple inc": 1.0}}], "source": "ES"}, {"DBLP title": "A Cross-Layer Technology-Based Study of How Memory Errors Impact System Resilience.", "DBLP authors": ["Veit Kleeberger", "Christina Gimmler-Dumont", "Christian Weis", "Andreas Herkersdorf", "Daniel Mueller-Gritschneder", "Sani R. Nassif", "Ulf Schlichtmann", "Norbert Wehn"], "year": 2013, "MAG papers": [{"PaperId": 2016591508, "PaperTitle": "a cross layer technology based study of how memory errors impact system resilience", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"technische universitat munchen": 4.0, "kaiserslautern university of technology": 3.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Evaluating Overheads of Multibit Soft-Error Protection in the Processor Core.", "DBLP authors": ["Lukasz G. Szafaryn", "Brett H. Meyer", "Kevin Skadron"], "year": 2013, "MAG papers": [{"PaperId": 1967732260, "PaperTitle": "evaluating overheads of multibit soft error protection in the processor core", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of virginia": 2.0, "mcgill university": 1.0}}], "source": "ES"}, {"DBLP title": "Automating Stressmark Generation for Testing Processor Voltage Fluctuations.", "DBLP authors": ["Youngtaek Kim", "Lizy Kurian John", "Sanjay Pant", "Srilatha Manne", "Michael J. Schulte", "William Lloyd Bircher", "Madhu Saravana Sibi Govindan"], "year": 2013, "MAG papers": [{"PaperId": 1994402203, "PaperTitle": "automating stressmark generation for testing processor voltage fluctuations", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"advanced micro devices": 5.0, "university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "A Landscape of the New Dark Silicon Design Regime.", "DBLP authors": ["Michael B. Taylor"], "year": 2013, "MAG papers": [{"PaperId": 2095858451, "PaperTitle": "a landscape of the new dark silicon design regime", "Year": 2013, "CitationCount": 109, "EstimatedCitation": 205, "Affiliations": {"university of california san diego": 1.0}}, {"PaperId": 2542758852, "PaperTitle": "a landscape of the new dark silicon design regime", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Utilizing Dark Silicon to Save Energy with Computational Sprinting.", "DBLP authors": ["Arun Raghavan", "Laurel Emurian", "Lei Shao", "Marios C. Papaefthymiou", "Kevin P. Pipe", "Thomas F. Wenisch", "Milo M. K. Martin"], "year": 2013, "MAG papers": [{"PaperId": 2030780333, "PaperTitle": "utilizing dark silicon to save energy with computational sprinting", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of michigan": 4.0, "university of pennsylvania": 3.0}}], "source": "ES"}, {"DBLP title": "Limits of Parallelism and Boosting in Dim Silicon.", "DBLP authors": ["Nathaniel Ross Pinckney", "Ronald G. Dreslinski", "Korey Sewell", "David Fick", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "year": 2013, "MAG papers": [{"PaperId": 2023859586, "PaperTitle": "limits of parallelism and boosting in dim silicon", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of michigan": 7.0}}], "source": "ES"}, {"DBLP title": "Implications of the Power Wall: Dim Cores and Reconfigurable Logic.", "DBLP authors": ["Liang Wang", "Kevin Skadron"], "year": 2013, "MAG papers": [{"PaperId": 1965217823, "PaperTitle": "implications of the power wall dim cores and reconfigurable logic", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of virginia": 2.0}}], "source": "ES"}, {"DBLP title": "Steep-Slope Devices: From Dark to Dim Silicon.", "DBLP authors": ["Karthik Swaminathan", "Emre Kultursay", "Vinay Saripalli", "Vijaykrishnan Narayanan", "Mahmut T. Kandemir", "Suman Datta"], "year": 2013, "MAG papers": [{"PaperId": 1990987606, "PaperTitle": "steep slope devices from dark to dim silicon", "Year": 2013, "CitationCount": 34, "EstimatedCitation": 54, "Affiliations": {"pennsylvania state university": 6.0}}], "source": "ES"}, {"DBLP title": "A Scalable 3D Heterogeneous Multicore with an Inductive ThruChip Interface.", "DBLP authors": ["Noriyuki Miura", "Yusuke Koizumi", "Yasuhiro Take", "Hiroki Matsutani", "Tadahiro Kuroda", "Hideharu Amano", "Ryuichi Sakamoto", "Mitaro Namiki", "Kimiyoshi Usami", "Masaaki Kondo", "Hiroshi Nakamura"], "year": 2013, "MAG papers": [{"PaperId": 1978299837, "PaperTitle": "a scalable 3d heterogeneous multicore with an inductive thruchip interface", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 116, "Affiliations": {"university of tokyo": 3.0, "shibaura institute of technology": 1.0, "keio university": 6.0}}], "source": "ES"}, {"DBLP title": "Sparc64 X: Fujitsu's New-Generation 16-Core Processor for Unix Servers.", "DBLP authors": ["Toshio Yoshida", "Takumi Maruyama", "Yasunobu Akizuki", "Ryuji Kan", "Naohiro Kiyota", "Kiyoshi Ikenishi", "Shigeki Itou", "Tomoyuki Watahiki", "Hiroshi Okano"], "year": 2013, "MAG papers": [{"PaperId": 2126872513, "PaperTitle": "sparc64 x fujitsu s new generation 16 core processor for unix servers", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"fujitsu": 9.0}}], "source": "ES"}, {"DBLP title": "Power-Management Features of R-Mobile U2, an Integrated Application Processor and Baseband Processor.", "DBLP authors": ["Kazuki Fukuoka", "Noriaki Maeda", "Koji Nii", "Masaki Fujigaya", "Noriaki Sakamoto", "Takao Koike", "Takahiro Irita", "Kohei Wakahara", "Tsugio Matsuyama", "Keiji Hasegawa", "Toshiharu Saito", "Akira Fukuda", "Kaname Teranishi", "Takeshi Kataoka", "Toshihiro Hattori"], "year": 2013, "MAG papers": [{"PaperId": 2067570668, "PaperTitle": "power management features of r mobile u2 an integrated application processor and baseband processor", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"renesas electronics": 3.0}}], "source": "ES"}, {"DBLP title": "The Medfield Smartphone: Intel Architecture in a Handheld Form Factor.", "DBLP authors": ["Rumi Zahir", "Mark Ewert", "Hari Seshadri"], "year": 2013, "MAG papers": [{"PaperId": 2083690875, "PaperTitle": "the medfield smartphone intel architecture in a handheld form factor", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "An Open RF-Digital Interface for Software-Defined Radios.", "DBLP authors": ["Todor Cooklev", "Akinori Nishihara"], "year": 2013, "MAG papers": [{"PaperId": 1990077129, "PaperTitle": "an open rf digital interface for software defined radios", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indiana university purdue university fort wayne": 1.0, "tokyo institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "An Intelligent RAM with Serial I/Os.", "DBLP authors": ["Bendik Kleveland", "Michael John Miller", "Ronald B. David", "Jay Patel", "Rajesh Chopra", "Dipak K. Sikdar", "Jeff Kumala", "Socrates D. Vamvakos", "Mike Morrison", "Ming Liu", "Jayaprakash Balachandran"], "year": 2013, "MAG papers": [{"PaperId": 2143101876, "PaperTitle": "an intelligent ram with serial i os", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Novel Mixed Codes for Multiple-Cell Upsets Mitigation in Static RAMs.", "DBLP authors": ["Jing Guo", "Liyi Xiao", "Zhigang Mao", "Qiang Zhao"], "year": 2013, "MAG papers": [{"PaperId": 2034299682, "PaperTitle": "novel mixed codes for multiple cell upsets mitigation in static rams", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"harbin institute of technology": 4.0}}], "source": "ES"}]