{
  "module_name": "dwmac5.h",
  "hash_id": "20780d506238769334b41875ee0ff6ed9e6c82cc7b872e2093c0c166d6c4c956",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/stmicro/stmmac/dwmac5.h",
  "human_readable_source": " \n\n\n\n#ifndef __DWMAC5_H__\n#define __DWMAC5_H__\n\n#define MAC_DPP_FSM_INT_STATUS\t\t0x00000140\n#define MAC_AXI_SLV_DPE_ADDR_STATUS\t0x00000144\n#define MAC_FSM_CONTROL\t\t\t0x00000148\n#define PRTYEN\t\t\t\tBIT(1)\n#define TMOUTEN\t\t\t\tBIT(0)\n\n#define MAC_FPE_CTRL_STS\t\t0x00000234\n#define TRSP\t\t\t\tBIT(19)\n#define TVER\t\t\t\tBIT(18)\n#define RRSP\t\t\t\tBIT(17)\n#define RVER\t\t\t\tBIT(16)\n#define SRSP\t\t\t\tBIT(2)\n#define SVER\t\t\t\tBIT(1)\n#define EFPE\t\t\t\tBIT(0)\n\n#define MAC_PPS_CONTROL\t\t\t0x00000b70\n#define PPS_MAXIDX(x)\t\t\t((((x) + 1) * 8) - 1)\n#define PPS_MINIDX(x)\t\t\t((x) * 8)\n#define PPSx_MASK(x)\t\t\tGENMASK(PPS_MAXIDX(x), PPS_MINIDX(x))\n#define MCGRENx(x)\t\t\tBIT(PPS_MAXIDX(x))\n#define TRGTMODSELx(x, val)\t\t\\\n\tGENMASK(PPS_MAXIDX(x) - 1, PPS_MAXIDX(x) - 2) & \\\n\t((val) << (PPS_MAXIDX(x) - 2))\n#define PPSCMDx(x, val)\t\t\t\\\n\tGENMASK(PPS_MINIDX(x) + 3, PPS_MINIDX(x)) & \\\n\t((val) << PPS_MINIDX(x))\n#define PPSEN0\t\t\t\tBIT(4)\n#define MAC_PPSx_TARGET_TIME_SEC(x)\t(0x00000b80 + ((x) * 0x10))\n#define MAC_PPSx_TARGET_TIME_NSEC(x)\t(0x00000b84 + ((x) * 0x10))\n#define TRGTBUSY0\t\t\tBIT(31)\n#define TTSL0\t\t\t\tGENMASK(30, 0)\n#define MAC_PPSx_INTERVAL(x)\t\t(0x00000b88 + ((x) * 0x10))\n#define MAC_PPSx_WIDTH(x)\t\t(0x00000b8c + ((x) * 0x10))\n\n#define MTL_EST_CONTROL\t\t\t0x00000c50\n#define PTOV\t\t\t\tGENMASK(31, 24)\n#define PTOV_SHIFT\t\t\t24\n#define SSWL\t\t\t\tBIT(1)\n#define EEST\t\t\t\tBIT(0)\n\n#define MTL_EST_STATUS\t\t\t0x00000c58\n#define BTRL\t\t\t\tGENMASK(11, 8)\n#define BTRL_SHIFT\t\t\t8\n#define BTRL_MAX\t\t\t(0xF << BTRL_SHIFT)\n#define SWOL\t\t\t\tBIT(7)\n#define SWOL_SHIFT\t\t\t7\n#define CGCE\t\t\t\tBIT(4)\n#define HLBS\t\t\t\tBIT(3)\n#define HLBF\t\t\t\tBIT(2)\n#define BTRE\t\t\t\tBIT(1)\n#define SWLC\t\t\t\tBIT(0)\n\n#define MTL_EST_SCH_ERR\t\t\t0x00000c60\n#define MTL_EST_FRM_SZ_ERR\t\t0x00000c64\n#define MTL_EST_FRM_SZ_CAP\t\t0x00000c68\n#define SZ_CAP_HBFS_MASK\t\tGENMASK(14, 0)\n#define SZ_CAP_HBFQ_SHIFT\t\t16\n#define SZ_CAP_HBFQ_MASK(_val)\t\t({ typeof(_val) (val) = (_val);\t\\\n\t\t\t\t\t((val) > 4 ? GENMASK(18, 16) :\t\\\n\t\t\t\t\t (val) > 2 ? GENMASK(17, 16) :\t\\\n\t\t\t\t\t BIT(16)); })\n\n#define MTL_EST_INT_EN\t\t\t0x00000c70\n#define IECGCE\t\t\t\tCGCE\n#define IEHS\t\t\t\tHLBS\n#define IEHF\t\t\t\tHLBF\n#define IEBE\t\t\t\tBTRE\n#define IECC\t\t\t\tSWLC\n\n#define MTL_EST_GCL_CONTROL\t\t0x00000c80\n#define BTR_LOW\t\t\t\t0x0\n#define BTR_HIGH\t\t\t0x1\n#define CTR_LOW\t\t\t\t0x2\n#define CTR_HIGH\t\t\t0x3\n#define TER\t\t\t\t0x4\n#define LLR\t\t\t\t0x5\n#define ADDR_SHIFT\t\t\t8\n#define GCRR\t\t\t\tBIT(2)\n#define SRWO\t\t\t\tBIT(0)\n#define MTL_EST_GCL_DATA\t\t0x00000c84\n\n#define MTL_RXP_CONTROL_STATUS\t\t0x00000ca0\n#define RXPI\t\t\t\tBIT(31)\n#define NPE\t\t\t\tGENMASK(23, 16)\n#define NVE\t\t\t\tGENMASK(7, 0)\n#define MTL_RXP_IACC_CTRL_STATUS\t0x00000cb0\n#define STARTBUSY\t\t\tBIT(31)\n#define RXPEIEC\t\t\t\tGENMASK(22, 21)\n#define RXPEIEE\t\t\t\tBIT(20)\n#define WRRDN\t\t\t\tBIT(16)\n#define ADDR\t\t\t\tGENMASK(15, 0)\n#define MTL_RXP_IACC_DATA\t\t0x00000cb4\n#define MTL_ECC_CONTROL\t\t\t0x00000cc0\n#define MEEAO\t\t\t\tBIT(8)\n#define TSOEE\t\t\t\tBIT(4)\n#define MRXPEE\t\t\t\tBIT(3)\n#define MESTEE\t\t\t\tBIT(2)\n#define MRXEE\t\t\t\tBIT(1)\n#define MTXEE\t\t\t\tBIT(0)\n\n#define MTL_SAFETY_INT_STATUS\t\t0x00000cc4\n#define MCSIS\t\t\t\tBIT(31)\n#define MEUIS\t\t\t\tBIT(1)\n#define MECIS\t\t\t\tBIT(0)\n#define MTL_ECC_INT_ENABLE\t\t0x00000cc8\n#define RPCEIE\t\t\t\tBIT(12)\n#define ECEIE\t\t\t\tBIT(8)\n#define RXCEIE\t\t\t\tBIT(4)\n#define TXCEIE\t\t\t\tBIT(0)\n#define MTL_ECC_INT_STATUS\t\t0x00000ccc\n#define MTL_DPP_CONTROL\t\t\t0x00000ce0\n#define EPSI\t\t\t\tBIT(2)\n#define OPE\t\t\t\tBIT(1)\n#define EDPP\t\t\t\tBIT(0)\n\n#define DMA_SAFETY_INT_STATUS\t\t0x00001080\n#define MSUIS\t\t\t\tBIT(29)\n#define MSCIS\t\t\t\tBIT(28)\n#define DEUIS\t\t\t\tBIT(1)\n#define DECIS\t\t\t\tBIT(0)\n#define DMA_ECC_INT_ENABLE\t\t0x00001084\n#define TCEIE\t\t\t\tBIT(0)\n#define DMA_ECC_INT_STATUS\t\t0x00001088\n\n \n#define GMAC_RXQ_CTRL4\t\t\t0x00000094\n#define GMAC_RXQCTRL_VFFQ_MASK\t\tGENMASK(19, 17)\n#define GMAC_RXQCTRL_VFFQ_SHIFT\t\t17\n#define GMAC_RXQCTRL_VFFQE\t\tBIT(16)\n\n#define GMAC_INT_FPE_EN\t\t\tBIT(17)\n\nint dwmac5_safety_feat_config(void __iomem *ioaddr, unsigned int asp,\n\t\t\t      struct stmmac_safety_feature_cfg *safety_cfg);\nint dwmac5_safety_feat_irq_status(struct net_device *ndev,\n\t\tvoid __iomem *ioaddr, unsigned int asp,\n\t\tstruct stmmac_safety_stats *stats);\nint dwmac5_safety_feat_dump(struct stmmac_safety_stats *stats,\n\t\t\tint index, unsigned long *count, const char **desc);\nint dwmac5_rxp_config(void __iomem *ioaddr, struct stmmac_tc_entry *entries,\n\t\t      unsigned int count);\nint dwmac5_flex_pps_config(void __iomem *ioaddr, int index,\n\t\t\t   struct stmmac_pps_cfg *cfg, bool enable,\n\t\t\t   u32 sub_second_inc, u32 systime_flags);\nint dwmac5_est_configure(void __iomem *ioaddr, struct stmmac_est *cfg,\n\t\t\t unsigned int ptp_rate);\nvoid dwmac5_est_irq_status(void __iomem *ioaddr, struct net_device *dev,\n\t\t\t   struct stmmac_extra_stats *x, u32 txqcnt);\nvoid dwmac5_fpe_configure(void __iomem *ioaddr, struct stmmac_fpe_cfg *cfg,\n\t\t\t  u32 num_txq, u32 num_rxq,\n\t\t\t  bool enable);\nvoid dwmac5_fpe_send_mpacket(void __iomem *ioaddr,\n\t\t\t     struct stmmac_fpe_cfg *cfg,\n\t\t\t     enum stmmac_mpacket_type type);\nint dwmac5_fpe_irq_status(void __iomem *ioaddr, struct net_device *dev);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}