{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570977439298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570977439299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 11:37:19 2019 " "Processing started: Sun Oct 13 11:37:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570977439299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570977439299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570977439300 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1570977439498 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ULA/mux.bdf " "Entity \"mux\" obtained from \"ULA/mux.bdf\" instead of from Quartus II megafunction library" {  } { { "ULA/mux.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1570977439596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "ULA/mux.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977439597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977439597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/multi2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/multi2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multi2 " "Found entity 1: multi2" {  } { { "ULA/multi2.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/multi2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977439597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977439597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/full_subtractor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/full_subtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor " "Found entity 1: full_subtractor" {  } { { "ULA/full_subtractor.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/full_subtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977439598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977439598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "ULA/full_adder.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977439598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977439598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/div2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/div2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div2 " "Found entity 1: div2" {  } { { "ULA/div2.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/div2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977439599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977439599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/adder_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/adder_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bits " "Found entity 1: adder_4bits" {  } { { "ULA/adder_4bits.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/adder_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977439599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977439599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/subtractor_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/subtractor_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_4bits " "Found entity 1: subtractor_4bits" {  } { { "ULA/subtractor_4bits.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/subtractor_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977439600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977439600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ULA/ula.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977439600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977439600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7seg " "Found entity 1: 7seg" {  } { { "7seg.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977439601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977439601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977439601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977439601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "rom.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977439997 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977439997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977439997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file op_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 op_sel-SYN " "Found design unit 1: op_sel-SYN" {  } { { "op_sel.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/op_sel.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977440011 ""} { "Info" "ISGN_ENTITY_NAME" "1 op_sel " "Found entity 1: op_sel" {  } { { "op_sel.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/op_sel.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977440011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977440011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fpga " "Found entity 1: fpga" {  } { { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977440017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977440017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977440050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977440050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "uc.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/uc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977440063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977440063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977440071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977440071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxRg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxRg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxrg-SYN " "Found design unit 1: muxrg-SYN" {  } { { "muxRg.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/muxRg.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977440077 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxRg " "Found entity 1: muxRg" {  } { { "muxRg.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/muxRg.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977440077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977440077 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga " "Elaborating entity \"fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1570977440189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7seg 7seg:HEX0 " "Elaborating entity \"7seg\" for hierarchy \"7seg:HEX0\"" {  } { { "fpga.bdf" "HEX0" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 432 1096 1232 528 "HEX0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "fpga.bdf" "cpu" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 112 496 712 240 "cpu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440197 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst4 " "Block or symbol \"VCC\" of instance \"inst4\" overlaps another block or symbol" {  } { { "cpu.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { { 168 64 80 200 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1570977440198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter cpu:cpu\|counter:inst2 " "Elaborating entity \"counter\" for hierarchy \"cpu:cpu\|counter:inst2\"" {  } { { "cpu.bdf" "inst2" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { { 160 408 592 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440199 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977440207 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1570977440207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer cpu:cpu\|debouncer:inst1 " "Elaborating entity \"debouncer\" for hierarchy \"cpu:cpu\|debouncer:inst1\"" {  } { { "cpu.bdf" "inst1" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { { 136 80 272 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1570977440210 "|fpga|cpu:cpu|debouncer:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc cpu:cpu\|uc:control_unit " "Elaborating entity \"uc\" for hierarchy \"cpu:cpu\|uc:control_unit\"" {  } { { "cpu.bdf" "control_unit" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { { 312 280 504 504 "control_unit" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440211 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst6 " "Primitive \"AND2\" of instance \"inst6\" not used" {  } { { "uc.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/uc.bdf" { { 112 416 480 160 "inst6" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1570977440212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom cpu:cpu\|rom:inst89 " "Elaborating entity \"rom\" for hierarchy \"cpu:cpu\|rom:inst89\"" {  } { { "cpu.bdf" "inst89" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { { 160 752 968 288 "inst89" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "altsyncram_component" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/rom.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/rom.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570977440347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Memoria01.mif " "Parameter \"init_file\" = \"Memoria01.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440348 ""}  } { { "rom.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/rom.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1570977440348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qf91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qf91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qf91 " "Found entity 1: altsyncram_qf91" {  } { { "db/altsyncram_qf91.tdf" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/db/altsyncram_qf91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977440402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977440402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qf91 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated " "Elaborating entity \"altsyncram_qf91\" for hierarchy \"cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ana/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:cpu\|register:Rg1 " "Elaborating entity \"register\" for hierarchy \"cpu:cpu\|register:Rg1\"" {  } { { "cpu.bdf" "Rg1" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { { 544 432 576 640 "Rg1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula cpu:cpu\|ula:inst5 " "Elaborating entity \"ula\" for hierarchy \"cpu:cpu\|ula:inst5\"" {  } { { "cpu.bdf" "inst5" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { { 360 808 960 456 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux cpu:cpu\|ula:inst5\|mux:inst444 " "Elaborating entity \"mux\" for hierarchy \"cpu:cpu\|ula:inst5\|mux:inst444\"" {  } { { "ULA/ula.bdf" "inst444" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/ula.bdf" { { 56 840 952 160 "inst444" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bits cpu:cpu\|ula:inst5\|adder_4bits:inst6 " "Elaborating entity \"adder_4bits\" for hierarchy \"cpu:cpu\|ula:inst5\|adder_4bits:inst6\"" {  } { { "ULA/ula.bdf" "inst6" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/ula.bdf" { { 88 544 680 184 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder cpu:cpu\|ula:inst5\|adder_4bits:inst6\|full_adder:inst " "Elaborating entity \"full_adder\" for hierarchy \"cpu:cpu\|ula:inst5\|adder_4bits:inst6\|full_adder:inst\"" {  } { { "ULA/adder_4bits.bdf" "inst" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/adder_4bits.bdf" { { 288 440 552 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi2 cpu:cpu\|ula:inst5\|multi2:inst1 " "Elaborating entity \"multi2\" for hierarchy \"cpu:cpu\|ula:inst5\|multi2:inst1\"" {  } { { "ULA/ula.bdf" "inst1" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/ula.bdf" { { 200 560 656 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_4bits cpu:cpu\|ula:inst5\|subtractor_4bits:inst7 " "Elaborating entity \"subtractor_4bits\" for hierarchy \"cpu:cpu\|ula:inst5\|subtractor_4bits:inst7\"" {  } { { "ULA/ula.bdf" "inst7" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/ula.bdf" { { 344 536 672 440 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_subtractor cpu:cpu\|ula:inst5\|subtractor_4bits:inst7\|full_subtractor:inst " "Elaborating entity \"full_subtractor\" for hierarchy \"cpu:cpu\|ula:inst5\|subtractor_4bits:inst7\|full_subtractor:inst\"" {  } { { "ULA/subtractor_4bits.bdf" "inst" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/subtractor_4bits.bdf" { { 272 520 616 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div2 cpu:cpu\|ula:inst5\|div2:inst " "Elaborating entity \"div2\" for hierarchy \"cpu:cpu\|ula:inst5\|div2:inst\"" {  } { { "ULA/ula.bdf" "inst" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/ula.bdf" { { 456 560 656 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxRg cpu:cpu\|muxRg:inst6 " "Elaborating entity \"muxRg\" for hierarchy \"cpu:cpu\|muxRg:inst6\"" {  } { { "cpu.bdf" "inst6" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { { 360 624 768 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX cpu:cpu\|muxRg:inst6\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"cpu:cpu\|muxRg:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxRg.vhd" "LPM_MUX_component" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/muxRg.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|muxRg:inst6\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"cpu:cpu\|muxRg:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxRg.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/muxRg.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570977440434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|muxRg:inst6\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"cpu:cpu\|muxRg:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440434 ""}  } { { "muxRg.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/muxRg.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1570977440434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l7e " "Found entity 1: mux_l7e" {  } { { "db/mux_l7e.tdf" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/db/mux_l7e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977440475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977440475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l7e cpu:cpu\|muxRg:inst6\|LPM_MUX:LPM_MUX_component\|mux_l7e:auto_generated " "Elaborating entity \"mux_l7e\" for hierarchy \"cpu:cpu\|muxRg:inst6\|LPM_MUX:LPM_MUX_component\|mux_l7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/ana/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977440476 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cpu:cpu\|counter:inst2\|inst cpu:cpu\|counter:inst2\|inst~_emulated cpu:cpu\|counter:inst2\|inst~1 " "Register \"cpu:cpu\|counter:inst2\|inst\" is converted into an equivalent circuit using register \"cpu:cpu\|counter:inst2\|inst~_emulated\" and latch \"cpu:cpu\|counter:inst2\|inst~1\"" {  } { { "counter.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/counter.bdf" { { 256 400 464 336 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1570977441475 "|fpga|cpu:cpu|counter:inst2|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cpu:cpu\|counter:inst2\|inst1 cpu:cpu\|counter:inst2\|inst1~_emulated cpu:cpu\|counter:inst2\|inst1~1 " "Register \"cpu:cpu\|counter:inst2\|inst1\" is converted into an equivalent circuit using register \"cpu:cpu\|counter:inst2\|inst1~_emulated\" and latch \"cpu:cpu\|counter:inst2\|inst1~1\"" {  } { { "counter.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/counter.bdf" { { 256 512 576 336 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1570977441475 "|fpga|cpu:cpu|counter:inst2|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cpu:cpu\|counter:inst2\|inst3 cpu:cpu\|counter:inst2\|inst3~_emulated cpu:cpu\|counter:inst2\|inst3~1 " "Register \"cpu:cpu\|counter:inst2\|inst3\" is converted into an equivalent circuit using register \"cpu:cpu\|counter:inst2\|inst3~_emulated\" and latch \"cpu:cpu\|counter:inst2\|inst3~1\"" {  } { { "counter.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/counter.bdf" { { 256 680 744 336 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1570977441475 "|fpga|cpu:cpu|counter:inst2|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cpu:cpu\|counter:inst2\|inst4 cpu:cpu\|counter:inst2\|inst4~_emulated cpu:cpu\|counter:inst2\|inst4~1 " "Register \"cpu:cpu\|counter:inst2\|inst4\" is converted into an equivalent circuit using register \"cpu:cpu\|counter:inst2\|inst4~_emulated\" and latch \"cpu:cpu\|counter:inst2\|inst4~1\"" {  } { { "counter.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/counter.bdf" { { 256 848 912 336 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1570977441475 "|fpga|cpu:cpu|counter:inst2|inst4"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1570977441475 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1570977441748 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1570977442200 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570977442200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "201 " "Implemented 201 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1570977442326 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1570977442326 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1570977442326 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1570977442326 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1570977442326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570977442370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 11:37:22 2019 " "Processing ended: Sun Oct 13 11:37:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570977442370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570977442370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570977442370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570977442370 ""}
