// Seed: 3962961277
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  inout wire id_1;
  logic id_3;
endmodule
module module_1;
  genvar id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  wire id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_3 (
    output tri0 id_0,
    output wire id_1,
    output uwire id_2,
    output wor id_3,
    output tri0 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wand id_7
    , id_14,
    output tri0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    inout tri1 id_11,
    input uwire id_12
);
  wire id_15;
  wire id_16;
  xnor primCall (id_2, id_10, id_5, id_11, id_16, id_14, id_12, id_6, id_7, id_9);
  module_2 modCall_1 (
      id_16,
      id_15,
      id_15
  );
  logic id_17;
  wire  id_18;
endmodule
