============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Oct 20 2018  10:53:40 am
  Module:                 permut_sel
    Operating conditions: typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (43025 ps) Setup Check with Pin array_reg[5][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     876                  
       Uncertainty:-    5000                  
     Required Time:=   60124                  
      Launch Clock:-       0                  
         Data Path:-   17099                  
             Slack:=   43025                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFMHRL         3  66.8  1006   824     824    (-,-) 
  g7920/O           -       A->O  F     INV            2  43.5   532   452    1276    (-,-) 
  g7880__6083/O     -       A->O  R     OR21AXL        1  27.7  1589   527    1803    (-,-) 
  g7878/O           -       A->O  F     INV            1  26.6   504   522    2325    (-,-) 
  g7865__5019/O     -       D->O  R     AND222OXL      1  25.8  1780   743    3068    (-,-) 
  g7853__2683/O     -       A->O  F     OR222AXL       1  32.3  1307   927    3995    (-,-) 
  g7834__7344/O     -       B->O  R     OR221A         1  27.6  1177   744    4739    (-,-) 
  g7816__7118/O     -       E->O  F     AND222OXL      1  26.9  1356   654    5393    (-,-) 
  g7800__4296/O     -       D->O  R     AND211OXL      1  26.6  1495   810    6202    (-,-) 
  g7797__5019/O     -       C->O  F     AND221OXL      1  26.9  1472   813    7015    (-,-) 
  g7796__5795/O     -       D->O  R     AND211OXL      1  26.7  1498   851    7866    (-,-) 
  g7785__5703/O     -       C->O  F     AND222OXL      1  24.3  1319   881    8747    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    9755    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952   10708    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   11931    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   13077    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   14390    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   15516    (-,-) 
  g7640__4547/O     -       E->O  F     AND222OXL      1  27.7  1414   949   16466    (-,-) 
  g7636/O           -       A->O  R     INV            1  24.0   586   633   17099    (-,-) 
  array_reg[5][1]/D -       -     R     DFSHRL         1     -     -     0   17099    (-,-) 
#-------------------------------------------------------------------------------------------



Path 2: MET (43176 ps) Setup Check with Pin array_reg[5][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     720                  
       Uncertainty:-    5000                  
     Required Time:=   60280                  
      Launch Clock:-       0                  
         Data Path:-   17104                  
             Slack:=   43176                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFMHRL         3  66.8  1006   824     824    (-,-) 
  g7920/O           -       A->O  F     INV            2  43.5   532   452    1276    (-,-) 
  g7880__6083/O     -       A->O  R     OR21AXL        1  27.7  1589   527    1803    (-,-) 
  g7878/O           -       A->O  F     INV            1  26.6   504   522    2325    (-,-) 
  g7865__5019/O     -       D->O  R     AND222OXL      1  25.8  1780   743    3068    (-,-) 
  g7853__2683/O     -       A->O  F     OR222AXL       1  32.3  1307   927    3995    (-,-) 
  g7834__7344/O     -       B->O  R     OR221A         1  27.6  1177   744    4739    (-,-) 
  g7816__7118/O     -       E->O  F     AND222OXL      1  26.9  1356   654    5393    (-,-) 
  g7800__4296/O     -       D->O  R     AND211OXL      1  26.6  1495   810    6202    (-,-) 
  g7797__5019/O     -       C->O  F     AND221OXL      1  26.9  1472   813    7015    (-,-) 
  g7796__5795/O     -       D->O  R     AND211OXL      1  26.7  1498   851    7866    (-,-) 
  g7785__5703/O     -       C->O  F     AND222OXL      1  24.3  1319   881    8747    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    9755    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952   10708    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   11931    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   13077    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   14390    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   15516    (-,-) 
  g7639__1786/O     -       E->O  F     AND222OXL      1  27.7  1414   949   16466    (-,-) 
  g7635/O           -       A->O  R     INV            1  25.0   599   638   17103    (-,-) 
  array_reg[5][2]/D -       -     R     DFSHSL         1     -     -     0   17104    (-,-) 
#-------------------------------------------------------------------------------------------



Path 3: MET (43176 ps) Setup Check with Pin array_reg[5][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     720                  
       Uncertainty:-    5000                  
     Required Time:=   60280                  
      Launch Clock:-       0                  
         Data Path:-   17104                  
             Slack:=   43176                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFMHRL         3  66.8  1006   824     824    (-,-) 
  g7920/O           -       A->O  F     INV            2  43.5   532   452    1276    (-,-) 
  g7880__6083/O     -       A->O  R     OR21AXL        1  27.7  1589   527    1803    (-,-) 
  g7878/O           -       A->O  F     INV            1  26.6   504   522    2325    (-,-) 
  g7865__5019/O     -       D->O  R     AND222OXL      1  25.8  1780   743    3068    (-,-) 
  g7853__2683/O     -       A->O  F     OR222AXL       1  32.3  1307   927    3995    (-,-) 
  g7834__7344/O     -       B->O  R     OR221A         1  27.6  1177   744    4739    (-,-) 
  g7816__7118/O     -       E->O  F     AND222OXL      1  26.9  1356   654    5393    (-,-) 
  g7800__4296/O     -       D->O  R     AND211OXL      1  26.6  1495   810    6202    (-,-) 
  g7797__5019/O     -       C->O  F     AND221OXL      1  26.9  1472   813    7015    (-,-) 
  g7796__5795/O     -       D->O  R     AND211OXL      1  26.7  1498   851    7866    (-,-) 
  g7785__5703/O     -       C->O  F     AND222OXL      1  24.3  1319   881    8747    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    9755    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952   10708    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   11931    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   13077    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   14390    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   15516    (-,-) 
  g7641__3772/O     -       E->O  F     AND222OXL      1  27.7  1414   949   16466    (-,-) 
  g7637/O           -       A->O  R     INV            1  25.0   599   638   17103    (-,-) 
  array_reg[5][0]/D -       -     R     DFSHSL         1     -     -     0   17104    (-,-) 
#-------------------------------------------------------------------------------------------



Path 4: MET (43483 ps) Setup Check with Pin array_reg[5][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1133                  
       Uncertainty:-    5000                  
     Required Time:=   59867                  
      Launch Clock:-       0                  
         Data Path:-   16385                  
             Slack:=   43483                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFMHRL         3  66.8   668   786     786    (-,-) 
  g7920/O           -       A->O  R     INV            2  43.5   703   443    1230    (-,-) 
  g7880__6083/O     -       A->O  F     OR21AXL        1  27.7  1152   470    1699    (-,-) 
  g7878/O           -       A->O  R     INV            1  26.6   583   557    2256    (-,-) 
  g7865__5019/O     -       D->O  F     AND222OXL      1  25.8  1448   571    2828    (-,-) 
  g7853__2683/O     -       A->O  R     OR222AXL       1  32.3  2138  1035    3863    (-,-) 
  g7834__7344/O     -       B->O  F     OR221A         1  27.6   938   777    4639    (-,-) 
  g7816__7118/O     -       E->O  R     AND222OXL      1  26.9  1694   642    5281    (-,-) 
  g7800__4296/O     -       D->O  F     AND211OXL      1  26.6  1264   769    6050    (-,-) 
  g7797__5019/O     -       C->O  R     AND221OXL      1  26.9  1595   888    6938    (-,-) 
  g7796__5795/O     -       D->O  F     AND211OXL      1  26.7  1265   742    7681    (-,-) 
  g7785__5703/O     -       C->O  R     AND222OXL      1  24.3  1662   952    8633    (-,-) 
  g7783__1786/O     -       C->O  F     OR211AXL       2  49.2  1497   861    9494    (-,-) 
  g7777__7118/O     -       A->O  R     NOR2XL         2  43.8  1656   953   10447    (-,-) 
  g7773__2391/O     -       B->O  R     AND2           9 188.4  2340  1250   11696    (-,-) 
  g7769/O           -       A->O  F     INV2          18 378.3  1722  1191   12887    (-,-) 
  g8051/O           -       B->O  R     NOR2ANXL       4  77.7  2000  1056   13943    (-,-) 
  g7712__2900/O     -       B->O  F     NOR2XL         3  65.3  1460  1061   15004    (-,-) 
  g7639__1786/O     -       E->O  R     AND222OXL      1  27.7  1704   840   15844    (-,-) 
  g7635/O           -       A->O  F     INV            1  25.0   509   541   16384    (-,-) 
  array_reg[5][2]/D -       -     F     DFSHSL         1     -     -     0   16385    (-,-) 
#-------------------------------------------------------------------------------------------



Path 5: MET (43483 ps) Setup Check with Pin array_reg[5][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1133                  
       Uncertainty:-    5000                  
     Required Time:=   59867                  
      Launch Clock:-       0                  
         Data Path:-   16385                  
             Slack:=   43483                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFMHRL         3  66.8   668   786     786    (-,-) 
  g7920/O           -       A->O  R     INV            2  43.5   703   443    1230    (-,-) 
  g7880__6083/O     -       A->O  F     OR21AXL        1  27.7  1152   470    1699    (-,-) 
  g7878/O           -       A->O  R     INV            1  26.6   583   557    2256    (-,-) 
  g7865__5019/O     -       D->O  F     AND222OXL      1  25.8  1448   571    2828    (-,-) 
  g7853__2683/O     -       A->O  R     OR222AXL       1  32.3  2138  1035    3863    (-,-) 
  g7834__7344/O     -       B->O  F     OR221A         1  27.6   938   777    4639    (-,-) 
  g7816__7118/O     -       E->O  R     AND222OXL      1  26.9  1694   642    5281    (-,-) 
  g7800__4296/O     -       D->O  F     AND211OXL      1  26.6  1264   769    6050    (-,-) 
  g7797__5019/O     -       C->O  R     AND221OXL      1  26.9  1595   888    6938    (-,-) 
  g7796__5795/O     -       D->O  F     AND211OXL      1  26.7  1265   742    7681    (-,-) 
  g7785__5703/O     -       C->O  R     AND222OXL      1  24.3  1662   952    8633    (-,-) 
  g7783__1786/O     -       C->O  F     OR211AXL       2  49.2  1497   861    9494    (-,-) 
  g7777__7118/O     -       A->O  R     NOR2XL         2  43.8  1656   953   10447    (-,-) 
  g7773__2391/O     -       B->O  R     AND2           9 188.4  2340  1250   11696    (-,-) 
  g7769/O           -       A->O  F     INV2          18 378.3  1722  1191   12887    (-,-) 
  g8051/O           -       B->O  R     NOR2ANXL       4  77.7  2000  1056   13943    (-,-) 
  g7712__2900/O     -       B->O  F     NOR2XL         3  65.3  1460  1061   15004    (-,-) 
  g7641__3772/O     -       E->O  R     AND222OXL      1  27.7  1704   840   15844    (-,-) 
  g7637/O           -       A->O  F     INV            1  25.0   509   541   16384    (-,-) 
  array_reg[5][0]/D -       -     F     DFSHSL         1     -     -     0   16385    (-,-) 
#-------------------------------------------------------------------------------------------



Path 6: MET (43490 ps) Setup Check with Pin array_reg[5][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1130                  
       Uncertainty:-    5000                  
     Required Time:=   59870                  
      Launch Clock:-       0                  
         Data Path:-   16379                  
             Slack:=   43490                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFMHRL         3  66.8   668   786     786    (-,-) 
  g7920/O           -       A->O  R     INV            2  43.5   703   443    1230    (-,-) 
  g7880__6083/O     -       A->O  F     OR21AXL        1  27.7  1152   470    1699    (-,-) 
  g7878/O           -       A->O  R     INV            1  26.6   583   557    2256    (-,-) 
  g7865__5019/O     -       D->O  F     AND222OXL      1  25.8  1448   571    2828    (-,-) 
  g7853__2683/O     -       A->O  R     OR222AXL       1  32.3  2138  1035    3863    (-,-) 
  g7834__7344/O     -       B->O  F     OR221A         1  27.6   938   777    4639    (-,-) 
  g7816__7118/O     -       E->O  R     AND222OXL      1  26.9  1694   642    5281    (-,-) 
  g7800__4296/O     -       D->O  F     AND211OXL      1  26.6  1264   769    6050    (-,-) 
  g7797__5019/O     -       C->O  R     AND221OXL      1  26.9  1595   888    6938    (-,-) 
  g7796__5795/O     -       D->O  F     AND211OXL      1  26.7  1265   742    7681    (-,-) 
  g7785__5703/O     -       C->O  R     AND222OXL      1  24.3  1662   952    8633    (-,-) 
  g7783__1786/O     -       C->O  F     OR211AXL       2  49.2  1497   861    9494    (-,-) 
  g7777__7118/O     -       A->O  R     NOR2XL         2  43.8  1656   953   10447    (-,-) 
  g7773__2391/O     -       B->O  R     AND2           9 188.4  2340  1250   11696    (-,-) 
  g7769/O           -       A->O  F     INV2          18 378.3  1722  1191   12887    (-,-) 
  g8051/O           -       B->O  R     NOR2ANXL       4  77.7  2000  1056   13943    (-,-) 
  g7712__2900/O     -       B->O  F     NOR2XL         3  65.3  1460  1061   15004    (-,-) 
  g7640__4547/O     -       E->O  R     AND222OXL      1  27.7  1700   840   15844    (-,-) 
  g7636/O           -       A->O  F     INV            1  24.0   500   535   16379    (-,-) 
  array_reg[5][1]/D -       -     F     DFSHRL         1     -     -     0   16379    (-,-) 
#-------------------------------------------------------------------------------------------



Path 7: MET (43729 ps) Setup Check with Pin array_reg[5][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1133                  
       Uncertainty:-    5000                  
     Required Time:=   59867                  
      Launch Clock:-       0                  
         Data Path:-   16138                  
             Slack:=   43729                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFMHRL         3  66.8   668   786     786    (-,-) 
  g7875__2250/C     -       A->C  F     HADD           1  30.5   430   856    1642    (-,-) 
  g7851__1857/C     -       B->C  F     HADD           1  30.5   430   688    2330    (-,-) 
  g7831__2900/C     -       B->C  F     HADD           1  30.5   432   688    3018    (-,-) 
  g7813__1840/C     -       B->C  F     HADD           1  30.5   433   689    3707    (-,-) 
  g7798__5703/C     -       B->C  F     HADD           1  30.5   433   689    4396    (-,-) 
  g7795__8780/C     -       B->C  F     HADD           2  42.6   521   728    5124    (-,-) 
  g7793__1857/O     -       A->O  F     OR2            2  41.2   450   626    5750    (-,-) 
  g7791__7344/O     -       A->O  R     AND21OXL       1  26.6  1224   525    6276    (-,-) 
  g7789__6083/O     -       B->O  F     NOR3ANXL       1  25.6   846   673    6949    (-,-) 
  g7788__2250/O     -       A->O  F     OR3XL          1  27.6   659   927    7876    (-,-) 
  g7785__5703/O     -       E->O  R     AND222OXL      1  24.3  1662   510    8386    (-,-) 
  g7783__1786/O     -       C->O  F     OR211AXL       2  49.2  1497   861    9247    (-,-) 
  g7777__7118/O     -       A->O  R     NOR2XL         2  43.8  1656   953   10200    (-,-) 
  g7773__2391/O     -       B->O  R     AND2           9 188.4  2340  1250   11450    (-,-) 
  g7769/O           -       A->O  F     INV2          18 378.3  1722  1191   12641    (-,-) 
  g8051/O           -       B->O  R     NOR2ANXL       4  77.7  2000  1056   13696    (-,-) 
  g7712__2900/O     -       B->O  F     NOR2XL         3  65.3  1460  1061   14757    (-,-) 
  g7639__1786/O     -       E->O  R     AND222OXL      1  27.7  1704   840   15597    (-,-) 
  g7635/O           -       A->O  F     INV            1  25.0   509   541   16138    (-,-) 
  array_reg[5][2]/D -       -     F     DFSHSL         1     -     -     0   16138    (-,-) 
#-------------------------------------------------------------------------------------------



Path 8: MET (43729 ps) Setup Check with Pin array_reg[5][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1133                  
       Uncertainty:-    5000                  
     Required Time:=   59867                  
      Launch Clock:-       0                  
         Data Path:-   16138                  
             Slack:=   43729                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFMHRL         3  66.8   668   786     786    (-,-) 
  g7875__2250/C     -       A->C  F     HADD           1  30.5   430   856    1642    (-,-) 
  g7851__1857/C     -       B->C  F     HADD           1  30.5   430   688    2330    (-,-) 
  g7831__2900/C     -       B->C  F     HADD           1  30.5   432   688    3018    (-,-) 
  g7813__1840/C     -       B->C  F     HADD           1  30.5   433   689    3707    (-,-) 
  g7798__5703/C     -       B->C  F     HADD           1  30.5   433   689    4396    (-,-) 
  g7795__8780/C     -       B->C  F     HADD           2  42.6   521   728    5124    (-,-) 
  g7793__1857/O     -       A->O  F     OR2            2  41.2   450   626    5750    (-,-) 
  g7791__7344/O     -       A->O  R     AND21OXL       1  26.6  1224   525    6276    (-,-) 
  g7789__6083/O     -       B->O  F     NOR3ANXL       1  25.6   846   673    6949    (-,-) 
  g7788__2250/O     -       A->O  F     OR3XL          1  27.6   659   927    7876    (-,-) 
  g7785__5703/O     -       E->O  R     AND222OXL      1  24.3  1662   510    8386    (-,-) 
  g7783__1786/O     -       C->O  F     OR211AXL       2  49.2  1497   861    9247    (-,-) 
  g7777__7118/O     -       A->O  R     NOR2XL         2  43.8  1656   953   10200    (-,-) 
  g7773__2391/O     -       B->O  R     AND2           9 188.4  2340  1250   11450    (-,-) 
  g7769/O           -       A->O  F     INV2          18 378.3  1722  1191   12641    (-,-) 
  g8051/O           -       B->O  R     NOR2ANXL       4  77.7  2000  1056   13696    (-,-) 
  g7712__2900/O     -       B->O  F     NOR2XL         3  65.3  1460  1061   14757    (-,-) 
  g7641__3772/O     -       E->O  R     AND222OXL      1  27.7  1704   840   15597    (-,-) 
  g7637/O           -       A->O  F     INV            1  25.0   509   541   16138    (-,-) 
  array_reg[5][0]/D -       -     F     DFSHSL         1     -     -     0   16138    (-,-) 
#-------------------------------------------------------------------------------------------



Path 9: MET (43737 ps) Setup Check with Pin array_reg[5][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1130                  
       Uncertainty:-    5000                  
     Required Time:=   59870                  
      Launch Clock:-       0                  
         Data Path:-   16132                  
             Slack:=   43737                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFMHRL         3  66.8   668   786     786    (-,-) 
  g7875__2250/C     -       A->C  F     HADD           1  30.5   430   856    1642    (-,-) 
  g7851__1857/C     -       B->C  F     HADD           1  30.5   430   688    2330    (-,-) 
  g7831__2900/C     -       B->C  F     HADD           1  30.5   432   688    3018    (-,-) 
  g7813__1840/C     -       B->C  F     HADD           1  30.5   433   689    3707    (-,-) 
  g7798__5703/C     -       B->C  F     HADD           1  30.5   433   689    4396    (-,-) 
  g7795__8780/C     -       B->C  F     HADD           2  42.6   521   728    5124    (-,-) 
  g7793__1857/O     -       A->O  F     OR2            2  41.2   450   626    5750    (-,-) 
  g7791__7344/O     -       A->O  R     AND21OXL       1  26.6  1224   525    6276    (-,-) 
  g7789__6083/O     -       B->O  F     NOR3ANXL       1  25.6   846   673    6949    (-,-) 
  g7788__2250/O     -       A->O  F     OR3XL          1  27.6   659   927    7876    (-,-) 
  g7785__5703/O     -       E->O  R     AND222OXL      1  24.3  1662   510    8386    (-,-) 
  g7783__1786/O     -       C->O  F     OR211AXL       2  49.2  1497   861    9247    (-,-) 
  g7777__7118/O     -       A->O  R     NOR2XL         2  43.8  1656   953   10200    (-,-) 
  g7773__2391/O     -       B->O  R     AND2           9 188.4  2340  1250   11450    (-,-) 
  g7769/O           -       A->O  F     INV2          18 378.3  1722  1191   12641    (-,-) 
  g8051/O           -       B->O  R     NOR2ANXL       4  77.7  2000  1056   13696    (-,-) 
  g7712__2900/O     -       B->O  F     NOR2XL         3  65.3  1460  1061   14757    (-,-) 
  g7640__4547/O     -       E->O  R     AND222OXL      1  27.7  1700   840   15597    (-,-) 
  g7636/O           -       A->O  F     INV            1  24.0   500   535   16132    (-,-) 
  array_reg[5][1]/D -       -     F     DFSHRL         1     -     -     0   16132    (-,-) 
#-------------------------------------------------------------------------------------------



Path 10: MET (43739 ps) Setup Check with Pin array_reg[5][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1133                  
       Uncertainty:-    5000                  
     Required Time:=   59867                  
      Launch Clock:-       0                  
         Data Path:-   16128                  
             Slack:=   43739                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFMHRL         3  66.8  1006   824     824    (-,-) 
  g7920/O           -       A->O  F     INV            2  43.5   532   452    1276    (-,-) 
  g7880__6083/O     -       A->O  R     OR21AXL        1  27.7  1589   527    1803    (-,-) 
  g7878/O           -       A->O  F     INV            1  26.6   504   522    2325    (-,-) 
  g7865__5019/O     -       D->O  R     AND222OXL      1  25.8  1780   743    3068    (-,-) 
  g7853__2683/O     -       A->O  F     OR222AXL       1  32.3  1307   927    3995    (-,-) 
  g7834__7344/O     -       B->O  R     OR221A         1  27.6  1177   744    4739    (-,-) 
  g7816__7118/O     -       E->O  F     AND222OXL      1  26.9  1356   654    5393    (-,-) 
  g7800__4296/O     -       D->O  R     AND211OXL      1  26.6  1495   810    6202    (-,-) 
  g7797__5019/O     -       C->O  F     AND221OXL      1  26.9  1472   813    7015    (-,-) 
  g7796__5795/O     -       D->O  R     AND211OXL      1  26.7  1498   851    7866    (-,-) 
  g7785__5703/O     -       C->O  F     AND222OXL      1  24.3  1319   881    8747    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    9755    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952   10708    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   11931    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   13077    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   14390    (-,-) 
  g7639__1786/O     -       B->O  R     AND222OXL      1  27.7  1704  1197   15587    (-,-) 
  g7635/O           -       A->O  F     INV            1  25.0   509   541   16128    (-,-) 
  array_reg[5][2]/D -       -     F     DFSHSL         1     -     -     0   16128    (-,-) 
#-------------------------------------------------------------------------------------------



Path 11: MET (43739 ps) Setup Check with Pin array_reg[5][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1133                  
       Uncertainty:-    5000                  
     Required Time:=   59867                  
      Launch Clock:-       0                  
         Data Path:-   16128                  
             Slack:=   43739                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFMHRL         3  66.8  1006   824     824    (-,-) 
  g7920/O           -       A->O  F     INV            2  43.5   532   452    1276    (-,-) 
  g7880__6083/O     -       A->O  R     OR21AXL        1  27.7  1589   527    1803    (-,-) 
  g7878/O           -       A->O  F     INV            1  26.6   504   522    2325    (-,-) 
  g7865__5019/O     -       D->O  R     AND222OXL      1  25.8  1780   743    3068    (-,-) 
  g7853__2683/O     -       A->O  F     OR222AXL       1  32.3  1307   927    3995    (-,-) 
  g7834__7344/O     -       B->O  R     OR221A         1  27.6  1177   744    4739    (-,-) 
  g7816__7118/O     -       E->O  F     AND222OXL      1  26.9  1356   654    5393    (-,-) 
  g7800__4296/O     -       D->O  R     AND211OXL      1  26.6  1495   810    6202    (-,-) 
  g7797__5019/O     -       C->O  F     AND221OXL      1  26.9  1472   813    7015    (-,-) 
  g7796__5795/O     -       D->O  R     AND211OXL      1  26.7  1498   851    7866    (-,-) 
  g7785__5703/O     -       C->O  F     AND222OXL      1  24.3  1319   881    8747    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    9755    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952   10708    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   11931    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   13077    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   14390    (-,-) 
  g7641__3772/O     -       B->O  R     AND222OXL      1  27.7  1704  1197   15587    (-,-) 
  g7637/O           -       A->O  F     INV            1  25.0   509   541   16128    (-,-) 
  array_reg[5][0]/D -       -     F     DFSHSL         1     -     -     0   16128    (-,-) 
#-------------------------------------------------------------------------------------------



Path 12: MET (43747 ps) Setup Check with Pin array_reg[5][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1130                  
       Uncertainty:-    5000                  
     Required Time:=   59870                  
      Launch Clock:-       0                  
         Data Path:-   16122                  
             Slack:=   43747                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFMHRL         3  66.8  1006   824     824    (-,-) 
  g7920/O           -       A->O  F     INV            2  43.5   532   452    1276    (-,-) 
  g7880__6083/O     -       A->O  R     OR21AXL        1  27.7  1589   527    1803    (-,-) 
  g7878/O           -       A->O  F     INV            1  26.6   504   522    2325    (-,-) 
  g7865__5019/O     -       D->O  R     AND222OXL      1  25.8  1780   743    3068    (-,-) 
  g7853__2683/O     -       A->O  F     OR222AXL       1  32.3  1307   927    3995    (-,-) 
  g7834__7344/O     -       B->O  R     OR221A         1  27.6  1177   744    4739    (-,-) 
  g7816__7118/O     -       E->O  F     AND222OXL      1  26.9  1356   654    5393    (-,-) 
  g7800__4296/O     -       D->O  R     AND211OXL      1  26.6  1495   810    6202    (-,-) 
  g7797__5019/O     -       C->O  F     AND221OXL      1  26.9  1472   813    7015    (-,-) 
  g7796__5795/O     -       D->O  R     AND211OXL      1  26.7  1498   851    7866    (-,-) 
  g7785__5703/O     -       C->O  F     AND222OXL      1  24.3  1319   881    8747    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    9755    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952   10708    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   11931    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   13077    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   14390    (-,-) 
  g7640__4547/O     -       B->O  R     AND222OXL      1  27.7  1700  1197   15587    (-,-) 
  g7636/O           -       A->O  F     INV            1  24.0   500   535   16122    (-,-) 
  array_reg[5][1]/D -       -     F     DFSHRL         1     -     -     0   16122    (-,-) 
#-------------------------------------------------------------------------------------------



Path 13: MET (43747 ps) Setup Check with Pin array_reg[5][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     876                  
       Uncertainty:-    5000                  
     Required Time:=   60124                  
      Launch Clock:-       0                  
         Data Path:-   16377                  
             Slack:=   43747                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  R     DFMHRL         3  70.7  1049   834     834    (-,-) 
  g7875__2250/C     -       B->C  R     HADD           1  30.5   529   800    1633    (-,-) 
  g7851__1857/C     -       B->C  R     HADD           1  30.5   526   617    2251    (-,-) 
  g7831__2900/C     -       B->C  R     HADD           1  30.5   529   616    2867    (-,-) 
  g7813__1840/C     -       B->C  R     HADD           1  30.5   530   617    3484    (-,-) 
  g7798__5703/C     -       B->C  R     HADD           1  30.5   530   618    4102    (-,-) 
  g7795__8780/C     -       B->C  R     HADD           2  42.6   667   657    4759    (-,-) 
  g7793__1857/O     -       A->O  R     OR2            2  41.2   627   610    5369    (-,-) 
  g7791__7344/O     -       A->O  F     AND21OXL       1  26.6   891   476    5846    (-,-) 
  g7789__6083/O     -       B->O  R     NOR3ANXL       1  25.6  1280   666    6512    (-,-) 
  g7788__2250/O     -       A->O  R     OR3XL          1  27.6   944   943    7454    (-,-) 
  g7785__5703/O     -       E->O  F     AND222OXL      1  24.3  1319   571    8025    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    9033    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9986    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   11209    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   12355    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   13668    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   14794    (-,-) 
  g7640__4547/O     -       E->O  F     AND222OXL      1  27.7  1414   949   15743    (-,-) 
  g7636/O           -       A->O  R     INV            1  24.0   586   633   16377    (-,-) 
  array_reg[5][1]/D -       -     R     DFSHRL         1     -     -     0   16377    (-,-) 
#-------------------------------------------------------------------------------------------



Path 14: MET (43763 ps) Setup Check with Pin array_reg[5][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1133                  
       Uncertainty:-    5000                  
     Required Time:=   59867                  
      Launch Clock:-       0                  
         Data Path:-   16105                  
             Slack:=   43763                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  F     DFMHRL         3  70.7   694   795     795    (-,-) 
  g7875__2250/C     -       B->C  F     HADD           1  30.5   430   813    1609    (-,-) 
  g7851__1857/C     -       B->C  F     HADD           1  30.5   430   688    2296    (-,-) 
  g7831__2900/C     -       B->C  F     HADD           1  30.5   432   688    2984    (-,-) 
  g7813__1840/C     -       B->C  F     HADD           1  30.5   433   689    3673    (-,-) 
  g7798__5703/C     -       B->C  F     HADD           1  30.5   433   689    4362    (-,-) 
  g7795__8780/C     -       B->C  F     HADD           2  42.6   521   728    5091    (-,-) 
  g7793__1857/O     -       A->O  F     OR2            2  41.2   450   626    5717    (-,-) 
  g7791__7344/O     -       A->O  R     AND21OXL       1  26.6  1224   525    6242    (-,-) 
  g7789__6083/O     -       B->O  F     NOR3ANXL       1  25.6   846   673    6916    (-,-) 
  g7788__2250/O     -       A->O  F     OR3XL          1  27.6   659   927    7843    (-,-) 
  g7785__5703/O     -       E->O  R     AND222OXL      1  24.3  1662   510    8353    (-,-) 
  g7783__1786/O     -       C->O  F     OR211AXL       2  49.2  1497   861    9214    (-,-) 
  g7777__7118/O     -       A->O  R     NOR2XL         2  43.8  1656   953   10166    (-,-) 
  g7773__2391/O     -       B->O  R     AND2           9 188.4  2340  1250   11416    (-,-) 
  g7769/O           -       A->O  F     INV2          18 378.3  1722  1191   12607    (-,-) 
  g8051/O           -       B->O  R     NOR2ANXL       4  77.7  2000  1056   13663    (-,-) 
  g7712__2900/O     -       B->O  F     NOR2XL         3  65.3  1460  1061   14724    (-,-) 
  g7639__1786/O     -       E->O  R     AND222OXL      1  27.7  1704   840   15564    (-,-) 
  g7635/O           -       A->O  F     INV            1  25.0   509   541   16104    (-,-) 
  array_reg[5][2]/D -       -     F     DFSHSL         1     -     -     0   16105    (-,-) 
#-------------------------------------------------------------------------------------------



Path 15: MET (43763 ps) Setup Check with Pin array_reg[5][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1133                  
       Uncertainty:-    5000                  
     Required Time:=   59867                  
      Launch Clock:-       0                  
         Data Path:-   16104                  
             Slack:=   43763                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  F     DFMHRL         3  70.7   694   795     795    (-,-) 
  g7875__2250/C     -       B->C  F     HADD           1  30.5   430   813    1609    (-,-) 
  g7851__1857/C     -       B->C  F     HADD           1  30.5   430   688    2296    (-,-) 
  g7831__2900/C     -       B->C  F     HADD           1  30.5   432   688    2984    (-,-) 
  g7813__1840/C     -       B->C  F     HADD           1  30.5   433   689    3673    (-,-) 
  g7798__5703/C     -       B->C  F     HADD           1  30.5   433   689    4362    (-,-) 
  g7795__8780/C     -       B->C  F     HADD           2  42.6   521   728    5091    (-,-) 
  g7793__1857/O     -       A->O  F     OR2            2  41.2   450   626    5717    (-,-) 
  g7791__7344/O     -       A->O  R     AND21OXL       1  26.6  1224   525    6242    (-,-) 
  g7789__6083/O     -       B->O  F     NOR3ANXL       1  25.6   846   673    6916    (-,-) 
  g7788__2250/O     -       A->O  F     OR3XL          1  27.6   659   927    7843    (-,-) 
  g7785__5703/O     -       E->O  R     AND222OXL      1  24.3  1662   510    8353    (-,-) 
  g7783__1786/O     -       C->O  F     OR211AXL       2  49.2  1497   861    9214    (-,-) 
  g7777__7118/O     -       A->O  R     NOR2XL         2  43.8  1656   953   10166    (-,-) 
  g7773__2391/O     -       B->O  R     AND2           9 188.4  2340  1250   11416    (-,-) 
  g7769/O           -       A->O  F     INV2          18 378.3  1722  1191   12607    (-,-) 
  g8051/O           -       B->O  R     NOR2ANXL       4  77.7  2000  1056   13663    (-,-) 
  g7712__2900/O     -       B->O  F     NOR2XL         3  65.3  1460  1061   14724    (-,-) 
  g7641__3772/O     -       E->O  R     AND222OXL      1  27.7  1704   840   15564    (-,-) 
  g7637/O           -       A->O  F     INV            1  25.0   509   541   16104    (-,-) 
  array_reg[5][0]/D -       -     F     DFSHSL         1     -     -     0   16104    (-,-) 
#-------------------------------------------------------------------------------------------



Path 16: MET (43771 ps) Setup Check with Pin array_reg[5][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1130                  
       Uncertainty:-    5000                  
     Required Time:=   59870                  
      Launch Clock:-       0                  
         Data Path:-   16099                  
             Slack:=   43771                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  F     DFMHRL         3  70.7   694   795     795    (-,-) 
  g7875__2250/C     -       B->C  F     HADD           1  30.5   430   813    1609    (-,-) 
  g7851__1857/C     -       B->C  F     HADD           1  30.5   430   688    2296    (-,-) 
  g7831__2900/C     -       B->C  F     HADD           1  30.5   432   688    2984    (-,-) 
  g7813__1840/C     -       B->C  F     HADD           1  30.5   433   689    3673    (-,-) 
  g7798__5703/C     -       B->C  F     HADD           1  30.5   433   689    4362    (-,-) 
  g7795__8780/C     -       B->C  F     HADD           2  42.6   521   728    5091    (-,-) 
  g7793__1857/O     -       A->O  F     OR2            2  41.2   450   626    5717    (-,-) 
  g7791__7344/O     -       A->O  R     AND21OXL       1  26.6  1224   525    6242    (-,-) 
  g7789__6083/O     -       B->O  F     NOR3ANXL       1  25.6   846   673    6916    (-,-) 
  g7788__2250/O     -       A->O  F     OR3XL          1  27.6   659   927    7843    (-,-) 
  g7785__5703/O     -       E->O  R     AND222OXL      1  24.3  1662   510    8353    (-,-) 
  g7783__1786/O     -       C->O  F     OR211AXL       2  49.2  1497   861    9214    (-,-) 
  g7777__7118/O     -       A->O  R     NOR2XL         2  43.8  1656   953   10166    (-,-) 
  g7773__2391/O     -       B->O  R     AND2           9 188.4  2340  1250   11416    (-,-) 
  g7769/O           -       A->O  F     INV2          18 378.3  1722  1191   12607    (-,-) 
  g8051/O           -       B->O  R     NOR2ANXL       4  77.7  2000  1056   13663    (-,-) 
  g7712__2900/O     -       B->O  F     NOR2XL         3  65.3  1460  1061   14724    (-,-) 
  g7640__4547/O     -       E->O  R     AND222OXL      1  27.7  1700   840   15564    (-,-) 
  g7636/O           -       A->O  F     INV            1  24.0   500   535   16099    (-,-) 
  array_reg[5][1]/D -       -     F     DFSHRL         1     -     -     0   16099    (-,-) 
#-------------------------------------------------------------------------------------------



Path 17: MET (43803 ps) Setup Check with Pin array_reg[5][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     876                  
       Uncertainty:-    5000                  
     Required Time:=   60124                  
      Launch Clock:-       0                  
         Data Path:-   16320                  
             Slack:=   43803                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFMHRL         3  66.8  1006   824     824    (-,-) 
  g7875__2250/C     -       A->C  R     HADD           1  30.5   529   753    1577    (-,-) 
  g7851__1857/C     -       B->C  R     HADD           1  30.5   526   617    2194    (-,-) 
  g7831__2900/C     -       B->C  R     HADD           1  30.5   529   616    2811    (-,-) 
  g7813__1840/C     -       B->C  R     HADD           1  30.5   530   617    3428    (-,-) 
  g7798__5703/C     -       B->C  R     HADD           1  30.5   530   618    4046    (-,-) 
  g7795__8780/C     -       B->C  R     HADD           2  42.6   667   657    4703    (-,-) 
  g7793__1857/O     -       A->O  R     OR2            2  41.2   627   610    5313    (-,-) 
  g7791__7344/O     -       A->O  F     AND21OXL       1  26.6   891   476    5789    (-,-) 
  g7789__6083/O     -       B->O  R     NOR3ANXL       1  25.6  1280   666    6455    (-,-) 
  g7788__2250/O     -       A->O  R     OR3XL          1  27.6   944   943    7398    (-,-) 
  g7785__5703/O     -       E->O  F     AND222OXL      1  24.3  1319   571    7969    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    8977    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9929    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   11153    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   12299    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   13612    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   14738    (-,-) 
  g7640__4547/O     -       E->O  F     AND222OXL      1  27.7  1414   949   15687    (-,-) 
  g7636/O           -       A->O  R     INV            1  24.0   586   633   16320    (-,-) 
  array_reg[5][1]/D -       -     R     DFSHRL         1     -     -     0   16320    (-,-) 
#-------------------------------------------------------------------------------------------



Path 18: MET (43898 ps) Setup Check with Pin array_reg[5][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     720                  
       Uncertainty:-    5000                  
     Required Time:=   60280                  
      Launch Clock:-       0                  
         Data Path:-   16381                  
             Slack:=   43898                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  R     DFMHRL         3  70.7  1049   834     834    (-,-) 
  g7875__2250/C     -       B->C  R     HADD           1  30.5   529   800    1633    (-,-) 
  g7851__1857/C     -       B->C  R     HADD           1  30.5   526   617    2251    (-,-) 
  g7831__2900/C     -       B->C  R     HADD           1  30.5   529   616    2867    (-,-) 
  g7813__1840/C     -       B->C  R     HADD           1  30.5   530   617    3484    (-,-) 
  g7798__5703/C     -       B->C  R     HADD           1  30.5   530   618    4102    (-,-) 
  g7795__8780/C     -       B->C  R     HADD           2  42.6   667   657    4759    (-,-) 
  g7793__1857/O     -       A->O  R     OR2            2  41.2   627   610    5369    (-,-) 
  g7791__7344/O     -       A->O  F     AND21OXL       1  26.6   891   476    5846    (-,-) 
  g7789__6083/O     -       B->O  R     NOR3ANXL       1  25.6  1280   666    6512    (-,-) 
  g7788__2250/O     -       A->O  R     OR3XL          1  27.6   944   943    7454    (-,-) 
  g7785__5703/O     -       E->O  F     AND222OXL      1  24.3  1319   571    8025    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    9033    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9986    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   11209    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   12355    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   13668    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   14794    (-,-) 
  g7639__1786/O     -       E->O  F     AND222OXL      1  27.7  1414   949   15743    (-,-) 
  g7635/O           -       A->O  R     INV            1  25.0   599   638   16381    (-,-) 
  array_reg[5][2]/D -       -     R     DFSHSL         1     -     -     0   16381    (-,-) 
#-------------------------------------------------------------------------------------------



Path 19: MET (43898 ps) Setup Check with Pin array_reg[5][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     720                  
       Uncertainty:-    5000                  
     Required Time:=   60280                  
      Launch Clock:-       0                  
         Data Path:-   16381                  
             Slack:=   43898                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  R     DFMHRL         3  70.7  1049   834     834    (-,-) 
  g7875__2250/C     -       B->C  R     HADD           1  30.5   529   800    1633    (-,-) 
  g7851__1857/C     -       B->C  R     HADD           1  30.5   526   617    2251    (-,-) 
  g7831__2900/C     -       B->C  R     HADD           1  30.5   529   616    2867    (-,-) 
  g7813__1840/C     -       B->C  R     HADD           1  30.5   530   617    3484    (-,-) 
  g7798__5703/C     -       B->C  R     HADD           1  30.5   530   618    4102    (-,-) 
  g7795__8780/C     -       B->C  R     HADD           2  42.6   667   657    4759    (-,-) 
  g7793__1857/O     -       A->O  R     OR2            2  41.2   627   610    5369    (-,-) 
  g7791__7344/O     -       A->O  F     AND21OXL       1  26.6   891   476    5846    (-,-) 
  g7789__6083/O     -       B->O  R     NOR3ANXL       1  25.6  1280   666    6512    (-,-) 
  g7788__2250/O     -       A->O  R     OR3XL          1  27.6   944   943    7454    (-,-) 
  g7785__5703/O     -       E->O  F     AND222OXL      1  24.3  1319   571    8025    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    9033    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9986    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   11209    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   12355    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   13668    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   14794    (-,-) 
  g7641__3772/O     -       E->O  F     AND222OXL      1  27.7  1414   949   15743    (-,-) 
  g7637/O           -       A->O  R     INV            1  25.0   599   638   16381    (-,-) 
  array_reg[5][0]/D -       -     R     DFSHSL         1     -     -     0   16381    (-,-) 
#-------------------------------------------------------------------------------------------



Path 20: MET (43955 ps) Setup Check with Pin array_reg[5][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     720                  
       Uncertainty:-    5000                  
     Required Time:=   60280                  
      Launch Clock:-       0                  
         Data Path:-   16325                  
             Slack:=   43955                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFMHRL         3  66.8  1006   824     824    (-,-) 
  g7875__2250/C     -       A->C  R     HADD           1  30.5   529   753    1577    (-,-) 
  g7851__1857/C     -       B->C  R     HADD           1  30.5   526   617    2194    (-,-) 
  g7831__2900/C     -       B->C  R     HADD           1  30.5   529   616    2811    (-,-) 
  g7813__1840/C     -       B->C  R     HADD           1  30.5   530   617    3428    (-,-) 
  g7798__5703/C     -       B->C  R     HADD           1  30.5   530   618    4046    (-,-) 
  g7795__8780/C     -       B->C  R     HADD           2  42.6   667   657    4703    (-,-) 
  g7793__1857/O     -       A->O  R     OR2            2  41.2   627   610    5313    (-,-) 
  g7791__7344/O     -       A->O  F     AND21OXL       1  26.6   891   476    5789    (-,-) 
  g7789__6083/O     -       B->O  R     NOR3ANXL       1  25.6  1280   666    6455    (-,-) 
  g7788__2250/O     -       A->O  R     OR3XL          1  27.6   944   943    7398    (-,-) 
  g7785__5703/O     -       E->O  F     AND222OXL      1  24.3  1319   571    7969    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    8977    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9929    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   11153    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   12299    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   13612    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   14738    (-,-) 
  g7639__1786/O     -       E->O  F     AND222OXL      1  27.7  1414   949   15687    (-,-) 
  g7635/O           -       A->O  R     INV            1  25.0   599   638   16325    (-,-) 
  array_reg[5][2]/D -       -     R     DFSHSL         1     -     -     0   16325    (-,-) 
#-------------------------------------------------------------------------------------------



Path 21: MET (43955 ps) Setup Check with Pin array_reg[5][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     720                  
       Uncertainty:-    5000                  
     Required Time:=   60280                  
      Launch Clock:-       0                  
         Data Path:-   16325                  
             Slack:=   43955                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFMHRL         3  66.8  1006   824     824    (-,-) 
  g7875__2250/C     -       A->C  R     HADD           1  30.5   529   753    1577    (-,-) 
  g7851__1857/C     -       B->C  R     HADD           1  30.5   526   617    2194    (-,-) 
  g7831__2900/C     -       B->C  R     HADD           1  30.5   529   616    2811    (-,-) 
  g7813__1840/C     -       B->C  R     HADD           1  30.5   530   617    3428    (-,-) 
  g7798__5703/C     -       B->C  R     HADD           1  30.5   530   618    4046    (-,-) 
  g7795__8780/C     -       B->C  R     HADD           2  42.6   667   657    4703    (-,-) 
  g7793__1857/O     -       A->O  R     OR2            2  41.2   627   610    5313    (-,-) 
  g7791__7344/O     -       A->O  F     AND21OXL       1  26.6   891   476    5789    (-,-) 
  g7789__6083/O     -       B->O  R     NOR3ANXL       1  25.6  1280   666    6455    (-,-) 
  g7788__2250/O     -       A->O  R     OR3XL          1  27.6   944   943    7398    (-,-) 
  g7785__5703/O     -       E->O  F     AND222OXL      1  24.3  1319   571    7969    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    8977    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9929    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   11153    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   12299    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   13612    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   14738    (-,-) 
  g7641__3772/O     -       E->O  F     AND222OXL      1  27.7  1414   949   15687    (-,-) 
  g7637/O           -       A->O  R     INV            1  25.0   599   638   16325    (-,-) 
  array_reg[5][0]/D -       -     R     DFSHSL         1     -     -     0   16325    (-,-) 
#-------------------------------------------------------------------------------------------



Path 22: MET (44024 ps) Setup Check with Pin array_reg[5][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     876                  
       Uncertainty:-    5000                  
     Required Time:=   60124                  
      Launch Clock:-       0                  
         Data Path:-   16100                  
             Slack:=   44024                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFMHRL         3  66.8  1006   824     824    (-,-) 
  g7920/O           -       A->O  F     INV            2  43.5   532   452    1276    (-,-) 
  g7865__5019/O     -       A->O  R     AND222OXL      1  25.8  1780   793    2069    (-,-) 
  g7853__2683/O     -       A->O  F     OR222AXL       1  32.3  1307   927    2996    (-,-) 
  g7834__7344/O     -       B->O  R     OR221A         1  27.6  1177   744    3740    (-,-) 
  g7816__7118/O     -       E->O  F     AND222OXL      1  26.9  1356   654    4394    (-,-) 
  g7800__4296/O     -       D->O  R     AND211OXL      1  26.6  1495   810    5204    (-,-) 
  g7797__5019/O     -       C->O  F     AND221OXL      1  26.9  1472   813    6016    (-,-) 
  g7796__5795/O     -       D->O  R     AND211OXL      1  26.7  1498   851    6868    (-,-) 
  g7785__5703/O     -       C->O  F     AND222OXL      1  24.3  1319   881    7749    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    8756    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9709    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   10932    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   12078    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   13392    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   14517    (-,-) 
  g7640__4547/O     -       E->O  F     AND222OXL      1  27.7  1414   949   15467    (-,-) 
  g7636/O           -       A->O  R     INV            1  24.0   586   633   16100    (-,-) 
  array_reg[5][1]/D -       -     R     DFSHRL         1     -     -     0   16100    (-,-) 
#-------------------------------------------------------------------------------------------



Path 23: MET (44175 ps) Setup Check with Pin array_reg[5][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     720                  
       Uncertainty:-    5000                  
     Required Time:=   60280                  
      Launch Clock:-       0                  
         Data Path:-   16105                  
             Slack:=   44175                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFMHRL         3  66.8  1006   824     824    (-,-) 
  g7920/O           -       A->O  F     INV            2  43.5   532   452    1276    (-,-) 
  g7865__5019/O     -       A->O  R     AND222OXL      1  25.8  1780   793    2069    (-,-) 
  g7853__2683/O     -       A->O  F     OR222AXL       1  32.3  1307   927    2996    (-,-) 
  g7834__7344/O     -       B->O  R     OR221A         1  27.6  1177   744    3740    (-,-) 
  g7816__7118/O     -       E->O  F     AND222OXL      1  26.9  1356   654    4394    (-,-) 
  g7800__4296/O     -       D->O  R     AND211OXL      1  26.6  1495   810    5204    (-,-) 
  g7797__5019/O     -       C->O  F     AND221OXL      1  26.9  1472   813    6016    (-,-) 
  g7796__5795/O     -       D->O  R     AND211OXL      1  26.7  1498   851    6868    (-,-) 
  g7785__5703/O     -       C->O  F     AND222OXL      1  24.3  1319   881    7749    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    8756    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9709    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   10932    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   12078    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   13392    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   14517    (-,-) 
  g7639__1786/O     -       E->O  F     AND222OXL      1  27.7  1414   949   15467    (-,-) 
  g7635/O           -       A->O  R     INV            1  25.0   599   638   16105    (-,-) 
  array_reg[5][2]/D -       -     R     DFSHSL         1     -     -     0   16105    (-,-) 
#-------------------------------------------------------------------------------------------



Path 24: MET (44175 ps) Setup Check with Pin array_reg[5][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     720                  
       Uncertainty:-    5000                  
     Required Time:=   60280                  
      Launch Clock:-       0                  
         Data Path:-   16105                  
             Slack:=   44175                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFMHRL         3  66.8  1006   824     824    (-,-) 
  g7920/O           -       A->O  F     INV            2  43.5   532   452    1276    (-,-) 
  g7865__5019/O     -       A->O  R     AND222OXL      1  25.8  1780   793    2069    (-,-) 
  g7853__2683/O     -       A->O  F     OR222AXL       1  32.3  1307   927    2996    (-,-) 
  g7834__7344/O     -       B->O  R     OR221A         1  27.6  1177   744    3740    (-,-) 
  g7816__7118/O     -       E->O  F     AND222OXL      1  26.9  1356   654    4394    (-,-) 
  g7800__4296/O     -       D->O  R     AND211OXL      1  26.6  1495   810    5204    (-,-) 
  g7797__5019/O     -       C->O  F     AND221OXL      1  26.9  1472   813    6016    (-,-) 
  g7796__5795/O     -       D->O  R     AND211OXL      1  26.7  1498   851    6868    (-,-) 
  g7785__5703/O     -       C->O  F     AND222OXL      1  24.3  1319   881    7749    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    8756    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9709    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   10932    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   12078    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   13392    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   14517    (-,-) 
  g7641__3772/O     -       E->O  F     AND222OXL      1  27.7  1414   949   15467    (-,-) 
  g7637/O           -       A->O  R     INV            1  25.0   599   638   16105    (-,-) 
  array_reg[5][0]/D -       -     R     DFSHSL         1     -     -     0   16105    (-,-) 
#-------------------------------------------------------------------------------------------



Path 25: MET (44184 ps) Setup Check with Pin array_reg[5][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     876                  
       Uncertainty:-    5000                  
     Required Time:=   60124                  
      Launch Clock:-       0                  
         Data Path:-   15940                  
             Slack:=   44184                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  R     DFMHRL         3  70.7  1049   834     834    (-,-) 
  g7922/O           -       A->O  F     INV            1  26.7   418   401    1234    (-,-) 
  g7865__5019/O     -       C->O  R     AND222OXL      1  25.8  1780   675    1909    (-,-) 
  g7853__2683/O     -       A->O  F     OR222AXL       1  32.3  1307   927    2836    (-,-) 
  g7834__7344/O     -       B->O  R     OR221A         1  27.6  1177   744    3580    (-,-) 
  g7816__7118/O     -       E->O  F     AND222OXL      1  26.9  1356   654    4234    (-,-) 
  g7800__4296/O     -       D->O  R     AND211OXL      1  26.6  1495   810    5043    (-,-) 
  g7797__5019/O     -       C->O  F     AND221OXL      1  26.9  1472   813    5856    (-,-) 
  g7796__5795/O     -       D->O  R     AND211OXL      1  26.7  1498   851    6708    (-,-) 
  g7785__5703/O     -       C->O  F     AND222OXL      1  24.3  1319   881    7588    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    8596    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9549    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   10772    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   11918    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   13232    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   14357    (-,-) 
  g7640__4547/O     -       E->O  F     AND222OXL      1  27.7  1414   949   15306    (-,-) 
  g7636/O           -       A->O  R     INV            1  24.0   586   633   15940    (-,-) 
  array_reg[5][1]/D -       -     R     DFSHRL         1     -     -     0   15940    (-,-) 
#-------------------------------------------------------------------------------------------



Path 26: MET (44335 ps) Setup Check with Pin array_reg[5][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     720                  
       Uncertainty:-    5000                  
     Required Time:=   60280                  
      Launch Clock:-       0                  
         Data Path:-   15944                  
             Slack:=   44335                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  R     DFMHRL         3  70.7  1049   834     834    (-,-) 
  g7922/O           -       A->O  F     INV            1  26.7   418   401    1234    (-,-) 
  g7865__5019/O     -       C->O  R     AND222OXL      1  25.8  1780   675    1909    (-,-) 
  g7853__2683/O     -       A->O  F     OR222AXL       1  32.3  1307   927    2836    (-,-) 
  g7834__7344/O     -       B->O  R     OR221A         1  27.6  1177   744    3580    (-,-) 
  g7816__7118/O     -       E->O  F     AND222OXL      1  26.9  1356   654    4234    (-,-) 
  g7800__4296/O     -       D->O  R     AND211OXL      1  26.6  1495   810    5043    (-,-) 
  g7797__5019/O     -       C->O  F     AND221OXL      1  26.9  1472   813    5856    (-,-) 
  g7796__5795/O     -       D->O  R     AND211OXL      1  26.7  1498   851    6708    (-,-) 
  g7785__5703/O     -       C->O  F     AND222OXL      1  24.3  1319   881    7588    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    8596    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9549    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   10772    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   11918    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   13232    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   14357    (-,-) 
  g7639__1786/O     -       E->O  F     AND222OXL      1  27.7  1414   949   15306    (-,-) 
  g7635/O           -       A->O  R     INV            1  25.0   599   638   15944    (-,-) 
  array_reg[5][2]/D -       -     R     DFSHSL         1     -     -     0   15944    (-,-) 
#-------------------------------------------------------------------------------------------



Path 27: MET (44335 ps) Setup Check with Pin array_reg[5][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     720                  
       Uncertainty:-    5000                  
     Required Time:=   60280                  
      Launch Clock:-       0                  
         Data Path:-   15944                  
             Slack:=   44335                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  R     DFMHRL         3  70.7  1049   834     834    (-,-) 
  g7922/O           -       A->O  F     INV            1  26.7   418   401    1234    (-,-) 
  g7865__5019/O     -       C->O  R     AND222OXL      1  25.8  1780   675    1909    (-,-) 
  g7853__2683/O     -       A->O  F     OR222AXL       1  32.3  1307   927    2836    (-,-) 
  g7834__7344/O     -       B->O  R     OR221A         1  27.6  1177   744    3580    (-,-) 
  g7816__7118/O     -       E->O  F     AND222OXL      1  26.9  1356   654    4234    (-,-) 
  g7800__4296/O     -       D->O  R     AND211OXL      1  26.6  1495   810    5043    (-,-) 
  g7797__5019/O     -       C->O  F     AND221OXL      1  26.9  1472   813    5856    (-,-) 
  g7796__5795/O     -       D->O  R     AND211OXL      1  26.7  1498   851    6708    (-,-) 
  g7785__5703/O     -       C->O  F     AND222OXL      1  24.3  1319   881    7588    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    8596    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9549    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   10772    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   11918    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   13232    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   14357    (-,-) 
  g7641__3772/O     -       E->O  F     AND222OXL      1  27.7  1414   949   15306    (-,-) 
  g7637/O           -       A->O  R     INV            1  25.0   599   638   15944    (-,-) 
  array_reg[5][0]/D -       -     R     DFSHSL         1     -     -     0   15944    (-,-) 
#-------------------------------------------------------------------------------------------



Path 28: MET (44340 ps) Setup Check with Pin array_reg[5][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[2]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     876                  
       Uncertainty:-    5000                  
     Required Time:=   60124                  
      Launch Clock:-       0                  
         Data Path:-   15784                  
             Slack:=   44340                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[2]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[2]/Q  -       C->Q  R     DFMHRL         3  66.8  1006   824     824    (-,-) 
  g7949/O           -       A->O  F     INV            2  45.4   544   457    1281    (-,-) 
  g7865__5019/O     -       E->O  R     AND222OXL      1  25.8  1780   472    1753    (-,-) 
  g7853__2683/O     -       A->O  F     OR222AXL       1  32.3  1307   927    2680    (-,-) 
  g7834__7344/O     -       B->O  R     OR221A         1  27.6  1177   744    3424    (-,-) 
  g7816__7118/O     -       E->O  F     AND222OXL      1  26.9  1356   654    4078    (-,-) 
  g7800__4296/O     -       D->O  R     AND211OXL      1  26.6  1495   810    4887    (-,-) 
  g7797__5019/O     -       C->O  F     AND221OXL      1  26.9  1472   813    5700    (-,-) 
  g7796__5795/O     -       D->O  R     AND211OXL      1  26.7  1498   851    6551    (-,-) 
  g7785__5703/O     -       C->O  F     AND222OXL      1  24.3  1319   881    7432    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    8440    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9392    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   10616    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   11762    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   13075    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   14201    (-,-) 
  g7640__4547/O     -       E->O  F     AND222OXL      1  27.7  1414   949   15150    (-,-) 
  g7636/O           -       A->O  R     INV            1  24.0   586   633   15784    (-,-) 
  array_reg[5][1]/D -       -     R     DFSHRL         1     -     -     0   15784    (-,-) 
#-------------------------------------------------------------------------------------------



Path 29: MET (44396 ps) Setup Check with Pin array_reg[5][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1133                  
       Uncertainty:-    5000                  
     Required Time:=   59867                  
      Launch Clock:-       0                  
         Data Path:-   15472                  
             Slack:=   44396                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFMHRL         3  66.8   668   786     786    (-,-) 
  g7920/O           -       A->O  R     INV            2  43.5   703   443    1230    (-,-) 
  g7865__5019/O     -       A->O  F     AND222OXL      1  25.8  1448   685    1915    (-,-) 
  g7853__2683/O     -       A->O  R     OR222AXL       1  32.3  2138  1035    2950    (-,-) 
  g7834__7344/O     -       B->O  F     OR221A         1  27.6   938   777    3726    (-,-) 
  g7816__7118/O     -       E->O  R     AND222OXL      1  26.9  1694   642    4368    (-,-) 
  g7800__4296/O     -       D->O  F     AND211OXL      1  26.6  1264   769    5137    (-,-) 
  g7797__5019/O     -       C->O  R     AND221OXL      1  26.9  1595   888    6026    (-,-) 
  g7796__5795/O     -       D->O  F     AND211OXL      1  26.7  1265   742    6768    (-,-) 
  g7785__5703/O     -       C->O  R     AND222OXL      1  24.3  1662   952    7720    (-,-) 
  g7783__1786/O     -       C->O  F     OR211AXL       2  49.2  1497   861    8581    (-,-) 
  g7777__7118/O     -       A->O  R     NOR2XL         2  43.8  1656   953    9534    (-,-) 
  g7773__2391/O     -       B->O  R     AND2           9 188.4  2340  1250   10783    (-,-) 
  g7769/O           -       A->O  F     INV2          18 378.3  1722  1191   11974    (-,-) 
  g8051/O           -       B->O  R     NOR2ANXL       4  77.7  2000  1056   13030    (-,-) 
  g7712__2900/O     -       B->O  F     NOR2XL         3  65.3  1460  1061   14091    (-,-) 
  g7639__1786/O     -       E->O  R     AND222OXL      1  27.7  1704   840   14931    (-,-) 
  g7635/O           -       A->O  F     INV            1  25.0   509   541   15472    (-,-) 
  array_reg[5][2]/D -       -     F     DFSHSL         1     -     -     0   15472    (-,-) 
#-------------------------------------------------------------------------------------------



Path 30: MET (44396 ps) Setup Check with Pin array_reg[5][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1133                  
       Uncertainty:-    5000                  
     Required Time:=   59867                  
      Launch Clock:-       0                  
         Data Path:-   15472                  
             Slack:=   44396                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFMHRL         3  66.8   668   786     786    (-,-) 
  g7920/O           -       A->O  R     INV            2  43.5   703   443    1230    (-,-) 
  g7865__5019/O     -       A->O  F     AND222OXL      1  25.8  1448   685    1915    (-,-) 
  g7853__2683/O     -       A->O  R     OR222AXL       1  32.3  2138  1035    2950    (-,-) 
  g7834__7344/O     -       B->O  F     OR221A         1  27.6   938   777    3726    (-,-) 
  g7816__7118/O     -       E->O  R     AND222OXL      1  26.9  1694   642    4368    (-,-) 
  g7800__4296/O     -       D->O  F     AND211OXL      1  26.6  1264   769    5137    (-,-) 
  g7797__5019/O     -       C->O  R     AND221OXL      1  26.9  1595   888    6026    (-,-) 
  g7796__5795/O     -       D->O  F     AND211OXL      1  26.7  1265   742    6768    (-,-) 
  g7785__5703/O     -       C->O  R     AND222OXL      1  24.3  1662   952    7720    (-,-) 
  g7783__1786/O     -       C->O  F     OR211AXL       2  49.2  1497   861    8581    (-,-) 
  g7777__7118/O     -       A->O  R     NOR2XL         2  43.8  1656   953    9534    (-,-) 
  g7773__2391/O     -       B->O  R     AND2           9 188.4  2340  1250   10783    (-,-) 
  g7769/O           -       A->O  F     INV2          18 378.3  1722  1191   11974    (-,-) 
  g8051/O           -       B->O  R     NOR2ANXL       4  77.7  2000  1056   13030    (-,-) 
  g7712__2900/O     -       B->O  F     NOR2XL         3  65.3  1460  1061   14091    (-,-) 
  g7641__3772/O     -       E->O  R     AND222OXL      1  27.7  1704   840   14931    (-,-) 
  g7637/O           -       A->O  F     INV            1  25.0   509   541   15472    (-,-) 
  array_reg[5][0]/D -       -     F     DFSHSL         1     -     -     0   15472    (-,-) 
#-------------------------------------------------------------------------------------------



Path 31: MET (44403 ps) Setup Check with Pin array_reg[5][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1130                  
       Uncertainty:-    5000                  
     Required Time:=   59870                  
      Launch Clock:-       0                  
         Data Path:-   15466                  
             Slack:=   44403                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFMHRL         3  66.8   668   786     786    (-,-) 
  g7920/O           -       A->O  R     INV            2  43.5   703   443    1230    (-,-) 
  g7865__5019/O     -       A->O  F     AND222OXL      1  25.8  1448   685    1915    (-,-) 
  g7853__2683/O     -       A->O  R     OR222AXL       1  32.3  2138  1035    2950    (-,-) 
  g7834__7344/O     -       B->O  F     OR221A         1  27.6   938   777    3726    (-,-) 
  g7816__7118/O     -       E->O  R     AND222OXL      1  26.9  1694   642    4368    (-,-) 
  g7800__4296/O     -       D->O  F     AND211OXL      1  26.6  1264   769    5137    (-,-) 
  g7797__5019/O     -       C->O  R     AND221OXL      1  26.9  1595   888    6026    (-,-) 
  g7796__5795/O     -       D->O  F     AND211OXL      1  26.7  1265   742    6768    (-,-) 
  g7785__5703/O     -       C->O  R     AND222OXL      1  24.3  1662   952    7720    (-,-) 
  g7783__1786/O     -       C->O  F     OR211AXL       2  49.2  1497   861    8581    (-,-) 
  g7777__7118/O     -       A->O  R     NOR2XL         2  43.8  1656   953    9534    (-,-) 
  g7773__2391/O     -       B->O  R     AND2           9 188.4  2340  1250   10783    (-,-) 
  g7769/O           -       A->O  F     INV2          18 378.3  1722  1191   11974    (-,-) 
  g8051/O           -       B->O  R     NOR2ANXL       4  77.7  2000  1056   13030    (-,-) 
  g7712__2900/O     -       B->O  F     NOR2XL         3  65.3  1460  1061   14091    (-,-) 
  g7640__4547/O     -       E->O  R     AND222OXL      1  27.7  1700   840   14931    (-,-) 
  g7636/O           -       A->O  F     INV            1  24.0   500   535   15466    (-,-) 
  array_reg[5][1]/D -       -     F     DFSHRL         1     -     -     0   15466    (-,-) 
#-------------------------------------------------------------------------------------------



Path 32: MET (44417 ps) Setup Check with Pin array_reg[5][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[2]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1133                  
       Uncertainty:-    5000                  
     Required Time:=   59867                  
      Launch Clock:-       0                  
         Data Path:-   15450                  
             Slack:=   44417                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[2]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[2]/Q  -       C->Q  F     DFMHRL         3  66.8   668   786     786    (-,-) 
  g7851__1857/C     -       A->C  F     HADD           1  30.5   430   856    1642    (-,-) 
  g7831__2900/C     -       B->C  F     HADD           1  30.5   432   688    2330    (-,-) 
  g7813__1840/C     -       B->C  F     HADD           1  30.5   433   689    3019    (-,-) 
  g7798__5703/C     -       B->C  F     HADD           1  30.5   433   689    3708    (-,-) 
  g7795__8780/C     -       B->C  F     HADD           2  42.6   521   728    4437    (-,-) 
  g7793__1857/O     -       A->O  F     OR2            2  41.2   450   626    5063    (-,-) 
  g7791__7344/O     -       A->O  R     AND21OXL       1  26.6  1224   525    5588    (-,-) 
  g7789__6083/O     -       B->O  F     NOR3ANXL       1  25.6   846   673    6261    (-,-) 
  g7788__2250/O     -       A->O  F     OR3XL          1  27.6   659   927    7189    (-,-) 
  g7785__5703/O     -       E->O  R     AND222OXL      1  24.3  1662   510    7699    (-,-) 
  g7783__1786/O     -       C->O  F     OR211AXL       2  49.2  1497   861    8560    (-,-) 
  g7777__7118/O     -       A->O  R     NOR2XL         2  43.8  1656   953    9512    (-,-) 
  g7773__2391/O     -       B->O  R     AND2           9 188.4  2340  1250   10762    (-,-) 
  g7769/O           -       A->O  F     INV2          18 378.3  1722  1191   11953    (-,-) 
  g8051/O           -       B->O  R     NOR2ANXL       4  77.7  2000  1056   13009    (-,-) 
  g7712__2900/O     -       B->O  F     NOR2XL         3  65.3  1460  1061   14070    (-,-) 
  g7639__1786/O     -       E->O  R     AND222OXL      1  27.7  1704   840   14910    (-,-) 
  g7635/O           -       A->O  F     INV            1  25.0   509   541   15450    (-,-) 
  array_reg[5][2]/D -       -     F     DFSHSL         1     -     -     0   15450    (-,-) 
#-------------------------------------------------------------------------------------------



Path 33: MET (44417 ps) Setup Check with Pin array_reg[5][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[2]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1133                  
       Uncertainty:-    5000                  
     Required Time:=   59867                  
      Launch Clock:-       0                  
         Data Path:-   15450                  
             Slack:=   44417                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[2]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[2]/Q  -       C->Q  F     DFMHRL         3  66.8   668   786     786    (-,-) 
  g7851__1857/C     -       A->C  F     HADD           1  30.5   430   856    1642    (-,-) 
  g7831__2900/C     -       B->C  F     HADD           1  30.5   432   688    2330    (-,-) 
  g7813__1840/C     -       B->C  F     HADD           1  30.5   433   689    3019    (-,-) 
  g7798__5703/C     -       B->C  F     HADD           1  30.5   433   689    3708    (-,-) 
  g7795__8780/C     -       B->C  F     HADD           2  42.6   521   728    4437    (-,-) 
  g7793__1857/O     -       A->O  F     OR2            2  41.2   450   626    5063    (-,-) 
  g7791__7344/O     -       A->O  R     AND21OXL       1  26.6  1224   525    5588    (-,-) 
  g7789__6083/O     -       B->O  F     NOR3ANXL       1  25.6   846   673    6261    (-,-) 
  g7788__2250/O     -       A->O  F     OR3XL          1  27.6   659   927    7189    (-,-) 
  g7785__5703/O     -       E->O  R     AND222OXL      1  24.3  1662   510    7699    (-,-) 
  g7783__1786/O     -       C->O  F     OR211AXL       2  49.2  1497   861    8560    (-,-) 
  g7777__7118/O     -       A->O  R     NOR2XL         2  43.8  1656   953    9512    (-,-) 
  g7773__2391/O     -       B->O  R     AND2           9 188.4  2340  1250   10762    (-,-) 
  g7769/O           -       A->O  F     INV2          18 378.3  1722  1191   11953    (-,-) 
  g8051/O           -       B->O  R     NOR2ANXL       4  77.7  2000  1056   13009    (-,-) 
  g7712__2900/O     -       B->O  F     NOR2XL         3  65.3  1460  1061   14070    (-,-) 
  g7641__3772/O     -       E->O  R     AND222OXL      1  27.7  1704   840   14910    (-,-) 
  g7637/O           -       A->O  F     INV            1  25.0   509   541   15450    (-,-) 
  array_reg[5][0]/D -       -     F     DFSHSL         1     -     -     0   15450    (-,-) 
#-------------------------------------------------------------------------------------------



Path 34: MET (44421 ps) Setup Check with Pin array_reg[5][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[2]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     876                  
       Uncertainty:-    5000                  
     Required Time:=   60124                  
      Launch Clock:-       0                  
         Data Path:-   15703                  
             Slack:=   44421                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[2]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[2]/Q  -       C->Q  R     DFMHRL         3  66.8  1006   824     824    (-,-) 
  g7851__1857/C     -       A->C  R     HADD           1  30.5   526   753    1577    (-,-) 
  g7831__2900/C     -       B->C  R     HADD           1  30.5   529   616    2194    (-,-) 
  g7813__1840/C     -       B->C  R     HADD           1  30.5   530   617    2811    (-,-) 
  g7798__5703/C     -       B->C  R     HADD           1  30.5   530   618    3428    (-,-) 
  g7795__8780/C     -       B->C  R     HADD           2  42.6   667   657    4085    (-,-) 
  g7793__1857/O     -       A->O  R     OR2            2  41.2   627   610    4696    (-,-) 
  g7791__7344/O     -       A->O  F     AND21OXL       1  26.6   891   476    5172    (-,-) 
  g7789__6083/O     -       B->O  R     NOR3ANXL       1  25.6  1280   666    5838    (-,-) 
  g7788__2250/O     -       A->O  R     OR3XL          1  27.6   944   943    6781    (-,-) 
  g7785__5703/O     -       E->O  F     AND222OXL      1  24.3  1319   571    7352    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    8360    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9312    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   10536    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   11681    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   12995    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   14120    (-,-) 
  g7640__4547/O     -       E->O  F     AND222OXL      1  27.7  1414   949   15070    (-,-) 
  g7636/O           -       A->O  R     INV            1  24.0   586   633   15703    (-,-) 
  array_reg[5][1]/D -       -     R     DFSHRL         1     -     -     0   15703    (-,-) 
#-------------------------------------------------------------------------------------------



Path 35: MET (44425 ps) Setup Check with Pin array_reg[5][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[2]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1130                  
       Uncertainty:-    5000                  
     Required Time:=   59870                  
      Launch Clock:-       0                  
         Data Path:-   15445                  
             Slack:=   44425                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[2]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[2]/Q  -       C->Q  F     DFMHRL         3  66.8   668   786     786    (-,-) 
  g7851__1857/C     -       A->C  F     HADD           1  30.5   430   856    1642    (-,-) 
  g7831__2900/C     -       B->C  F     HADD           1  30.5   432   688    2330    (-,-) 
  g7813__1840/C     -       B->C  F     HADD           1  30.5   433   689    3019    (-,-) 
  g7798__5703/C     -       B->C  F     HADD           1  30.5   433   689    3708    (-,-) 
  g7795__8780/C     -       B->C  F     HADD           2  42.6   521   728    4437    (-,-) 
  g7793__1857/O     -       A->O  F     OR2            2  41.2   450   626    5063    (-,-) 
  g7791__7344/O     -       A->O  R     AND21OXL       1  26.6  1224   525    5588    (-,-) 
  g7789__6083/O     -       B->O  F     NOR3ANXL       1  25.6   846   673    6261    (-,-) 
  g7788__2250/O     -       A->O  F     OR3XL          1  27.6   659   927    7189    (-,-) 
  g7785__5703/O     -       E->O  R     AND222OXL      1  24.3  1662   510    7699    (-,-) 
  g7783__1786/O     -       C->O  F     OR211AXL       2  49.2  1497   861    8560    (-,-) 
  g7777__7118/O     -       A->O  R     NOR2XL         2  43.8  1656   953    9512    (-,-) 
  g7773__2391/O     -       B->O  R     AND2           9 188.4  2340  1250   10762    (-,-) 
  g7769/O           -       A->O  F     INV2          18 378.3  1722  1191   11953    (-,-) 
  g8051/O           -       B->O  R     NOR2ANXL       4  77.7  2000  1056   13009    (-,-) 
  g7712__2900/O     -       B->O  F     NOR2XL         3  65.3  1460  1061   14070    (-,-) 
  g7640__4547/O     -       E->O  R     AND222OXL      1  27.7  1700   840   14910    (-,-) 
  g7636/O           -       A->O  F     INV            1  24.0   500   535   15445    (-,-) 
  array_reg[5][1]/D -       -     F     DFSHRL         1     -     -     0   15445    (-,-) 
#-------------------------------------------------------------------------------------------



Path 36: MET (44461 ps) Setup Check with Pin array_reg[5][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1133                  
       Uncertainty:-    5000                  
     Required Time:=   59867                  
      Launch Clock:-       0                  
         Data Path:-   15406                  
             Slack:=   44461                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  R     DFMHRL         3  70.7  1049   834     834    (-,-) 
  g7875__2250/C     -       B->C  R     HADD           1  30.5   529   800    1633    (-,-) 
  g7851__1857/C     -       B->C  R     HADD           1  30.5   526   617    2251    (-,-) 
  g7831__2900/C     -       B->C  R     HADD           1  30.5   529   616    2867    (-,-) 
  g7813__1840/C     -       B->C  R     HADD           1  30.5   530   617    3484    (-,-) 
  g7798__5703/C     -       B->C  R     HADD           1  30.5   530   618    4102    (-,-) 
  g7795__8780/C     -       B->C  R     HADD           2  42.6   667   657    4759    (-,-) 
  g7793__1857/O     -       A->O  R     OR2            2  41.2   627   610    5369    (-,-) 
  g7791__7344/O     -       A->O  F     AND21OXL       1  26.6   891   476    5846    (-,-) 
  g7789__6083/O     -       B->O  R     NOR3ANXL       1  25.6  1280   666    6512    (-,-) 
  g7788__2250/O     -       A->O  R     OR3XL          1  27.6   944   943    7454    (-,-) 
  g7785__5703/O     -       E->O  F     AND222OXL      1  24.3  1319   571    8025    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    9033    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9986    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   11209    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   12355    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   13668    (-,-) 
  g7639__1786/O     -       B->O  R     AND222OXL      1  27.7  1704  1197   14865    (-,-) 
  g7635/O           -       A->O  F     INV            1  25.0   509   541   15406    (-,-) 
  array_reg[5][2]/D -       -     F     DFSHSL         1     -     -     0   15406    (-,-) 
#-------------------------------------------------------------------------------------------



Path 37: MET (44461 ps) Setup Check with Pin array_reg[5][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1133                  
       Uncertainty:-    5000                  
     Required Time:=   59867                  
      Launch Clock:-       0                  
         Data Path:-   15406                  
             Slack:=   44461                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  R     DFMHRL         3  70.7  1049   834     834    (-,-) 
  g7875__2250/C     -       B->C  R     HADD           1  30.5   529   800    1633    (-,-) 
  g7851__1857/C     -       B->C  R     HADD           1  30.5   526   617    2251    (-,-) 
  g7831__2900/C     -       B->C  R     HADD           1  30.5   529   616    2867    (-,-) 
  g7813__1840/C     -       B->C  R     HADD           1  30.5   530   617    3484    (-,-) 
  g7798__5703/C     -       B->C  R     HADD           1  30.5   530   618    4102    (-,-) 
  g7795__8780/C     -       B->C  R     HADD           2  42.6   667   657    4759    (-,-) 
  g7793__1857/O     -       A->O  R     OR2            2  41.2   627   610    5369    (-,-) 
  g7791__7344/O     -       A->O  F     AND21OXL       1  26.6   891   476    5846    (-,-) 
  g7789__6083/O     -       B->O  R     NOR3ANXL       1  25.6  1280   666    6512    (-,-) 
  g7788__2250/O     -       A->O  R     OR3XL          1  27.6   944   943    7454    (-,-) 
  g7785__5703/O     -       E->O  F     AND222OXL      1  24.3  1319   571    8025    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    9033    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9986    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   11209    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   12355    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   13668    (-,-) 
  g7641__3772/O     -       B->O  R     AND222OXL      1  27.7  1704  1197   14865    (-,-) 
  g7637/O           -       A->O  F     INV            1  25.0   509   541   15406    (-,-) 
  array_reg[5][0]/D -       -     F     DFSHSL         1     -     -     0   15406    (-,-) 
#-------------------------------------------------------------------------------------------



Path 38: MET (44469 ps) Setup Check with Pin array_reg[5][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[0]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1130                  
       Uncertainty:-    5000                  
     Required Time:=   59870                  
      Launch Clock:-       0                  
         Data Path:-   15400                  
             Slack:=   44469                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[0]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[0]/Q  -       C->Q  R     DFMHRL         3  70.7  1049   834     834    (-,-) 
  g7875__2250/C     -       B->C  R     HADD           1  30.5   529   800    1633    (-,-) 
  g7851__1857/C     -       B->C  R     HADD           1  30.5   526   617    2251    (-,-) 
  g7831__2900/C     -       B->C  R     HADD           1  30.5   529   616    2867    (-,-) 
  g7813__1840/C     -       B->C  R     HADD           1  30.5   530   617    3484    (-,-) 
  g7798__5703/C     -       B->C  R     HADD           1  30.5   530   618    4102    (-,-) 
  g7795__8780/C     -       B->C  R     HADD           2  42.6   667   657    4759    (-,-) 
  g7793__1857/O     -       A->O  R     OR2            2  41.2   627   610    5369    (-,-) 
  g7791__7344/O     -       A->O  F     AND21OXL       1  26.6   891   476    5846    (-,-) 
  g7789__6083/O     -       B->O  R     NOR3ANXL       1  25.6  1280   666    6512    (-,-) 
  g7788__2250/O     -       A->O  R     OR3XL          1  27.6   944   943    7454    (-,-) 
  g7785__5703/O     -       E->O  F     AND222OXL      1  24.3  1319   571    8025    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    9033    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9986    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   11209    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   12355    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   13668    (-,-) 
  g7640__4547/O     -       B->O  R     AND222OXL      1  27.7  1700  1197   14865    (-,-) 
  g7636/O           -       A->O  F     INV            1  24.0   500   535   15400    (-,-) 
  array_reg[5][1]/D -       -     F     DFSHRL         1     -     -     0   15400    (-,-) 
#-------------------------------------------------------------------------------------------



Path 39: MET (44486 ps) Setup Check with Pin array_reg[5][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     876                  
       Uncertainty:-    5000                  
     Required Time:=   60124                  
      Launch Clock:-       0                  
         Data Path:-   15638                  
             Slack:=   44486                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  F     DFMHRL         3  66.8   668   786     786    (-,-) 
  g7920/O           -       A->O  R     INV            2  43.5   703   443    1230    (-,-) 
  g7880__6083/O     -       A->O  F     OR21AXL        1  27.7  1152   470    1699    (-,-) 
  g7878/O           -       A->O  R     INV            1  26.6   583   557    2256    (-,-) 
  g7865__5019/O     -       D->O  F     AND222OXL      1  25.8  1448   571    2828    (-,-) 
  g7853__2683/O     -       A->O  R     OR222AXL       1  32.3  2138  1035    3863    (-,-) 
  g7834__7344/O     -       B->O  F     OR221A         1  27.6   938   777    4639    (-,-) 
  g7816__7118/O     -       E->O  R     AND222OXL      1  26.9  1694   642    5281    (-,-) 
  g7800__4296/O     -       D->O  F     AND211OXL      1  26.6  1264   769    6050    (-,-) 
  g7797__5019/O     -       C->O  R     AND221OXL      1  26.9  1595   888    6938    (-,-) 
  g7796__5795/O     -       D->O  F     AND211OXL      1  26.7  1265   742    7681    (-,-) 
  g7785__5703/O     -       C->O  R     AND222OXL      1  24.3  1662   952    8633    (-,-) 
  g7783__1786/O     -       C->O  F     OR211AXL       2  49.2  1497   861    9494    (-,-) 
  g7777__7118/O     -       A->O  R     NOR2XL         2  43.8  1656   953   10447    (-,-) 
  g7773__2391/O     -       B->O  R     AND2           9 188.4  2340  1250   11696    (-,-) 
  g7769/O           -       A->O  F     INV2          18 378.3  1722  1191   12887    (-,-) 
  g8051/O           -       B->O  R     NOR2ANXL       4  77.7  2000  1056   13943    (-,-) 
  g7640__4547/O     -       B->O  F     AND222OXL      1  27.7  1414  1062   15005    (-,-) 
  g7636/O           -       A->O  R     INV            1  24.0   586   633   15638    (-,-) 
  array_reg[5][1]/D -       -     R     DFSHRL         1     -     -     0   15638    (-,-) 
#-------------------------------------------------------------------------------------------



Path 40: MET (44492 ps) Setup Check with Pin array_reg[5][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[2]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     720                  
       Uncertainty:-    5000                  
     Required Time:=   60280                  
      Launch Clock:-       0                  
         Data Path:-   15788                  
             Slack:=   44492                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[2]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[2]/Q  -       C->Q  R     DFMHRL         3  66.8  1006   824     824    (-,-) 
  g7949/O           -       A->O  F     INV            2  45.4   544   457    1281    (-,-) 
  g7865__5019/O     -       E->O  R     AND222OXL      1  25.8  1780   472    1753    (-,-) 
  g7853__2683/O     -       A->O  F     OR222AXL       1  32.3  1307   927    2680    (-,-) 
  g7834__7344/O     -       B->O  R     OR221A         1  27.6  1177   744    3424    (-,-) 
  g7816__7118/O     -       E->O  F     AND222OXL      1  26.9  1356   654    4078    (-,-) 
  g7800__4296/O     -       D->O  R     AND211OXL      1  26.6  1495   810    4887    (-,-) 
  g7797__5019/O     -       C->O  F     AND221OXL      1  26.9  1472   813    5700    (-,-) 
  g7796__5795/O     -       D->O  R     AND211OXL      1  26.7  1498   851    6551    (-,-) 
  g7785__5703/O     -       C->O  F     AND222OXL      1  24.3  1319   881    7432    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    8440    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9392    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   10616    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   11762    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   13075    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   14201    (-,-) 
  g7639__1786/O     -       E->O  F     AND222OXL      1  27.7  1414   949   15150    (-,-) 
  g7635/O           -       A->O  R     INV            1  25.0   599   638   15788    (-,-) 
  array_reg[5][2]/D -       -     R     DFSHSL         1     -     -     0   15788    (-,-) 
#-------------------------------------------------------------------------------------------



Path 41: MET (44492 ps) Setup Check with Pin array_reg[5][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[2]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     720                  
       Uncertainty:-    5000                  
     Required Time:=   60280                  
      Launch Clock:-       0                  
         Data Path:-   15788                  
             Slack:=   44492                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[2]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[2]/Q  -       C->Q  R     DFMHRL         3  66.8  1006   824     824    (-,-) 
  g7949/O           -       A->O  F     INV            2  45.4   544   457    1281    (-,-) 
  g7865__5019/O     -       E->O  R     AND222OXL      1  25.8  1780   472    1753    (-,-) 
  g7853__2683/O     -       A->O  F     OR222AXL       1  32.3  1307   927    2680    (-,-) 
  g7834__7344/O     -       B->O  R     OR221A         1  27.6  1177   744    3424    (-,-) 
  g7816__7118/O     -       E->O  F     AND222OXL      1  26.9  1356   654    4078    (-,-) 
  g7800__4296/O     -       D->O  R     AND211OXL      1  26.6  1495   810    4887    (-,-) 
  g7797__5019/O     -       C->O  F     AND221OXL      1  26.9  1472   813    5700    (-,-) 
  g7796__5795/O     -       D->O  R     AND211OXL      1  26.7  1498   851    6551    (-,-) 
  g7785__5703/O     -       C->O  F     AND222OXL      1  24.3  1319   881    7432    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    8440    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9392    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   10616    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   11762    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   13075    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   14201    (-,-) 
  g7641__3772/O     -       E->O  F     AND222OXL      1  27.7  1414   949   15150    (-,-) 
  g7637/O           -       A->O  R     INV            1  25.0   599   638   15788    (-,-) 
  array_reg[5][0]/D -       -     R     DFSHSL         1     -     -     0   15788    (-,-) 
#-------------------------------------------------------------------------------------------



Path 42: MET (44508 ps) Setup Check with Pin array_reg[5][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[2]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     876                  
       Uncertainty:-    5000                  
     Required Time:=   60124                  
      Launch Clock:-       0                  
         Data Path:-   15616                  
             Slack:=   44508                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[2]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[2]/Q  -       C->Q  R     DFMHRL         3  66.8  1006   824     824    (-,-) 
  g7949/O           -       A->O  F     INV            2  45.4   544   457    1281    (-,-) 
  g7888__5795/O     -       C->O  R     OR2N2AXL       1  25.5  1126   437    1718    (-,-) 
  g7853__2683/O     -       B->O  F     OR222AXL       1  32.3  1307   794    2512    (-,-) 
  g7834__7344/O     -       B->O  R     OR221A         1  27.6  1177   744    3256    (-,-) 
  g7816__7118/O     -       E->O  F     AND222OXL      1  26.9  1356   654    3910    (-,-) 
  g7800__4296/O     -       D->O  R     AND211OXL      1  26.6  1495   810    4719    (-,-) 
  g7797__5019/O     -       C->O  F     AND221OXL      1  26.9  1472   813    5532    (-,-) 
  g7796__5795/O     -       D->O  R     AND211OXL      1  26.7  1498   851    6384    (-,-) 
  g7785__5703/O     -       C->O  F     AND222OXL      1  24.3  1319   881    7264    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    8272    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9225    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   10448    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   11594    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   12908    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   14033    (-,-) 
  g7640__4547/O     -       E->O  F     AND222OXL      1  27.7  1414   949   14982    (-,-) 
  g7636/O           -       A->O  R     INV            1  24.0   586   633   15616    (-,-) 
  array_reg[5][1]/D -       -     R     DFSHRL         1     -     -     0   15616    (-,-) 
#-------------------------------------------------------------------------------------------



Path 43: MET (44518 ps) Setup Check with Pin array_reg[5][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1133                  
       Uncertainty:-    5000                  
     Required Time:=   59867                  
      Launch Clock:-       0                  
         Data Path:-   15350                  
             Slack:=   44518                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFMHRL         3  66.8  1006   824     824    (-,-) 
  g7875__2250/C     -       A->C  R     HADD           1  30.5   529   753    1577    (-,-) 
  g7851__1857/C     -       B->C  R     HADD           1  30.5   526   617    2194    (-,-) 
  g7831__2900/C     -       B->C  R     HADD           1  30.5   529   616    2811    (-,-) 
  g7813__1840/C     -       B->C  R     HADD           1  30.5   530   617    3428    (-,-) 
  g7798__5703/C     -       B->C  R     HADD           1  30.5   530   618    4046    (-,-) 
  g7795__8780/C     -       B->C  R     HADD           2  42.6   667   657    4703    (-,-) 
  g7793__1857/O     -       A->O  R     OR2            2  41.2   627   610    5313    (-,-) 
  g7791__7344/O     -       A->O  F     AND21OXL       1  26.6   891   476    5789    (-,-) 
  g7789__6083/O     -       B->O  R     NOR3ANXL       1  25.6  1280   666    6455    (-,-) 
  g7788__2250/O     -       A->O  R     OR3XL          1  27.6   944   943    7398    (-,-) 
  g7785__5703/O     -       E->O  F     AND222OXL      1  24.3  1319   571    7969    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    8977    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9929    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   11153    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   12299    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   13612    (-,-) 
  g7639__1786/O     -       B->O  R     AND222OXL      1  27.7  1704  1197   14809    (-,-) 
  g7635/O           -       A->O  F     INV            1  25.0   509   541   15350    (-,-) 
  array_reg[5][2]/D -       -     F     DFSHSL         1     -     -     0   15350    (-,-) 
#-------------------------------------------------------------------------------------------



Path 44: MET (44518 ps) Setup Check with Pin array_reg[5][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1133                  
       Uncertainty:-    5000                  
     Required Time:=   59867                  
      Launch Clock:-       0                  
         Data Path:-   15350                  
             Slack:=   44518                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFMHRL         3  66.8  1006   824     824    (-,-) 
  g7875__2250/C     -       A->C  R     HADD           1  30.5   529   753    1577    (-,-) 
  g7851__1857/C     -       B->C  R     HADD           1  30.5   526   617    2194    (-,-) 
  g7831__2900/C     -       B->C  R     HADD           1  30.5   529   616    2811    (-,-) 
  g7813__1840/C     -       B->C  R     HADD           1  30.5   530   617    3428    (-,-) 
  g7798__5703/C     -       B->C  R     HADD           1  30.5   530   618    4046    (-,-) 
  g7795__8780/C     -       B->C  R     HADD           2  42.6   667   657    4703    (-,-) 
  g7793__1857/O     -       A->O  R     OR2            2  41.2   627   610    5313    (-,-) 
  g7791__7344/O     -       A->O  F     AND21OXL       1  26.6   891   476    5789    (-,-) 
  g7789__6083/O     -       B->O  R     NOR3ANXL       1  25.6  1280   666    6455    (-,-) 
  g7788__2250/O     -       A->O  R     OR3XL          1  27.6   944   943    7398    (-,-) 
  g7785__5703/O     -       E->O  F     AND222OXL      1  24.3  1319   571    7969    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    8977    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9929    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   11153    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   12299    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   13612    (-,-) 
  g7641__3772/O     -       B->O  R     AND222OXL      1  27.7  1704  1197   14809    (-,-) 
  g7637/O           -       A->O  F     INV            1  25.0   509   541   15350    (-,-) 
  array_reg[5][0]/D -       -     F     DFSHSL         1     -     -     0   15350    (-,-) 
#-------------------------------------------------------------------------------------------



Path 45: MET (44525 ps) Setup Check with Pin array_reg[5][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[1]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1130                  
       Uncertainty:-    5000                  
     Required Time:=   59870                  
      Launch Clock:-       0                  
         Data Path:-   15344                  
             Slack:=   44525                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[1]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[1]/Q  -       C->Q  R     DFMHRL         3  66.8  1006   824     824    (-,-) 
  g7875__2250/C     -       A->C  R     HADD           1  30.5   529   753    1577    (-,-) 
  g7851__1857/C     -       B->C  R     HADD           1  30.5   526   617    2194    (-,-) 
  g7831__2900/C     -       B->C  R     HADD           1  30.5   529   616    2811    (-,-) 
  g7813__1840/C     -       B->C  R     HADD           1  30.5   530   617    3428    (-,-) 
  g7798__5703/C     -       B->C  R     HADD           1  30.5   530   618    4046    (-,-) 
  g7795__8780/C     -       B->C  R     HADD           2  42.6   667   657    4703    (-,-) 
  g7793__1857/O     -       A->O  R     OR2            2  41.2   627   610    5313    (-,-) 
  g7791__7344/O     -       A->O  F     AND21OXL       1  26.6   891   476    5789    (-,-) 
  g7789__6083/O     -       B->O  R     NOR3ANXL       1  25.6  1280   666    6455    (-,-) 
  g7788__2250/O     -       A->O  R     OR3XL          1  27.6   944   943    7398    (-,-) 
  g7785__5703/O     -       E->O  F     AND222OXL      1  24.3  1319   571    7969    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    8977    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9929    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   11153    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   12299    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   13612    (-,-) 
  g7640__4547/O     -       B->O  R     AND222OXL      1  27.7  1700  1197   14809    (-,-) 
  g7636/O           -       A->O  F     INV            1  24.0   500   535   15344    (-,-) 
  array_reg[5][1]/D -       -     F     DFSHRL         1     -     -     0   15344    (-,-) 
#-------------------------------------------------------------------------------------------



Path 46: MET (44552 ps) Setup Check with Pin array_reg[5][1]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[3]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][1]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     876                  
       Uncertainty:-    5000                  
     Required Time:=   60124                  
      Launch Clock:-       0                  
         Data Path:-   15572                  
             Slack:=   44552                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[3]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[3]/Q  -       C->Q  R     DFMHRL         4  80.5  1159   858     858    (-,-) 
  g7888__5795/O     -       B->O  R     OR2N2AXL       1  25.5  1126   816    1674    (-,-) 
  g7853__2683/O     -       B->O  F     OR222AXL       1  32.3  1307   794    2468    (-,-) 
  g7834__7344/O     -       B->O  R     OR221A         1  27.6  1177   744    3212    (-,-) 
  g7816__7118/O     -       E->O  F     AND222OXL      1  26.9  1356   654    3866    (-,-) 
  g7800__4296/O     -       D->O  R     AND211OXL      1  26.6  1495   810    4675    (-,-) 
  g7797__5019/O     -       C->O  F     AND221OXL      1  26.9  1472   813    5488    (-,-) 
  g7796__5795/O     -       D->O  R     AND211OXL      1  26.7  1498   851    6340    (-,-) 
  g7785__5703/O     -       C->O  F     AND222OXL      1  24.3  1319   881    7220    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    8228    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9181    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   10404    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   11550    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   12864    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   13989    (-,-) 
  g7640__4547/O     -       E->O  F     AND222OXL      1  27.7  1414   949   14939    (-,-) 
  g7636/O           -       A->O  R     INV            1  24.0   586   633   15572    (-,-) 
  array_reg[5][1]/D -       -     R     DFSHRL         1     -     -     0   15572    (-,-) 
#-------------------------------------------------------------------------------------------



Path 47: MET (44572 ps) Setup Check with Pin array_reg[5][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[2]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     720                  
       Uncertainty:-    5000                  
     Required Time:=   60280                  
      Launch Clock:-       0                  
         Data Path:-   15708                  
             Slack:=   44572                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[2]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[2]/Q  -       C->Q  R     DFMHRL         3  66.8  1006   824     824    (-,-) 
  g7851__1857/C     -       A->C  R     HADD           1  30.5   526   753    1577    (-,-) 
  g7831__2900/C     -       B->C  R     HADD           1  30.5   529   616    2194    (-,-) 
  g7813__1840/C     -       B->C  R     HADD           1  30.5   530   617    2811    (-,-) 
  g7798__5703/C     -       B->C  R     HADD           1  30.5   530   618    3428    (-,-) 
  g7795__8780/C     -       B->C  R     HADD           2  42.6   667   657    4085    (-,-) 
  g7793__1857/O     -       A->O  R     OR2            2  41.2   627   610    4696    (-,-) 
  g7791__7344/O     -       A->O  F     AND21OXL       1  26.6   891   476    5172    (-,-) 
  g7789__6083/O     -       B->O  R     NOR3ANXL       1  25.6  1280   666    5838    (-,-) 
  g7788__2250/O     -       A->O  R     OR3XL          1  27.6   944   943    6781    (-,-) 
  g7785__5703/O     -       E->O  F     AND222OXL      1  24.3  1319   571    7352    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    8360    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9312    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   10536    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   11681    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   12995    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   14120    (-,-) 
  g7639__1786/O     -       E->O  F     AND222OXL      1  27.7  1414   949   15070    (-,-) 
  g7635/O           -       A->O  R     INV            1  25.0   599   638   15708    (-,-) 
  array_reg[5][2]/D -       -     R     DFSHSL         1     -     -     0   15708    (-,-) 
#-------------------------------------------------------------------------------------------



Path 48: MET (44572 ps) Setup Check with Pin array_reg[5][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[2]/C
          Clock: (R) SYSCLK
       Endpoint: (R) array_reg[5][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-     720                  
       Uncertainty:-    5000                  
     Required Time:=   60280                  
      Launch Clock:-       0                  
         Data Path:-   15708                  
             Slack:=   44572                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[2]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[2]/Q  -       C->Q  R     DFMHRL         3  66.8  1006   824     824    (-,-) 
  g7851__1857/C     -       A->C  R     HADD           1  30.5   526   753    1577    (-,-) 
  g7831__2900/C     -       B->C  R     HADD           1  30.5   529   616    2194    (-,-) 
  g7813__1840/C     -       B->C  R     HADD           1  30.5   530   617    2811    (-,-) 
  g7798__5703/C     -       B->C  R     HADD           1  30.5   530   618    3428    (-,-) 
  g7795__8780/C     -       B->C  R     HADD           2  42.6   667   657    4085    (-,-) 
  g7793__1857/O     -       A->O  R     OR2            2  41.2   627   610    4696    (-,-) 
  g7791__7344/O     -       A->O  F     AND21OXL       1  26.6   891   476    5172    (-,-) 
  g7789__6083/O     -       B->O  R     NOR3ANXL       1  25.6  1280   666    5838    (-,-) 
  g7788__2250/O     -       A->O  R     OR3XL          1  27.6   944   943    6781    (-,-) 
  g7785__5703/O     -       E->O  F     AND222OXL      1  24.3  1319   571    7352    (-,-) 
  g7783__1786/O     -       C->O  R     OR211AXL       2  49.2  2123  1008    8360    (-,-) 
  g7777__7118/O     -       A->O  F     NOR2XL         2  43.8  1116   952    9312    (-,-) 
  g7773__2391/O     -       B->O  F     AND2           9 188.4  1401  1224   10536    (-,-) 
  g7769/O           -       A->O  R     INV2          18 378.3  2450  1146   11681    (-,-) 
  g8051/O           -       B->O  F     NOR2ANXL       4  77.7  1744  1314   12995    (-,-) 
  g7712__2900/O     -       B->O  R     NOR2XL         3  65.3  2211  1126   14120    (-,-) 
  g7641__3772/O     -       E->O  F     AND222OXL      1  27.7  1414   949   15070    (-,-) 
  g7637/O           -       A->O  R     INV            1  25.0   599   638   15708    (-,-) 
  array_reg[5][0]/D -       -     R     DFSHSL         1     -     -     0   15708    (-,-) 
#-------------------------------------------------------------------------------------------



Path 49: MET (44572 ps) Setup Check with Pin array_reg[5][2]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[2]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][2]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1133                  
       Uncertainty:-    5000                  
     Required Time:=   59867                  
      Launch Clock:-       0                  
         Data Path:-   15295                  
             Slack:=   44572                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[2]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[2]/Q  -       C->Q  F     DFMHRL         3  66.8   668   786     786    (-,-) 
  g7949/O           -       A->O  R     INV            2  45.4   724   449    1235    (-,-) 
  g7865__5019/O     -       E->O  F     AND222OXL      1  25.8  1448   503    1738    (-,-) 
  g7853__2683/O     -       A->O  R     OR222AXL       1  32.3  2138  1035    2773    (-,-) 
  g7834__7344/O     -       B->O  F     OR221A         1  27.6   938   777    3550    (-,-) 
  g7816__7118/O     -       E->O  R     AND222OXL      1  26.9  1694   642    4191    (-,-) 
  g7800__4296/O     -       D->O  F     AND211OXL      1  26.6  1264   769    4960    (-,-) 
  g7797__5019/O     -       C->O  R     AND221OXL      1  26.9  1595   888    5849    (-,-) 
  g7796__5795/O     -       D->O  F     AND211OXL      1  26.7  1265   742    6591    (-,-) 
  g7785__5703/O     -       C->O  R     AND222OXL      1  24.3  1662   952    7543    (-,-) 
  g7783__1786/O     -       C->O  F     OR211AXL       2  49.2  1497   861    8404    (-,-) 
  g7777__7118/O     -       A->O  R     NOR2XL         2  43.8  1656   953    9357    (-,-) 
  g7773__2391/O     -       B->O  R     AND2           9 188.4  2340  1250   10606    (-,-) 
  g7769/O           -       A->O  F     INV2          18 378.3  1722  1191   11798    (-,-) 
  g8051/O           -       B->O  R     NOR2ANXL       4  77.7  2000  1056   12853    (-,-) 
  g7712__2900/O     -       B->O  F     NOR2XL         3  65.3  1460  1061   13914    (-,-) 
  g7639__1786/O     -       E->O  R     AND222OXL      1  27.7  1704   840   14754    (-,-) 
  g7635/O           -       A->O  F     INV            1  25.0   509   541   15295    (-,-) 
  array_reg[5][2]/D -       -     F     DFSHSL         1     -     -     0   15295    (-,-) 
#-------------------------------------------------------------------------------------------



Path 50: MET (44572 ps) Setup Check with Pin array_reg[5][0]/C->D
           View: slow_ss
          Group: SYSCLK
     Startpoint: (R) swp_cnt_reg[2]/C
          Clock: (R) SYSCLK
       Endpoint: (F) array_reg[5][0]/D
          Clock: (R) SYSCLK

                     Capture       Launch     
        Clock Edge:+   66000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   66000            0     
                                              
             Setup:-    1133                  
       Uncertainty:-    5000                  
     Required Time:=   59867                  
      Launch Clock:-       0                  
         Data Path:-   15295                  
             Slack:=   44572                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  swp_cnt_reg[2]/C  -       -     R     (arrival)     86     -     0     -       0    (-,-) 
  swp_cnt_reg[2]/Q  -       C->Q  F     DFMHRL         3  66.8   668   786     786    (-,-) 
  g7949/O           -       A->O  R     INV            2  45.4   724   449    1235    (-,-) 
  g7865__5019/O     -       E->O  F     AND222OXL      1  25.8  1448   503    1738    (-,-) 
  g7853__2683/O     -       A->O  R     OR222AXL       1  32.3  2138  1035    2773    (-,-) 
  g7834__7344/O     -       B->O  F     OR221A         1  27.6   938   777    3550    (-,-) 
  g7816__7118/O     -       E->O  R     AND222OXL      1  26.9  1694   642    4191    (-,-) 
  g7800__4296/O     -       D->O  F     AND211OXL      1  26.6  1264   769    4960    (-,-) 
  g7797__5019/O     -       C->O  R     AND221OXL      1  26.9  1595   888    5849    (-,-) 
  g7796__5795/O     -       D->O  F     AND211OXL      1  26.7  1265   742    6591    (-,-) 
  g7785__5703/O     -       C->O  R     AND222OXL      1  24.3  1662   952    7543    (-,-) 
  g7783__1786/O     -       C->O  F     OR211AXL       2  49.2  1497   861    8404    (-,-) 
  g7777__7118/O     -       A->O  R     NOR2XL         2  43.8  1656   953    9357    (-,-) 
  g7773__2391/O     -       B->O  R     AND2           9 188.4  2340  1250   10606    (-,-) 
  g7769/O           -       A->O  F     INV2          18 378.3  1722  1191   11798    (-,-) 
  g8051/O           -       B->O  R     NOR2ANXL       4  77.7  2000  1056   12853    (-,-) 
  g7712__2900/O     -       B->O  F     NOR2XL         3  65.3  1460  1061   13914    (-,-) 
  g7641__3772/O     -       E->O  R     AND222OXL      1  27.7  1704   840   14754    (-,-) 
  g7637/O           -       A->O  F     INV            1  25.0   509   541   15295    (-,-) 
  array_reg[5][0]/D -       -     F     DFSHSL         1     -     -     0   15295    (-,-) 
#-------------------------------------------------------------------------------------------

