<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>INS (general) -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">INS (general)</h2><p class="aml">Insert vector element from general-purpose register. This instruction copies the contents of the source general-purpose register to the specified vector element in the destination SIMD&amp;FP register.</p><p class="aml">This instruction can insert data into individual elements within a SIMD&amp;FP register without clearing the remaining bits to zero.</p><p class="aml">Depending on the settings in the <a class="armarm-xref" title="Reference to Armv8 ARM section">CPACR_EL1</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section">CPTR_EL2</a>, and <a class="armarm-xref" title="Reference to Armv8 ARM section">CPTR_EL3</a> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</p><p class="desc">This instruction is used by the alias <a href="mov_ins_advsimd_gen.html" title="Move general-purpose register to a vector element">MOV (from general)</a>.</p><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">1</td><td class="lr">0</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="lr">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding"/><a id="INS_asimdins_IR_r"/><p class="asm-code">INS  <a href="#sa_vd" title="SIMD&amp;FP destination register (field &quot;Rd&quot;)">&lt;Vd></a>.<a href="#sa_ts" title="Element size specifier (field &quot;imm5&quot;) [B,D,H,S]">&lt;Ts></a>[<a href="#sa_index" title="Element index (field &quot;imm5&quot;)">&lt;index></a>], <a href="#sa_r" title="Width specifier for general-purpose source register (field &quot;imm5&quot;) [W,X]">&lt;R></a><a href="#sa_n" title="General-purpose source register number [0-30] or ZR (31) (field &quot;Rn&quot;)">&lt;n></a></p></div><p class="pseudocode">integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);

integer size = <a href="shared_pseudocode.html#impl-shared.LowestSetBit.1" title="function: integer LowestSetBit(bits(N) x)">LowestSetBit</a>(imm5);

if size > 3 then UNDEFINED;
integer index = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(imm5&lt;4:size+1>);

<ins>integer esize = 8 &lt;&lt; size;</ins><del>integer esize = 8 &lt;&lt; size;
integer datasize = 128;</del></p><div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vd></td><td><a id="sa_vd"/><p class="aml">Is the name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Ts></td><td><a id="sa_ts"/><p>Is an element size specifier, 
      encoded in
      <q>imm5</q>:
        </p><table class="valuetable"><thead><tr><th class="bitfield">imm5</th><th class="symbol">&lt;Ts></th></tr></thead><tbody><tr><td class="bitfield">x0000</td><td class="symbol">RESERVED</td></tr><tr><td class="bitfield">xxxx1</td><td class="symbol">B</td></tr><tr><td class="bitfield">xxx10</td><td class="symbol">H</td></tr><tr><td class="bitfield">xx100</td><td class="symbol">S</td></tr><tr><td class="bitfield">x1000</td><td class="symbol">D</td></tr></tbody></table></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;index></td><td><a id="sa_index"/><p>Is the element index 
      encoded in
      <q>imm5</q>:
        </p><table class="valuetable"><thead><tr><th class="bitfield">imm5</th><th class="symbol">&lt;index></th></tr></thead><tbody><tr><td class="bitfield">x0000</td><td class="symbol">RESERVED</td></tr><tr><td class="bitfield">xxxx1</td><td class="symbol">imm5&lt;4:1></td></tr><tr><td class="bitfield">xxx10</td><td class="symbol">imm5&lt;4:2></td></tr><tr><td class="bitfield">xx100</td><td class="symbol">imm5&lt;4:3></td></tr><tr><td class="bitfield">x1000</td><td class="symbol">imm5&lt;4></td></tr></tbody></table></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;R></td><td><a id="sa_r"/><p>Is the width specifier for the general-purpose source register, 
      encoded in
      <q>imm5</q>:
        </p><table class="valuetable"><thead><tr><th class="bitfield">imm5</th><th class="symbol">&lt;R></th></tr></thead><tbody><tr><td class="bitfield">x0000</td><td class="symbol">RESERVED</td></tr><tr><td class="bitfield">xxxx1</td><td class="symbol">W</td></tr><tr><td class="bitfield">xxx10</td><td class="symbol">W</td></tr><tr><td class="bitfield">xx100</td><td class="symbol">W</td></tr><tr><td class="bitfield">x1000</td><td class="symbol">X</td></tr></tbody></table></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;n></td><td><a id="sa_n"/><p class="aml">Is the number [0-30] of the general-purpose source register or ZR (31), encoded in the "Rn" field.</p></td></tr></table></div><div class="syntax-notes"/><div class="ps"><a id="execute"/><h3 class="pseudocode">Operation</h3><p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckFPAdvSIMDEnabled64.0" title="function: CheckFPAdvSIMDEnabled64()">CheckFPAdvSIMDEnabled64</a>();
bits(esize) element = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[n, esize];
<ins>bits(128) result;
</ins><del>bits(datasize) result;
</del>
result = <a href="shared_pseudocode.html#impl-aarch64.V.read.2" title="accessor: bits(width) V[integer n, integer width]">V</a><ins>[d, 128];</ins><del>[d, datasize];</del>
<a href="shared_pseudocode.html#impl-shared.Elem.write.3" title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value">Elem</a>[result, index, esize] = element;
<a href="shared_pseudocode.html#impl-aarch64.V.write.2" title="accessor: V[integer n, integer width] = bits(width) value">V</a><ins>[d, 128] = result;</ins><del>[d, datasize] = result;</del></p></div><h3>Operational information</h3><p class="aml">If PSTATE.DIT is 1:</p><ul><li>The execution time of this instruction is independent of:<ul><li>The values of the data supplied in any of its registers.</li><li>The values of the NZCV flags.</li></ul></li><li>The response of this instruction to asynchronous exceptions does not vary based on:<ul><li>The values of the data supplied in any of its registers.</li><li>The values of the NZCV flags.</li></ul></li></ul><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v33.59, AdvSIMD v29.12, pseudocode v2022-12_rel, sve v2022-12_relb
      ; Build timestamp: <ins>2022-12-14T23</ins><del>2022-12-14T22</del>:<ins>21</ins><del>29</del>
    </p><p class="copyconf">
      Copyright Â© 2010-2022 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>