# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Latch_D_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {Latch_D_7_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:23 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." Latch_D_7_1200mv_85c_slow.vo 
# -- Compiling module Latch_D
# -- Compiling module hard_block
# 
# Top level modules:
# 	Latch_D
# End time: 22:00:23 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Latch_D/simulation/modelsim {C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Latch_D/simulation/modelsim/Latch_D.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:23 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Latch_D/simulation/modelsim" C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Latch_D/simulation/modelsim/Latch_D.vt 
# -- Compiling module Latch_D_vlg_tst
# 
# Top level modules:
# 	Latch_D_vlg_tst
# End time: 22:00:23 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  Latch_D_vlg_tst
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" Latch_D_vlg_tst 
# Start time: 22:00:23 on May 23,2024
# Loading work.Latch_D_vlg_tst
# Loading work.Latch_D
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from Latch_D_7_1200mv_85c_v_slow.sdo
# Loading timing data from Latch_D_7_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /Latch_D_vlg_tst File: C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Latch_D/simulation/modelsim/Latch_D.vt
# 
# source Latch_D_dump_all_vcd_nodes.tcl
# 0
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 40 ns
# Running testbench at CIC
restart
run
run
# End time: 22:02:07 on May 23,2024, Elapsed time: 0:01:44
# Errors: 0, Warnings: 0
