###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        72122   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        55119   # Number of read row buffer hits
num_read_cmds                  =        72122   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        17025   # Number of ACT commands
num_pre_cmds                   =        17009   # Number of PRE commands
num_ondemand_pres              =         4652   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6617688   # Cyles of rank active rank.0
rank_active_cycles.1           =      6033504   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3382312   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3966496   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        64247   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          246   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           67   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           31   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           30   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           15   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            8   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            7   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            7   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7458   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        38906   # Read request latency (cycles)
read_latency[40-59]            =        16270   # Read request latency (cycles)
read_latency[60-79]            =         6838   # Read request latency (cycles)
read_latency[80-99]            =         1648   # Read request latency (cycles)
read_latency[100-119]          =         1311   # Read request latency (cycles)
read_latency[120-139]          =          937   # Read request latency (cycles)
read_latency[140-159]          =          557   # Read request latency (cycles)
read_latency[160-179]          =          478   # Read request latency (cycles)
read_latency[180-199]          =          399   # Read request latency (cycles)
read_latency[200-]             =         4778   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.90796e+08   # Read energy
act_energy                     =  4.65804e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.62351e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.90392e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.12944e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.76491e+09   # Active standby energy rank.1
average_read_latency           =      71.5298   # Average read request latency (cycles)
average_interarrival           =      138.627   # Average request interarrival latency (cycles)
total_energy                   =  1.24638e+10   # Total energy (pJ)
average_power                  =      1246.38   # Average power (mW)
average_bandwidth              =     0.615441   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        79972   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        60399   # Number of read row buffer hits
num_read_cmds                  =        79972   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        19590   # Number of ACT commands
num_pre_cmds                   =        19571   # Number of PRE commands
num_ondemand_pres              =         5970   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6339479   # Cyles of rank active rank.0
rank_active_cycles.1           =      6187199   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3660521   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3812801   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        72147   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          190   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           58   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           35   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           24   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           17   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            9   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            9   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            3   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7474   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        40233   # Read request latency (cycles)
read_latency[40-59]            =        17476   # Read request latency (cycles)
read_latency[60-79]            =         9067   # Read request latency (cycles)
read_latency[80-99]            =         2155   # Read request latency (cycles)
read_latency[100-119]          =         1652   # Read request latency (cycles)
read_latency[120-139]          =         1070   # Read request latency (cycles)
read_latency[140-159]          =          573   # Read request latency (cycles)
read_latency[160-179]          =          495   # Read request latency (cycles)
read_latency[180-199]          =          471   # Read request latency (cycles)
read_latency[200-]             =         6780   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.22447e+08   # Read energy
act_energy                     =  5.35982e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.75705e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.83014e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.95583e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.86081e+09   # Active standby energy rank.1
average_read_latency           =      83.6532   # Average read request latency (cycles)
average_interarrival           =      125.019   # Average request interarrival latency (cycles)
total_energy                   =  1.24845e+10   # Total energy (pJ)
average_power                  =      1248.45   # Average power (mW)
average_bandwidth              =     0.682428   # Average bandwidth
