{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518679380544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518679380550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 23:23:00 2018 " "Processing started: Wed Feb 14 23:23:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518679380550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518679380550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sha256 -c sha256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sha256 -c sha256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518679380550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518679381021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518679381021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sha256.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_sha256.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sha256 " "Found entity 1: tb_sha256" {  } { { "tb_sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/tb_sha256.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518679393774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518679393774 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sha256.sv(81) " "Verilog HDL information at sha256.sv(81): always construct contains both blocking and non-blocking assignments" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1518679393790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha256.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha256 " "Found entity 1: sha256" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518679393790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518679393790 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sha256 " "Elaborating entity \"sha256\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "total_blocks sha256.sv(41) " "Verilog HDL or VHDL warning at sha256.sv(41): object \"total_blocks\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a sha256.sv(69) " "Verilog HDL or VHDL warning at sha256.sv(69): object \"a\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b sha256.sv(70) " "Verilog HDL or VHDL warning at sha256.sv(70): object \"b\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c sha256.sv(71) " "Verilog HDL or VHDL warning at sha256.sv(71): object \"c\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d sha256.sv(72) " "Verilog HDL or VHDL warning at sha256.sv(72): object \"d\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e sha256.sv(73) " "Verilog HDL or VHDL warning at sha256.sv(73): object \"e\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f sha256.sv(74) " "Verilog HDL or VHDL warning at sha256.sv(74): object \"f\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g sha256.sv(75) " "Verilog HDL or VHDL warning at sha256.sv(75): object \"g\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h sha256.sv(76) " "Verilog HDL or VHDL warning at sha256.sv(76): object \"h\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(28) " "Verilog HDL assignment warning at sha256.sv(28): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(30) " "Verilog HDL assignment warning at sha256.sv(30): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(143) " "Verilog HDL assignment warning at sha256.sv(143): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(157) " "Verilog HDL assignment warning at sha256.sv(157): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(158) " "Verilog HDL assignment warning at sha256.sv(158): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Error" "EVRFX_VERI_ILLEGAL_CONSTANT_INDEX_FOR_ARRAY" "16 0 15 0 block sha256.sv(203) " "Verilog HDL error at sha256.sv(203): index 16 cannot fall outside the declared range \[0:15\] for dimension 0 of array \"block\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 203 0 0 } }  } 0 10251 "Verilog HDL error at %6!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for dimension %4!d! of array \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518679393836 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done sha256.sv(81) " "Verilog HDL Always Construct warning at sha256.sv(81): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1518679393852 "|sha256"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518679393852 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.1/project4/output_files/sha256.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.1/project4/output_files/sha256.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518679393883 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518679393977 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 14 23:23:13 2018 " "Processing ended: Wed Feb 14 23:23:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518679393977 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518679393977 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518679393977 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518679393977 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518679380544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518679380550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 23:23:00 2018 " "Processing started: Wed Feb 14 23:23:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518679380550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518679380550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sha256 -c sha256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sha256 -c sha256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518679380550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518679381021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518679381021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sha256.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_sha256.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sha256 " "Found entity 1: tb_sha256" {  } { { "tb_sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/tb_sha256.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518679393774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518679393774 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sha256.sv(81) " "Verilog HDL information at sha256.sv(81): always construct contains both blocking and non-blocking assignments" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1518679393790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha256.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha256 " "Found entity 1: sha256" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518679393790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518679393790 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sha256 " "Elaborating entity \"sha256\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "total_blocks sha256.sv(41) " "Verilog HDL or VHDL warning at sha256.sv(41): object \"total_blocks\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a sha256.sv(69) " "Verilog HDL or VHDL warning at sha256.sv(69): object \"a\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b sha256.sv(70) " "Verilog HDL or VHDL warning at sha256.sv(70): object \"b\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c sha256.sv(71) " "Verilog HDL or VHDL warning at sha256.sv(71): object \"c\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d sha256.sv(72) " "Verilog HDL or VHDL warning at sha256.sv(72): object \"d\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e sha256.sv(73) " "Verilog HDL or VHDL warning at sha256.sv(73): object \"e\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f sha256.sv(74) " "Verilog HDL or VHDL warning at sha256.sv(74): object \"f\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g sha256.sv(75) " "Verilog HDL or VHDL warning at sha256.sv(75): object \"g\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h sha256.sv(76) " "Verilog HDL or VHDL warning at sha256.sv(76): object \"h\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(28) " "Verilog HDL assignment warning at sha256.sv(28): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(30) " "Verilog HDL assignment warning at sha256.sv(30): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(143) " "Verilog HDL assignment warning at sha256.sv(143): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(157) " "Verilog HDL assignment warning at sha256.sv(157): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(158) " "Verilog HDL assignment warning at sha256.sv(158): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518679393821 "|sha256"}
{ "Error" "EVRFX_VERI_ILLEGAL_CONSTANT_INDEX_FOR_ARRAY" "16 0 15 0 block sha256.sv(203) " "Verilog HDL error at sha256.sv(203): index 16 cannot fall outside the declared range \[0:15\] for dimension 0 of array \"block\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 203 0 0 } }  } 0 10251 "Verilog HDL error at %6!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for dimension %4!d! of array \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518679393836 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done sha256.sv(81) " "Verilog HDL Always Construct warning at sha256.sv(81): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1518679393852 "|sha256"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518679393852 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.1/project4/output_files/sha256.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.1/project4/output_files/sha256.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518679393883 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518679393977 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 14 23:23:13 2018 " "Processing ended: Wed Feb 14 23:23:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518679393977 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518679393977 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518679393977 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518679393977 ""}
