PyVeri
======

Verilog in Python.

Starting with a parser, then maybe build a simulator.... 

small steps....
