Classic Timing Analyzer report for bitcounting
Tue Jul 27 19:21:08 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                  ;
+------------------------------+-------+---------------+----------------------------------+-------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                    ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.700 ns                         ; start                   ; controller:S1|CurrentState.s2 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.513 ns                         ; counter:S3|counter[2]   ; cout[2]                       ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.620 ns                        ; input[1]                ; shiftright:S2|output[1]       ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 409.84 MHz ( period = 2.440 ns ) ; shiftright:S2|output[7] ; counter:S3|counter[7]         ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                         ;                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------+-------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                          ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 409.84 MHz ( period = 2.440 ns )               ; shiftright:S2|output[7]       ; counter:S3|counter[7]         ; clk        ; clk      ; None                        ; None                      ; 2.229 ns                ;
; N/A   ; 411.52 MHz ( period = 2.430 ns )               ; controller:S1|load_conter     ; shiftright:S2|output[0]       ; clk        ; clk      ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; 411.52 MHz ( period = 2.430 ns )               ; controller:S1|load_conter     ; shiftright:S2|output[1]       ; clk        ; clk      ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; 411.52 MHz ( period = 2.430 ns )               ; controller:S1|load_conter     ; shiftright:S2|output[4]       ; clk        ; clk      ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; 411.52 MHz ( period = 2.430 ns )               ; controller:S1|load_conter     ; shiftright:S2|output[6]       ; clk        ; clk      ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; 411.52 MHz ( period = 2.430 ns )               ; controller:S1|load_conter     ; shiftright:S2|output[5]       ; clk        ; clk      ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; 415.80 MHz ( period = 2.405 ns )               ; shiftright:S2|output[7]       ; counter:S3|counter[6]         ; clk        ; clk      ; None                        ; None                      ; 2.194 ns                ;
; N/A   ; 421.94 MHz ( period = 2.370 ns )               ; shiftright:S2|output[7]       ; counter:S3|counter[5]         ; clk        ; clk      ; None                        ; None                      ; 2.159 ns                ;
; N/A   ; 428.27 MHz ( period = 2.335 ns )               ; shiftright:S2|output[7]       ; counter:S3|counter[4]         ; clk        ; clk      ; None                        ; None                      ; 2.124 ns                ;
; N/A   ; 430.85 MHz ( period = 2.321 ns )               ; shiftright:S2|output[1]       ; counter:S3|counter[7]         ; clk        ; clk      ; None                        ; None                      ; 2.137 ns                ;
; N/A   ; 434.78 MHz ( period = 2.300 ns )               ; shiftright:S2|output[7]       ; counter:S3|counter[3]         ; clk        ; clk      ; None                        ; None                      ; 2.089 ns                ;
; N/A   ; 435.73 MHz ( period = 2.295 ns )               ; shiftright:S2|output[4]       ; counter:S3|counter[7]         ; clk        ; clk      ; None                        ; None                      ; 2.111 ns                ;
; N/A   ; 437.45 MHz ( period = 2.286 ns )               ; shiftright:S2|output[1]       ; counter:S3|counter[6]         ; clk        ; clk      ; None                        ; None                      ; 2.102 ns                ;
; N/A   ; 441.50 MHz ( period = 2.265 ns )               ; shiftright:S2|output[7]       ; counter:S3|counter[2]         ; clk        ; clk      ; None                        ; None                      ; 2.054 ns                ;
; N/A   ; 442.48 MHz ( period = 2.260 ns )               ; shiftright:S2|output[4]       ; counter:S3|counter[6]         ; clk        ; clk      ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; 442.67 MHz ( period = 2.259 ns )               ; shiftright:S2|output[6]       ; counter:S3|counter[7]         ; clk        ; clk      ; None                        ; None                      ; 2.075 ns                ;
; N/A   ; 444.25 MHz ( period = 2.251 ns )               ; shiftright:S2|output[1]       ; counter:S3|counter[5]         ; clk        ; clk      ; None                        ; None                      ; 2.067 ns                ;
; N/A   ; 446.63 MHz ( period = 2.239 ns )               ; shiftright:S2|output[3]       ; counter:S3|counter[7]         ; clk        ; clk      ; None                        ; None                      ; 2.028 ns                ;
; N/A   ; 448.43 MHz ( period = 2.230 ns )               ; shiftright:S2|output[7]       ; counter:S3|counter[1]         ; clk        ; clk      ; None                        ; None                      ; 2.019 ns                ;
; N/A   ; 449.44 MHz ( period = 2.225 ns )               ; shiftright:S2|output[4]       ; counter:S3|counter[5]         ; clk        ; clk      ; None                        ; None                      ; 2.041 ns                ;
; N/A   ; 449.64 MHz ( period = 2.224 ns )               ; shiftright:S2|output[6]       ; counter:S3|counter[6]         ; clk        ; clk      ; None                        ; None                      ; 2.040 ns                ;
; N/A   ; 451.26 MHz ( period = 2.216 ns )               ; shiftright:S2|output[1]       ; counter:S3|counter[4]         ; clk        ; clk      ; None                        ; None                      ; 2.032 ns                ;
; N/A   ; 453.72 MHz ( period = 2.204 ns )               ; shiftright:S2|output[3]       ; counter:S3|counter[6]         ; clk        ; clk      ; None                        ; None                      ; 1.993 ns                ;
; N/A   ; 456.62 MHz ( period = 2.190 ns )               ; shiftright:S2|output[4]       ; counter:S3|counter[4]         ; clk        ; clk      ; None                        ; None                      ; 2.006 ns                ;
; N/A   ; 456.83 MHz ( period = 2.189 ns )               ; shiftright:S2|output[6]       ; counter:S3|counter[5]         ; clk        ; clk      ; None                        ; None                      ; 2.005 ns                ;
; N/A   ; 458.51 MHz ( period = 2.181 ns )               ; shiftright:S2|output[7]       ; counter:S3|counter[0]         ; clk        ; clk      ; None                        ; None                      ; 1.970 ns                ;
; N/A   ; 458.51 MHz ( period = 2.181 ns )               ; shiftright:S2|output[1]       ; counter:S3|counter[3]         ; clk        ; clk      ; None                        ; None                      ; 1.997 ns                ;
; N/A   ; 460.19 MHz ( period = 2.173 ns )               ; shiftright:S2|output[2]       ; counter:S3|counter[7]         ; clk        ; clk      ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; 461.04 MHz ( period = 2.169 ns )               ; shiftright:S2|output[3]       ; counter:S3|counter[5]         ; clk        ; clk      ; None                        ; None                      ; 1.958 ns                ;
; N/A   ; 464.04 MHz ( period = 2.155 ns )               ; shiftright:S2|output[4]       ; counter:S3|counter[3]         ; clk        ; clk      ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; 464.25 MHz ( period = 2.154 ns )               ; shiftright:S2|output[6]       ; counter:S3|counter[4]         ; clk        ; clk      ; None                        ; None                      ; 1.970 ns                ;
; N/A   ; 465.98 MHz ( period = 2.146 ns )               ; shiftright:S2|output[1]       ; counter:S3|counter[2]         ; clk        ; clk      ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; 467.73 MHz ( period = 2.138 ns )               ; shiftright:S2|output[2]       ; counter:S3|counter[6]         ; clk        ; clk      ; None                        ; None                      ; 1.927 ns                ;
; N/A   ; 468.60 MHz ( period = 2.134 ns )               ; shiftright:S2|output[3]       ; counter:S3|counter[4]         ; clk        ; clk      ; None                        ; None                      ; 1.923 ns                ;
; N/A   ; 471.70 MHz ( period = 2.120 ns )               ; shiftright:S2|output[4]       ; counter:S3|counter[2]         ; clk        ; clk      ; None                        ; None                      ; 1.936 ns                ;
; N/A   ; 471.92 MHz ( period = 2.119 ns )               ; shiftright:S2|output[6]       ; counter:S3|counter[3]         ; clk        ; clk      ; None                        ; None                      ; 1.935 ns                ;
; N/A   ; 473.48 MHz ( period = 2.112 ns )               ; controller:S1|load_conter     ; shiftright:S2|output[2]       ; clk        ; clk      ; None                        ; None                      ; 1.255 ns                ;
; N/A   ; 473.48 MHz ( period = 2.112 ns )               ; controller:S1|load_conter     ; shiftright:S2|output[3]       ; clk        ; clk      ; None                        ; None                      ; 1.255 ns                ;
; N/A   ; 473.71 MHz ( period = 2.111 ns )               ; shiftright:S2|output[1]       ; counter:S3|counter[1]         ; clk        ; clk      ; None                        ; None                      ; 1.927 ns                ;
; N/A   ; 475.06 MHz ( period = 2.105 ns )               ; shiftright:S2|output[5]       ; counter:S3|counter[7]         ; clk        ; clk      ; None                        ; None                      ; 1.921 ns                ;
; N/A   ; 475.51 MHz ( period = 2.103 ns )               ; shiftright:S2|output[2]       ; counter:S3|counter[5]         ; clk        ; clk      ; None                        ; None                      ; 1.892 ns                ;
; N/A   ; 475.96 MHz ( period = 2.101 ns )               ; shiftright:S2|output[0]       ; counter:S3|counter[7]         ; clk        ; clk      ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; 476.42 MHz ( period = 2.099 ns )               ; shiftright:S2|output[3]       ; counter:S3|counter[3]         ; clk        ; clk      ; None                        ; None                      ; 1.888 ns                ;
; N/A   ; 479.62 MHz ( period = 2.085 ns )               ; shiftright:S2|output[4]       ; counter:S3|counter[1]         ; clk        ; clk      ; None                        ; None                      ; 1.901 ns                ;
; N/A   ; 479.85 MHz ( period = 2.084 ns )               ; shiftright:S2|output[6]       ; counter:S3|counter[2]         ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A   ; 483.09 MHz ( period = 2.070 ns )               ; shiftright:S2|output[5]       ; counter:S3|counter[6]         ; clk        ; clk      ; None                        ; None                      ; 1.886 ns                ;
; N/A   ; 483.56 MHz ( period = 2.068 ns )               ; shiftright:S2|output[2]       ; counter:S3|counter[4]         ; clk        ; clk      ; None                        ; None                      ; 1.857 ns                ;
; N/A   ; 484.03 MHz ( period = 2.066 ns )               ; shiftright:S2|output[0]       ; counter:S3|counter[6]         ; clk        ; clk      ; None                        ; None                      ; 1.882 ns                ;
; N/A   ; 484.50 MHz ( period = 2.064 ns )               ; shiftright:S2|output[3]       ; counter:S3|counter[2]         ; clk        ; clk      ; None                        ; None                      ; 1.853 ns                ;
; N/A   ; 484.97 MHz ( period = 2.062 ns )               ; shiftright:S2|output[1]       ; counter:S3|counter[0]         ; clk        ; clk      ; None                        ; None                      ; 1.878 ns                ;
; N/A   ; 488.04 MHz ( period = 2.049 ns )               ; shiftright:S2|output[6]       ; counter:S3|counter[1]         ; clk        ; clk      ; None                        ; None                      ; 1.865 ns                ;
; N/A   ; 491.16 MHz ( period = 2.036 ns )               ; shiftright:S2|output[4]       ; counter:S3|counter[0]         ; clk        ; clk      ; None                        ; None                      ; 1.852 ns                ;
; N/A   ; 491.40 MHz ( period = 2.035 ns )               ; shiftright:S2|output[5]       ; counter:S3|counter[5]         ; clk        ; clk      ; None                        ; None                      ; 1.851 ns                ;
; N/A   ; 491.88 MHz ( period = 2.033 ns )               ; shiftright:S2|output[2]       ; counter:S3|counter[3]         ; clk        ; clk      ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; 492.37 MHz ( period = 2.031 ns )               ; shiftright:S2|output[0]       ; counter:S3|counter[5]         ; clk        ; clk      ; None                        ; None                      ; 1.847 ns                ;
; N/A   ; 492.85 MHz ( period = 2.029 ns )               ; shiftright:S2|output[3]       ; counter:S3|counter[1]         ; clk        ; clk      ; None                        ; None                      ; 1.818 ns                ;
; N/A   ; 497.02 MHz ( period = 2.012 ns )               ; controller:S1|CurrentState.s2 ; shiftright:S2|output[0]       ; clk        ; clk      ; None                        ; None                      ; 1.801 ns                ;
; N/A   ; 497.02 MHz ( period = 2.012 ns )               ; controller:S1|CurrentState.s2 ; shiftright:S2|output[1]       ; clk        ; clk      ; None                        ; None                      ; 1.801 ns                ;
; N/A   ; 497.02 MHz ( period = 2.012 ns )               ; controller:S1|CurrentState.s2 ; shiftright:S2|output[4]       ; clk        ; clk      ; None                        ; None                      ; 1.801 ns                ;
; N/A   ; 497.02 MHz ( period = 2.012 ns )               ; controller:S1|CurrentState.s2 ; shiftright:S2|output[6]       ; clk        ; clk      ; None                        ; None                      ; 1.801 ns                ;
; N/A   ; 497.02 MHz ( period = 2.012 ns )               ; controller:S1|CurrentState.s2 ; shiftright:S2|output[5]       ; clk        ; clk      ; None                        ; None                      ; 1.801 ns                ;
; N/A   ; 500.00 MHz ( period = 2.000 ns )               ; shiftright:S2|output[6]       ; counter:S3|counter[0]         ; clk        ; clk      ; None                        ; None                      ; 1.816 ns                ;
; N/A   ; 500.00 MHz ( period = 2.000 ns )               ; shiftright:S2|output[5]       ; counter:S3|counter[4]         ; clk        ; clk      ; None                        ; None                      ; 1.816 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[2]       ; counter:S3|counter[2]         ; clk        ; clk      ; None                        ; None                      ; 1.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[0]       ; counter:S3|counter[4]         ; clk        ; clk      ; None                        ; None                      ; 1.812 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[3]       ; counter:S3|counter[0]         ; clk        ; clk      ; None                        ; None                      ; 1.769 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[5]       ; counter:S3|counter[3]         ; clk        ; clk      ; None                        ; None                      ; 1.781 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[2]       ; counter:S3|counter[1]         ; clk        ; clk      ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[0]       ; counter:S3|counter[3]         ; clk        ; clk      ; None                        ; None                      ; 1.777 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[5]       ; counter:S3|counter[2]         ; clk        ; clk      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[0]       ; counter:S3|counter[2]         ; clk        ; clk      ; None                        ; None                      ; 1.742 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[2]       ; counter:S3|counter[0]         ; clk        ; clk      ; None                        ; None                      ; 1.703 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[7]       ; controller:S1|CurrentState.s2 ; clk        ; clk      ; None                        ; None                      ; 1.723 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[5]       ; counter:S3|counter[1]         ; clk        ; clk      ; None                        ; None                      ; 1.711 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[0]       ; counter:S3|counter[1]         ; clk        ; clk      ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[5]       ; counter:S3|counter[0]         ; clk        ; clk      ; None                        ; None                      ; 1.662 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[0]       ; counter:S3|counter[0]         ; clk        ; clk      ; None                        ; None                      ; 1.658 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|load_conter     ; counter:S3|counter[0]         ; clk        ; clk      ; None                        ; None                      ; 0.941 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|load_conter     ; counter:S3|counter[1]         ; clk        ; clk      ; None                        ; None                      ; 0.941 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|load_conter     ; counter:S3|counter[2]         ; clk        ; clk      ; None                        ; None                      ; 0.941 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|load_conter     ; counter:S3|counter[3]         ; clk        ; clk      ; None                        ; None                      ; 0.941 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|load_conter     ; counter:S3|counter[4]         ; clk        ; clk      ; None                        ; None                      ; 0.941 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|load_conter     ; counter:S3|counter[5]         ; clk        ; clk      ; None                        ; None                      ; 0.941 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|load_conter     ; counter:S3|counter[6]         ; clk        ; clk      ; None                        ; None                      ; 0.941 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|load_conter     ; counter:S3|counter[7]         ; clk        ; clk      ; None                        ; None                      ; 0.941 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|load_conter     ; shiftright:S2|output[7]       ; clk        ; clk      ; None                        ; None                      ; 0.918 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[4]       ; controller:S1|CurrentState.s2 ; clk        ; clk      ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[6]       ; controller:S1|CurrentState.s2 ; clk        ; clk      ; None                        ; None                      ; 1.569 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[3]       ; controller:S1|CurrentState.s2 ; clk        ; clk      ; None                        ; None                      ; 1.522 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|CurrentState.s2 ; shiftright:S2|output[2]       ; clk        ; clk      ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|CurrentState.s2 ; shiftright:S2|output[3]       ; clk        ; clk      ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|CurrentState.s2 ; counter:S3|counter[7]         ; clk        ; clk      ; None                        ; None                      ; 1.448 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|CurrentState.s2 ; counter:S3|counter[6]         ; clk        ; clk      ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|CurrentState.s2 ; counter:S3|counter[5]         ; clk        ; clk      ; None                        ; None                      ; 1.378 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[5]       ; controller:S1|CurrentState.s2 ; clk        ; clk      ; None                        ; None                      ; 1.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|CurrentState.s2 ; counter:S3|counter[4]         ; clk        ; clk      ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|CurrentState.s2 ; counter:S3|counter[3]         ; clk        ; clk      ; None                        ; None                      ; 1.308 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[7]       ; controller:S1|CurrentState.s3 ; clk        ; clk      ; None                        ; None                      ; 1.724 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|CurrentState.s2 ; counter:S3|counter[2]         ; clk        ; clk      ; None                        ; None                      ; 1.273 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|CurrentState.s2 ; counter:S3|counter[1]         ; clk        ; clk      ; None                        ; None                      ; 1.238 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|CurrentState.s2 ; counter:S3|counter[0]         ; clk        ; clk      ; None                        ; None                      ; 1.168 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[4]       ; controller:S1|CurrentState.s3 ; clk        ; clk      ; None                        ; None                      ; 1.606 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[1]       ; controller:S1|CurrentState.s2 ; clk        ; clk      ; None                        ; None                      ; 1.196 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[6]       ; controller:S1|CurrentState.s3 ; clk        ; clk      ; None                        ; None                      ; 1.570 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[3]       ; controller:S1|CurrentState.s3 ; clk        ; clk      ; None                        ; None                      ; 1.523 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|CurrentState.s2 ; shiftright:S2|output[7]       ; clk        ; clk      ; None                        ; None                      ; 1.079 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|CurrentState.s2 ; controller:S1|CurrentState.s1 ; clk        ; clk      ; None                        ; None                      ; 1.079 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[5]       ; controller:S1|CurrentState.s3 ; clk        ; clk      ; None                        ; None                      ; 1.416 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[0]       ; controller:S1|CurrentState.s2 ; clk        ; clk      ; None                        ; None                      ; 0.976 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[0]         ; counter:S3|counter[7]         ; clk        ; clk      ; None                        ; None                      ; 0.890 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[0]         ; counter:S3|counter[6]         ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[1]         ; counter:S3|counter[7]         ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[1]       ; shiftright:S2|output[0]       ; clk        ; clk      ; None                        ; None                      ; 0.853 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[0]         ; counter:S3|counter[5]         ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[1]         ; counter:S3|counter[6]         ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[2]         ; counter:S3|counter[7]         ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[3]       ; shiftright:S2|output[2]       ; clk        ; clk      ; None                        ; None                      ; 0.808 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[0]         ; counter:S3|counter[4]         ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[1]         ; counter:S3|counter[5]         ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[2]         ; counter:S3|counter[6]         ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[3]         ; counter:S3|counter[7]         ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[1]       ; controller:S1|CurrentState.s3 ; clk        ; clk      ; None                        ; None                      ; 1.198 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|CurrentState.s1 ; controller:S1|CurrentState.s2 ; clk        ; clk      ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[0]         ; counter:S3|counter[3]         ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[1]         ; counter:S3|counter[4]         ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[2]         ; counter:S3|counter[5]         ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[3]         ; counter:S3|counter[6]         ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[4]         ; counter:S3|counter[7]         ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[2]       ; shiftright:S2|output[1]       ; clk        ; clk      ; None                        ; None                      ; 0.710 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[7]       ; shiftright:S2|output[6]       ; clk        ; clk      ; None                        ; None                      ; 0.709 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[5]       ; shiftright:S2|output[4]       ; clk        ; clk      ; None                        ; None                      ; 0.725 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[0]         ; counter:S3|counter[2]         ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[1]         ; counter:S3|counter[3]         ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[2]         ; counter:S3|counter[4]         ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[3]         ; counter:S3|counter[5]         ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[4]         ; counter:S3|counter[6]         ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[5]         ; counter:S3|counter[7]         ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[2]       ; controller:S1|CurrentState.s2 ; clk        ; clk      ; None                        ; None                      ; 0.687 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[0]         ; counter:S3|counter[1]         ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[1]         ; counter:S3|counter[2]         ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[2]         ; counter:S3|counter[3]         ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[3]         ; counter:S3|counter[4]         ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[4]         ; counter:S3|counter[5]         ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[5]         ; counter:S3|counter[6]         ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[6]         ; counter:S3|counter[7]         ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[4]       ; shiftright:S2|output[3]       ; clk        ; clk      ; None                        ; None                      ; 0.698 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[0]         ; counter:S3|counter[0]         ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[1]         ; counter:S3|counter[1]         ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[2]         ; counter:S3|counter[2]         ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[3]         ; counter:S3|counter[3]         ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[4]         ; counter:S3|counter[4]         ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[5]         ; counter:S3|counter[5]         ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[6]         ; counter:S3|counter[6]         ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:S3|counter[7]         ; counter:S3|counter[7]         ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[6]       ; shiftright:S2|output[5]       ; clk        ; clk      ; None                        ; None                      ; 0.600 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|CurrentState.s2 ; controller:S1|CurrentState.s3 ; clk        ; clk      ; None                        ; None                      ; 0.995 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[0]       ; controller:S1|CurrentState.s3 ; clk        ; clk      ; None                        ; None                      ; 0.978 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|CurrentState.s2 ; controller:S1|load_conter     ; clk        ; clk      ; None                        ; None                      ; 0.834 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[7]       ; shiftright:S2|output[7]       ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|CurrentState.s2 ; controller:S1|CurrentState.s2 ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; controller:S1|CurrentState.s3 ; controller:S1|CurrentState.s3 ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shiftright:S2|output[2]       ; controller:S1|CurrentState.s3 ; clk        ; clk      ; None                        ; None                      ; 0.790 ns                ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------+
; tsu                                                                                     ;
+-------+--------------+------------+----------+-------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                            ; To Clock ;
+-------+--------------+------------+----------+-------------------------------+----------+
; N/A   ; None         ; 3.700 ns   ; start    ; controller:S1|CurrentState.s2 ; clk      ;
; N/A   ; None         ; 3.544 ns   ; input[5] ; shiftright:S2|output[5]       ; clk      ;
; N/A   ; None         ; 3.534 ns   ; start    ; controller:S1|CurrentState.s1 ; clk      ;
; N/A   ; None         ; 3.386 ns   ; input[3] ; shiftright:S2|output[3]       ; clk      ;
; N/A   ; None         ; 3.306 ns   ; start    ; controller:S1|CurrentState.s3 ; clk      ;
; N/A   ; None         ; 3.256 ns   ; input[4] ; shiftright:S2|output[4]       ; clk      ;
; N/A   ; None         ; 3.141 ns   ; input[0] ; shiftright:S2|output[0]       ; clk      ;
; N/A   ; None         ; 3.134 ns   ; input[6] ; shiftright:S2|output[6]       ; clk      ;
; N/A   ; None         ; 3.088 ns   ; input[7] ; shiftright:S2|output[7]       ; clk      ;
; N/A   ; None         ; 3.072 ns   ; input[2] ; shiftright:S2|output[2]       ; clk      ;
; N/A   ; None         ; 2.859 ns   ; input[1] ; shiftright:S2|output[1]       ; clk      ;
+-------+--------------+------------+----------+-------------------------------+----------+


+------------------------------------------------------------------------------------------+
; tco                                                                                      ;
+-------+--------------+------------+-------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                          ; To      ; From Clock ;
+-------+--------------+------------+-------------------------------+---------+------------+
; N/A   ; None         ; 6.513 ns   ; counter:S3|counter[2]         ; cout[2] ; clk        ;
; N/A   ; None         ; 6.484 ns   ; counter:S3|counter[6]         ; cout[6] ; clk        ;
; N/A   ; None         ; 6.399 ns   ; counter:S3|counter[1]         ; cout[1] ; clk        ;
; N/A   ; None         ; 6.343 ns   ; counter:S3|counter[5]         ; cout[5] ; clk        ;
; N/A   ; None         ; 6.332 ns   ; controller:S1|CurrentState.s3 ; done    ; clk        ;
; N/A   ; None         ; 6.240 ns   ; counter:S3|counter[4]         ; cout[4] ; clk        ;
; N/A   ; None         ; 6.231 ns   ; counter:S3|counter[7]         ; cout[7] ; clk        ;
; N/A   ; None         ; 6.175 ns   ; counter:S3|counter[0]         ; cout[0] ; clk        ;
; N/A   ; None         ; 5.606 ns   ; counter:S3|counter[3]         ; cout[3] ; clk        ;
+-------+--------------+------------+-------------------------------+---------+------------+


+-----------------------------------------------------------------------------------------------+
; th                                                                                            ;
+---------------+-------------+-----------+----------+-------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                            ; To Clock ;
+---------------+-------------+-----------+----------+-------------------------------+----------+
; N/A           ; None        ; -2.620 ns ; input[1] ; shiftright:S2|output[1]       ; clk      ;
; N/A           ; None        ; -2.833 ns ; input[2] ; shiftright:S2|output[2]       ; clk      ;
; N/A           ; None        ; -2.849 ns ; input[7] ; shiftright:S2|output[7]       ; clk      ;
; N/A           ; None        ; -2.895 ns ; input[6] ; shiftright:S2|output[6]       ; clk      ;
; N/A           ; None        ; -2.902 ns ; input[0] ; shiftright:S2|output[0]       ; clk      ;
; N/A           ; None        ; -3.017 ns ; input[4] ; shiftright:S2|output[4]       ; clk      ;
; N/A           ; None        ; -3.067 ns ; start    ; controller:S1|CurrentState.s3 ; clk      ;
; N/A           ; None        ; -3.147 ns ; input[3] ; shiftright:S2|output[3]       ; clk      ;
; N/A           ; None        ; -3.295 ns ; start    ; controller:S1|CurrentState.s1 ; clk      ;
; N/A           ; None        ; -3.305 ns ; input[5] ; shiftright:S2|output[5]       ; clk      ;
; N/A           ; None        ; -3.461 ns ; start    ; controller:S1|CurrentState.s2 ; clk      ;
+---------------+-------------+-----------+----------+-------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jul 27 19:21:08 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off bitcounting -c bitcounting --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "controller:S1|load_conter" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "controller:S1|CurrentState.s3" as buffer
Info: Clock "clk" has Internal fmax of 409.84 MHz between source register "shiftright:S2|output[7]" and destination register "counter:S3|counter[7]" (period= 2.44 ns)
    Info: + Longest register to register delay is 2.229 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y18_N27; Fanout = 3; REG Node = 'shiftright:S2|output[7]'
        Info: 2: + IC(0.532 ns) + CELL(0.228 ns) = 0.760 ns; Loc. = LCCOMB_X14_Y18_N26; Fanout = 3; COMB Node = 'Equal0~0'
        Info: 3: + IC(0.217 ns) + CELL(0.053 ns) = 1.030 ns; Loc. = LCCOMB_X14_Y18_N18; Fanout = 2; COMB Node = 'Equal0~2'
        Info: 4: + IC(0.251 ns) + CELL(0.516 ns) = 1.797 ns; Loc. = LCCOMB_X14_Y18_N0; Fanout = 2; COMB Node = 'counter:S3|Add0~2'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.832 ns; Loc. = LCCOMB_X14_Y18_N2; Fanout = 2; COMB Node = 'counter:S3|Add0~6'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.867 ns; Loc. = LCCOMB_X14_Y18_N4; Fanout = 2; COMB Node = 'counter:S3|Add0~10'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.902 ns; Loc. = LCCOMB_X14_Y18_N6; Fanout = 2; COMB Node = 'counter:S3|Add0~14'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.937 ns; Loc. = LCCOMB_X14_Y18_N8; Fanout = 2; COMB Node = 'counter:S3|Add0~18'
        Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 1.972 ns; Loc. = LCCOMB_X14_Y18_N10; Fanout = 2; COMB Node = 'counter:S3|Add0~22'
        Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 2.007 ns; Loc. = LCCOMB_X14_Y18_N12; Fanout = 1; COMB Node = 'counter:S3|Add0~26'
        Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 2.132 ns; Loc. = LCCOMB_X14_Y18_N14; Fanout = 1; COMB Node = 'counter:S3|Add0~29'
        Info: 12: + IC(0.000 ns) + CELL(0.097 ns) = 2.229 ns; Loc. = LCFF_X14_Y18_N15; Fanout = 2; REG Node = 'counter:S3|counter[7]'
        Info: Total cell delay = 1.229 ns ( 55.14 % )
        Info: Total interconnect delay = 1.000 ns ( 44.86 % )
    Info: - Smallest clock skew is -0.027 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.449 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.634 ns) + CELL(0.618 ns) = 2.449 ns; Loc. = LCFF_X14_Y18_N15; Fanout = 2; REG Node = 'counter:S3|counter[7]'
            Info: Total cell delay = 1.472 ns ( 60.11 % )
            Info: Total interconnect delay = 0.977 ns ( 39.89 % )
        Info: - Longest clock path from clock "clk" to source register is 2.476 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X10_Y18_N27; Fanout = 3; REG Node = 'shiftright:S2|output[7]'
            Info: Total cell delay = 1.472 ns ( 59.45 % )
            Info: Total interconnect delay = 1.004 ns ( 40.55 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "controller:S1|CurrentState.s2" (data pin = "start", clock pin = "clk") is 3.700 ns
    Info: + Longest pin to register delay is 6.086 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB17; Fanout = 3; PIN Node = 'start'
        Info: 2: + IC(4.696 ns) + CELL(0.378 ns) = 5.931 ns; Loc. = LCCOMB_X10_Y18_N14; Fanout = 1; COMB Node = 'controller:S1|Selector3~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.086 ns; Loc. = LCFF_X10_Y18_N15; Fanout = 8; REG Node = 'controller:S1|CurrentState.s2'
        Info: Total cell delay = 1.390 ns ( 22.84 % )
        Info: Total interconnect delay = 4.696 ns ( 77.16 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.476 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X10_Y18_N15; Fanout = 8; REG Node = 'controller:S1|CurrentState.s2'
        Info: Total cell delay = 1.472 ns ( 59.45 % )
        Info: Total interconnect delay = 1.004 ns ( 40.55 % )
Info: tco from clock "clk" to destination pin "cout[2]" through register "counter:S3|counter[2]" is 6.513 ns
    Info: + Longest clock path from clock "clk" to source register is 2.449 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.634 ns) + CELL(0.618 ns) = 2.449 ns; Loc. = LCFF_X14_Y18_N5; Fanout = 3; REG Node = 'counter:S3|counter[2]'
        Info: Total cell delay = 1.472 ns ( 60.11 % )
        Info: Total interconnect delay = 0.977 ns ( 39.89 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.970 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y18_N5; Fanout = 3; REG Node = 'counter:S3|counter[2]'
        Info: 2: + IC(2.018 ns) + CELL(1.952 ns) = 3.970 ns; Loc. = PIN_W12; Fanout = 0; PIN Node = 'cout[2]'
        Info: Total cell delay = 1.952 ns ( 49.17 % )
        Info: Total interconnect delay = 2.018 ns ( 50.83 % )
Info: th for register "shiftright:S2|output[1]" (data pin = "input[1]", clock pin = "clk") is -2.620 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.449 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.634 ns) + CELL(0.618 ns) = 2.449 ns; Loc. = LCFF_X14_Y18_N21; Fanout = 2; REG Node = 'shiftright:S2|output[1]'
        Info: Total cell delay = 1.472 ns ( 60.11 % )
        Info: Total interconnect delay = 0.977 ns ( 39.89 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.218 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 1; PIN Node = 'input[1]'
        Info: 2: + IC(3.988 ns) + CELL(0.228 ns) = 5.063 ns; Loc. = LCCOMB_X14_Y18_N20; Fanout = 1; COMB Node = 'shiftright:S2|output~7'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.218 ns; Loc. = LCFF_X14_Y18_N21; Fanout = 2; REG Node = 'shiftright:S2|output[1]'
        Info: Total cell delay = 1.230 ns ( 23.57 % )
        Info: Total interconnect delay = 3.988 ns ( 76.43 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Tue Jul 27 19:21:10 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


