# 04A-04 A1-02 — Compiled Datasheet

> Sources: `04A-04_A1-02_sch.md` (schematic export), `04A-04_A1-02_man.md` (manual commentary)


# Schematic Export (Markdown)

**ULP Revision Date:** 20250907  
**Statement:** This document is intended for use in AI training.

# Circuit Identification

| Field            | Value |
| ---------------- | ----- |
| Part Number      | 04A-04 |
| Revision         | A1-02 |
| Title            | NON-INVERTING SUMMING AMPLIFIER |
| PCB Dimensions   | 75 mm x 50 mm |
| Pieces per Panel | 2 |

# Netlist (Schematic)

| Net | Part | Pad | Pin | Sheet |
|-----|------|-----|-----|-------|
| BIAS | C3 | + | + | 1 |
| BIAS | R2 | S | S | 1 |
| BIAS | C5 | + | + | 1 |
| BIAS | U1 | +IN | +IN | 1 |
| BIAS | TP4 | 1 | 1 | 1 |
| BIAS | R4 | 1 | 1 | 1 |
| BIAS_CONTROL | TP1 | 1 | 1 | 1 |
| BIAS_CONTROL | R4 | 2 | 2 | 1 |
| BIAS_CONTROL | P1 | 6 | 6 | 1 |
| GND | P1 | 1 | 1 | 1 |
| GND | C2 | - | - | 1 |
| GND | C4 | - | - | 1 |
| GND | C3 | - | - | 1 |
| GND | C5 | - | - | 1 |
| GND | TP10 | 1 | 1 | 1 |
| GND | R12 | 2 | 2 | 1 |
| GND | P1 | 7 | 7 | 1 |
| GND | R6 | 2 | 2 | 1 |
| GND | C6 | + | + | 1 |
| GND | C7 | + | + | 1 |
| GND | R8 | 2 | 2 | 1 |
| IN | R5 | 2 | 2 | 1 |
| IN | TP5 | 1 | 1 | 1 |
| IN | P1 | 4 | 4 | 1 |
| N$1 | R11 | S | S | 1 |
| N$1 | R10 | 2 | 2 | 1 |
| N$2 | P1 | 5 | 5 | 1 |
| N$2 | R13 | 1 | 1 | 1 |
| OUT | TP12 | 1 | 1 | 1 |
| OUT | U1 | OUT | OUT | 1 |
| OUT | R9 | 2 | 2 | 1 |
| OUT | C8 | + | + | 1 |
| OUT | R12 | 1 | 1 | 1 |
| OUT | R11 | A | A | 1 |
| OUT | R13 | 2 | 2 | 1 |
| POT.1 | R2 | A | A | 1 |
| POT.1 | R3 | 2 | 2 | 1 |
| POT.1 | TP3 | 1 | 1 | 1 |
| POT.1 | C1 | - | - | 1 |
| POT.3 | R2 | E | E | 1 |
| POT.3 | R1 | 1 | 1 | 1 |
| POT.3 | TP2 | 1 | 1 | 1 |
| POT.3 | C1 | + | + | 1 |
| V+ | P1 | 2 | 2 | 1 |
| V+ | C2 | + | + | 1 |
| V+ | C4 | + | + | 1 |
| V+ | R1 | 2 | 2 | 1 |
| V+ | U1 | V+ | V+ | 1 |
| V+ | TP9 | 1 | 1 | 1 |
| V- | P1 | 3 | 3 | 1 |
| V- | C6 | - | - | 1 |
| V- | C7 | - | - | 1 |
| V- | U1 | V- | V- | 1 |
| V- | TP11 | 1 | 1 | 1 |
| V- | R3 | 1 | 1 | 1 |
| VFB | R9 | 1 | 1 | 1 |
| VFB | C8 | - | - | 1 |
| VFB | R8 | 1 | 1 | 1 |
| VFB | U1 | -IN | -IN | 1 |
| VFB | TP8 | 1 | 1 | 1 |
| VFB | R10 | 1 | 1 | 1 |
| VREF | U1 | -IN | -IN | 1 |
| VREF | U1 | OUT | OUT | 1 |
| VREF | R7 | 2 | 2 | 1 |
| VREF | TP6 | 1 | 1 | 1 |
| VREF_FILTERED | R7 | 1 | 1 | 1 |
| VREF_FILTERED | R5 | 1 | 1 | 1 |
| VREF_FILTERED | TP7 | 1 | 1 | 1 |
| VREF_FILTERED | U1 | +IN | +IN | 1 |
| VREF_FILTERED | R6 | 1 | 1 | 1 |

# Partlist (Schematic)

| REF DES | PART TYPE | VALUE / DESCRIPTION |
|---------|-----------|---------------------|
| C1 | Capacitor |  |
| C2 | Capacitor |  |
| C3 | Capacitor |  |
| C4 | Capacitor |  |
| C5 | Capacitor |  |
| C6 | Capacitor |  |
| C7 | Capacitor |  |
| C8 | Capacitor |  |
| P1 | Connector (plug) |  |
| R1 | Resistor |  |
| R2 | Resistor |  |
| R3 | Resistor |  |
| R4 | Resistor |  |
| R5 | Resistor |  |
| R6 | Resistor |  |
| R7 | Resistor |  |
| R8 | Resistor |  |
| R9 | Resistor |  |
| R10 | Resistor |  |
| R11 | Resistor |  |
| R12 | Resistor |  |
| R13 | Resistor |  |
| TP1 | Test point |  |
| TP2 | Test point |  |
| TP3 | Test point |  |
| TP4 | Test point |  |
| TP5 | Test point |  |
| TP6 | Test point |  |
| TP7 | Test point |  |
| TP8 | Test point |  |
| TP9 | Test point |  |
| TP10 | Test point |  |
| TP11 | Test point |  |
| TP12 | Test point |  |
| U1 | Integrated circuit / Opto |  |

# Pinout Description Table, P1  

| Pin | Label | Notes |
|-----|-------|-------|

# Manual Commentary (Markdown)

## Revision History

| Revision | Date       | Change Summary  |
| -------- | ---------- | --------------- |
| -        | 2025-09-09 | Initial release |

## Circuit Description

**Summing/gain (R5 into +IN; R9/R8 set Av; R10 series in loop; C8 comp):**

- **Av ≈ 1 + R9/R8**. Start **R8 4.7–10 kΩ**, **R9 10–100 kΩ**.
    
- **R5** sets input scaling; choose **1–20 kΩ** so the source isn’t heavily loaded.
    
- **C8 10–47 pF** across VFB helps stability with multiple summed sources.
    
- Trade-offs: large R values reduce input loading but increase noise and bias errors.
    

**Bias/reference (R1–R4, R6–R7; C1, C3, C5):**

- Pot **R2 10–100 kΩ**; filters **0.47–4.7 µF** on BIAS/VREF nodes.
    

**Supplies/decoupling (C2, C4, C6, C7):** as usual.
