INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/ebox/clk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk
INFO: [VRFC 10-2458] undeclared symbol burstLSBCarry, assumed default net type wire [/home/alan/kl10/rtl/ebox/clk.sv:472]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/ebox/cra.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cra
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/util/mc10181.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mc10181
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/ebox/scd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/util/mc10179.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mc10179
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/mbox/ccw.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/ebox/apr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/tb/kl10pv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kl10pv_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/mbox/chd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/ebox/ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/ebox/mtr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mtr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/ebox/crm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/ebox/mcl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/mbox/mbc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mbc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/mbox/mbox.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/mbox/chx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/ebox/ebox.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/ebox/vma.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vma
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/mbox/chc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/mbox/crc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/mbox/pag.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pag
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/ebox/ir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/mbox/csh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/mbox/mbz.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mbz
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/mbox/cha.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cha
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/ebox/shm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/util/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/ebox/edp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/ebox/con.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module con
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/util/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/mbox/pma.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pma
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/mbox/ccl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/ebox/pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/tb/sim-mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/ip-stubs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebox_clocks
INFO: [VRFC 10-311] analyzing module cram_mem
INFO: [VRFC 10-311] analyzing module dram_mem
INFO: [VRFC 10-311] analyzing module fake_mem
INFO: [VRFC 10-311] analyzing module fm_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/util/priority-encoder8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/util/universal-shift-register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USR4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/util/universal-counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UCR4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/util/mux2x4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alan/kl10/rtl/util/mux4x2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alan/kl10/kl10.sim/kl10pv/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
