#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Dec  4 19:42:39 2023
# Process ID: 11292
# Current directory: C:/Users/huanggeli/Desktop/git/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VideoDetectionProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23564 C:\Users\huanggeli\Desktop\git\yolov3tiny-ZYNQ7000\YOLOV3TINY-ZYNQ\VideoDetectionProject\VideoDetectionProject.xpr
# Log file: C:/Users/huanggeli/Desktop/git/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VideoDetectionProject/vivado.log
# Journal file: C:/Users/huanggeli/Desktop/git/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VideoDetectionProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/huanggeli/Desktop/git/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/huanggeli/Desktop/git/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VideoDetectionProject/VideoDetectionProject.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets Accel_Conv_0_M_AXIS] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_nets rst_ps7_0_142M_peripheral_reset] [get_bd_nets Accel_Conv_0_ap_done] [get_bd_cells Accel_Conv_0]
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
set_property  ip_repo_paths  {c:/Users/huanggeli/Desktop/git/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/IP C:/Users/huanggeli/Desktop/git/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/IP/accel_conv_ip} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Accel_Conv:1.0 Accel_Conv_0
endgroup
connect_bd_intf_net [get_bd_intf_pins Accel_Conv_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins Accel_Conv_0/S_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins Accel_Conv_0/ap_done]
connect_bd_net [get_bd_pins Accel_Conv_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (142 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (142 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (142 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Accel_Conv_0/S_AXI_LITE_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Accel_Conv_0/S_AXI_LITE_CTRL]
disconnect_bd_net /ARESETN_1 [get_bd_pins Accel_Conv_0/rst]
connect_bd_net [get_bd_pins Accel_Conv_0/rst] [get_bd_pins rst_ps7_0_142M/peripheral_reset]
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {200}] [get_bd_cells processing_system7_0]
endgroup
reset_run design_1_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
