.TITLE Current Mirror CS

Vs	vdd	gnd	DC=8
IRef	G2	gnd	1m
Vin	gate	gnd	DC=5	*reverse bias
M1	drain	gate	gnd	gnd	NMOSB
M2	drain	G2	vdd	vdd	PMOSB
M3	G2	G2	vdd	vdd	PMOSB
.MODEL	NMOSB	NMOS	level=1	KP=200U	VTO=0.4
.MODEL	PMOSB	PMOS	level=1	KP=100U	VTO=-0.4

.control
	DC	Vin	0	8	0.05	IRef	0.5m	2m	0.5m
	plot	V(drain)
.endc
.end

