/**
 *
 * @file DEVICE_RegisterDefines_GROUP8.h
 * @copyright
 * @verbatim InDeviceMex 2021 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 13 jul. 2022 @endverbatim
 *
 * @author
 * @verbatim InDeviceMex @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 13 jul. 2022     InDeviceMex    1.0         initial Version@endverbatim
 */

#ifndef DRIVERLIB_DEVICE_PERIPHERAL_REGISTERDEFINES_XHEADER_DEVICE_REGISTERDEFINES_GROUP8_H_
#define DRIVERLIB_DEVICE_PERIPHERAL_REGISTERDEFINES_XHEADER_DEVICE_REGISTERDEFINES_GROUP8_H_

#include "DriverLib/MCU/xHeader/MCU_Variables.h"

/******************************************************************************************
 ************************************ 1 DEVICEIER *********************************************
 ******************************************************************************************/
/*-----------*/
#define DEVICE_GROUP8_IER_R_I2C1A_BIT ((uint16_t) 0U)

#define DEVICE_GROUP8_IER_I2C1A_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP8_IER_I2C1A_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP8_IER_I2C1A_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP8_IER_R_I2C1A_MASK (DEVICE_GROUP8_IER_I2C1A_MASK<< DEVICE_GROUP8_IER_R_I2C1A_BIT)
#define DEVICE_GROUP8_IER_R_I2C1A_DIS (DEVICE_GROUP8_IER_I2C1A_DIS << DEVICE_GROUP8_IER_R_I2C1A_BIT)
#define DEVICE_GROUP8_IER_R_I2C1A_ENA (DEVICE_GROUP8_IER_I2C1A_ENA << DEVICE_GROUP8_IER_R_I2C1A_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP8_IER_R_I2C2A_BIT ((uint16_t) 1U)

#define DEVICE_GROUP8_IER_I2C2A_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP8_IER_I2C2A_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP8_IER_I2C2A_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP8_IER_R_I2C2A_MASK (DEVICE_GROUP8_IER_I2C2A_MASK<< DEVICE_GROUP8_IER_R_I2C2A_BIT)
#define DEVICE_GROUP8_IER_R_I2C2A_DIS (DEVICE_GROUP8_IER_I2C2A_DIS << DEVICE_GROUP8_IER_R_I2C2A_BIT)
#define DEVICE_GROUP8_IER_R_I2C2A_ENA (DEVICE_GROUP8_IER_I2C2A_ENA << DEVICE_GROUP8_IER_R_I2C2A_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP8_IER_R_RESERVED37_BIT ((uint16_t) 2U)

#define DEVICE_GROUP8_IER_RESERVED37_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP8_IER_RESERVED37_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP8_IER_RESERVED37_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP8_IER_R_RESERVED37_MASK (DEVICE_GROUP8_IER_RESERVED37_MASK<< DEVICE_GROUP8_IER_R_RESERVED37_BIT)
#define DEVICE_GROUP8_IER_R_RESERVED37_DIS (DEVICE_GROUP8_IER_RESERVED37_DIS << DEVICE_GROUP8_IER_R_RESERVED37_BIT)
#define DEVICE_GROUP8_IER_R_RESERVED37_ENA (DEVICE_GROUP8_IER_RESERVED37_ENA << DEVICE_GROUP8_IER_R_RESERVED37_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP8_IER_R_RESERVED38_BIT ((uint16_t) 3U)

#define DEVICE_GROUP8_IER_RESERVED38_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP8_IER_RESERVED38_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP8_IER_RESERVED38_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP8_IER_R_RESERVED38_MASK (DEVICE_GROUP8_IER_RESERVED38_MASK<< DEVICE_GROUP8_IER_R_RESERVED38_BIT)
#define DEVICE_GROUP8_IER_R_RESERVED38_DIS (DEVICE_GROUP8_IER_RESERVED38_DIS << DEVICE_GROUP8_IER_R_RESERVED38_BIT)
#define DEVICE_GROUP8_IER_R_RESERVED38_ENA (DEVICE_GROUP8_IER_RESERVED38_ENA << DEVICE_GROUP8_IER_R_RESERVED38_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP8_IER_R_RESERVED39_BIT ((uint16_t) 4U)

#define DEVICE_GROUP8_IER_RESERVED39_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP8_IER_RESERVED39_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP8_IER_RESERVED39_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP8_IER_R_RESERVED39_MASK (DEVICE_GROUP8_IER_RESERVED39_MASK<< DEVICE_GROUP8_IER_R_RESERVED39_BIT)
#define DEVICE_GROUP8_IER_R_RESERVED39_DIS (DEVICE_GROUP8_IER_RESERVED39_DIS << DEVICE_GROUP8_IER_R_RESERVED39_BIT)
#define DEVICE_GROUP8_IER_R_RESERVED39_ENA (DEVICE_GROUP8_IER_RESERVED39_ENA << DEVICE_GROUP8_IER_R_RESERVED39_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP8_IER_R_RESERVED40_BIT ((uint16_t) 5U)

#define DEVICE_GROUP8_IER_RESERVED40_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP8_IER_RESERVED40_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP8_IER_RESERVED40_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP8_IER_R_RESERVED40_MASK (DEVICE_GROUP8_IER_RESERVED40_MASK<< DEVICE_GROUP8_IER_R_RESERVED40_BIT)
#define DEVICE_GROUP8_IER_R_RESERVED40_DIS (DEVICE_GROUP8_IER_RESERVED40_DIS << DEVICE_GROUP8_IER_R_RESERVED40_BIT)
#define DEVICE_GROUP8_IER_R_RESERVED40_ENA (DEVICE_GROUP8_IER_RESERVED40_ENA << DEVICE_GROUP8_IER_R_RESERVED40_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP8_IER_R_RESERVED41_BIT ((uint16_t) 6U)

#define DEVICE_GROUP8_IER_RESERVED41_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP8_IER_RESERVED41_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP8_IER_RESERVED41_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP8_IER_R_RESERVED41_MASK (DEVICE_GROUP8_IER_RESERVED41_MASK<< DEVICE_GROUP8_IER_R_RESERVED41_BIT)
#define DEVICE_GROUP8_IER_R_RESERVED41_DIS (DEVICE_GROUP8_IER_RESERVED41_DIS << DEVICE_GROUP8_IER_R_RESERVED41_BIT)
#define DEVICE_GROUP8_IER_R_RESERVED41_ENA (DEVICE_GROUP8_IER_RESERVED41_ENA << DEVICE_GROUP8_IER_R_RESERVED41_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP8_IER_R_RESERVED42_BIT ((uint16_t) 7U)

#define DEVICE_GROUP8_IER_RESERVED42_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP8_IER_RESERVED42_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP8_IER_RESERVED42_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP8_IER_R_RESERVED42_MASK (DEVICE_GROUP8_IER_RESERVED42_MASK<< DEVICE_GROUP8_IER_R_RESERVED42_BIT)
#define DEVICE_GROUP8_IER_R_RESERVED42_DIS (DEVICE_GROUP8_IER_RESERVED42_DIS << DEVICE_GROUP8_IER_R_RESERVED42_BIT)
#define DEVICE_GROUP8_IER_R_RESERVED42_ENA (DEVICE_GROUP8_IER_RESERVED42_ENA << DEVICE_GROUP8_IER_R_RESERVED42_BIT)
/*-----------*/

/******************************************************************************************
 ************************************ 1 DEVICEIFR *********************************************
 ******************************************************************************************/
/*-----------*/
#define DEVICE_GROUP8_IFR_R_I2C1A_BIT ((uint16_t) 0U)

#define DEVICE_GROUP8_IFR_I2C1A_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP8_IFR_I2C1A_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP8_IFR_I2C1A_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP8_IFR_R_I2C1A_MASK (DEVICE_GROUP8_IFR_I2C1A_MASK<< DEVICE_GROUP8_IFR_R_I2C1A_BIT)
#define DEVICE_GROUP8_IFR_R_I2C1A_DIS (DEVICE_GROUP8_IFR_I2C1A_DIS << DEVICE_GROUP8_IFR_R_I2C1A_BIT)
#define DEVICE_GROUP8_IFR_R_I2C1A_ENA (DEVICE_GROUP8_IFR_I2C1A_ENA << DEVICE_GROUP8_IFR_R_I2C1A_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP8_IFR_R_I2C2A_BIT ((uint16_t) 1U)

#define DEVICE_GROUP8_IFR_I2C2A_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP8_IFR_I2C2A_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP8_IFR_I2C2A_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP8_IFR_R_I2C2A_MASK (DEVICE_GROUP8_IFR_I2C2A_MASK<< DEVICE_GROUP8_IFR_R_I2C2A_BIT)
#define DEVICE_GROUP8_IFR_R_I2C2A_DIS (DEVICE_GROUP8_IFR_I2C2A_DIS << DEVICE_GROUP8_IFR_R_I2C2A_BIT)
#define DEVICE_GROUP8_IFR_R_I2C2A_ENA (DEVICE_GROUP8_IFR_I2C2A_ENA << DEVICE_GROUP8_IFR_R_I2C2A_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP8_IFR_R_RESERVED37_BIT ((uint16_t) 2U)

#define DEVICE_GROUP8_IFR_RESERVED37_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP8_IFR_RESERVED37_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP8_IFR_RESERVED37_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP8_IFR_R_RESERVED37_MASK (DEVICE_GROUP8_IFR_RESERVED37_MASK<< DEVICE_GROUP8_IFR_R_RESERVED37_BIT)
#define DEVICE_GROUP8_IFR_R_RESERVED37_DIS (DEVICE_GROUP8_IFR_RESERVED37_DIS << DEVICE_GROUP8_IFR_R_RESERVED37_BIT)
#define DEVICE_GROUP8_IFR_R_RESERVED37_ENA (DEVICE_GROUP8_IFR_RESERVED37_ENA << DEVICE_GROUP8_IFR_R_RESERVED37_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP8_IFR_R_RESERVED38_BIT ((uint16_t) 3U)

#define DEVICE_GROUP8_IFR_RESERVED38_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP8_IFR_RESERVED38_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP8_IFR_RESERVED38_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP8_IFR_R_RESERVED38_MASK (DEVICE_GROUP8_IFR_RESERVED38_MASK<< DEVICE_GROUP8_IFR_R_RESERVED38_BIT)
#define DEVICE_GROUP8_IFR_R_RESERVED38_DIS (DEVICE_GROUP8_IFR_RESERVED38_DIS << DEVICE_GROUP8_IFR_R_RESERVED38_BIT)
#define DEVICE_GROUP8_IFR_R_RESERVED38_ENA (DEVICE_GROUP8_IFR_RESERVED38_ENA << DEVICE_GROUP8_IFR_R_RESERVED38_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP8_IFR_R_RESERVED39_BIT ((uint16_t) 4U)

#define DEVICE_GROUP8_IFR_RESERVED39_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP8_IFR_RESERVED39_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP8_IFR_RESERVED39_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP8_IFR_R_RESERVED39_MASK (DEVICE_GROUP8_IFR_RESERVED39_MASK<< DEVICE_GROUP8_IFR_R_RESERVED39_BIT)
#define DEVICE_GROUP8_IFR_R_RESERVED39_DIS (DEVICE_GROUP8_IFR_RESERVED39_DIS << DEVICE_GROUP8_IFR_R_RESERVED39_BIT)
#define DEVICE_GROUP8_IFR_R_RESERVED39_ENA (DEVICE_GROUP8_IFR_RESERVED39_ENA << DEVICE_GROUP8_IFR_R_RESERVED39_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP8_IFR_R_RESERVED40_BIT ((uint16_t) 5U)

#define DEVICE_GROUP8_IFR_RESERVED40_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP8_IFR_RESERVED40_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP8_IFR_RESERVED40_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP8_IFR_R_RESERVED40_MASK (DEVICE_GROUP8_IFR_RESERVED40_MASK<< DEVICE_GROUP8_IFR_R_RESERVED40_BIT)
#define DEVICE_GROUP8_IFR_R_RESERVED40_DIS (DEVICE_GROUP8_IFR_RESERVED40_DIS << DEVICE_GROUP8_IFR_R_RESERVED40_BIT)
#define DEVICE_GROUP8_IFR_R_RESERVED40_ENA (DEVICE_GROUP8_IFR_RESERVED40_ENA << DEVICE_GROUP8_IFR_R_RESERVED40_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP8_IFR_R_RESERVED41_BIT ((uint16_t) 6U)

#define DEVICE_GROUP8_IFR_RESERVED41_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP8_IFR_RESERVED41_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP8_IFR_RESERVED41_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP8_IFR_R_RESERVED41_MASK (DEVICE_GROUP8_IFR_RESERVED41_MASK<< DEVICE_GROUP8_IFR_R_RESERVED41_BIT)
#define DEVICE_GROUP8_IFR_R_RESERVED41_DIS (DEVICE_GROUP8_IFR_RESERVED41_DIS << DEVICE_GROUP8_IFR_R_RESERVED41_BIT)
#define DEVICE_GROUP8_IFR_R_RESERVED41_ENA (DEVICE_GROUP8_IFR_RESERVED41_ENA << DEVICE_GROUP8_IFR_R_RESERVED41_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP8_IFR_R_RESERVED42_BIT ((uint16_t) 7U)

#define DEVICE_GROUP8_IFR_RESERVED42_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP8_IFR_RESERVED42_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP8_IFR_RESERVED42_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP8_IFR_R_RESERVED42_MASK (DEVICE_GROUP8_IFR_RESERVED42_MASK<< DEVICE_GROUP8_IFR_R_RESERVED42_BIT)
#define DEVICE_GROUP8_IFR_R_RESERVED42_DIS (DEVICE_GROUP8_IFR_RESERVED42_DIS << DEVICE_GROUP8_IFR_R_RESERVED42_BIT)
#define DEVICE_GROUP8_IFR_R_RESERVED42_ENA (DEVICE_GROUP8_IFR_RESERVED42_ENA << DEVICE_GROUP8_IFR_R_RESERVED42_BIT)
/*-----------*/

#endif /* DRIVERLIB_DEVICE_PERIPHERAL_REGISTERDEFINES_XHEADER_DEVICE_REGISTERDEFINES_GROUP8_H_ */
