

================================================================
== Vivado HLS Report for 'matrix_vector'
================================================================
* Date:           Wed Jun 21 14:59:05 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrix_vector_proj
* Solution:       solution12
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.435 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35| 0.280 us | 0.280 us |   35|   35|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_loop  |       33|       33|         6|          4|          1|     8|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_7), !map !7"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_6), !map !14"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_5), !map !20"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_4), !map !26"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_3), !map !32"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_2), !map !38"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_1), !map !44"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_0), !map !50"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %V_In) nounwind, !map !56"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %V_Out) nounwind, !map !61"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @matrix_vector_str) nounwind"   --->   Operation 19 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8 x i32]* %M_0, [8 x i32]* %M_1, [8 x i32]* %M_2, [8 x i32]* %M_3, [8 x i32]* %M_4, [8 x i32]* %M_5, [8 x i32]* %M_6, [8 x i32]* %M_7, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [matrix_vector_base.c:5]   --->   Operation 20 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8 x i32]* %V_In, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [matrix_vector_base.c:5]   --->   Operation 21 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%V_In_addr = getelementptr [8 x i32]* %V_In, i64 0, i64 0" [matrix_vector_base.c:11]   --->   Operation 22 'getelementptr' 'V_In_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%V_In_addr_1 = getelementptr [8 x i32]* %V_In, i64 0, i64 1" [matrix_vector_base.c:11]   --->   Operation 23 'getelementptr' 'V_In_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%V_In_addr_2 = getelementptr [8 x i32]* %V_In, i64 0, i64 2" [matrix_vector_base.c:11]   --->   Operation 24 'getelementptr' 'V_In_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%V_In_addr_3 = getelementptr [8 x i32]* %V_In, i64 0, i64 3" [matrix_vector_base.c:11]   --->   Operation 25 'getelementptr' 'V_In_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%V_In_addr_4 = getelementptr [8 x i32]* %V_In, i64 0, i64 4" [matrix_vector_base.c:11]   --->   Operation 26 'getelementptr' 'V_In_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%V_In_addr_5 = getelementptr [8 x i32]* %V_In, i64 0, i64 5" [matrix_vector_base.c:11]   --->   Operation 27 'getelementptr' 'V_In_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%V_In_addr_6 = getelementptr [8 x i32]* %V_In, i64 0, i64 6" [matrix_vector_base.c:11]   --->   Operation 28 'getelementptr' 'V_In_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%V_In_addr_7 = getelementptr [8 x i32]* %V_In, i64 0, i64 7" [matrix_vector_base.c:11]   --->   Operation 29 'getelementptr' 'V_In_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.75ns)   --->   "br label %1" [matrix_vector_base.c:7]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %data_loop ]"   --->   Operation 31 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.88ns)   --->   "%icmp_ln7 = icmp eq i4 %i_0, -8" [matrix_vector_base.c:7]   --->   Operation 32 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.86ns)   --->   "%i = add i4 %i_0, 1" [matrix_vector_base.c:7]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %2, label %data_loop" [matrix_vector_base.c:7]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i4 %i_0 to i64" [matrix_vector_base.c:11]   --->   Operation 36 'zext' 'zext_ln11' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (1.35ns)   --->   "%V_In_load = load i32* %V_In_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 37 'load' 'V_In_load' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%M_0_addr = getelementptr [8 x i32]* %M_0, i64 0, i64 %zext_ln11" [matrix_vector_base.c:11]   --->   Operation 38 'getelementptr' 'M_0_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (1.35ns)   --->   "%M_0_load = load i32* %M_0_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 39 'load' 'M_0_load' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 40 [2/2] (1.35ns)   --->   "%V_In_load_1 = load i32* %V_In_addr_1, align 4" [matrix_vector_base.c:11]   --->   Operation 40 'load' 'V_In_load_1' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%M_1_addr = getelementptr [8 x i32]* %M_1, i64 0, i64 %zext_ln11" [matrix_vector_base.c:11]   --->   Operation 41 'getelementptr' 'M_1_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.35ns)   --->   "%M_1_load = load i32* %M_1_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 42 'load' 'M_1_load' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%M_2_addr = getelementptr [8 x i32]* %M_2, i64 0, i64 %zext_ln11" [matrix_vector_base.c:11]   --->   Operation 43 'getelementptr' 'M_2_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.35ns)   --->   "%M_2_load = load i32* %M_2_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 44 'load' 'M_2_load' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%M_3_addr = getelementptr [8 x i32]* %M_3, i64 0, i64 %zext_ln11" [matrix_vector_base.c:11]   --->   Operation 45 'getelementptr' 'M_3_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.35ns)   --->   "%M_3_load = load i32* %M_3_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 46 'load' 'M_3_load' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%M_4_addr = getelementptr [8 x i32]* %M_4, i64 0, i64 %zext_ln11" [matrix_vector_base.c:11]   --->   Operation 47 'getelementptr' 'M_4_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.35ns)   --->   "%M_4_load = load i32* %M_4_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 48 'load' 'M_4_load' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%M_5_addr = getelementptr [8 x i32]* %M_5, i64 0, i64 %zext_ln11" [matrix_vector_base.c:11]   --->   Operation 49 'getelementptr' 'M_5_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.35ns)   --->   "%M_5_load = load i32* %M_5_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 50 'load' 'M_5_load' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%M_6_addr = getelementptr [8 x i32]* %M_6, i64 0, i64 %zext_ln11" [matrix_vector_base.c:11]   --->   Operation 51 'getelementptr' 'M_6_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.35ns)   --->   "%M_6_load = load i32* %M_6_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 52 'load' 'M_6_load' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%M_7_addr = getelementptr [8 x i32]* %M_7, i64 0, i64 %zext_ln11" [matrix_vector_base.c:11]   --->   Operation 53 'getelementptr' 'M_7_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.35ns)   --->   "%M_7_load = load i32* %M_7_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 54 'load' 'M_7_load' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 55 [1/2] (1.35ns)   --->   "%V_In_load = load i32* %V_In_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 55 'load' 'V_In_load' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 56 [1/2] (1.35ns)   --->   "%M_0_load = load i32* %M_0_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 56 'load' 'M_0_load' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 57 [1/1] (3.88ns)   --->   "%mul_ln11 = mul nsw i32 %V_In_load, %M_0_load" [matrix_vector_base.c:11]   --->   Operation 57 'mul' 'mul_ln11' <Predicate = (!icmp_ln7)> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/2] (1.35ns)   --->   "%V_In_load_1 = load i32* %V_In_addr_1, align 4" [matrix_vector_base.c:11]   --->   Operation 58 'load' 'V_In_load_1' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 59 [1/2] (1.35ns)   --->   "%M_1_load = load i32* %M_1_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 59 'load' 'M_1_load' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 60 [1/1] (3.88ns)   --->   "%mul_ln11_1 = mul nsw i32 %V_In_load_1, %M_1_load" [matrix_vector_base.c:11]   --->   Operation 60 'mul' 'mul_ln11_1' <Predicate = (!icmp_ln7)> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [2/2] (1.35ns)   --->   "%V_In_load_2 = load i32* %V_In_addr_2, align 4" [matrix_vector_base.c:11]   --->   Operation 61 'load' 'V_In_load_2' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 62 [1/2] (1.35ns)   --->   "%M_2_load = load i32* %M_2_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 62 'load' 'M_2_load' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 63 [2/2] (1.35ns)   --->   "%V_In_load_3 = load i32* %V_In_addr_3, align 4" [matrix_vector_base.c:11]   --->   Operation 63 'load' 'V_In_load_3' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 64 [1/2] (1.35ns)   --->   "%M_3_load = load i32* %M_3_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 64 'load' 'M_3_load' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 65 [1/2] (1.35ns)   --->   "%M_4_load = load i32* %M_4_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 65 'load' 'M_4_load' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 66 [1/2] (1.35ns)   --->   "%M_5_load = load i32* %M_5_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 66 'load' 'M_5_load' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 67 [1/2] (1.35ns)   --->   "%M_6_load = load i32* %M_6_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 67 'load' 'M_6_load' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 68 [1/2] (1.35ns)   --->   "%M_7_load = load i32* %M_7_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 68 'load' 'M_7_load' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 69 [1/1] (1.20ns)   --->   "%add_ln11 = add i32 %mul_ln11, %mul_ln11_1" [matrix_vector_base.c:11]   --->   Operation 69 'add' 'add_ln11' <Predicate = (!icmp_ln7)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 70 [1/2] (1.35ns)   --->   "%V_In_load_2 = load i32* %V_In_addr_2, align 4" [matrix_vector_base.c:11]   --->   Operation 70 'load' 'V_In_load_2' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 71 [1/1] (3.88ns)   --->   "%mul_ln11_2 = mul nsw i32 %V_In_load_2, %M_2_load" [matrix_vector_base.c:11]   --->   Operation 71 'mul' 'mul_ln11_2' <Predicate = (!icmp_ln7)> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/2] (1.35ns)   --->   "%V_In_load_3 = load i32* %V_In_addr_3, align 4" [matrix_vector_base.c:11]   --->   Operation 72 'load' 'V_In_load_3' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 73 [1/1] (3.88ns)   --->   "%mul_ln11_3 = mul nsw i32 %V_In_load_3, %M_3_load" [matrix_vector_base.c:11]   --->   Operation 73 'mul' 'mul_ln11_3' <Predicate = (!icmp_ln7)> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [2/2] (1.35ns)   --->   "%V_In_load_4 = load i32* %V_In_addr_4, align 4" [matrix_vector_base.c:11]   --->   Operation 74 'load' 'V_In_load_4' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 75 [2/2] (1.35ns)   --->   "%V_In_load_5 = load i32* %V_In_addr_5, align 4" [matrix_vector_base.c:11]   --->   Operation 75 'load' 'V_In_load_5' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 76 [1/1] (1.20ns)   --->   "%add_ln11_1 = add i32 %mul_ln11_2, %mul_ln11_3" [matrix_vector_base.c:11]   --->   Operation 76 'add' 'add_ln11_1' <Predicate = (!icmp_ln7)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.23>
ST_5 : Operation 77 [1/2] (1.35ns)   --->   "%V_In_load_4 = load i32* %V_In_addr_4, align 4" [matrix_vector_base.c:11]   --->   Operation 77 'load' 'V_In_load_4' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 78 [1/1] (3.88ns)   --->   "%mul_ln11_4 = mul nsw i32 %V_In_load_4, %M_4_load" [matrix_vector_base.c:11]   --->   Operation 78 'mul' 'mul_ln11_4' <Predicate = (!icmp_ln7)> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/2] (1.35ns)   --->   "%V_In_load_5 = load i32* %V_In_addr_5, align 4" [matrix_vector_base.c:11]   --->   Operation 79 'load' 'V_In_load_5' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 80 [1/1] (3.88ns)   --->   "%mul_ln11_5 = mul nsw i32 %V_In_load_5, %M_5_load" [matrix_vector_base.c:11]   --->   Operation 80 'mul' 'mul_ln11_5' <Predicate = (!icmp_ln7)> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [2/2] (1.35ns)   --->   "%V_In_load_6 = load i32* %V_In_addr_6, align 4" [matrix_vector_base.c:11]   --->   Operation 81 'load' 'V_In_load_6' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 82 [2/2] (1.35ns)   --->   "%V_In_load_7 = load i32* %V_In_addr_7, align 4" [matrix_vector_base.c:11]   --->   Operation 82 'load' 'V_In_load_7' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 83 [1/2] (1.35ns)   --->   "%V_In_load_6 = load i32* %V_In_addr_6, align 4" [matrix_vector_base.c:11]   --->   Operation 83 'load' 'V_In_load_6' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 84 [1/1] (3.88ns)   --->   "%mul_ln11_6 = mul nsw i32 %V_In_load_6, %M_6_load" [matrix_vector_base.c:11]   --->   Operation 84 'mul' 'mul_ln11_6' <Predicate = (!icmp_ln7)> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/2] (1.35ns)   --->   "%V_In_load_7 = load i32* %V_In_addr_7, align 4" [matrix_vector_base.c:11]   --->   Operation 85 'load' 'V_In_load_7' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 86 [1/1] (3.88ns)   --->   "%mul_ln11_7 = mul nsw i32 %V_In_load_7, %M_7_load" [matrix_vector_base.c:11]   --->   Operation 86 'mul' 'mul_ln11_7' <Predicate = (!icmp_ln7)> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.20ns)   --->   "%add_ln11_4 = add i32 %mul_ln11_6, %mul_ln11_7" [matrix_vector_base.c:11]   --->   Operation 87 'add' 'add_ln11_4' <Predicate = (!icmp_ln7)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind" [matrix_vector_base.c:7]   --->   Operation 88 'specloopname' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3) nounwind" [matrix_vector_base.c:7]   --->   Operation 89 'specregionbegin' 'tmp' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [matrix_vector_base.c:8]   --->   Operation 90 'specpipeline' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_2 = add i32 %add_ln11_1, %add_ln11" [matrix_vector_base.c:11]   --->   Operation 91 'add' 'add_ln11_2' <Predicate = (!icmp_ln7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_3 = add i32 %mul_ln11_4, %mul_ln11_5" [matrix_vector_base.c:11]   --->   Operation 92 'add' 'add_ln11_3' <Predicate = (!icmp_ln7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 93 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln11_5 = add i32 %add_ln11_4, %add_ln11_3" [matrix_vector_base.c:11]   --->   Operation 93 'add' 'add_ln11_5' <Predicate = (!icmp_ln7)> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 94 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln11_6 = add nsw i32 %add_ln11_5, %add_ln11_2" [matrix_vector_base.c:11]   --->   Operation 94 'add' 'add_ln11_6' <Predicate = (!icmp_ln7)> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%V_Out_addr = getelementptr [8 x i32]* %V_Out, i64 0, i64 %zext_ln11" [matrix_vector_base.c:13]   --->   Operation 95 'getelementptr' 'V_Out_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.79ns)   --->   "store i32 %add_ln11_6, i32* %V_Out_addr, align 4" [matrix_vector_base.c:13]   --->   Operation 96 'store' <Predicate = (!icmp_ln7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp) nounwind" [matrix_vector_base.c:14]   --->   Operation 97 'specregionend' 'empty_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "br label %1" [matrix_vector_base.c:7]   --->   Operation 98 'br' <Predicate = (!icmp_ln7)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "ret void" [matrix_vector_base.c:15]   --->   Operation 99 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', matrix_vector_base.c:7) [34]  (0.755 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', matrix_vector_base.c:7) [34]  (0 ns)
	'getelementptr' operation ('M_0_addr', matrix_vector_base.c:11) [45]  (0 ns)
	'load' operation ('M_0_load', matrix_vector_base.c:11) on array 'M_0' [46]  (1.35 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'load' operation ('V_In_load', matrix_vector_base.c:11) on array 'V_In' [44]  (1.35 ns)
	'mul' operation ('mul_ln11', matrix_vector_base.c:11) [47]  (3.88 ns)
	'add' operation ('add_ln11', matrix_vector_base.c:11) [76]  (1.2 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'load' operation ('V_In_load_2', matrix_vector_base.c:11) on array 'V_In' [52]  (1.35 ns)
	'mul' operation ('mul_ln11_2', matrix_vector_base.c:11) [55]  (3.88 ns)
	'add' operation ('add_ln11_1', matrix_vector_base.c:11) [77]  (1.2 ns)

 <State 5>: 5.23ns
The critical path consists of the following:
	'load' operation ('V_In_load_4', matrix_vector_base.c:11) on array 'V_In' [60]  (1.35 ns)
	'mul' operation ('mul_ln11_4', matrix_vector_base.c:11) [63]  (3.88 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'load' operation ('V_In_load_6', matrix_vector_base.c:11) on array 'V_In' [68]  (1.35 ns)
	'mul' operation ('mul_ln11_6', matrix_vector_base.c:11) [71]  (3.88 ns)
	'add' operation ('add_ln11_4', matrix_vector_base.c:11) [80]  (1.2 ns)

 <State 7>: 2.57ns
The critical path consists of the following:
	'add' operation ('add_ln11_3', matrix_vector_base.c:11) [79]  (0 ns)
	'add' operation ('add_ln11_5', matrix_vector_base.c:11) [81]  (0.889 ns)
	'add' operation ('add_ln11_6', matrix_vector_base.c:11) [82]  (0.889 ns)
	'store' operation ('store_ln13', matrix_vector_base.c:13) of variable 'add_ln11_6', matrix_vector_base.c:11 on array 'V_Out' [84]  (0.79 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
