#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xfe7f30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xfdcd40 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x101d500 .functor NOT 1, L_0x101e3d0, C4<0>, C4<0>, C4<0>;
L_0x101e150 .functor XOR 1, L_0x101df60, L_0x101e0b0, C4<0>, C4<0>;
L_0x101e2c0 .functor XOR 1, L_0x101e150, L_0x101e1f0, C4<0>, C4<0>;
v0x101c910_0 .net *"_ivl_10", 0 0, L_0x101e1f0;  1 drivers
v0x101ca10_0 .net *"_ivl_12", 0 0, L_0x101e2c0;  1 drivers
v0x101caf0_0 .net *"_ivl_2", 0 0, L_0x101dea0;  1 drivers
v0x101cbb0_0 .net *"_ivl_4", 0 0, L_0x101df60;  1 drivers
v0x101cc90_0 .net *"_ivl_6", 0 0, L_0x101e0b0;  1 drivers
v0x101cd70_0 .net *"_ivl_8", 0 0, L_0x101e150;  1 drivers
v0x101ce50_0 .var "clk", 0 0;
v0x101cef0_0 .var/2u "stats1", 159 0;
v0x101cfb0_0 .var/2u "strobe", 0 0;
v0x101d100_0 .net "tb_match", 0 0, L_0x101e3d0;  1 drivers
v0x101d1c0_0 .net "tb_mismatch", 0 0, L_0x101d500;  1 drivers
v0x101d280_0 .net "x", 0 0, v0x101a230_0;  1 drivers
v0x101d320_0 .net "y", 0 0, v0x101a2f0_0;  1 drivers
v0x101d3c0_0 .net "z_dut", 0 0, L_0x101de30;  1 drivers
v0x101d460_0 .net "z_ref", 0 0, L_0x101d610;  1 drivers
L_0x101dea0 .concat [ 1 0 0 0], L_0x101d610;
L_0x101df60 .concat [ 1 0 0 0], L_0x101d610;
L_0x101e0b0 .concat [ 1 0 0 0], L_0x101de30;
L_0x101e1f0 .concat [ 1 0 0 0], L_0x101d610;
L_0x101e3d0 .cmp/eeq 1, L_0x101dea0, L_0x101e2c0;
S_0xff1080 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0xfdcd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x101d570 .functor NOT 1, v0x101a2f0_0, C4<0>, C4<0>, C4<0>;
L_0x101d610 .functor OR 1, v0x101a230_0, L_0x101d570, C4<0>, C4<0>;
v0xfe9410_0 .net *"_ivl_0", 0 0, L_0x101d570;  1 drivers
v0xfe94b0_0 .net "x", 0 0, v0x101a230_0;  alias, 1 drivers
v0x1019d30_0 .net "y", 0 0, v0x101a2f0_0;  alias, 1 drivers
v0x1019dd0_0 .net "z", 0 0, L_0x101d610;  alias, 1 drivers
S_0x1019f10 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0xfdcd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x101a150_0 .net "clk", 0 0, v0x101ce50_0;  1 drivers
v0x101a230_0 .var "x", 0 0;
v0x101a2f0_0 .var "y", 0 0;
E_0xfc60d0 .event negedge, v0x101a150_0;
E_0xfc6250/0 .event negedge, v0x101a150_0;
E_0xfc6250/1 .event posedge, v0x101a150_0;
E_0xfc6250 .event/or E_0xfc6250/0, E_0xfc6250/1;
S_0x101a390 .scope module, "top_module1" "top_module" 3 76, 4 25 0, S_0xfdcd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x101db90 .functor XOR 1, L_0x101d710, v0x101b6c0_0, C4<0>, C4<0>;
L_0x101dc50 .functor AND 1, L_0x101d990, v0x101bce0_0, C4<1>, C4<1>;
L_0x101de30 .functor XOR 1, L_0x101db90, L_0x101dc50, C4<0>, C4<0>;
v0x101bde0_0 .net *"_ivl_0", 0 0, L_0x101db90;  1 drivers
v0x101bec0_0 .net *"_ivl_2", 0 0, L_0x101dc50;  1 drivers
v0x101bfa0_0 .net "a1_z", 0 0, L_0x101d710;  1 drivers
v0x101c0c0_0 .net "a2_z", 0 0, L_0x101d990;  1 drivers
v0x101c1b0_0 .net "b1_z", 0 0, v0x101b6c0_0;  1 drivers
v0x101c2f0_0 .net "b2_z", 0 0, v0x101bce0_0;  1 drivers
v0x101c3e0_0 .net "x", 0 0, v0x101a230_0;  alias, 1 drivers
v0x101c480_0 .net "y", 0 0, v0x101a2f0_0;  alias, 1 drivers
v0x101c5b0_0 .net "z", 0 0, L_0x101de30;  alias, 1 drivers
S_0x101a570 .scope module, "a1" "A" 4 33, 4 1 0, S_0x101a390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x101d680 .functor XOR 1, v0x101a230_0, v0x101a2f0_0, C4<0>, C4<0>;
L_0x101d710 .functor AND 1, L_0x101d680, v0x101a230_0, C4<1>, C4<1>;
v0x101a7e0_0 .net *"_ivl_0", 0 0, L_0x101d680;  1 drivers
v0x101a8e0_0 .net "x", 0 0, v0x101a230_0;  alias, 1 drivers
v0x101a9f0_0 .net "y", 0 0, v0x101a2f0_0;  alias, 1 drivers
v0x101aae0_0 .net "z", 0 0, L_0x101d710;  alias, 1 drivers
S_0x101abe0 .scope module, "a2" "A" 4 39, 4 1 0, S_0x101a390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x101d7f0 .functor XOR 1, v0x101a230_0, v0x101a2f0_0, C4<0>, C4<0>;
L_0x101d990 .functor AND 1, L_0x101d7f0, v0x101a230_0, C4<1>, C4<1>;
v0x101ae30_0 .net *"_ivl_0", 0 0, L_0x101d7f0;  1 drivers
v0x101af30_0 .net "x", 0 0, v0x101a230_0;  alias, 1 drivers
v0x101aff0_0 .net "y", 0 0, v0x101a2f0_0;  alias, 1 drivers
v0x101b090_0 .net "z", 0 0, L_0x101d990;  alias, 1 drivers
S_0x101b190 .scope module, "b1" "B" 4 45, 4 10 0, S_0x101a390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x101b430_0 .net "x", 0 0, L_0x101d710;  alias, 1 drivers
v0x101b520_0 .net "y", 0 0, v0x101b6c0_0;  alias, 1 drivers
v0x101b5c0_0 .net "z", 0 0, v0x101b6c0_0;  alias, 1 drivers
v0x101b6c0_0 .var "z_reg", 0 0;
E_0xfc86b0 .event anyedge, v0x101aae0_0, v0x101b520_0, v0x101b6c0_0;
S_0x101b7c0 .scope module, "b2" "B" 4 51, 4 10 0, S_0x101a390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x101ba50_0 .net "x", 0 0, L_0x101d990;  alias, 1 drivers
v0x101bb40_0 .net "y", 0 0, v0x101bce0_0;  alias, 1 drivers
v0x101bbe0_0 .net "z", 0 0, v0x101bce0_0;  alias, 1 drivers
v0x101bce0_0 .var "z_reg", 0 0;
E_0xfd99f0 .event anyedge, v0x101b090_0, v0x101bb40_0, v0x101bce0_0;
S_0x101c760 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0xfdcd40;
 .timescale -12 -12;
E_0xffc890 .event anyedge, v0x101cfb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x101cfb0_0;
    %nor/r;
    %assign/vec4 v0x101cfb0_0, 0;
    %wait E_0xffc890;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1019f10;
T_1 ;
    %wait E_0xfc6250;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x101a2f0_0, 0;
    %assign/vec4 v0x101a230_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1019f10;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfc60d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x101b190;
T_3 ;
    %wait E_0xfc86b0;
    %delay 658067456, 1164;
    %load/vec4 v0x101b430_0;
    %load/vec4 v0x101b520_0;
    %and;
    %load/vec4 v0x101b6c0_0;
    %or;
    %store/vec4 v0x101b6c0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x101b7c0;
T_4 ;
    %wait E_0xfd99f0;
    %delay 658067456, 1164;
    %load/vec4 v0x101ba50_0;
    %load/vec4 v0x101bb40_0;
    %and;
    %load/vec4 v0x101bce0_0;
    %or;
    %store/vec4 v0x101bce0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xfdcd40;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x101ce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x101cfb0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0xfdcd40;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x101ce50_0;
    %inv;
    %store/vec4 v0x101ce50_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0xfdcd40;
T_7 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x101a150_0, v0x101d1c0_0, v0x101d280_0, v0x101d320_0, v0x101d460_0, v0x101d3c0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0xfdcd40;
T_8 ;
    %load/vec4 v0x101cef0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x101cef0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x101cef0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_8.1 ;
    %load/vec4 v0x101cef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x101cef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x101cef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x101cef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0xfdcd40;
T_9 ;
    %wait E_0xfc6250;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x101cef0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101cef0_0, 4, 32;
    %load/vec4 v0x101d100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x101cef0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101cef0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x101cef0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101cef0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x101d460_0;
    %load/vec4 v0x101d460_0;
    %load/vec4 v0x101d3c0_0;
    %xor;
    %load/vec4 v0x101d460_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x101cef0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101cef0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x101cef0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101cef0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/mt2015_q4/iter5/response2/top_module.sv";
