
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'kja56' on host 'fas-rla-06.fas.sfu.ca' (Linux_x86_64 version 4.18.0-553.97.1.el8_10.x86_64) on Fri Feb 20 18:03:39 PST 2026
INFO: [HLS 200-10] On os "AlmaLinux release 8.10 (Cerulean Leopard)"
INFO: [HLS 200-10] In directory '/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code'
Sourcing Tcl script 'co-sim/run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset proj_cosim 
INFO: [HLS 200-10] Opening and resetting project '/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim'.
WARNING: [HLS 200-40] No /local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: set_top kernel_gemm 
INFO: [HLS 200-1510] Running: add_files mm_kernel.cpp -cflags -DNI=32 -DNJ=32 -DNK=32 -DBS=16 
INFO: [HLS 200-10] Adding design file 'mm_kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb mm_tb.cpp -cflags -DNI=32 -DNJ=32 -DNK=32 -DBS=16 
INFO: [HLS 200-10] Adding test bench file 'mm_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../mm_tb.cpp in debug mode
   Compiling ../../../../mm_kernel.cpp in debug mode
   Generating csim.exe
kernel execution: 0.000086573
sum of C array = 10852.000000
Size of Tile: 16
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.41 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.32 seconds; current allocated memory: 195.811 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.995 MB.
INFO: [HLS 200-10] Analyzing design file 'mm_kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.16 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.2 seconds; current allocated memory: 196.634 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'COMPUTE_LOOP_K' (mm_kernel.cpp:32:29) in function 'compute_tile' completely with a factor of 16 (mm_kernel.cpp:32:29)
INFO: [HLS 214-178] Inlining function 'load_input_tile(float*, float (*) [16], int, int, int, int)' into 'kernel_gemm(float*, float*, float*, float, float, int, int, int)' (mm_kernel.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile(float*, float (*) [16], int, int, int, int)' into 'kernel_gemm(float*, float*, float*, float, float, int, int, int)' (mm_kernel.cpp:56:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'kernel_gemm(float*, float*, float*, float, float, int, int, int)' (mm_kernel.cpp:56:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'kernel_gemm(float*, float*, float*, float, float, int, int, int)' (mm_kernel.cpp:56:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'kernel_gemm(float*, float*, float*, float, float, int, int, int)' (mm_kernel.cpp:56:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.85 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.07 seconds; current allocated memory: 199.081 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 199.083 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 200.705 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 200.021 MB.
INFO: [XFORM 203-101] Partitioning array 'buff_A' (mm_kernel.cpp:67) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buff_B' (mm_kernel.cpp:68) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 221.137 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'INIT_LOOP_II' (mm_kernel.cpp:76:25) in function 'kernel_gemm'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOAD_LOOP_I' (mm_kernel.cpp:12:27) in function 'kernel_gemm'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOAD_LOOP_I' (mm_kernel.cpp:12:27) in function 'kernel_gemm'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_LOOP_K' (mm_kernel.cpp:85:35) in function 'kernel_gemm' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'STORE_LOOP_I' (mm_kernel.cpp:44:28) in function 'kernel_gemm'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_LOOP_J' (mm_kernel.cpp:73:24) in function 'kernel_gemm' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_LOOP_I' (mm_kernel.cpp:71:27) in function 'kernel_gemm'.
INFO: [XFORM 203-541] Flattening a loop nest 'COMPUTE_LOOP_I' (mm_kernel.cpp:28:27) in function 'compute_tile'.
INFO: [HLS 200-472] Inferring partial write operation for 'buff_C' (mm_kernel.cpp:81:36)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_A[0]' (mm_kernel.cpp:17:30)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_C' (mm_kernel.cpp:36:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 226.086 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_gemm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COMPUTE_LOOP_I_COMPUTE_LOOP_J'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 130, loop 'COMPUTE_LOOP_I_COMPUTE_LOOP_J'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 227.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 228.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INIT_LOOP_II_INIT_LOOP_JJ'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'INIT_LOOP_II_INIT_LOOP_JJ'
INFO: [SCHED 204-61] Pipelining loop 'LOAD_LOOP_I_LOAD_LOOP_J'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'LOAD_LOOP_I_LOAD_LOOP_J'
INFO: [SCHED 204-61] Pipelining loop 'LOAD_LOOP_I_LOAD_LOOP_J'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'LOAD_LOOP_I_LOAD_LOOP_J'
INFO: [SCHED 204-61] Pipelining loop 'STORE_LOOP_I_STORE_LOOP_J'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'STORE_LOOP_I_STORE_LOOP_J'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 229.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 232.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_tile' is 14319 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_tile'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 235.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/ni' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/nj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/nk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_gemm' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'alpha', 'beta', 'ni', 'nj', 'nk' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'C', 'A' and 'B' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_29ns_29ns_120_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_32s_62_5_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_gemm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 244.054 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_gemm_mul_29ns_29ns_120_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_gemm_mul_62s_32s_62_5_1_Multiplier_1'
INFO: [RTMG 210-278] Implementing memory 'kernel_gemm_buff_A_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_gemm_buff_C_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.53 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.59 seconds; current allocated memory: 261.323 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_gemm.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_gemm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.37 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.92 seconds. CPU system time: 0.46 seconds. Elapsed time: 8.31 seconds; current allocated memory: 262.526 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'C' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'A' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
   Build using "/cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling mm_kernel.cpp_pre.cpp.tb.cpp
   Compiling apatb_kernel_gemm.cpp
   Compiling mm_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_kernel_gemm_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
kernel execution: 0.004512794
sum of C array = 10852.000000
Size of Tile: 16
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
/cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vivado/2020.2/bin

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_gemm_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_gemm_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_gemm_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_gemm_ap_fadd_5_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_gemm_ap_fadd_5_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_gemm_ap_fadd_5_full_dsp_32'...
INFO: [Common 17-206] Exiting Vivado at Fri Feb 20 18:04:00 2026...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_kernel_gemm_top glbl -prj kernel_gemm.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s kernel_gemm 
Multi-threading is on. Using 18 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    CPATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/ip/xil_defaultlib/kernel_gemm_ap_fmul_2_max_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_gemm_ap_fmul_2_max_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/ip/xil_defaultlib/kernel_gemm_ap_fadd_5_full_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_gemm_ap_fadd_5_full_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/kernel_gemm_buff_A_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_gemm_buff_A_0_ram
INFO: [VRFC 10-311] analyzing module kernel_gemm_buff_A_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/kernel_gemm_control_r_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_gemm_control_r_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/kernel_gemm_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_gemm_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module kernel_gemm_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module kernel_gemm_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module kernel_gemm_gmem1_m_axi_buffer
INFO: [VRFC 10-311] analyzing module kernel_gemm_gmem1_m_axi_decoder
INFO: [VRFC 10-311] analyzing module kernel_gemm_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module kernel_gemm_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module kernel_gemm_gmem1_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/kernel_gemm_fadd_32ns_32ns_32_7_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_gemm_fadd_32ns_32ns_32_7_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/kernel_gemm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_gemm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/kernel_gemm_fmul_32ns_32ns_32_4_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_gemm_fmul_32ns_32ns_32_4_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/AESL_FPSim_pkg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACMP_fadd_comb
INFO: [VRFC 10-311] analyzing module ACMP_fadd
INFO: [VRFC 10-311] analyzing module ACMP_fsub_comb
INFO: [VRFC 10-311] analyzing module ACMP_fsub
INFO: [VRFC 10-311] analyzing module ACMP_faddfsub_comb
INFO: [VRFC 10-311] analyzing module ACMP_faddfsub
INFO: [VRFC 10-311] analyzing module ACMP_fmul_comb
INFO: [VRFC 10-311] analyzing module ACMP_fmul
INFO: [VRFC 10-311] analyzing module ACMP_fdiv_comb
INFO: [VRFC 10-311] analyzing module ACMP_fdiv
INFO: [VRFC 10-311] analyzing module ACMP_fsqrt_comb
INFO: [VRFC 10-311] analyzing module ACMP_fsqrt
INFO: [VRFC 10-311] analyzing module ACMP_frsqrt_comb
INFO: [VRFC 10-311] analyzing module ACMP_frsqrt
INFO: [VRFC 10-311] analyzing module ACMP_frecip_comb
INFO: [VRFC 10-311] analyzing module ACMP_frecip
INFO: [VRFC 10-311] analyzing module ACMP_flog_comb
INFO: [VRFC 10-311] analyzing module ACMP_flog
INFO: [VRFC 10-311] analyzing module ACMP_fexp_comb
INFO: [VRFC 10-311] analyzing module ACMP_fexp
INFO: [VRFC 10-311] analyzing module ACMP_dadd_comb
INFO: [VRFC 10-311] analyzing module ACMP_dadd
INFO: [VRFC 10-311] analyzing module ACMP_dsub_comb
INFO: [VRFC 10-311] analyzing module ACMP_dsub
INFO: [VRFC 10-311] analyzing module ACMP_dadddsub_comb
INFO: [VRFC 10-311] analyzing module ACMP_dadddsub
INFO: [VRFC 10-311] analyzing module ACMP_dmul_comb
INFO: [VRFC 10-311] analyzing module ACMP_dmul
INFO: [VRFC 10-311] analyzing module ACMP_ddiv_comb
INFO: [VRFC 10-311] analyzing module ACMP_ddiv
INFO: [VRFC 10-311] analyzing module ACMP_dsqrt_comb
INFO: [VRFC 10-311] analyzing module ACMP_dsqrt
INFO: [VRFC 10-311] analyzing module ACMP_drsqrt_comb
INFO: [VRFC 10-311] analyzing module ACMP_drsqrt
INFO: [VRFC 10-311] analyzing module ACMP_drecip_comb
INFO: [VRFC 10-311] analyzing module ACMP_drecip
INFO: [VRFC 10-311] analyzing module ACMP_dlog_comb
INFO: [VRFC 10-311] analyzing module ACMP_dlog
INFO: [VRFC 10-311] analyzing module ACMP_dexp_comb
INFO: [VRFC 10-311] analyzing module ACMP_dexp
INFO: [VRFC 10-311] analyzing module ACMP_fcmp_comb
INFO: [VRFC 10-311] analyzing module ACMP_fcmp
INFO: [VRFC 10-311] analyzing module ACMP_dcmp_comb
INFO: [VRFC 10-311] analyzing module ACMP_dcmp
INFO: [VRFC 10-311] analyzing module ACMP_fptosi_comb
INFO: [VRFC 10-311] analyzing module ACMP_fptosi
INFO: [VRFC 10-311] analyzing module ACMP_dptosi_comb
INFO: [VRFC 10-311] analyzing module ACMP_dptosi
INFO: [VRFC 10-311] analyzing module ACMP_sitofp_comb
INFO: [VRFC 10-311] analyzing module ACMP_sitofp
INFO: [VRFC 10-311] analyzing module ACMP_sitodp_comb
INFO: [VRFC 10-311] analyzing module ACMP_sitodp
INFO: [VRFC 10-311] analyzing module ACMP_fptoui_comb
INFO: [VRFC 10-311] analyzing module ACMP_fptoui
INFO: [VRFC 10-311] analyzing module ACMP_dptoui_comb
INFO: [VRFC 10-311] analyzing module ACMP_dptoui
INFO: [VRFC 10-311] analyzing module ACMP_uitofp_comb
INFO: [VRFC 10-311] analyzing module ACMP_uitofp
INFO: [VRFC 10-311] analyzing module ACMP_uitodp_comb
INFO: [VRFC 10-311] analyzing module ACMP_uitodp
INFO: [VRFC 10-311] analyzing module ACMP_fpext_comb
INFO: [VRFC 10-311] analyzing module ACMP_fpext
INFO: [VRFC 10-311] analyzing module ACMP_fptrunc_comb
INFO: [VRFC 10-311] analyzing module ACMP_fptrunc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/kernel_gemm.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kernel_gemm_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/kernel_gemm_mul_62s_32s_62_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_gemm_mul_62s_32s_62_5_1_Multiplier_1
INFO: [VRFC 10-311] analyzing module kernel_gemm_mul_62s_32s_62_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/kernel_gemm_compute_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_gemm_compute_tile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/kernel_gemm_mul_29ns_29ns_120_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_gemm_mul_29ns_29ns_120_2_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module kernel_gemm_mul_29ns_29ns_120_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/kernel_gemm_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_gemm_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module kernel_gemm_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module kernel_gemm_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module kernel_gemm_gmem0_m_axi_buffer
INFO: [VRFC 10-311] analyzing module kernel_gemm_gmem0_m_axi_decoder
INFO: [VRFC 10-311] analyzing module kernel_gemm_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module kernel_gemm_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module kernel_gemm_gmem0_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/AESL_axi_slave_control_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/kernel_gemm_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_gemm_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/kernel_gemm_buff_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_gemm_buff_C_ram
INFO: [VRFC 10-311] analyzing module kernel_gemm_buff_C
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/ieee_FP_pkg/fixed_float_types_c.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/ieee_FP_pkg/fixed_pkg_c.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/ieee_FP_pkg/float_pkg_c.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/ieee_FP_pkg/aesl_fp_wrapper.vhd" into library ieee_proposed
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FAdd'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FSub'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FAddFSub'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FMul'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FDiv'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FSqrt'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FRSqrt'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FRecip'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FLog'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FExp'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DAdd'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DSub'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DAddDSub'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DMul'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DDiv'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DSqrt'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DRSqrt'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DRecip'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DLog'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DExp'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FCmp'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DCmp'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_SPToSI'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DPToSI'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_SIToSP'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_SIToDP'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_SPToUI'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DPToUI'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_UIToSP'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_UIToDP'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_SPToDP'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DPToSP'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.kernel_gemm_control_s_axi
Compiling module xil_defaultlib.kernel_gemm_control_r_s_axi
Compiling module xil_defaultlib.kernel_gemm_gmem0_m_axi_reg_slic...
Compiling module xil_defaultlib.kernel_gemm_gmem0_m_axi_fifo(DAT...
Compiling module xil_defaultlib.kernel_gemm_gmem0_m_axi_buffer(D...
Compiling module xil_defaultlib.kernel_gemm_gmem0_m_axi_fifo(DEP...
Compiling module xil_defaultlib.kernel_gemm_gmem0_m_axi_fifo(DAT...
Compiling module xil_defaultlib.kernel_gemm_gmem0_m_axi_fifo(DAT...
Compiling module xil_defaultlib.kernel_gemm_gmem0_m_axi_write(NU...
Compiling module xil_defaultlib.kernel_gemm_gmem0_m_axi_buffer(D...
Compiling module xil_defaultlib.kernel_gemm_gmem0_m_axi_reg_slic...
Compiling module xil_defaultlib.kernel_gemm_gmem0_m_axi_read(NUM...
Compiling module xil_defaultlib.kernel_gemm_gmem0_m_axi_throttle...
Compiling module xil_defaultlib.kernel_gemm_gmem0_m_axi(NUM_READ...
Compiling module xil_defaultlib.kernel_gemm_gmem1_m_axi_reg_slic...
Compiling module xil_defaultlib.kernel_gemm_gmem1_m_axi_fifo(DAT...
Compiling module xil_defaultlib.kernel_gemm_gmem1_m_axi_buffer(D...
Compiling module xil_defaultlib.kernel_gemm_gmem1_m_axi_fifo(DEP...
Compiling module xil_defaultlib.kernel_gemm_gmem1_m_axi_fifo(DAT...
Compiling module xil_defaultlib.kernel_gemm_gmem1_m_axi_fifo(DAT...
Compiling module xil_defaultlib.kernel_gemm_gmem1_m_axi_write(NU...
Compiling module xil_defaultlib.kernel_gemm_gmem1_m_axi_buffer(D...
Compiling module xil_defaultlib.kernel_gemm_gmem1_m_axi_reg_slic...
Compiling module xil_defaultlib.kernel_gemm_gmem1_m_axi_read(NUM...
Compiling module xil_defaultlib.kernel_gemm_gmem1_m_axi_throttle...
Compiling module xil_defaultlib.kernel_gemm_gmem1_m_axi(NUM_READ...
Compiling module xil_defaultlib.kernel_gemm_buff_A_0_ram
Compiling module xil_defaultlib.kernel_gemm_buff_A_0(DataWidth=3...
Compiling module xil_defaultlib.kernel_gemm_buff_C_ram
Compiling module xil_defaultlib.kernel_gemm_buff_C(DataWidth=32,...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcu50-f...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.kernel_gemm_ap_fadd_5_full_dsp_3...
Compiling module xil_defaultlib.kernel_gemm_fadd_32ns_32ns_32_7_...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_11.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.kernel_gemm_ap_fmul_2_max_dsp_32
Compiling module xil_defaultlib.kernel_gemm_fmul_32ns_32ns_32_4_...
Compiling module xil_defaultlib.kernel_gemm_compute_tile
Compiling module xil_defaultlib.kernel_gemm_mul_29ns_29ns_120_2_...
Compiling module xil_defaultlib.kernel_gemm_mul_29ns_29ns_120_2_...
Compiling module xil_defaultlib.kernel_gemm_mul_62s_32s_62_5_1_M...
Compiling module xil_defaultlib.kernel_gemm_mul_62s_32s_62_5_1(I...
Compiling module xil_defaultlib.kernel_gemm
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_slave_control_r
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_kernel_gemm_top
Compiling module work.glbl
Built simulation snapshot kernel_gemm

****** Webtalk v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/xsim.dir/kernel_gemm/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 20 18:04:20 2026...

****** xsim v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/kernel_gemm/xsim_script.tcl
# xsim {kernel_gemm} -autoloadwcfg -tclbatch {kernel_gemm.tcl}
Vivado Simulator v2020.2.2
Time resolution is 1 ps
source kernel_gemm.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "109000"
// RTL Simulation : 1 / 1 [100.00%] @ "52550000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 52563250 ps : File "/local-scratch/localhome/kja56/ENSC453_LAB3/lab1-base-code/co-sim/proj_cosim/solution1/sim/verilog/kernel_gemm.autotb.v" Line 671
run: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:08 . Memory (MB): peak = 2639.836 ; gain = 0.000 ; free physical = 964 ; free virtual = 7349
## quit
INFO: [Common 17-206] Exiting xsim at Fri Feb 20 18:04:33 2026...
INFO: [COSIM 212-316] Starting C post checking ...
kernel execution: 0.001269907
sum of C array = 10852.000000
Size of Tile: 16
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 48.05 seconds. CPU system time: 3.26 seconds. Elapsed time: 44.28 seconds; current allocated memory: 267.533 MB.
INFO: [HLS 200-112] Total CPU user time: 57.92 seconds. Total CPU system time: 4.4 seconds. Total elapsed time: 54.24 seconds; peak allocated memory: 261.323 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Feb 20 18:04:34 2026...
