// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module QuantAct_1_channel (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        in_quant_iter_c_V_V_dout,
        in_quant_iter_c_V_V_empty_n,
        in_quant_iter_c_V_V_read,
        in_quant_iter_r_V_V_dout,
        in_quant_iter_r_V_V_empty_n,
        in_quant_iter_r_V_V_read,
        in_proc_2_iter_r_V_V_din,
        in_proc_2_iter_r_V_V_full_n,
        in_proc_2_iter_r_V_V_write,
        in_proc_2_iter_c_V_V_din,
        in_proc_2_iter_c_V_V_full_n,
        in_proc_2_iter_c_V_V_write,
        sum_V_V_din,
        sum_V_V_full_n,
        sum_V_V_write,
        in_quant_V_V_dout,
        in_quant_V_V_empty_n,
        in_quant_V_V_read,
        in_proc_2_V_V_din,
        in_proc_2_V_V_full_n,
        in_proc_2_V_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state10 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] in_quant_iter_c_V_V_dout;
input   in_quant_iter_c_V_V_empty_n;
output   in_quant_iter_c_V_V_read;
input  [31:0] in_quant_iter_r_V_V_dout;
input   in_quant_iter_r_V_V_empty_n;
output   in_quant_iter_r_V_V_read;
output  [31:0] in_proc_2_iter_r_V_V_din;
input   in_proc_2_iter_r_V_V_full_n;
output   in_proc_2_iter_r_V_V_write;
output  [31:0] in_proc_2_iter_c_V_V_din;
input   in_proc_2_iter_c_V_V_full_n;
output   in_proc_2_iter_c_V_V_write;
output  [31:0] sum_V_V_din;
input   sum_V_V_full_n;
output   sum_V_V_write;
input  [1023:0] in_quant_V_V_dout;
input   in_quant_V_V_empty_n;
output   in_quant_V_V_read;
output  [255:0] in_proc_2_V_V_din;
input   in_proc_2_V_V_full_n;
output   in_proc_2_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg in_quant_iter_c_V_V_read;
reg in_quant_iter_r_V_V_read;
reg in_proc_2_iter_r_V_V_write;
reg in_proc_2_iter_c_V_V_write;
reg sum_V_V_write;
reg in_quant_V_V_read;
reg in_proc_2_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    in_quant_iter_c_V_V_blk_n;
reg    in_quant_iter_r_V_V_blk_n;
reg    in_proc_2_iter_r_V_V_blk_n;
reg    in_proc_2_iter_c_V_V_blk_n;
reg    sum_V_V_blk_n;
reg    ap_enable_reg_pp0_iter6;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_62_i_reg_1954;
reg   [0:0] tmp_62_i_reg_1954_pp0_iter5_reg;
reg    in_quant_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] exitcond_flatten_reg_1925;
reg    in_proc_2_V_V_blk_n;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] exitcond_flatten_reg_1925_pp0_iter4_reg;
reg   [63:0] indvar_flatten_reg_248;
reg   [31:0] l_i_reg_259;
reg   [31:0] tmp_V_26_reg_1903;
reg    ap_block_state1;
reg   [31:0] tmp_V_reg_1910;
wire   [31:0] tmp_i_fu_270_p2;
reg   [31:0] tmp_i_reg_1915;
wire    ap_CS_fsm_state2;
wire   [63:0] bound_fu_281_p2;
reg   [63:0] bound_reg_1920;
wire   [0:0] exitcond_flatten_fu_287_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
reg    ap_block_state8_pp0_stage0_iter5;
reg    ap_block_state9_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond_flatten_reg_1925_pp0_iter1_reg;
reg   [0:0] exitcond_flatten_reg_1925_pp0_iter2_reg;
reg   [0:0] exitcond_flatten_reg_1925_pp0_iter3_reg;
wire   [63:0] indvar_flatten_next_fu_292_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_61_i_fu_311_p2;
reg   [0:0] tmp_61_i_reg_1934;
reg   [0:0] tmp_61_i_reg_1934_pp0_iter1_reg;
reg   [0:0] tmp_61_i_reg_1934_pp0_iter2_reg;
reg   [0:0] tmp_61_i_reg_1934_pp0_iter3_reg;
reg   [0:0] tmp_61_i_reg_1934_pp0_iter4_reg;
wire   [0:0] tmp_62_i_fu_317_p2;
reg   [0:0] tmp_62_i_reg_1954_pp0_iter1_reg;
reg   [0:0] tmp_62_i_reg_1954_pp0_iter2_reg;
reg   [0:0] tmp_62_i_reg_1954_pp0_iter3_reg;
reg   [0:0] tmp_62_i_reg_1954_pp0_iter4_reg;
wire   [31:0] l_fu_322_p2;
wire   [63:0] tmp_171_fu_328_p1;
reg  signed [63:0] tmp_171_reg_1963;
reg  signed [63:0] p_Result_29_1_i_reg_1968;
reg  signed [63:0] p_Result_29_2_i_reg_1973;
reg  signed [63:0] p_Result_29_3_i_reg_1978;
reg  signed [63:0] p_Result_29_4_i_reg_1983;
reg  signed [63:0] p_Result_29_5_i_reg_1988;
reg  signed [63:0] p_Result_29_6_i_reg_1993;
reg  signed [63:0] p_Result_29_7_i_reg_1998;
reg  signed [63:0] p_Result_29_8_i_reg_2003;
reg  signed [63:0] p_Result_29_9_i_reg_2008;
reg  signed [63:0] p_Result_29_i_reg_2013;
reg  signed [63:0] p_Result_29_10_i_reg_2018;
reg  signed [63:0] p_Result_29_11_i_reg_2023;
reg  signed [63:0] p_Result_29_12_i_reg_2028;
reg  signed [63:0] p_Result_29_13_i_reg_2033;
reg  signed [63:0] p_Result_29_14_i_reg_2038;
reg   [0:0] tmp_172_reg_2123;
reg   [15:0] read2_V_i_reg_2128;
reg   [0:0] tmp_173_reg_2134;
reg   [15:0] read2_V_i_403_reg_2139;
reg   [0:0] tmp_174_reg_2145;
reg   [15:0] read2_V_2_i_reg_2150;
reg   [0:0] tmp_175_reg_2156;
reg   [15:0] read2_V_3_i_reg_2161;
reg   [0:0] tmp_176_reg_2167;
reg   [15:0] read2_V_4_i_reg_2172;
reg   [0:0] tmp_177_reg_2178;
reg   [15:0] read2_V_5_i_reg_2183;
reg   [0:0] tmp_178_reg_2189;
reg   [15:0] read2_V_6_i_reg_2194;
reg   [0:0] tmp_179_reg_2200;
reg   [15:0] read2_V_7_i_reg_2205;
reg   [0:0] tmp_180_reg_2211;
reg   [15:0] read2_V_8_i_reg_2216;
reg   [0:0] tmp_181_reg_2222;
reg   [15:0] read2_V_9_i_reg_2227;
reg   [0:0] tmp_182_reg_2233;
reg   [15:0] read2_V_10_i_reg_2238;
reg   [0:0] tmp_183_reg_2244;
reg   [15:0] read2_V_11_i_reg_2249;
reg   [0:0] tmp_184_reg_2255;
reg   [15:0] read2_V_12_i_reg_2260;
reg   [0:0] tmp_185_reg_2266;
reg   [15:0] read2_V_13_i_reg_2271;
reg   [0:0] tmp_186_reg_2277;
reg   [15:0] read2_V_14_i_reg_2282;
reg   [0:0] tmp_187_reg_2288;
reg   [15:0] read2_V_15_i_reg_2293;
wire   [15:0] p_4_i_fu_919_p3;
reg   [15:0] p_4_i_reg_2299;
wire   [15:0] p_4_1_i_fu_930_p3;
reg   [15:0] p_4_1_i_reg_2305;
wire  signed [15:0] p_2_i_fu_953_p3;
reg  signed [15:0] p_2_i_reg_2311;
wire  signed [15:0] p_3_i_fu_978_p3;
reg  signed [15:0] p_3_i_reg_2317;
wire   [15:0] p_4_4_i_fu_991_p3;
reg   [15:0] p_4_4_i_reg_2323;
wire   [15:0] p_4_5_i_fu_1002_p3;
reg   [15:0] p_4_5_i_reg_2329;
wire  signed [15:0] p_6_i_fu_1025_p3;
reg  signed [15:0] p_6_i_reg_2335;
wire  signed [15:0] p_7_i_fu_1050_p3;
reg  signed [15:0] p_7_i_reg_2341;
wire  signed [15:0] p_8_i_fu_1075_p3;
reg  signed [15:0] p_8_i_reg_2347;
wire  signed [15:0] p_9_i_fu_1100_p3;
reg  signed [15:0] p_9_i_reg_2353;
wire  signed [15:0] p_i_409_fu_1125_p3;
reg  signed [15:0] p_i_409_reg_2359;
wire  signed [15:0] p_10_i_fu_1150_p3;
reg  signed [15:0] p_10_i_reg_2365;
wire  signed [15:0] p_11_i_fu_1175_p3;
reg  signed [15:0] p_11_i_reg_2371;
wire  signed [15:0] p_12_i_fu_1200_p3;
reg  signed [15:0] p_12_i_reg_2377;
wire  signed [15:0] p_13_i_fu_1225_p3;
reg  signed [15:0] p_13_i_reg_2383;
wire  signed [15:0] p_14_i_fu_1250_p3;
reg  signed [15:0] p_14_i_reg_2389;
wire   [31:0] tmp1_fu_1731_p2;
reg   [31:0] tmp1_reg_2395;
wire   [31:0] tmp4_fu_1749_p2;
reg   [31:0] tmp4_reg_2400;
wire   [31:0] tmp7_fu_1791_p2;
reg   [31:0] tmp7_reg_2405;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_block_pp0_stage0_01001;
reg   [31:0] sum_0_V_1_fu_136;
wire   [31:0] sum_0_V_fu_1328_p3;
reg   [31:0] sum_1_V_1_fu_140;
wire   [31:0] sum_1_V_fu_1357_p3;
reg   [31:0] sum_2_V_1_fu_144;
wire   [31:0] sum_2_V_fu_1373_p3;
reg   [31:0] sum_3_V_1_fu_148;
wire   [31:0] sum_3_V_fu_1389_p3;
reg   [31:0] sum_4_V_1_fu_152;
wire   [31:0] sum_4_V_fu_1418_p3;
reg   [31:0] sum_5_V_1_fu_156;
wire   [31:0] sum_5_V_fu_1447_p3;
reg   [31:0] sum_6_V_1_fu_160;
wire   [31:0] sum_6_V_fu_1463_p3;
reg   [31:0] sum_7_V_1_fu_164;
wire   [31:0] sum_7_V_fu_1479_p3;
reg   [31:0] sum_8_V_1_fu_168;
wire   [31:0] sum_8_V_fu_1495_p3;
reg   [31:0] sum_9_V_1_fu_172;
wire   [31:0] sum_9_V_fu_1511_p3;
reg   [31:0] sum_10_V_1_fu_176;
wire   [31:0] sum_10_V_fu_1527_p3;
reg   [31:0] sum_11_V_1_fu_180;
wire   [31:0] sum_11_V_fu_1543_p3;
reg   [31:0] sum_12_V_1_fu_184;
wire   [31:0] sum_12_V_fu_1559_p3;
reg   [31:0] sum_13_V_1_fu_188;
wire   [31:0] sum_13_V_fu_1575_p3;
reg   [31:0] sum_14_V_1_fu_192;
wire   [31:0] sum_14_V_fu_1591_p3;
reg   [31:0] sum_15_V_1_fu_196;
wire   [31:0] sum_15_V_fu_1607_p3;
wire   [31:0] bound_fu_281_p0;
wire   [31:0] bound_fu_281_p1;
wire   [0:0] exitcond_i2_fu_298_p2;
wire   [31:0] l_i_mid2_fu_303_p3;
wire   [31:0] grp_fu_485_p0;
wire   [31:0] grp_fu_494_p0;
wire   [31:0] grp_fu_503_p0;
wire   [31:0] grp_fu_512_p0;
wire   [31:0] grp_fu_521_p0;
wire   [31:0] grp_fu_530_p0;
wire   [31:0] grp_fu_539_p0;
wire   [31:0] grp_fu_548_p0;
wire   [31:0] grp_fu_557_p0;
wire   [31:0] grp_fu_566_p0;
wire   [31:0] grp_fu_575_p0;
wire   [31:0] grp_fu_584_p0;
wire   [31:0] grp_fu_593_p0;
wire   [31:0] grp_fu_602_p0;
wire   [31:0] grp_fu_611_p0;
wire   [31:0] grp_fu_620_p0;
wire   [94:0] grp_fu_485_p2;
wire   [94:0] grp_fu_494_p2;
wire   [94:0] grp_fu_503_p2;
wire   [94:0] grp_fu_512_p2;
wire   [94:0] grp_fu_521_p2;
wire   [94:0] grp_fu_530_p2;
wire   [94:0] grp_fu_539_p2;
wire   [94:0] grp_fu_548_p2;
wire   [94:0] grp_fu_557_p2;
wire   [94:0] grp_fu_566_p2;
wire   [94:0] grp_fu_575_p2;
wire   [94:0] grp_fu_584_p2;
wire   [94:0] grp_fu_593_p2;
wire   [94:0] grp_fu_602_p2;
wire   [94:0] grp_fu_611_p2;
wire   [94:0] grp_fu_620_p2;
wire   [15:0] read2_V_1_i_fu_914_p2;
wire   [15:0] read2_V_1_1_i_fu_925_p2;
wire   [15:0] read2_V_1_2_i_fu_936_p2;
wire   [15:0] p_4_2_i_fu_941_p3;
wire   [0:0] tmp_81_2_i_fu_947_p2;
wire   [15:0] read2_V_1_3_i_fu_961_p2;
wire   [15:0] p_4_3_i_fu_966_p3;
wire   [0:0] tmp_81_3_i_fu_972_p2;
wire   [15:0] read2_V_1_4_i_fu_986_p2;
wire   [15:0] read2_V_1_5_i_fu_997_p2;
wire   [15:0] read2_V_1_6_i_fu_1008_p2;
wire   [15:0] p_4_6_i_fu_1013_p3;
wire   [0:0] tmp_81_6_i_fu_1019_p2;
wire   [15:0] read2_V_1_7_i_fu_1033_p2;
wire   [15:0] p_4_7_i_fu_1038_p3;
wire   [0:0] tmp_81_7_i_fu_1044_p2;
wire   [15:0] read2_V_1_8_i_fu_1058_p2;
wire   [15:0] p_4_8_i_fu_1063_p3;
wire   [0:0] tmp_81_8_i_fu_1069_p2;
wire   [15:0] read2_V_1_9_i_fu_1083_p2;
wire   [15:0] p_4_9_i_fu_1088_p3;
wire   [0:0] tmp_81_9_i_fu_1094_p2;
wire   [15:0] read2_V_1_i_406_fu_1108_p2;
wire   [15:0] p_4_i_407_fu_1113_p3;
wire   [0:0] tmp_81_i_408_fu_1119_p2;
wire   [15:0] read2_V_1_10_i_fu_1133_p2;
wire   [15:0] p_4_10_i_fu_1138_p3;
wire   [0:0] tmp_81_10_i_fu_1144_p2;
wire   [15:0] read2_V_1_11_i_fu_1158_p2;
wire   [15:0] p_4_11_i_fu_1163_p3;
wire   [0:0] tmp_81_11_i_fu_1169_p2;
wire   [15:0] read2_V_1_12_i_fu_1183_p2;
wire   [15:0] p_4_12_i_fu_1188_p3;
wire   [0:0] tmp_81_12_i_fu_1194_p2;
wire   [15:0] read2_V_1_13_i_fu_1208_p2;
wire   [15:0] p_4_13_i_fu_1213_p3;
wire   [0:0] tmp_81_13_i_fu_1219_p2;
wire   [15:0] read2_V_1_14_i_fu_1233_p2;
wire   [15:0] p_4_14_i_fu_1238_p3;
wire   [0:0] tmp_81_14_i_fu_1244_p2;
wire   [0:0] tmp_81_i_fu_1306_p2;
wire  signed [15:0] p_i_fu_1311_p3;
wire  signed [31:0] p_5_i_fu_1318_p1;
wire   [31:0] tmp_86_i_fu_1322_p2;
wire   [0:0] tmp_81_1_i_fu_1335_p2;
wire  signed [15:0] p_1_i_fu_1340_p3;
wire  signed [31:0] p_5_1_i_fu_1347_p1;
wire   [31:0] tmp_86_1_i_fu_1351_p2;
wire  signed [31:0] p_5_2_i_fu_1364_p1;
wire   [31:0] tmp_86_2_i_fu_1367_p2;
wire  signed [31:0] p_5_3_i_fu_1380_p1;
wire   [31:0] tmp_86_3_i_fu_1383_p2;
wire   [0:0] tmp_81_4_i_fu_1396_p2;
wire  signed [15:0] p_4_i_404_fu_1401_p3;
wire  signed [31:0] p_5_4_i_fu_1408_p1;
wire   [31:0] tmp_86_4_i_fu_1412_p2;
wire   [0:0] tmp_81_5_i_fu_1425_p2;
wire  signed [15:0] p_5_i_405_fu_1430_p3;
wire  signed [31:0] p_5_5_i_fu_1437_p1;
wire   [31:0] tmp_86_5_i_fu_1441_p2;
wire  signed [31:0] p_5_6_i_fu_1454_p1;
wire   [31:0] tmp_86_6_i_fu_1457_p2;
wire  signed [31:0] p_5_7_i_fu_1470_p1;
wire   [31:0] tmp_86_7_i_fu_1473_p2;
wire  signed [31:0] p_5_8_i_fu_1486_p1;
wire   [31:0] tmp_86_8_i_fu_1489_p2;
wire  signed [31:0] p_5_9_i_fu_1502_p1;
wire   [31:0] tmp_86_9_i_fu_1505_p2;
wire  signed [31:0] p_5_i_410_fu_1518_p1;
wire   [31:0] tmp_86_i_411_fu_1521_p2;
wire  signed [31:0] p_5_10_i_fu_1534_p1;
wire   [31:0] tmp_86_10_i_fu_1537_p2;
wire  signed [31:0] p_5_11_i_fu_1550_p1;
wire   [31:0] tmp_86_11_i_fu_1553_p2;
wire  signed [31:0] p_5_12_i_fu_1566_p1;
wire   [31:0] tmp_86_12_i_fu_1569_p2;
wire  signed [31:0] p_5_13_i_fu_1582_p1;
wire   [31:0] tmp_86_13_i_fu_1585_p2;
wire  signed [31:0] p_5_14_i_fu_1598_p1;
wire   [31:0] tmp_86_14_i_fu_1601_p2;
wire   [31:0] tmp3_fu_1725_p2;
wire   [31:0] tmp2_fu_1719_p2;
wire   [31:0] tmp6_fu_1743_p2;
wire   [31:0] tmp5_fu_1737_p2;
wire   [31:0] tmp10_fu_1761_p2;
wire   [31:0] tmp9_fu_1755_p2;
wire   [31:0] tmp13_fu_1779_p2;
wire   [31:0] tmp12_fu_1773_p2;
wire   [31:0] tmp11_fu_1785_p2;
wire   [31:0] tmp8_fu_1767_p2;
wire   [31:0] tmp_fu_1797_p2;
reg    grp_fu_485_ce;
reg    grp_fu_494_ce;
reg    grp_fu_503_ce;
reg    grp_fu_512_ce;
reg    grp_fu_521_ce;
reg    grp_fu_530_ce;
reg    grp_fu_539_ce;
reg    grp_fu_548_ce;
reg    grp_fu_557_ce;
reg    grp_fu_566_ce;
reg    grp_fu_575_ce;
reg    grp_fu_584_ce;
reg    grp_fu_593_ce;
reg    grp_fu_602_ce;
reg    grp_fu_611_ce;
reg    grp_fu_620_ce;
wire    ap_CS_fsm_state10;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [63:0] bound_fu_281_p00;
wire   [63:0] bound_fu_281_p10;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

softmax_mul_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 95 ))
softmax_mul_32ns_bkb_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_485_p0),
    .din1(tmp_171_reg_1963),
    .ce(grp_fu_485_ce),
    .dout(grp_fu_485_p2)
);

softmax_mul_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 95 ))
softmax_mul_32ns_bkb_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_494_p0),
    .din1(p_Result_29_1_i_reg_1968),
    .ce(grp_fu_494_ce),
    .dout(grp_fu_494_p2)
);

softmax_mul_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 95 ))
softmax_mul_32ns_bkb_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_503_p0),
    .din1(p_Result_29_2_i_reg_1973),
    .ce(grp_fu_503_ce),
    .dout(grp_fu_503_p2)
);

softmax_mul_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 95 ))
softmax_mul_32ns_bkb_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_512_p0),
    .din1(p_Result_29_3_i_reg_1978),
    .ce(grp_fu_512_ce),
    .dout(grp_fu_512_p2)
);

softmax_mul_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 95 ))
softmax_mul_32ns_bkb_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_521_p0),
    .din1(p_Result_29_4_i_reg_1983),
    .ce(grp_fu_521_ce),
    .dout(grp_fu_521_p2)
);

softmax_mul_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 95 ))
softmax_mul_32ns_bkb_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_530_p0),
    .din1(p_Result_29_5_i_reg_1988),
    .ce(grp_fu_530_ce),
    .dout(grp_fu_530_p2)
);

softmax_mul_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 95 ))
softmax_mul_32ns_bkb_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_539_p0),
    .din1(p_Result_29_6_i_reg_1993),
    .ce(grp_fu_539_ce),
    .dout(grp_fu_539_p2)
);

softmax_mul_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 95 ))
softmax_mul_32ns_bkb_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_548_p0),
    .din1(p_Result_29_7_i_reg_1998),
    .ce(grp_fu_548_ce),
    .dout(grp_fu_548_p2)
);

softmax_mul_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 95 ))
softmax_mul_32ns_bkb_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_557_p0),
    .din1(p_Result_29_8_i_reg_2003),
    .ce(grp_fu_557_ce),
    .dout(grp_fu_557_p2)
);

softmax_mul_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 95 ))
softmax_mul_32ns_bkb_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_566_p0),
    .din1(p_Result_29_9_i_reg_2008),
    .ce(grp_fu_566_ce),
    .dout(grp_fu_566_p2)
);

softmax_mul_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 95 ))
softmax_mul_32ns_bkb_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_575_p0),
    .din1(p_Result_29_i_reg_2013),
    .ce(grp_fu_575_ce),
    .dout(grp_fu_575_p2)
);

softmax_mul_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 95 ))
softmax_mul_32ns_bkb_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_584_p0),
    .din1(p_Result_29_10_i_reg_2018),
    .ce(grp_fu_584_ce),
    .dout(grp_fu_584_p2)
);

softmax_mul_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 95 ))
softmax_mul_32ns_bkb_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_593_p0),
    .din1(p_Result_29_11_i_reg_2023),
    .ce(grp_fu_593_ce),
    .dout(grp_fu_593_p2)
);

softmax_mul_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 95 ))
softmax_mul_32ns_bkb_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_602_p0),
    .din1(p_Result_29_12_i_reg_2028),
    .ce(grp_fu_602_ce),
    .dout(grp_fu_602_p2)
);

softmax_mul_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 95 ))
softmax_mul_32ns_bkb_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_611_p0),
    .din1(p_Result_29_13_i_reg_2033),
    .ce(grp_fu_611_ce),
    .dout(grp_fu_611_p2)
);

softmax_mul_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 95 ))
softmax_mul_32ns_bkb_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_620_p0),
    .din1(p_Result_29_14_i_reg_2038),
    .ce(grp_fu_620_ce),
    .dout(grp_fu_620_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_287_p2 == 1'd0))) begin
        indvar_flatten_reg_248 <= indvar_flatten_next_fu_292_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indvar_flatten_reg_248 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_287_p2 == 1'd0))) begin
        l_i_reg_259 <= l_fu_322_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l_i_reg_259 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bound_reg_1920 <= bound_fu_281_p2;
        tmp_i_reg_1915 <= tmp_i_fu_270_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_flatten_reg_1925 <= exitcond_flatten_fu_287_p2;
        exitcond_flatten_reg_1925_pp0_iter1_reg <= exitcond_flatten_reg_1925;
        tmp_61_i_reg_1934_pp0_iter1_reg <= tmp_61_i_reg_1934;
        tmp_62_i_reg_1954_pp0_iter1_reg <= tmp_62_i_reg_1954;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exitcond_flatten_reg_1925_pp0_iter2_reg <= exitcond_flatten_reg_1925_pp0_iter1_reg;
        exitcond_flatten_reg_1925_pp0_iter3_reg <= exitcond_flatten_reg_1925_pp0_iter2_reg;
        exitcond_flatten_reg_1925_pp0_iter4_reg <= exitcond_flatten_reg_1925_pp0_iter3_reg;
        tmp_61_i_reg_1934_pp0_iter2_reg <= tmp_61_i_reg_1934_pp0_iter1_reg;
        tmp_61_i_reg_1934_pp0_iter3_reg <= tmp_61_i_reg_1934_pp0_iter2_reg;
        tmp_61_i_reg_1934_pp0_iter4_reg <= tmp_61_i_reg_1934_pp0_iter3_reg;
        tmp_62_i_reg_1954_pp0_iter2_reg <= tmp_62_i_reg_1954_pp0_iter1_reg;
        tmp_62_i_reg_1954_pp0_iter3_reg <= tmp_62_i_reg_1954_pp0_iter2_reg;
        tmp_62_i_reg_1954_pp0_iter4_reg <= tmp_62_i_reg_1954_pp0_iter3_reg;
        tmp_62_i_reg_1954_pp0_iter5_reg <= tmp_62_i_reg_1954_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1925_pp0_iter3_reg == 1'd0))) begin
        p_10_i_reg_2365 <= p_10_i_fu_1150_p3;
        p_11_i_reg_2371 <= p_11_i_fu_1175_p3;
        p_12_i_reg_2377 <= p_12_i_fu_1200_p3;
        p_13_i_reg_2383 <= p_13_i_fu_1225_p3;
        p_14_i_reg_2389 <= p_14_i_fu_1250_p3;
        p_2_i_reg_2311 <= p_2_i_fu_953_p3;
        p_3_i_reg_2317 <= p_3_i_fu_978_p3;
        p_4_1_i_reg_2305 <= p_4_1_i_fu_930_p3;
        p_4_4_i_reg_2323 <= p_4_4_i_fu_991_p3;
        p_4_5_i_reg_2329 <= p_4_5_i_fu_1002_p3;
        p_4_i_reg_2299 <= p_4_i_fu_919_p3;
        p_6_i_reg_2335 <= p_6_i_fu_1025_p3;
        p_7_i_reg_2341 <= p_7_i_fu_1050_p3;
        p_8_i_reg_2347 <= p_8_i_fu_1075_p3;
        p_9_i_reg_2353 <= p_9_i_fu_1100_p3;
        p_i_409_reg_2359 <= p_i_409_fu_1125_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1925 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_29_10_i_reg_2018 <= {{in_quant_V_V_dout[767:704]}};
        p_Result_29_11_i_reg_2023 <= {{in_quant_V_V_dout[831:768]}};
        p_Result_29_12_i_reg_2028 <= {{in_quant_V_V_dout[895:832]}};
        p_Result_29_13_i_reg_2033 <= {{in_quant_V_V_dout[959:896]}};
        p_Result_29_14_i_reg_2038 <= {{in_quant_V_V_dout[1023:960]}};
        p_Result_29_1_i_reg_1968 <= {{in_quant_V_V_dout[127:64]}};
        p_Result_29_2_i_reg_1973 <= {{in_quant_V_V_dout[191:128]}};
        p_Result_29_3_i_reg_1978 <= {{in_quant_V_V_dout[255:192]}};
        p_Result_29_4_i_reg_1983 <= {{in_quant_V_V_dout[319:256]}};
        p_Result_29_5_i_reg_1988 <= {{in_quant_V_V_dout[383:320]}};
        p_Result_29_6_i_reg_1993 <= {{in_quant_V_V_dout[447:384]}};
        p_Result_29_7_i_reg_1998 <= {{in_quant_V_V_dout[511:448]}};
        p_Result_29_8_i_reg_2003 <= {{in_quant_V_V_dout[575:512]}};
        p_Result_29_9_i_reg_2008 <= {{in_quant_V_V_dout[639:576]}};
        p_Result_29_i_reg_2013 <= {{in_quant_V_V_dout[703:640]}};
        tmp_171_reg_1963 <= tmp_171_fu_328_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1925_pp0_iter2_reg == 1'd0))) begin
        read2_V_10_i_reg_2238 <= {{grp_fu_575_p2[81:66]}};
        read2_V_11_i_reg_2249 <= {{grp_fu_584_p2[81:66]}};
        read2_V_12_i_reg_2260 <= {{grp_fu_593_p2[81:66]}};
        read2_V_13_i_reg_2271 <= {{grp_fu_602_p2[81:66]}};
        read2_V_14_i_reg_2282 <= {{grp_fu_611_p2[81:66]}};
        read2_V_15_i_reg_2293 <= {{grp_fu_620_p2[81:66]}};
        read2_V_2_i_reg_2150 <= {{grp_fu_503_p2[81:66]}};
        read2_V_3_i_reg_2161 <= {{grp_fu_512_p2[81:66]}};
        read2_V_4_i_reg_2172 <= {{grp_fu_521_p2[81:66]}};
        read2_V_5_i_reg_2183 <= {{grp_fu_530_p2[81:66]}};
        read2_V_6_i_reg_2194 <= {{grp_fu_539_p2[81:66]}};
        read2_V_7_i_reg_2205 <= {{grp_fu_548_p2[81:66]}};
        read2_V_8_i_reg_2216 <= {{grp_fu_557_p2[81:66]}};
        read2_V_9_i_reg_2227 <= {{grp_fu_566_p2[81:66]}};
        read2_V_i_403_reg_2139 <= {{grp_fu_494_p2[81:66]}};
        read2_V_i_reg_2128 <= {{grp_fu_485_p2[81:66]}};
        tmp_172_reg_2123 <= grp_fu_485_p2[32'd65];
        tmp_173_reg_2134 <= grp_fu_494_p2[32'd65];
        tmp_174_reg_2145 <= grp_fu_503_p2[32'd65];
        tmp_175_reg_2156 <= grp_fu_512_p2[32'd65];
        tmp_176_reg_2167 <= grp_fu_521_p2[32'd65];
        tmp_177_reg_2178 <= grp_fu_530_p2[32'd65];
        tmp_178_reg_2189 <= grp_fu_539_p2[32'd65];
        tmp_179_reg_2200 <= grp_fu_548_p2[32'd65];
        tmp_180_reg_2211 <= grp_fu_557_p2[32'd65];
        tmp_181_reg_2222 <= grp_fu_566_p2[32'd65];
        tmp_182_reg_2233 <= grp_fu_575_p2[32'd65];
        tmp_183_reg_2244 <= grp_fu_584_p2[32'd65];
        tmp_184_reg_2255 <= grp_fu_593_p2[32'd65];
        tmp_185_reg_2266 <= grp_fu_602_p2[32'd65];
        tmp_186_reg_2277 <= grp_fu_611_p2[32'd65];
        tmp_187_reg_2288 <= grp_fu_620_p2[32'd65];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1925_pp0_iter4_reg == 1'd0))) begin
        sum_0_V_1_fu_136 <= sum_0_V_fu_1328_p3;
        sum_10_V_1_fu_176 <= sum_10_V_fu_1527_p3;
        sum_11_V_1_fu_180 <= sum_11_V_fu_1543_p3;
        sum_12_V_1_fu_184 <= sum_12_V_fu_1559_p3;
        sum_13_V_1_fu_188 <= sum_13_V_fu_1575_p3;
        sum_14_V_1_fu_192 <= sum_14_V_fu_1591_p3;
        sum_15_V_1_fu_196 <= sum_15_V_fu_1607_p3;
        sum_1_V_1_fu_140 <= sum_1_V_fu_1357_p3;
        sum_2_V_1_fu_144 <= sum_2_V_fu_1373_p3;
        sum_3_V_1_fu_148 <= sum_3_V_fu_1389_p3;
        sum_4_V_1_fu_152 <= sum_4_V_fu_1418_p3;
        sum_5_V_1_fu_156 <= sum_5_V_fu_1447_p3;
        sum_6_V_1_fu_160 <= sum_6_V_fu_1463_p3;
        sum_7_V_1_fu_164 <= sum_7_V_fu_1479_p3;
        sum_8_V_1_fu_168 <= sum_8_V_fu_1495_p3;
        sum_9_V_1_fu_172 <= sum_9_V_fu_1511_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_62_i_reg_1954_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp1_reg_2395 <= tmp1_fu_1731_p2;
        tmp4_reg_2400 <= tmp4_fu_1749_p2;
        tmp7_reg_2405 <= tmp7_fu_1791_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_287_p2 == 1'd0))) begin
        tmp_61_i_reg_1934 <= tmp_61_i_fu_311_p2;
        tmp_62_i_reg_1954 <= tmp_62_i_fu_317_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((in_proc_2_iter_c_V_V_full_n == 1'b0) | (in_proc_2_iter_r_V_V_full_n == 1'b0) | (in_quant_iter_r_V_V_empty_n == 1'b0) | (in_quant_iter_c_V_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_V_26_reg_1903 <= in_quant_iter_c_V_V_dout;
        tmp_V_reg_1910 <= in_quant_iter_r_V_V_dout;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_287_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_485_ce = 1'b1;
    end else begin
        grp_fu_485_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_494_ce = 1'b1;
    end else begin
        grp_fu_494_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_503_ce = 1'b1;
    end else begin
        grp_fu_503_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_512_ce = 1'b1;
    end else begin
        grp_fu_512_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_521_ce = 1'b1;
    end else begin
        grp_fu_521_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_530_ce = 1'b1;
    end else begin
        grp_fu_530_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_539_ce = 1'b1;
    end else begin
        grp_fu_539_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_548_ce = 1'b1;
    end else begin
        grp_fu_548_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_557_ce = 1'b1;
    end else begin
        grp_fu_557_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_566_ce = 1'b1;
    end else begin
        grp_fu_566_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_575_ce = 1'b1;
    end else begin
        grp_fu_575_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_584_ce = 1'b1;
    end else begin
        grp_fu_584_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_593_ce = 1'b1;
    end else begin
        grp_fu_593_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_602_ce = 1'b1;
    end else begin
        grp_fu_602_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_611_ce = 1'b1;
    end else begin
        grp_fu_611_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_620_ce = 1'b1;
    end else begin
        grp_fu_620_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (exitcond_flatten_reg_1925_pp0_iter4_reg == 1'd0))) begin
        in_proc_2_V_V_blk_n = in_proc_2_V_V_full_n;
    end else begin
        in_proc_2_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_1925_pp0_iter4_reg == 1'd0))) begin
        in_proc_2_V_V_write = 1'b1;
    end else begin
        in_proc_2_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        in_proc_2_iter_c_V_V_blk_n = in_proc_2_iter_c_V_V_full_n;
    end else begin
        in_proc_2_iter_c_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((in_proc_2_iter_c_V_V_full_n == 1'b0) | (in_proc_2_iter_r_V_V_full_n == 1'b0) | (in_quant_iter_r_V_V_empty_n == 1'b0) | (in_quant_iter_c_V_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        in_proc_2_iter_c_V_V_write = 1'b1;
    end else begin
        in_proc_2_iter_c_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        in_proc_2_iter_r_V_V_blk_n = in_proc_2_iter_r_V_V_full_n;
    end else begin
        in_proc_2_iter_r_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((in_proc_2_iter_c_V_V_full_n == 1'b0) | (in_proc_2_iter_r_V_V_full_n == 1'b0) | (in_quant_iter_r_V_V_empty_n == 1'b0) | (in_quant_iter_c_V_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        in_proc_2_iter_r_V_V_write = 1'b1;
    end else begin
        in_proc_2_iter_r_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1925 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_quant_V_V_blk_n = in_quant_V_V_empty_n;
    end else begin
        in_quant_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1925 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_quant_V_V_read = 1'b1;
    end else begin
        in_quant_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        in_quant_iter_c_V_V_blk_n = in_quant_iter_c_V_V_empty_n;
    end else begin
        in_quant_iter_c_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((in_proc_2_iter_c_V_V_full_n == 1'b0) | (in_proc_2_iter_r_V_V_full_n == 1'b0) | (in_quant_iter_r_V_V_empty_n == 1'b0) | (in_quant_iter_c_V_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        in_quant_iter_c_V_V_read = 1'b1;
    end else begin
        in_quant_iter_c_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        in_quant_iter_r_V_V_blk_n = in_quant_iter_r_V_V_empty_n;
    end else begin
        in_quant_iter_r_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((in_proc_2_iter_c_V_V_full_n == 1'b0) | (in_proc_2_iter_r_V_V_full_n == 1'b0) | (in_quant_iter_r_V_V_empty_n == 1'b0) | (in_quant_iter_c_V_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        in_quant_iter_r_V_V_read = 1'b1;
    end else begin
        in_quant_iter_r_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_62_i_reg_1954_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        sum_V_V_blk_n = sum_V_V_full_n;
    end else begin
        sum_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_62_i_reg_1954_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_V_V_write = 1'b1;
    end else begin
        sum_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((in_proc_2_iter_c_V_V_full_n == 1'b0) | (in_proc_2_iter_r_V_V_full_n == 1'b0) | (in_quant_iter_r_V_V_empty_n == 1'b0) | (in_quant_iter_c_V_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (exitcond_flatten_fu_287_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (exitcond_flatten_fu_287_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((exitcond_flatten_reg_1925 == 1'd0) & (in_quant_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_62_i_reg_1954_pp0_iter5_reg == 1'd1) & (sum_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((in_proc_2_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (exitcond_flatten_reg_1925_pp0_iter4_reg == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((exitcond_flatten_reg_1925 == 1'd0) & (in_quant_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_62_i_reg_1954_pp0_iter5_reg == 1'd1) & (sum_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((in_proc_2_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (exitcond_flatten_reg_1925_pp0_iter4_reg == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((exitcond_flatten_reg_1925 == 1'd0) & (in_quant_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_62_i_reg_1954_pp0_iter5_reg == 1'd1) & (sum_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((in_proc_2_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (exitcond_flatten_reg_1925_pp0_iter4_reg == 1'd0)));
end

always @ (*) begin
    ap_block_state1 = ((in_proc_2_iter_c_V_V_full_n == 1'b0) | (in_proc_2_iter_r_V_V_full_n == 1'b0) | (in_quant_iter_r_V_V_empty_n == 1'b0) | (in_quant_iter_c_V_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((exitcond_flatten_reg_1925 == 1'd0) & (in_quant_V_V_empty_n == 1'b0));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage0_iter5 = ((in_proc_2_V_V_full_n == 1'b0) & (exitcond_flatten_reg_1925_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter6 = ((tmp_62_i_reg_1954_pp0_iter5_reg == 1'd1) & (sum_V_V_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign bound_fu_281_p0 = bound_fu_281_p00;

assign bound_fu_281_p00 = tmp_V_26_reg_1903;

assign bound_fu_281_p1 = bound_fu_281_p10;

assign bound_fu_281_p10 = tmp_V_reg_1910;

assign bound_fu_281_p2 = (bound_fu_281_p0 * bound_fu_281_p1);

assign exitcond_flatten_fu_287_p2 = ((indvar_flatten_reg_248 == bound_reg_1920) ? 1'b1 : 1'b0);

assign exitcond_i2_fu_298_p2 = ((l_i_reg_259 == tmp_V_26_reg_1903) ? 1'b1 : 1'b0);

assign grp_fu_485_p0 = 95'd1614886140;

assign grp_fu_494_p0 = 95'd1614886140;

assign grp_fu_503_p0 = 95'd1614886140;

assign grp_fu_512_p0 = 95'd1614886140;

assign grp_fu_521_p0 = 95'd1614886140;

assign grp_fu_530_p0 = 95'd1614886140;

assign grp_fu_539_p0 = 95'd1614886140;

assign grp_fu_548_p0 = 95'd1614886140;

assign grp_fu_557_p0 = 95'd1614886140;

assign grp_fu_566_p0 = 95'd1614886140;

assign grp_fu_575_p0 = 95'd1614886140;

assign grp_fu_584_p0 = 95'd1614886140;

assign grp_fu_593_p0 = 95'd1614886140;

assign grp_fu_602_p0 = 95'd1614886140;

assign grp_fu_611_p0 = 95'd1614886140;

assign grp_fu_620_p0 = 95'd1614886140;

assign in_proc_2_V_V_din = {{{{{{{{{{{{{{{{p_14_i_reg_2389}, {p_13_i_reg_2383}}, {p_12_i_reg_2377}}, {p_11_i_reg_2371}}, {p_10_i_reg_2365}}, {p_i_409_reg_2359}}, {p_9_i_reg_2353}}, {p_8_i_reg_2347}}, {p_7_i_reg_2341}}, {p_6_i_reg_2335}}, {p_5_i_405_fu_1430_p3}}, {p_4_i_404_fu_1401_p3}}, {p_3_i_reg_2317}}, {p_2_i_reg_2311}}, {p_1_i_fu_1340_p3}}, {p_i_fu_1311_p3}};

assign in_proc_2_iter_c_V_V_din = in_quant_iter_c_V_V_dout;

assign in_proc_2_iter_r_V_V_din = in_quant_iter_r_V_V_dout;

assign indvar_flatten_next_fu_292_p2 = (indvar_flatten_reg_248 + 64'd1);

assign l_fu_322_p2 = (l_i_mid2_fu_303_p3 + 32'd1);

assign l_i_mid2_fu_303_p3 = ((exitcond_i2_fu_298_p2[0:0] === 1'b1) ? 32'd0 : l_i_reg_259);

assign p_10_i_fu_1150_p3 = ((tmp_81_10_i_fu_1144_p2[0:0] === 1'b1) ? 16'd1 : p_4_10_i_fu_1138_p3);

assign p_11_i_fu_1175_p3 = ((tmp_81_11_i_fu_1169_p2[0:0] === 1'b1) ? 16'd1 : p_4_11_i_fu_1163_p3);

assign p_12_i_fu_1200_p3 = ((tmp_81_12_i_fu_1194_p2[0:0] === 1'b1) ? 16'd1 : p_4_12_i_fu_1188_p3);

assign p_13_i_fu_1225_p3 = ((tmp_81_13_i_fu_1219_p2[0:0] === 1'b1) ? 16'd1 : p_4_13_i_fu_1213_p3);

assign p_14_i_fu_1250_p3 = ((tmp_81_14_i_fu_1244_p2[0:0] === 1'b1) ? 16'd1 : p_4_14_i_fu_1238_p3);

assign p_1_i_fu_1340_p3 = ((tmp_81_1_i_fu_1335_p2[0:0] === 1'b1) ? 16'd1 : p_4_1_i_reg_2305);

assign p_2_i_fu_953_p3 = ((tmp_81_2_i_fu_947_p2[0:0] === 1'b1) ? 16'd1 : p_4_2_i_fu_941_p3);

assign p_3_i_fu_978_p3 = ((tmp_81_3_i_fu_972_p2[0:0] === 1'b1) ? 16'd1 : p_4_3_i_fu_966_p3);

assign p_4_10_i_fu_1138_p3 = ((tmp_183_reg_2244[0:0] === 1'b1) ? read2_V_1_10_i_fu_1133_p2 : read2_V_11_i_reg_2249);

assign p_4_11_i_fu_1163_p3 = ((tmp_184_reg_2255[0:0] === 1'b1) ? read2_V_1_11_i_fu_1158_p2 : read2_V_12_i_reg_2260);

assign p_4_12_i_fu_1188_p3 = ((tmp_185_reg_2266[0:0] === 1'b1) ? read2_V_1_12_i_fu_1183_p2 : read2_V_13_i_reg_2271);

assign p_4_13_i_fu_1213_p3 = ((tmp_186_reg_2277[0:0] === 1'b1) ? read2_V_1_13_i_fu_1208_p2 : read2_V_14_i_reg_2282);

assign p_4_14_i_fu_1238_p3 = ((tmp_187_reg_2288[0:0] === 1'b1) ? read2_V_1_14_i_fu_1233_p2 : read2_V_15_i_reg_2293);

assign p_4_1_i_fu_930_p3 = ((tmp_173_reg_2134[0:0] === 1'b1) ? read2_V_1_1_i_fu_925_p2 : read2_V_i_403_reg_2139);

assign p_4_2_i_fu_941_p3 = ((tmp_174_reg_2145[0:0] === 1'b1) ? read2_V_1_2_i_fu_936_p2 : read2_V_2_i_reg_2150);

assign p_4_3_i_fu_966_p3 = ((tmp_175_reg_2156[0:0] === 1'b1) ? read2_V_1_3_i_fu_961_p2 : read2_V_3_i_reg_2161);

assign p_4_4_i_fu_991_p3 = ((tmp_176_reg_2167[0:0] === 1'b1) ? read2_V_1_4_i_fu_986_p2 : read2_V_4_i_reg_2172);

assign p_4_5_i_fu_1002_p3 = ((tmp_177_reg_2178[0:0] === 1'b1) ? read2_V_1_5_i_fu_997_p2 : read2_V_5_i_reg_2183);

assign p_4_6_i_fu_1013_p3 = ((tmp_178_reg_2189[0:0] === 1'b1) ? read2_V_1_6_i_fu_1008_p2 : read2_V_6_i_reg_2194);

assign p_4_7_i_fu_1038_p3 = ((tmp_179_reg_2200[0:0] === 1'b1) ? read2_V_1_7_i_fu_1033_p2 : read2_V_7_i_reg_2205);

assign p_4_8_i_fu_1063_p3 = ((tmp_180_reg_2211[0:0] === 1'b1) ? read2_V_1_8_i_fu_1058_p2 : read2_V_8_i_reg_2216);

assign p_4_9_i_fu_1088_p3 = ((tmp_181_reg_2222[0:0] === 1'b1) ? read2_V_1_9_i_fu_1083_p2 : read2_V_9_i_reg_2227);

assign p_4_i_404_fu_1401_p3 = ((tmp_81_4_i_fu_1396_p2[0:0] === 1'b1) ? 16'd1 : p_4_4_i_reg_2323);

assign p_4_i_407_fu_1113_p3 = ((tmp_182_reg_2233[0:0] === 1'b1) ? read2_V_1_i_406_fu_1108_p2 : read2_V_10_i_reg_2238);

assign p_4_i_fu_919_p3 = ((tmp_172_reg_2123[0:0] === 1'b1) ? read2_V_1_i_fu_914_p2 : read2_V_i_reg_2128);

assign p_5_10_i_fu_1534_p1 = p_10_i_reg_2365;

assign p_5_11_i_fu_1550_p1 = p_11_i_reg_2371;

assign p_5_12_i_fu_1566_p1 = p_12_i_reg_2377;

assign p_5_13_i_fu_1582_p1 = p_13_i_reg_2383;

assign p_5_14_i_fu_1598_p1 = p_14_i_reg_2389;

assign p_5_1_i_fu_1347_p1 = p_1_i_fu_1340_p3;

assign p_5_2_i_fu_1364_p1 = p_2_i_reg_2311;

assign p_5_3_i_fu_1380_p1 = p_3_i_reg_2317;

assign p_5_4_i_fu_1408_p1 = p_4_i_404_fu_1401_p3;

assign p_5_5_i_fu_1437_p1 = p_5_i_405_fu_1430_p3;

assign p_5_6_i_fu_1454_p1 = p_6_i_reg_2335;

assign p_5_7_i_fu_1470_p1 = p_7_i_reg_2341;

assign p_5_8_i_fu_1486_p1 = p_8_i_reg_2347;

assign p_5_9_i_fu_1502_p1 = p_9_i_reg_2353;

assign p_5_i_405_fu_1430_p3 = ((tmp_81_5_i_fu_1425_p2[0:0] === 1'b1) ? 16'd1 : p_4_5_i_reg_2329);

assign p_5_i_410_fu_1518_p1 = p_i_409_reg_2359;

assign p_5_i_fu_1318_p1 = p_i_fu_1311_p3;

assign p_6_i_fu_1025_p3 = ((tmp_81_6_i_fu_1019_p2[0:0] === 1'b1) ? 16'd1 : p_4_6_i_fu_1013_p3);

assign p_7_i_fu_1050_p3 = ((tmp_81_7_i_fu_1044_p2[0:0] === 1'b1) ? 16'd1 : p_4_7_i_fu_1038_p3);

assign p_8_i_fu_1075_p3 = ((tmp_81_8_i_fu_1069_p2[0:0] === 1'b1) ? 16'd1 : p_4_8_i_fu_1063_p3);

assign p_9_i_fu_1100_p3 = ((tmp_81_9_i_fu_1094_p2[0:0] === 1'b1) ? 16'd1 : p_4_9_i_fu_1088_p3);

assign p_i_409_fu_1125_p3 = ((tmp_81_i_408_fu_1119_p2[0:0] === 1'b1) ? 16'd1 : p_4_i_407_fu_1113_p3);

assign p_i_fu_1311_p3 = ((tmp_81_i_fu_1306_p2[0:0] === 1'b1) ? 16'd1 : p_4_i_reg_2299);

assign read2_V_1_10_i_fu_1133_p2 = (16'd1 + read2_V_11_i_reg_2249);

assign read2_V_1_11_i_fu_1158_p2 = (16'd1 + read2_V_12_i_reg_2260);

assign read2_V_1_12_i_fu_1183_p2 = (16'd1 + read2_V_13_i_reg_2271);

assign read2_V_1_13_i_fu_1208_p2 = (16'd1 + read2_V_14_i_reg_2282);

assign read2_V_1_14_i_fu_1233_p2 = (16'd1 + read2_V_15_i_reg_2293);

assign read2_V_1_1_i_fu_925_p2 = (16'd1 + read2_V_i_403_reg_2139);

assign read2_V_1_2_i_fu_936_p2 = (16'd1 + read2_V_2_i_reg_2150);

assign read2_V_1_3_i_fu_961_p2 = (16'd1 + read2_V_3_i_reg_2161);

assign read2_V_1_4_i_fu_986_p2 = (16'd1 + read2_V_4_i_reg_2172);

assign read2_V_1_5_i_fu_997_p2 = (16'd1 + read2_V_5_i_reg_2183);

assign read2_V_1_6_i_fu_1008_p2 = (16'd1 + read2_V_6_i_reg_2194);

assign read2_V_1_7_i_fu_1033_p2 = (16'd1 + read2_V_7_i_reg_2205);

assign read2_V_1_8_i_fu_1058_p2 = (16'd1 + read2_V_8_i_reg_2216);

assign read2_V_1_9_i_fu_1083_p2 = (16'd1 + read2_V_9_i_reg_2227);

assign read2_V_1_i_406_fu_1108_p2 = (16'd1 + read2_V_10_i_reg_2238);

assign read2_V_1_i_fu_914_p2 = (16'd1 + read2_V_i_reg_2128);

assign start_out = real_start;

assign sum_0_V_fu_1328_p3 = ((tmp_61_i_reg_1934_pp0_iter4_reg[0:0] === 1'b1) ? p_5_i_fu_1318_p1 : tmp_86_i_fu_1322_p2);

assign sum_10_V_fu_1527_p3 = ((tmp_61_i_reg_1934_pp0_iter4_reg[0:0] === 1'b1) ? p_5_i_410_fu_1518_p1 : tmp_86_i_411_fu_1521_p2);

assign sum_11_V_fu_1543_p3 = ((tmp_61_i_reg_1934_pp0_iter4_reg[0:0] === 1'b1) ? p_5_10_i_fu_1534_p1 : tmp_86_10_i_fu_1537_p2);

assign sum_12_V_fu_1559_p3 = ((tmp_61_i_reg_1934_pp0_iter4_reg[0:0] === 1'b1) ? p_5_11_i_fu_1550_p1 : tmp_86_11_i_fu_1553_p2);

assign sum_13_V_fu_1575_p3 = ((tmp_61_i_reg_1934_pp0_iter4_reg[0:0] === 1'b1) ? p_5_12_i_fu_1566_p1 : tmp_86_12_i_fu_1569_p2);

assign sum_14_V_fu_1591_p3 = ((tmp_61_i_reg_1934_pp0_iter4_reg[0:0] === 1'b1) ? p_5_13_i_fu_1582_p1 : tmp_86_13_i_fu_1585_p2);

assign sum_15_V_fu_1607_p3 = ((tmp_61_i_reg_1934_pp0_iter4_reg[0:0] === 1'b1) ? p_5_14_i_fu_1598_p1 : tmp_86_14_i_fu_1601_p2);

assign sum_1_V_fu_1357_p3 = ((tmp_61_i_reg_1934_pp0_iter4_reg[0:0] === 1'b1) ? p_5_1_i_fu_1347_p1 : tmp_86_1_i_fu_1351_p2);

assign sum_2_V_fu_1373_p3 = ((tmp_61_i_reg_1934_pp0_iter4_reg[0:0] === 1'b1) ? p_5_2_i_fu_1364_p1 : tmp_86_2_i_fu_1367_p2);

assign sum_3_V_fu_1389_p3 = ((tmp_61_i_reg_1934_pp0_iter4_reg[0:0] === 1'b1) ? p_5_3_i_fu_1380_p1 : tmp_86_3_i_fu_1383_p2);

assign sum_4_V_fu_1418_p3 = ((tmp_61_i_reg_1934_pp0_iter4_reg[0:0] === 1'b1) ? p_5_4_i_fu_1408_p1 : tmp_86_4_i_fu_1412_p2);

assign sum_5_V_fu_1447_p3 = ((tmp_61_i_reg_1934_pp0_iter4_reg[0:0] === 1'b1) ? p_5_5_i_fu_1437_p1 : tmp_86_5_i_fu_1441_p2);

assign sum_6_V_fu_1463_p3 = ((tmp_61_i_reg_1934_pp0_iter4_reg[0:0] === 1'b1) ? p_5_6_i_fu_1454_p1 : tmp_86_6_i_fu_1457_p2);

assign sum_7_V_fu_1479_p3 = ((tmp_61_i_reg_1934_pp0_iter4_reg[0:0] === 1'b1) ? p_5_7_i_fu_1470_p1 : tmp_86_7_i_fu_1473_p2);

assign sum_8_V_fu_1495_p3 = ((tmp_61_i_reg_1934_pp0_iter4_reg[0:0] === 1'b1) ? p_5_8_i_fu_1486_p1 : tmp_86_8_i_fu_1489_p2);

assign sum_9_V_fu_1511_p3 = ((tmp_61_i_reg_1934_pp0_iter4_reg[0:0] === 1'b1) ? p_5_9_i_fu_1502_p1 : tmp_86_9_i_fu_1505_p2);

assign sum_V_V_din = (tmp7_reg_2405 + tmp_fu_1797_p2);

assign tmp10_fu_1761_p2 = (sum_10_V_fu_1527_p3 + sum_11_V_fu_1543_p3);

assign tmp11_fu_1785_p2 = (tmp13_fu_1779_p2 + tmp12_fu_1773_p2);

assign tmp12_fu_1773_p2 = (sum_12_V_fu_1559_p3 + sum_13_V_fu_1575_p3);

assign tmp13_fu_1779_p2 = (sum_14_V_fu_1591_p3 + sum_15_V_fu_1607_p3);

assign tmp1_fu_1731_p2 = (tmp3_fu_1725_p2 + tmp2_fu_1719_p2);

assign tmp2_fu_1719_p2 = (sum_0_V_fu_1328_p3 + sum_1_V_fu_1357_p3);

assign tmp3_fu_1725_p2 = (sum_2_V_fu_1373_p3 + sum_3_V_fu_1389_p3);

assign tmp4_fu_1749_p2 = (tmp6_fu_1743_p2 + tmp5_fu_1737_p2);

assign tmp5_fu_1737_p2 = (sum_4_V_fu_1418_p3 + sum_5_V_fu_1447_p3);

assign tmp6_fu_1743_p2 = (sum_6_V_fu_1463_p3 + sum_7_V_fu_1479_p3);

assign tmp7_fu_1791_p2 = (tmp11_fu_1785_p2 + tmp8_fu_1767_p2);

assign tmp8_fu_1767_p2 = (tmp10_fu_1761_p2 + tmp9_fu_1755_p2);

assign tmp9_fu_1755_p2 = (sum_8_V_fu_1495_p3 + sum_9_V_fu_1511_p3);

assign tmp_171_fu_328_p1 = in_quant_V_V_dout[63:0];

assign tmp_61_i_fu_311_p2 = ((l_i_mid2_fu_303_p3 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_62_i_fu_317_p2 = ((l_i_mid2_fu_303_p3 == tmp_i_reg_1915) ? 1'b1 : 1'b0);

assign tmp_81_10_i_fu_1144_p2 = ((p_4_10_i_fu_1138_p3 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_81_11_i_fu_1169_p2 = ((p_4_11_i_fu_1163_p3 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_81_12_i_fu_1194_p2 = ((p_4_12_i_fu_1188_p3 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_81_13_i_fu_1219_p2 = ((p_4_13_i_fu_1213_p3 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_81_14_i_fu_1244_p2 = ((p_4_14_i_fu_1238_p3 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_81_1_i_fu_1335_p2 = ((p_4_1_i_reg_2305 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_81_2_i_fu_947_p2 = ((p_4_2_i_fu_941_p3 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_81_3_i_fu_972_p2 = ((p_4_3_i_fu_966_p3 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_81_4_i_fu_1396_p2 = ((p_4_4_i_reg_2323 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_81_5_i_fu_1425_p2 = ((p_4_5_i_reg_2329 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_81_6_i_fu_1019_p2 = ((p_4_6_i_fu_1013_p3 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_81_7_i_fu_1044_p2 = ((p_4_7_i_fu_1038_p3 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_81_8_i_fu_1069_p2 = ((p_4_8_i_fu_1063_p3 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_81_9_i_fu_1094_p2 = ((p_4_9_i_fu_1088_p3 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_81_i_408_fu_1119_p2 = ((p_4_i_407_fu_1113_p3 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_81_i_fu_1306_p2 = ((p_4_i_reg_2299 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_86_10_i_fu_1537_p2 = ($signed(p_5_10_i_fu_1534_p1) + $signed(sum_11_V_1_fu_180));

assign tmp_86_11_i_fu_1553_p2 = ($signed(p_5_11_i_fu_1550_p1) + $signed(sum_12_V_1_fu_184));

assign tmp_86_12_i_fu_1569_p2 = ($signed(p_5_12_i_fu_1566_p1) + $signed(sum_13_V_1_fu_188));

assign tmp_86_13_i_fu_1585_p2 = ($signed(p_5_13_i_fu_1582_p1) + $signed(sum_14_V_1_fu_192));

assign tmp_86_14_i_fu_1601_p2 = ($signed(p_5_14_i_fu_1598_p1) + $signed(sum_15_V_1_fu_196));

assign tmp_86_1_i_fu_1351_p2 = ($signed(p_5_1_i_fu_1347_p1) + $signed(sum_1_V_1_fu_140));

assign tmp_86_2_i_fu_1367_p2 = ($signed(p_5_2_i_fu_1364_p1) + $signed(sum_2_V_1_fu_144));

assign tmp_86_3_i_fu_1383_p2 = ($signed(p_5_3_i_fu_1380_p1) + $signed(sum_3_V_1_fu_148));

assign tmp_86_4_i_fu_1412_p2 = ($signed(p_5_4_i_fu_1408_p1) + $signed(sum_4_V_1_fu_152));

assign tmp_86_5_i_fu_1441_p2 = ($signed(p_5_5_i_fu_1437_p1) + $signed(sum_5_V_1_fu_156));

assign tmp_86_6_i_fu_1457_p2 = ($signed(p_5_6_i_fu_1454_p1) + $signed(sum_6_V_1_fu_160));

assign tmp_86_7_i_fu_1473_p2 = ($signed(p_5_7_i_fu_1470_p1) + $signed(sum_7_V_1_fu_164));

assign tmp_86_8_i_fu_1489_p2 = ($signed(p_5_8_i_fu_1486_p1) + $signed(sum_8_V_1_fu_168));

assign tmp_86_9_i_fu_1505_p2 = ($signed(p_5_9_i_fu_1502_p1) + $signed(sum_9_V_1_fu_172));

assign tmp_86_i_411_fu_1521_p2 = ($signed(p_5_i_410_fu_1518_p1) + $signed(sum_10_V_1_fu_176));

assign tmp_86_i_fu_1322_p2 = ($signed(p_5_i_fu_1318_p1) + $signed(sum_0_V_1_fu_136));

assign tmp_fu_1797_p2 = (tmp4_reg_2400 + tmp1_reg_2395);

assign tmp_i_fu_270_p2 = ($signed(tmp_V_26_reg_1903) + $signed(32'd4294967295));

endmodule //QuantAct_1_channel
