                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.0.1 #6227 (Oct  2 2015) (Linux)
                              4 ; This file was generated Fri Oct  2 17:15:19 2015
                              5 ;--------------------------------------------------------
                              6 	.module labs
                              7 	.optsdcc -mds400 --model-flat24
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; CPU specific extensions
                             11 ;--------------------------------------------------------
                             12 .flat24 on		; 24 bit flat addressing
                    0084     13 dpl1	=	0x84
                    0085     14 dph1	=	0x85
                    0086     15 dps	=	0x86
                    0093     16 dpx	=	0x93
                    0095     17 dpx1	=	0x95
                    009B     18 esp	=	0x9B
                    009C     19 ap	=	0x9C
                    009C     20 _ap	=	0x9C
                    00D1     21 mcnt0	=	0xD1
                    00D2     22 mcnt1	=	0xD2
                    00D3     23 ma	=	0xD3
                    00D4     24 mb	=	0xD4
                    00D5     25 mc	=	0xD5
                    00D1     26 F1	=	0xD1	; user flag
                             27 ;--------------------------------------------------------
                             28 ; Public variables in this module
                             29 ;--------------------------------------------------------
                             30 	.globl _labs
                             31 ;--------------------------------------------------------
                             32 ; special function registers
                             33 ;--------------------------------------------------------
                             34 ;--------------------------------------------------------
                             35 ; special function bits
                             36 ;--------------------------------------------------------
                             37 ;--------------------------------------------------------
                             38 ; overlayable register banks
                             39 ;--------------------------------------------------------
                             40 	.area REG_BANK_0	(REL,OVR,DATA)
   0000                      41 	.ds 8
                             42 	.area REG_BANK_3	(REL,OVR,DATA)
   0000                      43 	.ds 8
                             44 ;--------------------------------------------------------
                             45 ; internal ram data
                             46 ;--------------------------------------------------------
                             47 	.area DSEG    (DATA)
                             48 ;--------------------------------------------------------
                             49 ; overlayable items in internal ram 
                             50 ;--------------------------------------------------------
                             51 	.area OSEG    (OVR,DATA)
                             52 ;--------------------------------------------------------
                             53 ; indirectly addressable internal ram data
                             54 ;--------------------------------------------------------
                             55 	.area ISEG    (DATA)
                             56 ;--------------------------------------------------------
                             57 ; absolute internal ram data
                             58 ;--------------------------------------------------------
                             59 	.area IABS    (ABS,DATA)
                             60 	.area IABS    (ABS,DATA)
                             61 ;--------------------------------------------------------
                             62 ; bit data
                             63 ;--------------------------------------------------------
                             64 	.area BSEG    (BIT)
                             65 ;--------------------------------------------------------
                             66 ; paged external ram data
                             67 ;--------------------------------------------------------
                             68 	.area PSEG    (PAG,XDATA)
                             69 ;--------------------------------------------------------
                             70 ; external ram data
                             71 ;--------------------------------------------------------
                             72 	.area XSEG    (XDATA)
                             73 ;--------------------------------------------------------
                             74 ; absolute external ram data
                             75 ;--------------------------------------------------------
                             76 	.area XABS    (ABS,XDATA)
                             77 ;--------------------------------------------------------
                             78 ; external initialized ram data
                             79 ;--------------------------------------------------------
                             80 	.area XISEG   (XDATA)
                             81 ;--------------------------------------------------------
                             82 ; global & static initialisations
                             83 ;--------------------------------------------------------
                             84 	.area HOME    (CODE)
                             85 	.area GSINIT  (CODE)
                             86 	.area GSFINAL (CODE)
                             87 	.area GSINIT  (CODE)
                             88 ;--------------------------------------------------------
                             89 ; Home
                             90 ;--------------------------------------------------------
                             91 	.area HOME    (CODE)
                             92 	.area HOME    (CODE)
                             93 ;--------------------------------------------------------
                             94 ; code
                             95 ;--------------------------------------------------------
                             96 	.area CSEG    (CODE)
                             97 ;------------------------------------------------------------
                             98 ;Allocation info for local variables in function 'labs'
                             99 ;------------------------------------------------------------
                            100 ;j                         Allocated to registers r2 r3 r4 r5 
                            101 ;------------------------------------------------------------
                            102 ;	labs.c:63: long int labs(long int j)
                            103 ;	-----------------------------------------
                            104 ;	 function labs
                            105 ;	-----------------------------------------
   0000                     106 _labs:
                    0002    107 	ar2 = 0x02
                    0003    108 	ar3 = 0x03
                    0004    109 	ar4 = 0x04
                    0005    110 	ar5 = 0x05
                    0006    111 	ar6 = 0x06
                    0007    112 	ar7 = 0x07
                    0000    113 	ar0 = 0x00
                    0001    114 	ar1 = 0x01
   0000 AA 82               115 	mov	r2,dpl
   0002 AB 83               116 	mov	r3,dph
   0004 AC 93               117 	mov	r4,dpx
   0006 AD F0               118 	mov	r5,b
                            119 ;	labs.c:65: return (j < 0) ? -j : j;
   0008 ED                  120 	mov	a,r5
   0009 30 E7 0F            121 	jnb  acc.7,00103$
   000C                     122 00106$:
   000C C3                  123 	clr	c
   000D E4                  124 	clr	a
   000E 9A                  125 	subb	a,r2
   000F FE                  126 	mov	r6,a
   0010 E4                  127 	clr	a
   0011 9B                  128 	subb	a,r3
   0012 FF                  129 	mov	r7,a
   0013 E4                  130 	clr	a
   0014 9C                  131 	subb	a,r4
   0015 F8                  132 	mov	r0,a
   0016 E4                  133 	clr	a
   0017 9D                  134 	subb	a,r5
   0018 F9                  135 	mov	r1,a
   0019 80 08               136 	sjmp 00104$
   001B                     137 00103$:
                            138 ;	genAssign: resultIsFar = FALSE
   001B 8A 06               139 	mov	ar6,r2
   001D 8B 07               140 	mov	ar7,r3
   001F 8C 00               141 	mov	ar0,r4
   0021 8D 01               142 	mov	ar1,r5
   0023                     143 00104$:
   0023 8E 82               144 	mov	dpl,r6
   0025 8F 83               145 	mov	dph,r7
   0027 88 93               146 	mov	dpx,r0
   0029 89 F0               147 	mov	b,r1
   002B                     148 00101$:
   002B 22                  149 	ret
                            150 	.area CSEG    (CODE)
                            151 	.area CONST   (CODE)
                            152 	.area XINIT   (CODE)
                            153 	.area CABS    (ABS,CODE)
