orientation,row,col,pin_num_in_cell,port_name,mapped_pin,GPIO_type,Associated Clock,Clock Edge
TOP,,,,gfpga_pad_IO_A2F[0],pad_fpga_io[0],in,,
TOP,,,,gfpga_pad_IO_F2A[0],pad_fpga_io[0],out,,
TOP,,,,gfpga_pad_IO_A2F[1],pad_fpga_io[1],in,,
TOP,,,,gfpga_pad_IO_F2A[1],pad_fpga_io[1],out,,
TOP,,,,gfpga_pad_IO_A2F[2],pad_fpga_io[2],in,,
TOP,,,,gfpga_pad_IO_F2A[2],pad_fpga_io[2],out,,
TOP,,,,gfpga_pad_IO_A2F[3],pad_fpga_io[3],in,,
TOP,,,,gfpga_pad_IO_F2A[3],pad_fpga_io[3],out,,
TOP,,,,gfpga_pad_IO_A2F[4],pad_fpga_io[4],in,,
TOP,,,,gfpga_pad_IO_F2A[4],pad_fpga_io[4],out,,
TOP,,,,gfpga_pad_IO_A2F[5],pad_fpga_io[5],in,,
TOP,,,,gfpga_pad_IO_F2A[5],pad_fpga_io[5],out,,
TOP,,,,gfpga_pad_IO_A2F[6],pad_fpga_io[6],in,,
TOP,,,,gfpga_pad_IO_F2A[6],pad_fpga_io[6],out,,
TOP,,,,gfpga_pad_IO_A2F[7],pad_fpga_io[7],in,,
TOP,,,,gfpga_pad_IO_F2A[7],pad_fpga_io[7],out,,
TOP,,,,gfpga_pad_IO_A2F[8],pad_fpga_io[8],in,,
TOP,,,,gfpga_pad_IO_F2A[8],pad_fpga_io[8],out,,
TOP,,,,gfpga_pad_IO_A2F[9],pad_fpga_io[9],in,,
TOP,,,,gfpga_pad_IO_F2A[9],pad_fpga_io[9],out,,
TOP,,,,gfpga_pad_IO_A2F[10],pad_fpga_io[10],in,,
TOP,,,,gfpga_pad_IO_F2A[10],pad_fpga_io[10],out,,
TOP,,,,gfpga_pad_IO_A2F[11],pad_fpga_io[11],in,,
TOP,,,,gfpga_pad_IO_F2A[11],pad_fpga_io[11],out,,
TOP,,,,gfpga_pad_IO_A2F[12],pad_fpga_io[12],in,,
TOP,,,,gfpga_pad_IO_F2A[12],pad_fpga_io[12],out,,
TOP,,,,gfpga_pad_IO_A2F[13],pad_fpga_io[13],in,,
TOP,,,,gfpga_pad_IO_F2A[13],pad_fpga_io[13],out,,
TOP,,,,gfpga_pad_IO_A2F[14],pad_fpga_io[14],in,,
TOP,,,,gfpga_pad_IO_F2A[14],pad_fpga_io[14],out,,
TOP,,,,gfpga_pad_IO_A2F[15],pad_fpga_io[15],in,,
TOP,,,,gfpga_pad_IO_F2A[15],pad_fpga_io[15],out,,