
;; Function main (main, funcdef_no=0, decl_uid=1910, cgraph_uid=0)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
verify found no changes in insn with uid = 9.
verify found no changes in insn with uid = 14.
verify found no changes in insn with uid = 19.
verify found no changes in insn with uid = 24.
verify found no changes in insn with uid = 29.
verify found no changes in insn with uid = 35.
verify found no changes in insn with uid = 38.
verify found no changes in insn with uid = 41.
verify found no changes in insn with uid = 44.
verify found no changes in insn with uid = 47.
verify found no changes in insn with uid = 50.
verify found no changes in insn with uid = 53.
verify found no changes in insn with uid = 56.
verify found no changes in insn with uid = 59.
verify found no changes in insn with uid = 62.
verify found no changes in insn with uid = 65.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r83: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r83,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r82: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r82,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r81: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r81,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r80: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r80,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r79: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r79,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r78: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r78,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r77: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r77,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r76: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r76,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r75: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r75,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r74: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r74,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r73: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r73,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r72: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r72,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r71: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a17 (r71,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r70: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a19 (r70,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r69: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a21 (r69,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r68: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a23 (r68,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r67: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r67,l0) best AREG, allocno GENERAL_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r65,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a18 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a20 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a22 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a24 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r67,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a1(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a2(r83,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a3(r82,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a4(r81,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a5(r80,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a6(r79,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a7(r78,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a8(r77,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a9(r76,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a10(r75,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a11(r74,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a12(r65,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a13(r73,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a14(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a15(r72,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a16(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a17(r71,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a18(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a19(r70,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a20(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a21(r69,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a22(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a23(r68,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a24(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8

   Insn 76(l0): point = 0
   Insn 73(l0): point = 2
   Insn 69(l0): point = 4
   Insn 66(l0): point = 6
   Insn 65(l0): point = 8
   Insn 64(l0): point = 10
   Insn 63(l0): point = 12
   Insn 62(l0): point = 14
   Insn 61(l0): point = 16
   Insn 60(l0): point = 18
   Insn 59(l0): point = 20
   Insn 58(l0): point = 22
   Insn 57(l0): point = 24
   Insn 56(l0): point = 26
   Insn 55(l0): point = 28
   Insn 54(l0): point = 30
   Insn 53(l0): point = 32
   Insn 52(l0): point = 34
   Insn 51(l0): point = 36
   Insn 50(l0): point = 38
   Insn 49(l0): point = 40
   Insn 48(l0): point = 42
   Insn 47(l0): point = 44
   Insn 46(l0): point = 46
   Insn 45(l0): point = 48
   Insn 44(l0): point = 50
   Insn 43(l0): point = 52
   Insn 42(l0): point = 54
   Insn 41(l0): point = 56
   Insn 40(l0): point = 58
   Insn 39(l0): point = 60
   Insn 38(l0): point = 62
   Insn 37(l0): point = 64
   Insn 36(l0): point = 66
   Insn 35(l0): point = 68
   Insn 34(l0): point = 70
   Insn 33(l0): point = 72
   Insn 32(l0): point = 74
   Insn 31(l0): point = 76
   Insn 30(l0): point = 78
   Insn 29(l0): point = 80
   Insn 28(l0): point = 82
   Insn 27(l0): point = 84
   Insn 26(l0): point = 86
   Insn 25(l0): point = 88
   Insn 24(l0): point = 90
   Insn 23(l0): point = 92
   Insn 22(l0): point = 94
   Insn 21(l0): point = 96
   Insn 20(l0): point = 98
   Insn 19(l0): point = 100
   Insn 18(l0): point = 102
   Insn 17(l0): point = 104
   Insn 16(l0): point = 106
   Insn 15(l0): point = 108
   Insn 14(l0): point = 110
   Insn 13(l0): point = 112
   Insn 12(l0): point = 114
   Insn 11(l0): point = 116
   Insn 10(l0): point = 118
   Insn 9(l0): point = 120
   Insn 8(l0): point = 122
   Insn 7(l0): point = 124
   Insn 6(l0): point = 126
   Insn 5(l0): point = 128
 a0(r67): [3..4]
 a1(r66): [5..6]
 a2(r83): [11..12]
 a3(r82): [17..18]
 a4(r81): [23..24]
 a5(r80): [29..30]
 a6(r79): [35..36]
 a7(r78): [41..42]
 a8(r77): [47..48]
 a9(r76): [53..54]
 a10(r75): [59..60]
 a11(r74): [65..66]
 a12(r65): [69..76]
 a13(r73): [71..72]
 a14(r64): [77..78]
 a15(r72): [83..84]
 a16(r63): [87..88]
 a17(r71): [93..94]
 a18(r62): [97..98]
 a19(r70): [103..104]
 a20(r61): [107..108]
 a21(r69): [113..114]
 a22(r60): [117..118]
 a23(r68): [123..124]
 a24(r59): [127..128]
Compressing live ranges: from 131 to 48 - 36%
Ranges after the compression:
 a0(r67): [0..1]
 a1(r66): [2..3]
 a2(r83): [4..5]
 a3(r82): [6..7]
 a4(r81): [8..9]
 a5(r80): [10..11]
 a6(r79): [12..13]
 a7(r78): [14..15]
 a8(r77): [16..17]
 a9(r76): [18..19]
 a10(r75): [20..21]
 a11(r74): [22..23]
 a12(r65): [24..25]
 a13(r73): [24..25]
 a14(r64): [26..27]
 a15(r72): [28..29]
 a16(r63): [30..31]
 a17(r71): [32..33]
 a18(r62): [34..35]
 a19(r70): [36..37]
 a20(r61): [38..39]
 a21(r69): [40..41]
 a22(r60): [42..43]
 a23(r68): [44..45]
 a24(r59): [46..47]
  regions=1, blocks=3, points=48
    allocnos=25 (big 0), copies=0, conflicts=0, ranges=25
Disposition:
   24:r59  l0     0   22:r60  l0     0   20:r61  l0     0   18:r62  l0     0
   16:r63  l0     0   14:r64  l0     0   12:r65  l0     0    1:r66  l0     0
    0:r67  l0     0   23:r68  l0     0   21:r69  l0     0   19:r70  l0     0
   17:r71  l0     0   15:r72  l0     0   13:r73  l0     1   11:r74  l0     0
   10:r75  l0     0    9:r76  l0     0    8:r77  l0     0    7:r78  l0     0
    6:r79  l0     0    5:r80  l0     0    4:r81  l0     0    3:r82  l0     0
    2:r83  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


main

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={18d,2u} r1={17d} r2={17d} r6={1d,2u} r7={1d,62u} r8={16d} r9={16d} r10={16d} r11={16d} r12={16d} r13={16d} r14={16d} r15={16d} r16={1d,1u} r17={33d} r18={16d} r19={16d} r20={1d,19u,16e} r21={16d} r22={16d} r23={16d} r24={16d} r25={16d} r26={16d} r27={16d} r28={16d} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={16d} r38={16d} r39={16d} r40={16d} r41={16d} r42={16d} r43={16d} r44={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,1u} r81={1d,1u} r82={1d,1u} r83={1d,1u} 
;;    total ref usage 913{786d,111u,16e} in 65{49 regular + 16 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 59 [ animalName.0 ])
        (mem/f/c:SI (symbol_ref:SI ("animalName") [flags 0x2]  <var_decl 0x40855da8 animalName>) [0 animalName+0 S4 A32])) ../main/main.c:31 89 {*movsi_internal}
     (nil))
(insn 6 5 7 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 59 [ animalName.0 ])) ../main/main.c:31 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ animalName.0 ])
        (nil)))
(insn 7 6 8 2 (parallel [
            (set (reg:SI 68)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -196 [0xffffffffffffff3c])))
            (clobber (reg:CC 17 flags))
        ]) ../main/main.c:31 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 8 7 9 2 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 68)) ../main/main.c:31 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 68)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -196 [0xffffffffffffff3c]))
            (nil))))
(call_insn 9 8 10 2 (call (mem:QI (symbol_ref:SI ("new_Animal") [flags 0x41]  <function_decl 0x4087b600 new_Animal>) [0 new_Animal S1 A8])
        (const_int 8 [0x8])) ../main/main.c:31 655 {*call}
     (nil)
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 10 9 11 2 (set (reg/f:SI 60 [ birdName.1 ])
        (mem/f/c:SI (symbol_ref:SI ("birdName") [flags 0x2]  <var_decl 0x40855e04 birdName>) [0 birdName+0 S4 A32])) ../main/main.c:32 89 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 60 [ birdName.1 ])) ../main/main.c:32 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60 [ birdName.1 ])
        (nil)))
(insn 12 11 13 2 (parallel [
            (set (reg:SI 69)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -136 [0xffffffffffffff78])))
            (clobber (reg:CC 17 flags))
        ]) ../main/main.c:32 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 13 12 14 2 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 69)) ../main/main.c:32 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 69)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -136 [0xffffffffffffff78]))
            (nil))))
(call_insn 14 13 15 2 (call (mem:QI (symbol_ref:SI ("new_Bird") [flags 0x41]  <function_decl 0x4087b000 new_Bird>) [0 new_Bird S1 A8])
        (const_int 8 [0x8])) ../main/main.c:32 655 {*call}
     (nil)
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 15 14 16 2 (set (reg/f:SI 61 [ mutantBirdName.2 ])
        (mem/f/c:SI (symbol_ref:SI ("mutantBirdName") [flags 0x2]  <var_decl 0x40855e60 mutantBirdName>) [0 mutantBirdName+0 S4 A32])) ../main/main.c:33 89 {*movsi_internal}
     (nil))
(insn 16 15 17 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 61 [ mutantBirdName.2 ])) ../main/main.c:33 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61 [ mutantBirdName.2 ])
        (nil)))
(insn 17 16 18 2 (parallel [
            (set (reg:SI 70)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -92 [0xffffffffffffffa4])))
            (clobber (reg:CC 17 flags))
        ]) ../main/main.c:33 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 18 17 19 2 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 70)) ../main/main.c:33 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 70)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -92 [0xffffffffffffffa4]))
            (nil))))
(call_insn 19 18 20 2 (call (mem:QI (symbol_ref:SI ("new_Bird") [flags 0x41]  <function_decl 0x4087b000 new_Bird>) [0 new_Bird S1 A8])
        (const_int 8 [0x8])) ../main/main.c:33 655 {*call}
     (nil)
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 20 19 21 2 (set (reg/f:SI 62 [ catsName.3 ])
        (mem/f/c:SI (symbol_ref:SI ("catsName") [flags 0x2]  <var_decl 0x40855f18 catsName>) [0 catsName+0 S4 A32])) ../main/main.c:34 89 {*movsi_internal}
     (nil))
(insn 21 20 22 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 62 [ catsName.3 ])) ../main/main.c:34 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 62 [ catsName.3 ])
        (nil)))
(insn 22 21 23 2 (parallel [
            (set (reg:SI 71)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -168 [0xffffffffffffff58])))
            (clobber (reg:CC 17 flags))
        ]) ../main/main.c:34 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 23 22 24 2 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 71)) ../main/main.c:34 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 71)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -168 [0xffffffffffffff58]))
            (nil))))
(call_insn 24 23 25 2 (call (mem:QI (symbol_ref:SI ("new_Cat") [flags 0x41]  <function_decl 0x4087bd80 new_Cat>) [0 new_Cat S1 A8])
        (const_int 8 [0x8])) ../main/main.c:34 655 {*call}
     (nil)
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 25 24 26 2 (set (reg/f:SI 63 [ crowName.4 ])
        (mem/f/c:SI (symbol_ref:SI ("crowName") [flags 0x2]  <var_decl 0x40855ebc crowName>) [0 crowName+0 S4 A32])) ../main/main.c:35 89 {*movsi_internal}
     (nil))
(insn 26 25 27 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 63 [ crowName.4 ])) ../main/main.c:35 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 63 [ crowName.4 ])
        (nil)))
(insn 27 26 28 2 (parallel [
            (set (reg:SI 72)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) ../main/main.c:35 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 28 27 29 2 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 72)) ../main/main.c:35 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 72)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))
(call_insn 29 28 30 2 (call (mem:QI (symbol_ref:SI ("new_Crow") [flags 0x41]  <function_decl 0x40880580 new_Crow>) [0 new_Crow S1 A8])
        (const_int 8 [0x8])) ../main/main.c:35 655 {*call}
     (nil)
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 30 29 31 2 (parallel [
            (set (reg/f:SI 64 [ mutantBird.5 ])
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -92 [0xffffffffffffffa4])))
            (clobber (reg:CC 17 flags))
        ]) ../main/main.c:38 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 31 30 32 2 (set (reg/f:SI 65 [ D.1980 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 64 [ mutantBird.5 ])
                (const_int 8 [0x8])) [0 MEM[(struct Animal *)mutantBird.5_6].vtable.setLegs+0 S4 A32])) ../main/main.c:38 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 64 [ mutantBird.5 ])
        (nil)))
(insn 32 31 33 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (const_int 3 [0x3])) ../main/main.c:38 89 {*movsi_internal}
     (nil))
(insn 33 32 34 2 (parallel [
            (set (reg:SI 73)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -92 [0xffffffffffffffa4])))
            (clobber (reg:CC 17 flags))
        ]) ../main/main.c:38 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 34 33 35 2 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 73)) ../main/main.c:38 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 73)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -92 [0xffffffffffffffa4]))
            (nil))))
(call_insn 35 34 36 2 (call (mem:QI (reg/f:SI 65 [ D.1980 ]) [0 *_7 S1 A8])
        (const_int 8 [0x8])) ../main/main.c:38 655 {*call}
     (expr_list:REG_DEAD (reg/f:SI 65 [ D.1980 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 36 35 37 2 (parallel [
            (set (reg:SI 74)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -196 [0xffffffffffffff3c])))
            (clobber (reg:CC 17 flags))
        ]) ../main/main.c:42 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 37 36 38 2 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 74)) ../main/main.c:42 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 74)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -196 [0xffffffffffffff3c]))
            (nil))))
(call_insn 38 37 39 2 (call (mem:QI (symbol_ref:SI ("test_animal") [flags 0x3]  <function_decl 0x40880680 test_animal>) [0 test_animal S1 A8])
        (const_int 4 [0x4])) ../main/main.c:42 655 {*call}
     (nil)
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 39 38 40 2 (parallel [
            (set (reg:SI 75)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -136 [0xffffffffffffff78])))
            (clobber (reg:CC 17 flags))
        ]) ../main/main.c:43 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 40 39 41 2 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 75)) ../main/main.c:43 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 75)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -136 [0xffffffffffffff78]))
            (nil))))
(call_insn 41 40 42 2 (call (mem:QI (symbol_ref:SI ("test_animal") [flags 0x3]  <function_decl 0x40880680 test_animal>) [0 test_animal S1 A8])
        (const_int 4 [0x4])) ../main/main.c:43 655 {*call}
     (nil)
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 42 41 43 2 (parallel [
            (set (reg:SI 76)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -92 [0xffffffffffffffa4])))
            (clobber (reg:CC 17 flags))
        ]) ../main/main.c:44 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 43 42 44 2 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 76)) ../main/main.c:44 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 76)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -92 [0xffffffffffffffa4]))
            (nil))))
(call_insn 44 43 45 2 (call (mem:QI (symbol_ref:SI ("test_animal") [flags 0x3]  <function_decl 0x40880680 test_animal>) [0 test_animal S1 A8])
        (const_int 4 [0x4])) ../main/main.c:44 655 {*call}
     (nil)
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 45 44 46 2 (parallel [
            (set (reg:SI 77)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -168 [0xffffffffffffff58])))
            (clobber (reg:CC 17 flags))
        ]) ../main/main.c:45 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 46 45 47 2 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 77)) ../main/main.c:45 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 77)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -168 [0xffffffffffffff58]))
            (nil))))
(call_insn 47 46 48 2 (call (mem:QI (symbol_ref:SI ("test_animal") [flags 0x3]  <function_decl 0x40880680 test_animal>) [0 test_animal S1 A8])
        (const_int 4 [0x4])) ../main/main.c:45 655 {*call}
     (nil)
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 48 47 49 2 (parallel [
            (set (reg:SI 78)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) ../main/main.c:46 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 49 48 50 2 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 78)) ../main/main.c:46 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 78)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))
(call_insn 50 49 51 2 (call (mem:QI (symbol_ref:SI ("test_animal") [flags 0x3]  <function_decl 0x40880680 test_animal>) [0 test_animal S1 A8])
        (const_int 4 [0x4])) ../main/main.c:46 655 {*call}
     (nil)
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 51 50 52 2 (parallel [
            (set (reg:SI 79)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -168 [0xffffffffffffff58])))
            (clobber (reg:CC 17 flags))
        ]) ../main/main.c:48 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 52 51 53 2 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 79)) ../main/main.c:48 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 79)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -168 [0xffffffffffffff58]))
            (nil))))
(call_insn 53 52 54 2 (call (mem:QI (symbol_ref:SI ("test_cat") [flags 0x3]  <function_decl 0x40880800 test_cat>) [0 test_cat S1 A8])
        (const_int 4 [0x4])) ../main/main.c:48 655 {*call}
     (nil)
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 54 53 55 2 (parallel [
            (set (reg:SI 80)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -136 [0xffffffffffffff78])))
            (clobber (reg:CC 17 flags))
        ]) ../main/main.c:50 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 55 54 56 2 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 80)) ../main/main.c:50 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 80)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -136 [0xffffffffffffff78]))
            (nil))))
(call_insn 56 55 57 2 (call (mem:QI (symbol_ref:SI ("test_bird") [flags 0x3]  <function_decl 0x40880700 test_bird>) [0 test_bird S1 A8])
        (const_int 4 [0x4])) ../main/main.c:50 655 {*call}
     (nil)
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 57 56 58 2 (parallel [
            (set (reg:SI 81)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -92 [0xffffffffffffffa4])))
            (clobber (reg:CC 17 flags))
        ]) ../main/main.c:51 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 58 57 59 2 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 81)) ../main/main.c:51 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 81)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -92 [0xffffffffffffffa4]))
            (nil))))
(call_insn 59 58 60 2 (call (mem:QI (symbol_ref:SI ("test_bird") [flags 0x3]  <function_decl 0x40880700 test_bird>) [0 test_bird S1 A8])
        (const_int 4 [0x4])) ../main/main.c:51 655 {*call}
     (nil)
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 60 59 61 2 (parallel [
            (set (reg:SI 82)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) ../main/main.c:52 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 61 60 62 2 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 82)) ../main/main.c:52 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 82)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))
(call_insn 62 61 63 2 (call (mem:QI (symbol_ref:SI ("test_bird") [flags 0x3]  <function_decl 0x40880700 test_bird>) [0 test_bird S1 A8])
        (const_int 4 [0x4])) ../main/main.c:52 655 {*call}
     (nil)
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 63 62 64 2 (parallel [
            (set (reg:SI 83)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) ../main/main.c:54 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 64 63 65 2 (set (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg:SI 83)) ../main/main.c:54 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 83)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))
(call_insn 65 64 66 2 (call (mem:QI (symbol_ref:SI ("test_crow") [flags 0x3]  <function_decl 0x40880780 test_crow>) [0 test_crow S1 A8])
        (const_int 4 [0x4])) ../main/main.c:54 655 {*call}
     (nil)
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 66 65 69 2 (set (reg:SI 66 [ D.1981 ])
        (const_int 0 [0])) ../main/main.c:56 89 {*movsi_internal}
     (nil))
(insn 69 66 73 2 (set (reg:SI 67 [ <retval> ])
        (reg:SI 66 [ D.1981 ])) ../main/main.c:56 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 66 [ D.1981 ])
        (nil)))
(insn 73 69 76 2 (set (reg/i:SI 0 ax)
        (reg:SI 67 [ <retval> ])) ../main/main.c:57 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 67 [ <retval> ])
        (nil)))
(insn 76 73 0 2 (use (reg/i:SI 0 ax)) ../main/main.c:57 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function test_animal (test_animal, funcdef_no=1, decl_uid=1901, cgraph_uid=1)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
verify found no changes in insn with uid = 6.
verify found no changes in insn with uid = 11.
verify found no changes in insn with uid = 16.
verify found no changes in insn with uid = 21.
verify found no changes in insn with uid = 25.
verify found no changes in insn with uid = 27.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r68: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r68,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r67: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r67,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r65,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r62,l0) best AREG, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r62,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a1(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a2(r68,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a3(r67,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a4(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a5(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a6(r65,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a7(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a8(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a9(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8

   Insn 27(l0): point = 0
   Insn 26(l0): point = 2
   Insn 25(l0): point = 4
   Insn 24(l0): point = 6
   Insn 23(l0): point = 8
   Insn 22(l0): point = 10
   Insn 21(l0): point = 12
   Insn 20(l0): point = 14
   Insn 19(l0): point = 16
   Insn 18(l0): point = 18
   Insn 17(l0): point = 20
   Insn 16(l0): point = 22
   Insn 15(l0): point = 24
   Insn 14(l0): point = 26
   Insn 13(l0): point = 28
   Insn 12(l0): point = 30
   Insn 11(l0): point = 32
   Insn 10(l0): point = 34
   Insn 9(l0): point = 36
   Insn 8(l0): point = 38
   Insn 7(l0): point = 40
   Insn 6(l0): point = 42
   Insn 5(l0): point = 44
 a0(r62): [9..10]
 a1(r61): [13..18]
 a2(r68): [15..16]
 a3(r67): [19..20]
 a4(r60): [23..28]
 a5(r66): [25..26]
 a6(r65): [29..30]
 a7(r59): [33..38]
 a8(r64): [35..36]
 a9(r63): [39..40]
Compressing live ranges: from 47 to 14 - 29%
Ranges after the compression:
 a0(r62): [0..1]
 a1(r61): [2..3]
 a2(r68): [2..3]
 a3(r67): [4..5]
 a4(r60): [6..7]
 a5(r66): [6..7]
 a6(r65): [8..9]
 a7(r59): [10..11]
 a8(r64): [10..11]
 a9(r63): [12..13]
  regions=1, blocks=3, points=14
    allocnos=10 (big 0), copies=0, conflicts=0, ranges=10
Disposition:
    7:r59  l0     0    4:r60  l0     0    1:r61  l0     0    0:r62  l0     0
    9:r63  l0     0    8:r64  l0     1    6:r65  l0     0    5:r66  l0     1
    3:r67  l0     0    2:r68  l0     1
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


test_animal

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 6[bp] 7[sp]
;;  ref usage 	r0={7d,1u} r1={7d} r2={7d} r6={1d,2u} r7={1d,22u} r8={6d} r9={6d} r10={6d} r11={6d} r12={6d} r13={6d} r14={6d} r15={6d} r16={1d,7u} r17={6d} r18={6d} r19={6d} r20={1d,2u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} 
;;    total ref usage 337{293d,44u,0e} in 23{17 regular + 6 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63 64 65 66 67 68
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*.LC5") [flags 0x2]  <var_decl 0x4088fcf0 *.LC5>)) ../main/main.c:61 89 {*movsi_internal}
     (nil))
(call_insn 6 5 7 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x407f4a80 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 4 [0x4]))) ../main/main.c:61 662 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 7 6 8 2 (set (reg/f:SI 63)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 ani+0 S4 A32])) ../main/main.c:63 89 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 59 [ D.1982 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 63)
                (const_int 4 [0x4])) [0 ani_1(D)->vtable.talk+0 S4 A32])) ../main/main.c:63 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 63)
        (nil)))
(insn 9 8 10 2 (set (reg/f:SI 64)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 ani+0 S4 A32])) ../main/main.c:63 89 {*movsi_internal}
     (nil))
(insn 10 9 11 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 64)) ../main/main.c:63 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 64)
        (nil)))
(call_insn 11 10 12 2 (call (mem:QI (reg/f:SI 59 [ D.1982 ]) [0 *_2 S1 A8])
        (const_int 4 [0x4])) ../main/main.c:63 655 {*call}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.1982 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 12 11 13 2 (set (reg/f:SI 65)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 ani+0 S4 A32])) ../main/main.c:64 89 {*movsi_internal}
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 60 [ D.1982 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 65)
                (const_int 16 [0x10])) [0 ani_1(D)->vtable.location+0 S4 A32])) ../main/main.c:64 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 65)
        (nil)))
(insn 14 13 15 2 (set (reg/f:SI 66)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 ani+0 S4 A32])) ../main/main.c:64 89 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 66)) ../main/main.c:64 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 66)
        (nil)))
(call_insn 16 15 17 2 (call (mem:QI (reg/f:SI 60 [ D.1982 ]) [0 *_3 S1 A8])
        (const_int 4 [0x4])) ../main/main.c:64 655 {*call}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.1982 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 17 16 18 2 (set (reg/f:SI 67)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 ani+0 S4 A32])) ../main/main.c:66 89 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg/f:SI 61 [ D.1983 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 67)
                (const_int 12 [0xc])) [0 ani_1(D)->vtable.getLegs+0 S4 A32])) ../main/main.c:66 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 67)
        (nil)))
(insn 19 18 20 2 (set (reg/f:SI 68)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 ani+0 S4 A32])) ../main/main.c:66 89 {*movsi_internal}
     (nil))
(insn 20 19 21 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 68)) ../main/main.c:66 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 68)
        (nil)))
(call_insn 21 20 22 2 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:SI 61 [ D.1983 ]) [0 *_4 S1 A8])
            (const_int 4 [0x4]))) ../main/main.c:66 662 {*call_value}
     (expr_list:REG_DEAD (reg/f:SI 61 [ D.1983 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 22 21 23 2 (set (reg:SI 62 [ D.1984 ])
        (reg:SI 0 ax)) ../main/main.c:66 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 23 22 24 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 62 [ D.1984 ])) ../main/main.c:66 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 62 [ D.1984 ])
        (nil)))
(insn 24 23 25 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*.LC6") [flags 0x2]  <var_decl 0x4088fd4c *.LC6>)) ../main/main.c:66 89 {*movsi_internal}
     (nil))
(call_insn 25 24 26 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x407f4700 printf>) [0 __builtin_printf S1 A8])
            (const_int 8 [0x8]))) ../main/main.c:66 662 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 26 25 27 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*.LC7") [flags 0x2]  <var_decl 0x4088fda8 *.LC7>)) ../main/main.c:68 89 {*movsi_internal}
     (nil))
(call_insn 27 26 0 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x407f4a80 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 4 [0x4]))) ../main/main.c:68 662 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function test_cat (test_cat, funcdef_no=2, decl_uid=1907, cgraph_uid=2)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
verify found no changes in insn with uid = 6.
verify found no changes in insn with uid = 11.
verify found no changes in insn with uid = 16.
verify found no changes in insn with uid = 21.
verify found no changes in insn with uid = 25.
verify found no changes in insn with uid = 30.
verify found no changes in insn with uid = 32.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r71: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r71,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r70: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r70,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r69: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r69,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r68: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r68,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r67: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r67,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r65,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a3 (r62,l0) best AREG, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a1(r71,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a2(r70,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a3(r62,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a4(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a5(r69,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a6(r68,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a7(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a8(r67,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a9(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a10(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a11(r65,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a12(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8

   Insn 32(l0): point = 0
   Insn 31(l0): point = 2
   Insn 30(l0): point = 4
   Insn 29(l0): point = 6
   Insn 28(l0): point = 8
   Insn 27(l0): point = 10
   Insn 26(l0): point = 12
   Insn 25(l0): point = 14
   Insn 24(l0): point = 16
   Insn 23(l0): point = 18
   Insn 22(l0): point = 20
   Insn 21(l0): point = 22
   Insn 20(l0): point = 24
   Insn 19(l0): point = 26
   Insn 18(l0): point = 28
   Insn 17(l0): point = 30
   Insn 16(l0): point = 32
   Insn 15(l0): point = 34
   Insn 14(l0): point = 36
   Insn 13(l0): point = 38
   Insn 12(l0): point = 40
   Insn 11(l0): point = 42
   Insn 10(l0): point = 44
   Insn 9(l0): point = 46
   Insn 8(l0): point = 48
   Insn 7(l0): point = 50
   Insn 6(l0): point = 52
   Insn 5(l0): point = 54
 a0(r63): [5..10]
 a1(r71): [7..8]
 a2(r70): [11..12]
 a3(r62): [19..20]
 a4(r61): [23..28]
 a5(r69): [25..26]
 a6(r68): [29..30]
 a7(r60): [33..38]
 a8(r67): [35..36]
 a9(r66): [39..40]
 a10(r59): [43..48]
 a11(r65): [45..46]
 a12(r64): [49..50]
Compressing live ranges: from 57 to 18 - 31%
Ranges after the compression:
 a0(r63): [0..1]
 a1(r71): [0..1]
 a2(r70): [2..3]
 a3(r62): [4..5]
 a4(r61): [6..7]
 a5(r69): [6..7]
 a6(r68): [8..9]
 a7(r60): [10..11]
 a8(r67): [10..11]
 a9(r66): [12..13]
 a10(r59): [14..15]
 a11(r65): [14..15]
 a12(r64): [16..17]
  regions=1, blocks=3, points=18
    allocnos=13 (big 0), copies=0, conflicts=0, ranges=13
Disposition:
   10:r59  l0     0    7:r60  l0     0    4:r61  l0     0    3:r62  l0     0
    0:r63  l0     0   12:r64  l0     0   11:r65  l0     1    9:r66  l0     0
    8:r67  l0     1    6:r68  l0     0    5:r69  l0     1    2:r70  l0     0
    1:r71  l0     1
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


test_cat

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 6[bp] 7[sp]
;;  ref usage 	r0={8d,1u} r1={8d} r2={8d} r6={1d,2u} r7={1d,25u} r8={7d} r9={7d} r10={7d} r11={7d} r12={7d} r13={7d} r14={7d} r15={7d} r16={1d,9u} r17={7d} r18={7d} r19={7d} r20={1d,2u} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={7d} r37={7d} r38={7d} r39={7d} r40={7d} r41={7d} r42={7d} r43={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} 
;;    total ref usage 394{342d,52u,0e} in 28{21 regular + 7 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63 64 65 66 67 68 69 70 71
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*.LC8") [flags 0x2]  <var_decl 0x4088ff74 *.LC8>)) ../main/main.c:73 89 {*movsi_internal}
     (nil))
(call_insn 6 5 7 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x407f4a80 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 4 [0x4]))) ../main/main.c:73 662 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 7 6 8 2 (set (reg/f:SI 64)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 cat+0 S4 A32])) ../main/main.c:75 89 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 59 [ D.1988 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 64)
                (const_int 4 [0x4])) [0 MEM[(struct Animal *)cat_1(D)].vtable.talk+0 S4 A32])) ../main/main.c:75 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 64)
        (nil)))
(insn 9 8 10 2 (set (reg/f:SI 65)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 cat+0 S4 A32])) ../main/main.c:75 89 {*movsi_internal}
     (nil))
(insn 10 9 11 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 65)) ../main/main.c:75 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 65)
        (nil)))
(call_insn 11 10 12 2 (call (mem:QI (reg/f:SI 59 [ D.1988 ]) [0 *_2 S1 A8])
        (const_int 4 [0x4])) ../main/main.c:75 655 {*call}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.1988 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 12 11 13 2 (set (reg/f:SI 66)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 cat+0 S4 A32])) ../main/main.c:76 89 {*movsi_internal}
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 60 [ D.1988 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 66)
                (const_int 16 [0x10])) [0 MEM[(struct Animal *)cat_1(D)].vtable.location+0 S4 A32])) ../main/main.c:76 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 66)
        (nil)))
(insn 14 13 15 2 (set (reg/f:SI 67)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 cat+0 S4 A32])) ../main/main.c:76 89 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 67)) ../main/main.c:76 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 67)
        (nil)))
(call_insn 16 15 17 2 (call (mem:QI (reg/f:SI 60 [ D.1988 ]) [0 *_3 S1 A8])
        (const_int 4 [0x4])) ../main/main.c:76 655 {*call}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.1988 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 17 16 18 2 (set (reg/f:SI 68)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 cat+0 S4 A32])) ../main/main.c:78 89 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg/f:SI 61 [ D.1989 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 68)
                (const_int 12 [0xc])) [0 MEM[(struct Animal *)cat_1(D)].vtable.getLegs+0 S4 A32])) ../main/main.c:78 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 68)
        (nil)))
(insn 19 18 20 2 (set (reg/f:SI 69)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 cat+0 S4 A32])) ../main/main.c:78 89 {*movsi_internal}
     (nil))
(insn 20 19 21 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 69)) ../main/main.c:78 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 69)
        (nil)))
(call_insn 21 20 22 2 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:SI 61 [ D.1989 ]) [0 *_4 S1 A8])
            (const_int 4 [0x4]))) ../main/main.c:78 662 {*call_value}
     (expr_list:REG_DEAD (reg/f:SI 61 [ D.1989 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 22 21 23 2 (set (reg:SI 62 [ D.1990 ])
        (reg:SI 0 ax)) ../main/main.c:78 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 23 22 24 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 62 [ D.1990 ])) ../main/main.c:78 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 62 [ D.1990 ])
        (nil)))
(insn 24 23 25 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*.LC6") [flags 0x2]  <var_decl 0x4088fd4c *.LC6>)) ../main/main.c:78 89 {*movsi_internal}
     (nil))
(call_insn 25 24 26 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x407f4700 printf>) [0 __builtin_printf S1 A8])
            (const_int 8 [0x8]))) ../main/main.c:78 662 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 26 25 27 2 (set (reg/f:SI 70)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 cat+0 S4 A32])) ../main/main.c:80 89 {*movsi_internal}
     (nil))
(insn 27 26 28 2 (set (reg/f:SI 63 [ D.1991 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 70)
                (const_int 28 [0x1c])) [0 cat_1(D)->vtable.meow+0 S4 A32])) ../main/main.c:80 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 70)
        (nil)))
(insn 28 27 29 2 (set (reg/f:SI 71)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 cat+0 S4 A32])) ../main/main.c:80 89 {*movsi_internal}
     (nil))
(insn 29 28 30 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 71)) ../main/main.c:80 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 71)
        (nil)))
(call_insn 30 29 31 2 (call (mem:QI (reg/f:SI 63 [ D.1991 ]) [0 *_6 S1 A8])
        (const_int 4 [0x4])) ../main/main.c:80 655 {*call}
     (expr_list:REG_DEAD (reg/f:SI 63 [ D.1991 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 31 30 32 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*.LC7") [flags 0x2]  <var_decl 0x4088fda8 *.LC7>)) ../main/main.c:82 89 {*movsi_internal}
     (nil))
(call_insn 32 31 0 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x407f4a80 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 4 [0x4]))) ../main/main.c:82 662 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function test_bird (test_bird, funcdef_no=3, decl_uid=1903, cgraph_uid=3)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
verify found no changes in insn with uid = 6.
verify found no changes in insn with uid = 11.
verify found no changes in insn with uid = 16.
verify found no changes in insn with uid = 21.
verify found no changes in insn with uid = 25.
verify found no changes in insn with uid = 31.
verify found no changes in insn with uid = 36.
verify found no changes in insn with uid = 40.
verify found no changes in insn with uid = 46.
verify found no changes in insn with uid = 51.
verify found no changes in insn with uid = 55.
verify found no changes in insn with uid = 57.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r82: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r82,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r81: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r81,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r80: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r80,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r79: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r79,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r78: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r78,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r77: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r77,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r76: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r76,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r75: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r75,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r74: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r74,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r73: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a17 (r73,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r72: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a19 (r72,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r71: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a20 (r71,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r70: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a22 (r70,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r69: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a23 (r69,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r68: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r68,l0) best AREG, allocno GENERAL_REGS
    r67: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r67,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a7 (r65,l0) best AREG, allocno GENERAL_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a14 (r62,l0) best AREG, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a18 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a21 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r68,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a1(r67,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a2(r82,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a3(r81,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a4(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a5(r80,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a6(r79,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a7(r65,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a8(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a9(r78,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a10(r77,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a11(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a12(r76,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a13(r75,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a14(r62,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a15(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a16(r74,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a17(r73,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a18(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a19(r72,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a20(r71,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a21(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a22(r70,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a23(r69,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8

   Insn 57(l0): point = 0
   Insn 56(l0): point = 2
   Insn 55(l0): point = 4
   Insn 54(l0): point = 6
   Insn 53(l0): point = 8
   Insn 52(l0): point = 10
   Insn 51(l0): point = 12
   Insn 50(l0): point = 14
   Insn 49(l0): point = 16
   Insn 48(l0): point = 18
   Insn 47(l0): point = 20
   Insn 46(l0): point = 22
   Insn 45(l0): point = 24
   Insn 44(l0): point = 26
   Insn 43(l0): point = 28
   Insn 42(l0): point = 30
   Insn 41(l0): point = 32
   Insn 40(l0): point = 34
   Insn 39(l0): point = 36
   Insn 38(l0): point = 38
   Insn 37(l0): point = 40
   Insn 36(l0): point = 42
   Insn 35(l0): point = 44
   Insn 34(l0): point = 46
   Insn 33(l0): point = 48
   Insn 32(l0): point = 50
   Insn 31(l0): point = 52
   Insn 30(l0): point = 54
   Insn 29(l0): point = 56
   Insn 28(l0): point = 58
   Insn 27(l0): point = 60
   Insn 26(l0): point = 62
   Insn 25(l0): point = 64
   Insn 24(l0): point = 66
   Insn 23(l0): point = 68
   Insn 22(l0): point = 70
   Insn 21(l0): point = 72
   Insn 20(l0): point = 74
   Insn 19(l0): point = 76
   Insn 18(l0): point = 78
   Insn 17(l0): point = 80
   Insn 16(l0): point = 82
   Insn 15(l0): point = 84
   Insn 14(l0): point = 86
   Insn 13(l0): point = 88
   Insn 12(l0): point = 90
   Insn 11(l0): point = 92
   Insn 10(l0): point = 94
   Insn 9(l0): point = 96
   Insn 8(l0): point = 98
   Insn 7(l0): point = 100
   Insn 6(l0): point = 102
   Insn 5(l0): point = 104
 a0(r68): [9..10]
 a1(r67): [13..18]
 a2(r82): [15..16]
 a3(r81): [19..20]
 a4(r66): [23..30]
 a5(r80): [25..26]
 a6(r79): [31..32]
 a7(r65): [39..40]
 a8(r64): [43..48]
 a9(r78): [45..46]
 a10(r77): [49..50]
 a11(r63): [53..60]
 a12(r76): [55..56]
 a13(r75): [61..62]
 a14(r62): [69..70]
 a15(r61): [73..78]
 a16(r74): [75..76]
 a17(r73): [79..80]
 a18(r60): [83..88]
 a19(r72): [85..86]
 a20(r71): [89..90]
 a21(r59): [93..98]
 a22(r70): [95..96]
 a23(r69): [99..100]
Compressing live ranges: from 107 to 34 - 31%
Ranges after the compression:
 a0(r68): [0..1]
 a1(r67): [2..3]
 a2(r82): [2..3]
 a3(r81): [4..5]
 a4(r66): [6..7]
 a5(r80): [6..7]
 a6(r79): [8..9]
 a7(r65): [10..11]
 a8(r64): [12..13]
 a9(r78): [12..13]
 a10(r77): [14..15]
 a11(r63): [16..17]
 a12(r76): [16..17]
 a13(r75): [18..19]
 a14(r62): [20..21]
 a15(r61): [22..23]
 a16(r74): [22..23]
 a17(r73): [24..25]
 a18(r60): [26..27]
 a19(r72): [26..27]
 a20(r71): [28..29]
 a21(r59): [30..31]
 a22(r70): [30..31]
 a23(r69): [32..33]
  regions=1, blocks=3, points=34
    allocnos=24 (big 0), copies=0, conflicts=0, ranges=24
Disposition:
   21:r59  l0     0   18:r60  l0     0   15:r61  l0     0   14:r62  l0     0
   11:r63  l0     0    8:r64  l0     0    7:r65  l0     0    4:r66  l0     0
    1:r67  l0     0    0:r68  l0     0   23:r69  l0     0   22:r70  l0     1
   20:r71  l0     0   19:r72  l0     1   17:r73  l0     0   16:r74  l0     1
   13:r75  l0     0   12:r76  l0     1   10:r77  l0     0    9:r78  l0     1
    6:r79  l0     0    5:r80  l0     1    3:r81  l0     0    2:r82  l0     1
+++Costs: overall -3, reg -3, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


test_bird

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 6[bp] 7[sp]
;;  ref usage 	r0={13d,3u} r1={13d} r2={13d} r6={1d,2u} r7={1d,48u} r8={12d} r9={12d} r10={12d} r11={12d} r12={12d} r13={12d} r14={12d} r15={12d} r16={1d,15u} r17={12d} r18={12d} r19={12d} r20={1d,2u} r21={12d} r22={12d} r23={12d} r24={12d} r25={12d} r26={12d} r27={12d} r28={12d} r29={12d} r30={12d} r31={12d} r32={12d} r33={12d} r34={12d} r35={12d} r36={12d} r37={12d} r38={12d} r39={12d} r40={12d} r41={12d} r42={12d} r43={12d} r44={12d} r45={12d} r46={12d} r47={12d} r48={12d} r49={12d} r50={12d} r51={12d} r52={12d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,1u} r81={1d,1u} r82={1d,1u} 
;;    total ref usage 677{583d,94u,0e} in 53{41 regular + 12 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*.LC9") [flags 0x2]  <var_decl 0x408a10b8 *.LC9>)) ../main/main.c:87 89 {*movsi_internal}
     (nil))
(call_insn 6 5 7 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x407f4a80 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 4 [0x4]))) ../main/main.c:87 662 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 7 6 8 2 (set (reg/f:SI 69)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:89 89 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 59 [ D.1993 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 69)
                (const_int 4 [0x4])) [0 MEM[(struct Animal *)bird_1(D)].vtable.talk+0 S4 A32])) ../main/main.c:89 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 69)
        (nil)))
(insn 9 8 10 2 (set (reg/f:SI 70)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:89 89 {*movsi_internal}
     (nil))
(insn 10 9 11 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 70)) ../main/main.c:89 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 70)
        (nil)))
(call_insn 11 10 12 2 (call (mem:QI (reg/f:SI 59 [ D.1993 ]) [0 *_2 S1 A8])
        (const_int 4 [0x4])) ../main/main.c:89 655 {*call}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.1993 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 12 11 13 2 (set (reg/f:SI 71)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:90 89 {*movsi_internal}
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 60 [ D.1993 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 71)
                (const_int 16 [0x10])) [0 MEM[(struct Animal *)bird_1(D)].vtable.location+0 S4 A32])) ../main/main.c:90 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 71)
        (nil)))
(insn 14 13 15 2 (set (reg/f:SI 72)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:90 89 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 72)) ../main/main.c:90 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 72)
        (nil)))
(call_insn 16 15 17 2 (call (mem:QI (reg/f:SI 60 [ D.1993 ]) [0 *_3 S1 A8])
        (const_int 4 [0x4])) ../main/main.c:90 655 {*call}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.1993 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 17 16 18 2 (set (reg/f:SI 73)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:92 89 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg/f:SI 61 [ D.1994 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 73)
                (const_int 12 [0xc])) [0 MEM[(struct Animal *)bird_1(D)].vtable.getLegs+0 S4 A32])) ../main/main.c:92 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 73)
        (nil)))
(insn 19 18 20 2 (set (reg/f:SI 74)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:92 89 {*movsi_internal}
     (nil))
(insn 20 19 21 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 74)) ../main/main.c:92 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 74)
        (nil)))
(call_insn 21 20 22 2 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:SI 61 [ D.1994 ]) [0 *_4 S1 A8])
            (const_int 4 [0x4]))) ../main/main.c:92 662 {*call_value}
     (expr_list:REG_DEAD (reg/f:SI 61 [ D.1994 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 22 21 23 2 (set (reg:SI 62 [ D.1995 ])
        (reg:SI 0 ax)) ../main/main.c:92 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 23 22 24 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 62 [ D.1995 ])) ../main/main.c:92 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 62 [ D.1995 ])
        (nil)))
(insn 24 23 25 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*.LC6") [flags 0x2]  <var_decl 0x4088fd4c *.LC6>)) ../main/main.c:92 89 {*movsi_internal}
     (nil))
(call_insn 25 24 26 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x407f4700 printf>) [0 __builtin_printf S1 A8])
            (const_int 8 [0x8]))) ../main/main.c:92 662 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 26 25 27 2 (set (reg/f:SI 75)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:94 89 {*movsi_internal}
     (nil))
(insn 27 26 28 2 (set (reg/f:SI 63 [ D.1996 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 75)
                (const_int 28 [0x1c])) [0 bird_1(D)->vtable.fly+0 S4 A32])) ../main/main.c:94 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 75)
        (nil)))
(insn 28 27 29 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (const_int 89 [0x59])) ../main/main.c:94 89 {*movsi_internal}
     (nil))
(insn 29 28 30 2 (set (reg/f:SI 76)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:94 89 {*movsi_internal}
     (nil))
(insn 30 29 31 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 76)) ../main/main.c:94 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 76)
        (nil)))
(call_insn 31 30 32 2 (call (mem:QI (reg/f:SI 63 [ D.1996 ]) [0 *_6 S1 A8])
        (const_int 8 [0x8])) ../main/main.c:94 655 {*call}
     (expr_list:REG_DEAD (reg/f:SI 63 [ D.1996 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 32 31 33 2 (set (reg/f:SI 77)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:95 89 {*movsi_internal}
     (nil))
(insn 33 32 34 2 (set (reg/f:SI 64 [ D.1997 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 77)
                (const_int 36 [0x24])) [0 bird_1(D)->vtable.dive+0 S4 A32])) ../main/main.c:95 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 77)
        (nil)))
(insn 34 33 35 2 (set (reg/f:SI 78)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:95 89 {*movsi_internal}
     (nil))
(insn 35 34 36 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 78)) ../main/main.c:95 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 78)
        (nil)))
(call_insn 36 35 37 2 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:SI 64 [ D.1997 ]) [0 *_7 S1 A8])
            (const_int 4 [0x4]))) ../main/main.c:95 662 {*call_value}
     (expr_list:REG_DEAD (reg/f:SI 64 [ D.1997 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 37 36 38 2 (set (reg:SI 65 [ D.1995 ])
        (reg:SI 0 ax)) ../main/main.c:95 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 38 37 39 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 65 [ D.1995 ])) ../main/main.c:95 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 65 [ D.1995 ])
        (nil)))
(insn 39 38 40 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*.LC10") [flags 0x2]  <var_decl 0x408a1114 *.LC10>)) ../main/main.c:95 89 {*movsi_internal}
     (nil))
(call_insn 40 39 41 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x407f4700 printf>) [0 __builtin_printf S1 A8])
            (const_int 8 [0x8]))) ../main/main.c:95 662 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 41 40 42 2 (set (reg/f:SI 79)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:97 89 {*movsi_internal}
     (nil))
(insn 42 41 43 2 (set (reg/f:SI 66 [ D.1996 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 79)
                (const_int 28 [0x1c])) [0 bird_1(D)->vtable.fly+0 S4 A32])) ../main/main.c:97 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 79)
        (nil)))
(insn 43 42 44 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (const_int 350 [0x15e])) ../main/main.c:97 89 {*movsi_internal}
     (nil))
(insn 44 43 45 2 (set (reg/f:SI 80)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:97 89 {*movsi_internal}
     (nil))
(insn 45 44 46 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 80)) ../main/main.c:97 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 80)
        (nil)))
(call_insn 46 45 47 2 (call (mem:QI (reg/f:SI 66 [ D.1996 ]) [0 *_9 S1 A8])
        (const_int 8 [0x8])) ../main/main.c:97 655 {*call}
     (expr_list:REG_DEAD (reg/f:SI 66 [ D.1996 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 47 46 48 2 (set (reg/f:SI 81)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:98 89 {*movsi_internal}
     (nil))
(insn 48 47 49 2 (set (reg/f:SI 67 [ D.1997 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 81)
                (const_int 36 [0x24])) [0 bird_1(D)->vtable.dive+0 S4 A32])) ../main/main.c:98 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 81)
        (nil)))
(insn 49 48 50 2 (set (reg/f:SI 82)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:98 89 {*movsi_internal}
     (nil))
(insn 50 49 51 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 82)) ../main/main.c:98 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 82)
        (nil)))
(call_insn 51 50 52 2 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:SI 67 [ D.1997 ]) [0 *_10 S1 A8])
            (const_int 4 [0x4]))) ../main/main.c:98 662 {*call_value}
     (expr_list:REG_DEAD (reg/f:SI 67 [ D.1997 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 52 51 53 2 (set (reg:SI 68 [ D.1995 ])
        (reg:SI 0 ax)) ../main/main.c:98 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 53 52 54 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 68 [ D.1995 ])) ../main/main.c:98 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 68 [ D.1995 ])
        (nil)))
(insn 54 53 55 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*.LC11") [flags 0x2]  <var_decl 0x408a1170 *.LC11>)) ../main/main.c:98 89 {*movsi_internal}
     (nil))
(call_insn 55 54 56 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x407f4700 printf>) [0 __builtin_printf S1 A8])
            (const_int 8 [0x8]))) ../main/main.c:98 662 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 56 55 57 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*.LC7") [flags 0x2]  <var_decl 0x4088fda8 *.LC7>)) ../main/main.c:100 89 {*movsi_internal}
     (nil))
(call_insn 57 56 0 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x407f4a80 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 4 [0x4]))) ../main/main.c:100 662 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function test_crow (test_crow, funcdef_no=4, decl_uid=1905, cgraph_uid=4)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
verify found no changes in insn with uid = 6.
verify found no changes in insn with uid = 11.
verify found no changes in insn with uid = 16.
verify found no changes in insn with uid = 21.
verify found no changes in insn with uid = 25.
verify found no changes in insn with uid = 31.
verify found no changes in insn with uid = 36.
verify found no changes in insn with uid = 40.
verify found no changes in insn with uid = 46.
verify found no changes in insn with uid = 51.
verify found no changes in insn with uid = 55.
verify found no changes in insn with uid = 60.
verify found no changes in insn with uid = 62.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r85: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r85,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r84: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r84,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r83: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r83,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r82: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r82,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r81: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r81,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r80: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r80,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r79: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r79,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r78: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r78,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r77: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r77,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r76: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r76,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r75: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a19 (r75,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r74: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a20 (r74,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r73: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a22 (r73,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r72: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a23 (r72,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r71: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a25 (r71,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r70: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a26 (r70,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r69: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r69,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r68: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a3 (r68,l0) best AREG, allocno GENERAL_REGS
    r67: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r67,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a10 (r65,l0) best AREG, allocno GENERAL_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a17 (r62,l0) best AREG, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a18 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a21 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a24 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r69,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a1(r85,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a2(r84,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a3(r68,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a4(r67,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a5(r83,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a6(r82,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a7(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a8(r81,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a9(r80,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a10(r65,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a11(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a12(r79,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a13(r78,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a14(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a15(r77,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a16(r76,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a17(r62,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a18(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a19(r75,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a20(r74,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a21(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a22(r73,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a23(r72,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a24(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a25(r71,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a26(r70,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8

   Insn 62(l0): point = 0
   Insn 61(l0): point = 2
   Insn 60(l0): point = 4
   Insn 59(l0): point = 6
   Insn 58(l0): point = 8
   Insn 57(l0): point = 10
   Insn 56(l0): point = 12
   Insn 55(l0): point = 14
   Insn 54(l0): point = 16
   Insn 53(l0): point = 18
   Insn 52(l0): point = 20
   Insn 51(l0): point = 22
   Insn 50(l0): point = 24
   Insn 49(l0): point = 26
   Insn 48(l0): point = 28
   Insn 47(l0): point = 30
   Insn 46(l0): point = 32
   Insn 45(l0): point = 34
   Insn 44(l0): point = 36
   Insn 43(l0): point = 38
   Insn 42(l0): point = 40
   Insn 41(l0): point = 42
   Insn 40(l0): point = 44
   Insn 39(l0): point = 46
   Insn 38(l0): point = 48
   Insn 37(l0): point = 50
   Insn 36(l0): point = 52
   Insn 35(l0): point = 54
   Insn 34(l0): point = 56
   Insn 33(l0): point = 58
   Insn 32(l0): point = 60
   Insn 31(l0): point = 62
   Insn 30(l0): point = 64
   Insn 29(l0): point = 66
   Insn 28(l0): point = 68
   Insn 27(l0): point = 70
   Insn 26(l0): point = 72
   Insn 25(l0): point = 74
   Insn 24(l0): point = 76
   Insn 23(l0): point = 78
   Insn 22(l0): point = 80
   Insn 21(l0): point = 82
   Insn 20(l0): point = 84
   Insn 19(l0): point = 86
   Insn 18(l0): point = 88
   Insn 17(l0): point = 90
   Insn 16(l0): point = 92
   Insn 15(l0): point = 94
   Insn 14(l0): point = 96
   Insn 13(l0): point = 98
   Insn 12(l0): point = 100
   Insn 11(l0): point = 102
   Insn 10(l0): point = 104
   Insn 9(l0): point = 106
   Insn 8(l0): point = 108
   Insn 7(l0): point = 110
   Insn 6(l0): point = 112
   Insn 5(l0): point = 114
 a0(r69): [5..10]
 a1(r85): [7..8]
 a2(r84): [11..12]
 a3(r68): [19..20]
 a4(r67): [23..28]
 a5(r83): [25..26]
 a6(r82): [29..30]
 a7(r66): [33..40]
 a8(r81): [35..36]
 a9(r80): [41..42]
 a10(r65): [49..50]
 a11(r64): [53..58]
 a12(r79): [55..56]
 a13(r78): [59..60]
 a14(r63): [63..70]
 a15(r77): [65..66]
 a16(r76): [71..72]
 a17(r62): [79..80]
 a18(r61): [83..88]
 a19(r75): [85..86]
 a20(r74): [89..90]
 a21(r60): [93..98]
 a22(r73): [95..96]
 a23(r72): [99..100]
 a24(r59): [103..108]
 a25(r71): [105..106]
 a26(r70): [109..110]
Compressing live ranges: from 117 to 38 - 32%
Ranges after the compression:
 a0(r69): [0..1]
 a1(r85): [0..1]
 a2(r84): [2..3]
 a3(r68): [4..5]
 a4(r67): [6..7]
 a5(r83): [6..7]
 a6(r82): [8..9]
 a7(r66): [10..11]
 a8(r81): [10..11]
 a9(r80): [12..13]
 a10(r65): [14..15]
 a11(r64): [16..17]
 a12(r79): [16..17]
 a13(r78): [18..19]
 a14(r63): [20..21]
 a15(r77): [20..21]
 a16(r76): [22..23]
 a17(r62): [24..25]
 a18(r61): [26..27]
 a19(r75): [26..27]
 a20(r74): [28..29]
 a21(r60): [30..31]
 a22(r73): [30..31]
 a23(r72): [32..33]
 a24(r59): [34..35]
 a25(r71): [34..35]
 a26(r70): [36..37]
  regions=1, blocks=3, points=38
    allocnos=27 (big 0), copies=0, conflicts=0, ranges=27
Disposition:
   24:r59  l0     0   21:r60  l0     0   18:r61  l0     0   17:r62  l0     0
   14:r63  l0     0   11:r64  l0     0   10:r65  l0     0    7:r66  l0     0
    4:r67  l0     0    3:r68  l0     0    0:r69  l0     0   26:r70  l0     0
   25:r71  l0     1   23:r72  l0     0   22:r73  l0     1   20:r74  l0     0
   19:r75  l0     1   16:r76  l0     0   15:r77  l0     1   13:r78  l0     0
   12:r79  l0     1    9:r80  l0     0    8:r81  l0     1    6:r82  l0     0
    5:r83  l0     1    2:r84  l0     0    1:r85  l0     1
+++Costs: overall -3, reg -3, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


test_crow

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 6[bp] 7[sp]
;;  ref usage 	r0={14d,3u} r1={14d} r2={14d} r6={1d,2u} r7={1d,51u} r8={13d} r9={13d} r10={13d} r11={13d} r12={13d} r13={13d} r14={13d} r15={13d} r16={1d,17u} r17={13d} r18={13d} r19={13d} r20={1d,2u} r21={13d} r22={13d} r23={13d} r24={13d} r25={13d} r26={13d} r27={13d} r28={13d} r29={13d} r30={13d} r31={13d} r32={13d} r33={13d} r34={13d} r35={13d} r36={13d} r37={13d} r38={13d} r39={13d} r40={13d} r41={13d} r42={13d} r43={13d} r44={13d} r45={13d} r46={13d} r47={13d} r48={13d} r49={13d} r50={13d} r51={13d} r52={13d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,1u} r81={1d,1u} r82={1d,1u} r83={1d,1u} r84={1d,1u} r85={1d,1u} 
;;    total ref usage 734{632d,102u,0e} in 58{45 regular + 13 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*.LC12") [flags 0x2]  <var_decl 0x408a13f4 *.LC12>)) ../main/main.c:105 89 {*movsi_internal}
     (nil))
(call_insn 6 5 7 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x407f4a80 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 4 [0x4]))) ../main/main.c:105 662 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 7 6 8 2 (set (reg/f:SI 70)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:107 89 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 59 [ D.2001 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 70)
                (const_int 4 [0x4])) [0 MEM[(struct Animal *)bird_1(D)].vtable.talk+0 S4 A32])) ../main/main.c:107 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 70)
        (nil)))
(insn 9 8 10 2 (set (reg/f:SI 71)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:107 89 {*movsi_internal}
     (nil))
(insn 10 9 11 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 71)) ../main/main.c:107 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 71)
        (nil)))
(call_insn 11 10 12 2 (call (mem:QI (reg/f:SI 59 [ D.2001 ]) [0 *_2 S1 A8])
        (const_int 4 [0x4])) ../main/main.c:107 655 {*call}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.2001 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 12 11 13 2 (set (reg/f:SI 72)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:108 89 {*movsi_internal}
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 60 [ D.2001 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 72)
                (const_int 16 [0x10])) [0 MEM[(struct Animal *)bird_1(D)].vtable.location+0 S4 A32])) ../main/main.c:108 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 72)
        (nil)))
(insn 14 13 15 2 (set (reg/f:SI 73)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:108 89 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 73)) ../main/main.c:108 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 73)
        (nil)))
(call_insn 16 15 17 2 (call (mem:QI (reg/f:SI 60 [ D.2001 ]) [0 *_3 S1 A8])
        (const_int 4 [0x4])) ../main/main.c:108 655 {*call}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.2001 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 17 16 18 2 (set (reg/f:SI 74)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:110 89 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg/f:SI 61 [ D.2002 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 74)
                (const_int 12 [0xc])) [0 MEM[(struct Animal *)bird_1(D)].vtable.getLegs+0 S4 A32])) ../main/main.c:110 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 74)
        (nil)))
(insn 19 18 20 2 (set (reg/f:SI 75)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:110 89 {*movsi_internal}
     (nil))
(insn 20 19 21 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 75)) ../main/main.c:110 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 75)
        (nil)))
(call_insn 21 20 22 2 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:SI 61 [ D.2002 ]) [0 *_4 S1 A8])
            (const_int 4 [0x4]))) ../main/main.c:110 662 {*call_value}
     (expr_list:REG_DEAD (reg/f:SI 61 [ D.2002 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 22 21 23 2 (set (reg:SI 62 [ D.2003 ])
        (reg:SI 0 ax)) ../main/main.c:110 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 23 22 24 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 62 [ D.2003 ])) ../main/main.c:110 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 62 [ D.2003 ])
        (nil)))
(insn 24 23 25 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*.LC6") [flags 0x2]  <var_decl 0x4088fd4c *.LC6>)) ../main/main.c:110 89 {*movsi_internal}
     (nil))
(call_insn 25 24 26 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x407f4700 printf>) [0 __builtin_printf S1 A8])
            (const_int 8 [0x8]))) ../main/main.c:110 662 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 26 25 27 2 (set (reg/f:SI 76)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:112 89 {*movsi_internal}
     (nil))
(insn 27 26 28 2 (set (reg/f:SI 63 [ D.2004 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 76)
                (const_int 28 [0x1c])) [0 MEM[(struct Bird *)bird_1(D)].vtable.fly+0 S4 A32])) ../main/main.c:112 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 76)
        (nil)))
(insn 28 27 29 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (const_int 3 [0x3])) ../main/main.c:112 89 {*movsi_internal}
     (nil))
(insn 29 28 30 2 (set (reg/f:SI 77)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:112 89 {*movsi_internal}
     (nil))
(insn 30 29 31 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 77)) ../main/main.c:112 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 77)
        (nil)))
(call_insn 31 30 32 2 (call (mem:QI (reg/f:SI 63 [ D.2004 ]) [0 *_6 S1 A8])
        (const_int 8 [0x8])) ../main/main.c:112 655 {*call}
     (expr_list:REG_DEAD (reg/f:SI 63 [ D.2004 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 32 31 33 2 (set (reg/f:SI 78)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:113 89 {*movsi_internal}
     (nil))
(insn 33 32 34 2 (set (reg/f:SI 64 [ D.2005 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 78)
                (const_int 36 [0x24])) [0 MEM[(struct Bird *)bird_1(D)].vtable.dive+0 S4 A32])) ../main/main.c:113 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 78)
        (nil)))
(insn 34 33 35 2 (set (reg/f:SI 79)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:113 89 {*movsi_internal}
     (nil))
(insn 35 34 36 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 79)) ../main/main.c:113 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 79)
        (nil)))
(call_insn 36 35 37 2 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:SI 64 [ D.2005 ]) [0 *_7 S1 A8])
            (const_int 4 [0x4]))) ../main/main.c:113 662 {*call_value}
     (expr_list:REG_DEAD (reg/f:SI 64 [ D.2005 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 37 36 38 2 (set (reg:SI 65 [ D.2003 ])
        (reg:SI 0 ax)) ../main/main.c:113 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 38 37 39 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 65 [ D.2003 ])) ../main/main.c:113 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 65 [ D.2003 ])
        (nil)))
(insn 39 38 40 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*.LC13") [flags 0x2]  <var_decl 0x408a1450 *.LC13>)) ../main/main.c:113 89 {*movsi_internal}
     (nil))
(call_insn 40 39 41 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x407f4700 printf>) [0 __builtin_printf S1 A8])
            (const_int 8 [0x8]))) ../main/main.c:113 662 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 41 40 42 2 (set (reg/f:SI 80)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:115 89 {*movsi_internal}
     (nil))
(insn 42 41 43 2 (set (reg/f:SI 66 [ D.2004 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 80)
                (const_int 28 [0x1c])) [0 MEM[(struct Bird *)bird_1(D)].vtable.fly+0 S4 A32])) ../main/main.c:115 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 80)
        (nil)))
(insn 43 42 44 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (const_int 79 [0x4f])) ../main/main.c:115 89 {*movsi_internal}
     (nil))
(insn 44 43 45 2 (set (reg/f:SI 81)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:115 89 {*movsi_internal}
     (nil))
(insn 45 44 46 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 81)) ../main/main.c:115 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 81)
        (nil)))
(call_insn 46 45 47 2 (call (mem:QI (reg/f:SI 66 [ D.2004 ]) [0 *_9 S1 A8])
        (const_int 8 [0x8])) ../main/main.c:115 655 {*call}
     (expr_list:REG_DEAD (reg/f:SI 66 [ D.2004 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 47 46 48 2 (set (reg/f:SI 82)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:116 89 {*movsi_internal}
     (nil))
(insn 48 47 49 2 (set (reg/f:SI 67 [ D.2005 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 82)
                (const_int 36 [0x24])) [0 MEM[(struct Bird *)bird_1(D)].vtable.dive+0 S4 A32])) ../main/main.c:116 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 82)
        (nil)))
(insn 49 48 50 2 (set (reg/f:SI 83)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:116 89 {*movsi_internal}
     (nil))
(insn 50 49 51 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 83)) ../main/main.c:116 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 83)
        (nil)))
(call_insn 51 50 52 2 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:SI 67 [ D.2005 ]) [0 *_10 S1 A8])
            (const_int 4 [0x4]))) ../main/main.c:116 662 {*call_value}
     (expr_list:REG_DEAD (reg/f:SI 67 [ D.2005 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 52 51 53 2 (set (reg:SI 68 [ D.2003 ])
        (reg:SI 0 ax)) ../main/main.c:116 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 53 52 54 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 68 [ D.2003 ])) ../main/main.c:116 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 68 [ D.2003 ])
        (nil)))
(insn 54 53 55 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*.LC14") [flags 0x2]  <var_decl 0x408a14ac *.LC14>)) ../main/main.c:116 89 {*movsi_internal}
     (nil))
(call_insn 55 54 56 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x407f4700 printf>) [0 __builtin_printf S1 A8])
            (const_int 8 [0x8]))) ../main/main.c:116 662 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 56 55 57 2 (set (reg/f:SI 84)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:118 89 {*movsi_internal}
     (nil))
(insn 57 56 58 2 (set (reg/f:SI 69 [ D.2006 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 84)
                (const_int 44 [0x2c])) [0 bird_1(D)->vtable.useTool+0 S4 A32])) ../main/main.c:118 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 84)
        (nil)))
(insn 58 57 59 2 (set (reg/f:SI 85)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 bird+0 S4 A32])) ../main/main.c:118 89 {*movsi_internal}
     (nil))
(insn 59 58 60 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (reg/f:SI 85)) ../main/main.c:118 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 85)
        (nil)))
(call_insn 60 59 61 2 (call (mem:QI (reg/f:SI 69 [ D.2006 ]) [0 *_12 S1 A8])
        (const_int 4 [0x4])) ../main/main.c:118 655 {*call}
     (expr_list:REG_DEAD (reg/f:SI 69 [ D.2006 ])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
(insn 61 60 62 2 (set (mem:SI (reg/f:SI 7 sp) [0  S4 A32])
        (symbol_ref/f:SI ("*.LC7") [flags 0x2]  <var_decl 0x4088fda8 *.LC7>)) ../main/main.c:120 89 {*movsi_internal}
     (nil))
(call_insn 62 61 0 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x407f4a80 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 4 [0x4]))) ../main/main.c:120 662 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0  S4 A32]))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

