// Seed: 27476541
module module_0 (
    input tri1 id_0,
    output wire id_1,
    input tri id_2,
    input uwire void id_3,
    output tri0 id_4
);
endmodule
module module_1 (
    input  tri0 id_0,
    output tri0 id_1,
    input  tri0 id_2
);
  wire id_4;
  tri0 id_5;
  supply1 id_6;
  tri1 id_7;
  assign id_7 = 1;
  module_0(
      id_0, id_1, id_0, id_2, id_1
  );
  wire id_8;
  assign id_5 = id_6;
  wire id_9, id_10, id_11;
  wire id_12, id_13;
  assign id_6 = {1'b0 ? 1 : 1{1}};
  assign id_5 = 1;
endmodule
