// Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
// Date        : Sun May 29 23:58:18 2016
// Host        : localhost.localdomain running 64-bit Fedora release 22 (Twenty Two)
// Command     : write_verilog -force -mode funcsim
//               /home/samb/sam_work/git/digilent/Arty-Z/Projects/linux_bd/src/bd/linux_bd/ip/linux_bd_v_tc_0_0/linux_bd_v_tc_0_0_sim_netlist.v
// Design      : linux_bd_v_tc_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "linux_bd_v_tc_0_0,v_tc,{}" *) (* core_generation_info = "linux_bd_v_tc_0_0,v_tc,{x_ipProduct=Vivado 2015.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=v_tc,x_ipVersion=6.1,x_ipCoreRevision=6,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_HAS_AXI4_LITE=1,C_HAS_INTC_IF=0,C_GEN_INTERLACED=0,C_GEN_HACTIVE_SIZE=1280,C_GEN_VACTIVE_SIZE=720,C_GEN_CPARITY=0,C_GEN_FIELDID_POLARITY=1,C_GEN_VBLANK_POLARITY=1,C_GEN_HBLANK_POLARITY=1,C_GEN_VSYNC_POLARITY=1,C_GEN_HSYNC_POLARITY=1,C_GEN_AVIDEO_POLARITY=1,C_GEN_ACHROMA_POLARITY=1,C_GEN_VIDEO_FORMAT=2,C_GEN_HFRAME_SIZE=1650,C_GEN_F0_VFRAME_SIZE=750,C_GEN_F1_VFRAME_SIZE=750,C_GEN_HSYNC_START=1390,C_GEN_HSYNC_END=1430,C_GEN_F0_VBLANK_HSTART=1280,C_GEN_F0_VBLANK_HEND=1280,C_GEN_F0_VSYNC_VSTART=724,C_GEN_F0_VSYNC_VEND=729,C_GEN_F0_VSYNC_HSTART=1280,C_GEN_F0_VSYNC_HEND=1280,C_GEN_F1_VBLANK_HSTART=1280,C_GEN_F1_VBLANK_HEND=1280,C_GEN_F1_VSYNC_VSTART=724,C_GEN_F1_VSYNC_VEND=729,C_GEN_F1_VSYNC_HSTART=1280,C_GEN_F1_VSYNC_HEND=1280,C_FSYNC_HSTART0=0,C_FSYNC_VSTART0=0,C_FSYNC_HSTART1=0,C_FSYNC_VSTART1=0,C_FSYNC_HSTART2=0,C_FSYNC_VSTART2=0,C_FSYNC_HSTART3=0,C_FSYNC_VSTART3=0,C_FSYNC_HSTART4=0,C_FSYNC_VSTART4=0,C_FSYNC_HSTART5=0,C_FSYNC_VSTART5=0,C_FSYNC_HSTART6=0,C_FSYNC_VSTART6=0,C_FSYNC_HSTART7=0,C_FSYNC_VSTART7=0,C_FSYNC_HSTART8=0,C_FSYNC_VSTART8=0,C_FSYNC_HSTART9=0,C_FSYNC_VSTART9=0,C_FSYNC_HSTART10=0,C_FSYNC_VSTART10=0,C_FSYNC_HSTART11=0,C_FSYNC_VSTART11=0,C_FSYNC_HSTART12=0,C_FSYNC_VSTART12=0,C_FSYNC_HSTART13=0,C_FSYNC_VSTART13=0,C_FSYNC_HSTART14=0,C_FSYNC_VSTART14=0,C_FSYNC_HSTART15=0,C_FSYNC_VSTART15=0,C_MAX_PIXELS=4096,C_MAX_LINES=4096,C_NUM_FSYNCS=1,C_INTERLACE_EN=0,C_GEN_AUTO_SWITCH=0,C_DETECT_EN=0,C_SYNC_EN=0,C_GENERATE_EN=1,C_DET_HSYNC_EN=1,C_DET_VSYNC_EN=1,C_DET_HBLANK_EN=1,C_DET_VBLANK_EN=1,C_DET_AVIDEO_EN=1,C_DET_ACHROMA_EN=0,C_GEN_HSYNC_EN=1,C_GEN_VSYNC_EN=1,C_GEN_HBLANK_EN=1,C_GEN_VBLANK_EN=1,C_GEN_AVIDEO_EN=1,C_GEN_ACHROMA_EN=0,C_GEN_FIELDID_EN=0,C_DET_FIELDID_EN=0}" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "v_tc,Vivado 2015.4" *) 
(* NotValidForBitStream *)
module linux_bd_v_tc_0_0
   (clk,
    clken,
    s_axi_aclk,
    s_axi_aclken,
    gen_clken,
    hsync_out,
    hblank_out,
    vsync_out,
    vblank_out,
    active_video_out,
    resetn,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    irq,
    fsync_in,
    fsync_out);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) input clk;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 clken_intf CE" *) input clken;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 s_axi_aclk_intf CLK" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 s_axi_aclken_intf CE" *) input s_axi_aclken;
  input gen_clken;
  (* x_interface_info = "xilinx.com:interface:video_timing:2.0 vtiming_out HSYNC" *) output hsync_out;
  (* x_interface_info = "xilinx.com:interface:video_timing:2.0 vtiming_out HBLANK" *) output hblank_out;
  (* x_interface_info = "xilinx.com:interface:video_timing:2.0 vtiming_out VSYNC" *) output vsync_out;
  (* x_interface_info = "xilinx.com:interface:video_timing:2.0 vtiming_out VBLANK" *) output vblank_out;
  (* x_interface_info = "xilinx.com:interface:video_timing:2.0 vtiming_out ACTIVE_VIDEO" *) output active_video_out;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 resetn_intf RST" *) input resetn;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 s_axi_aresetn_intf RST" *) input s_axi_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl AWADDR" *) input [8:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl ARADDR" *) input [8:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl RREADY" *) input s_axi_rready;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 IRQ INTERRUPT" *) output irq;
  input fsync_in;
  output [0:0]fsync_out;

  wire active_video_out;
  wire clk;
  wire clken;
  wire fsync_in;
  wire [0:0]fsync_out;
  wire gen_clken;
  wire hblank_out;
  wire hsync_out;
  wire irq;
  wire resetn;
  wire s_axi_aclk;
  wire s_axi_aclken;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire vblank_out;
  wire vsync_out;
  wire NLW_U0_active_chroma_out_UNCONNECTED;
  wire NLW_U0_field_id_out_UNCONNECTED;
  wire [31:0]NLW_U0_intc_if_UNCONNECTED;

  (* C_CONTROL = "0" *) 
  (* C_DETECT_EN = "0" *) 
  (* C_DET_ACHROMA_EN = "0" *) 
  (* C_DET_AVIDEO_EN = "1" *) 
  (* C_DET_FIELDID_EN = "0" *) 
  (* C_DET_HBLANK_EN = "1" *) 
  (* C_DET_HSYNC_EN = "1" *) 
  (* C_DET_VBLANK_EN = "1" *) 
  (* C_DET_VSYNC_EN = "1" *) 
  (* C_FAMILY = "virtex5" *) 
  (* C_FSYNC_HSTART0 = "0" *) 
  (* C_FSYNC_HSTART1 = "0" *) 
  (* C_FSYNC_HSTART10 = "0" *) 
  (* C_FSYNC_HSTART11 = "0" *) 
  (* C_FSYNC_HSTART12 = "0" *) 
  (* C_FSYNC_HSTART13 = "0" *) 
  (* C_FSYNC_HSTART14 = "0" *) 
  (* C_FSYNC_HSTART15 = "0" *) 
  (* C_FSYNC_HSTART2 = "0" *) 
  (* C_FSYNC_HSTART3 = "0" *) 
  (* C_FSYNC_HSTART4 = "0" *) 
  (* C_FSYNC_HSTART5 = "0" *) 
  (* C_FSYNC_HSTART6 = "0" *) 
  (* C_FSYNC_HSTART7 = "0" *) 
  (* C_FSYNC_HSTART8 = "0" *) 
  (* C_FSYNC_HSTART9 = "0" *) 
  (* C_FSYNC_VSTART0 = "0" *) 
  (* C_FSYNC_VSTART1 = "0" *) 
  (* C_FSYNC_VSTART10 = "0" *) 
  (* C_FSYNC_VSTART11 = "0" *) 
  (* C_FSYNC_VSTART12 = "0" *) 
  (* C_FSYNC_VSTART13 = "0" *) 
  (* C_FSYNC_VSTART14 = "0" *) 
  (* C_FSYNC_VSTART15 = "0" *) 
  (* C_FSYNC_VSTART2 = "0" *) 
  (* C_FSYNC_VSTART3 = "0" *) 
  (* C_FSYNC_VSTART4 = "0" *) 
  (* C_FSYNC_VSTART5 = "0" *) 
  (* C_FSYNC_VSTART6 = "0" *) 
  (* C_FSYNC_VSTART7 = "0" *) 
  (* C_FSYNC_VSTART8 = "0" *) 
  (* C_FSYNC_VSTART9 = "0" *) 
  (* C_GENERATE_EN = "1" *) 
  (* C_GEN_ACHROMA_EN = "0" *) 
  (* C_GEN_ACHROMA_POLARITY = "1" *) 
  (* C_GEN_AUTO_SWITCH = "0" *) 
  (* C_GEN_AVIDEO_EN = "1" *) 
  (* C_GEN_AVIDEO_POLARITY = "1" *) 
  (* C_GEN_CPARITY = "0" *) 
  (* C_GEN_F0_VBLANK_HEND = "1280" *) 
  (* C_GEN_F0_VBLANK_HSTART = "1280" *) 
  (* C_GEN_F0_VFRAME_SIZE = "750" *) 
  (* C_GEN_F0_VSYNC_HEND = "1280" *) 
  (* C_GEN_F0_VSYNC_HSTART = "1280" *) 
  (* C_GEN_F0_VSYNC_VEND = "729" *) 
  (* C_GEN_F0_VSYNC_VSTART = "724" *) 
  (* C_GEN_F1_VBLANK_HEND = "1280" *) 
  (* C_GEN_F1_VBLANK_HSTART = "1280" *) 
  (* C_GEN_F1_VFRAME_SIZE = "750" *) 
  (* C_GEN_F1_VSYNC_HEND = "1280" *) 
  (* C_GEN_F1_VSYNC_HSTART = "1280" *) 
  (* C_GEN_F1_VSYNC_VEND = "729" *) 
  (* C_GEN_F1_VSYNC_VSTART = "724" *) 
  (* C_GEN_FIELDID_EN = "0" *) 
  (* C_GEN_FIELDID_POLARITY = "1" *) 
  (* C_GEN_HACTIVE_SIZE = "1280" *) 
  (* C_GEN_HBLANK_EN = "1" *) 
  (* C_GEN_HBLANK_POLARITY = "1" *) 
  (* C_GEN_HFRAME_SIZE = "1650" *) 
  (* C_GEN_HSYNC_EN = "1" *) 
  (* C_GEN_HSYNC_END = "1430" *) 
  (* C_GEN_HSYNC_POLARITY = "1" *) 
  (* C_GEN_HSYNC_START = "1390" *) 
  (* C_GEN_INTERLACED = "0" *) 
  (* C_GEN_VACTIVE_SIZE = "720" *) 
  (* C_GEN_VBLANK_EN = "1" *) 
  (* C_GEN_VBLANK_POLARITY = "1" *) 
  (* C_GEN_VIDEO_FORMAT = "2" *) 
  (* C_GEN_VSYNC_EN = "1" *) 
  (* C_GEN_VSYNC_POLARITY = "1" *) 
  (* C_HAS_AXI4_LITE = "1" *) 
  (* C_HAS_INTC_IF = "0" *) 
  (* C_INTERLACE_EN = "0" *) 
  (* C_IRQEN = "0" *) 
  (* C_LINE_DELAY = "0" *) 
  (* C_MAX_LINES = "4096" *) 
  (* C_MAX_PIXELS = "4096" *) 
  (* C_NUM_FSYNCS = "1" *) 
  (* C_PIXEL_DELAY = "0" *) 
  (* C_SYNC_EN = "0" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_CLK_FREQ_HZ = "100000000" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  linux_bd_v_tc_0_0_v_tc U0
       (.active_chroma_in(1'b0),
        .active_chroma_out(NLW_U0_active_chroma_out_UNCONNECTED),
        .active_video_in(1'b0),
        .active_video_out(active_video_out),
        .clk(clk),
        .clken(clken),
        .det_clken(1'b1),
        .field_id_in(1'b0),
        .field_id_out(NLW_U0_field_id_out_UNCONNECTED),
        .fsync_in(fsync_in),
        .fsync_out(fsync_out),
        .gen_clken(gen_clken),
        .hblank_in(1'b0),
        .hblank_out(hblank_out),
        .hsync_in(1'b0),
        .hsync_out(hsync_out),
        .intc_if(NLW_U0_intc_if_UNCONNECTED[31:0]),
        .irq(irq),
        .resetn(resetn),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aclken(s_axi_aclken),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .vblank_in(1'b0),
        .vblank_out(vblank_out),
        .vsync_in(1'b0),
        .vsync_out(vsync_out));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module linux_bd_v_tc_0_0_address_decoder
   (D,
    s_axi_arready,
    s_axi_wready,
    aclk,
    ipif_WrAck,
    ipif_RdAck,
    aresetn,
    Q,
    is_read,
    is_write_reg,
    start2,
    \bus2ip_addr_i_reg[8] );
  output [1:0]D;
  output s_axi_arready;
  output s_axi_wready;
  input aclk;
  input ipif_WrAck;
  input ipif_RdAck;
  input aresetn;
  input [7:0]Q;
  input is_read;
  input is_write_reg;
  input start2;
  input [1:0]\bus2ip_addr_i_reg[8] ;

  wire [1:0]D;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_3_n_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_4_n_0 ;
  wire \MEM_DECODE_GEN[1].cs_out_i[1]_i_1_n_0 ;
  wire [7:0]Q;
  wire aclk;
  wire aresetn;
  wire [1:0]\bus2ip_addr_i_reg[8] ;
  wire ipif_RdAck;
  wire ipif_WrAck;
  wire is_read;
  wire is_write_reg;
  wire p_1_out;
  wire s_axi_arready;
  wire s_axi_wready;
  wire s_axi_wready_INST_0_i_1_n_0;
  wire start2;

  LUT5 #(
    .INIT(32'h00002E22)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(D[1]),
        .I1(start2),
        .I2(\bus2ip_addr_i_reg[8] [0]),
        .I3(\bus2ip_addr_i_reg[8] [1]),
        .I4(p_1_out),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFCF8FFFFFFFF)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_2 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i[0]_i_3_n_0 ),
        .I1(s_axi_wready_INST_0_i_1_n_0),
        .I2(ipif_WrAck),
        .I3(\MEM_DECODE_GEN[0].cs_out_i[0]_i_4_n_0 ),
        .I4(ipif_RdAck),
        .I5(aresetn),
        .O(p_1_out));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(is_write_reg),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(is_read),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ),
        .Q(D[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000002E00)) 
    \MEM_DECODE_GEN[1].cs_out_i[1]_i_1 
       (.I0(D[0]),
        .I1(start2),
        .I2(\bus2ip_addr_i_reg[8] [1]),
        .I3(aresetn),
        .I4(s_axi_arready),
        .I5(s_axi_wready),
        .O(\MEM_DECODE_GEN[1].cs_out_i[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_DECODE_GEN[1].cs_out_i_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[1].cs_out_i[1]_i_1_n_0 ),
        .Q(D[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    s_axi_arready_INST_0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(is_read),
        .I3(s_axi_wready_INST_0_i_1_n_0),
        .I4(ipif_RdAck),
        .O(s_axi_arready));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    s_axi_wready_INST_0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(is_write_reg),
        .I3(s_axi_wready_INST_0_i_1_n_0),
        .I4(ipif_WrAck),
        .O(s_axi_wready));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    s_axi_wready_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(s_axi_wready_INST_0_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module linux_bd_v_tc_0_0_axi_lite_ipif
   (p_0_in,
    s_axi_rdata,
    s_axi_rresp,
    D,
    s_axi_arready,
    s_axi_wready,
    s_axi_rvalid,
    s_axi_bvalid,
    s_axi_bresp,
    aclk,
    out_data,
    ipif_Error,
    ipif_WrAck,
    ipif_RdAck,
    aresetn,
    s_axi_arvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_wvalid);
  output p_0_in;
  output [31:0]s_axi_rdata;
  output [0:0]s_axi_rresp;
  output [11:0]D;
  output s_axi_arready;
  output s_axi_wready;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output [0:0]s_axi_bresp;
  input aclk;
  input [31:0]out_data;
  input ipif_Error;
  input ipif_WrAck;
  input ipif_RdAck;
  input aresetn;
  input s_axi_arvalid;
  input s_axi_rready;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  input s_axi_wvalid;

  wire [11:0]D;
  wire aclk;
  wire aresetn;
  wire ipif_Error;
  wire ipif_RdAck;
  wire ipif_WrAck;
  wire [31:0]out_data;
  wire p_0_in;
  wire [8:0]s_axi_araddr;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [0:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire s_axi_wready;
  wire s_axi_wvalid;

  linux_bd_v_tc_0_0_slave_attachment I_SLAVE_ATTACHMENT
       (.D(D),
        .aclk(aclk),
        .aresetn(aresetn),
        .ipif_Error(ipif_Error),
        .ipif_RdAck(ipif_RdAck),
        .ipif_WrAck(ipif_WrAck),
        .out_data(out_data),
        .p_0_in(p_0_in),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "mux_tree" *) 
module linux_bd_v_tc_0_0_mux_tree
   (\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ,
    genr_data,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_0 ,
    \data_sync_reg[2][34] ,
    vid_aclk,
    out_data,
    \time_status_regs[28] ,
    Q,
    \data_sync_reg[2][34]_0 ,
    \data_sync_reg[2][34]_1 ,
    \data_sync_reg[2][34]_2 ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][28] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][27] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][26] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][25] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][24] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][23] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][22] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][21] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][20] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][19] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][18] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][17] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][16] ,
    \data_sync_reg[2][34]_3 ,
    \data_sync_reg[2][34]_4 ,
    \data_sync_reg[2][34]_5 ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][12] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][11] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][10] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][9] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][8] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][7] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][6] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][5] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][4] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][3] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][2] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][1] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0] ,
    \data_sync_reg[2][34]_6 ,
    \data_sync_reg[2][34]_7 ,
    \data_sync_reg[2][34]_8 ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][27] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][26] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][25] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][24] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][23] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][22] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][21] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][20] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][19] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][18] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][16] ,
    \data_sync_reg[2][34]_9 ,
    \data_sync_reg[2][34]_10 ,
    \data_sync_reg[2][34]_11 ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][12] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][11] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][10] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][9] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][8] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][7] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][6] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][5] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][4] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][3] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][2] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][1] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0] ,
    \data_sync_reg[2][34]_12 ,
    \data_sync_reg[2][34]_13 ,
    \data_sync_reg[2][34]_14 ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][27] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][26] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][25] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][24] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][23] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][22] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][21] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][20] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][19] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][18] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][17] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][16] ,
    \data_sync_reg[2][34]_15 ,
    \data_sync_reg[2][34]_16 ,
    \data_sync_reg[2][34]_17 ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][12] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][11] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][10] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][9] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][8] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][7] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][6] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][5] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][4] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][3] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][2] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][1] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0] ,
    \data_sync_reg[2][34]_18 ,
    \data_sync_reg[2][34]_19 ,
    \data_sync_reg[2][34]_20 ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][27] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][26] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][25] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][24] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][23] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][22] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][21] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][20] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][19] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][18] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][17] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][16] ,
    \data_sync_reg[2][34]_21 ,
    \data_sync_reg[2][34]_22 ,
    \data_sync_reg[2][34]_23 ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][12] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][11] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][10] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][9] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][8] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][7] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][6] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][5] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][4] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][3] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][2] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][1] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0] ,
    \data_sync_reg[2][34]_24 ,
    \data_sync_reg[2][34]_25 ,
    \data_sync_reg[2][34]_26 ,
    \data_sync_reg[2][34]_27 ,
    \data_sync_reg[2][34]_28 ,
    \data_sync_reg[2][34]_29 ,
    \data_sync_reg[2][34]_30 ,
    \data_sync_reg[2][34]_31 ,
    \data_sync_reg[2][34]_32 ,
    \data_sync_reg[2][34]_33 ,
    \data_sync_reg[2][34]_34 ,
    \data_sync_reg[2][34]_35 ,
    \data_sync_reg[2][34]_36 ,
    \data_sync_reg[2][34]_37 ,
    \data_sync_reg[2][34]_38 ,
    \data_sync_reg[2][34]_39 ,
    \data_sync_reg[2][34]_40 ,
    \data_sync_reg[2][34]_41 ,
    \data_sync_reg[2][34]_42 ,
    \data_sync_reg[2][34]_43 ,
    \data_sync_reg[2][34]_44 ,
    \data_sync_reg[2][34]_45 ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][8] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][5] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][4] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][3] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][2] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][1] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0] ,
    \data_sync_reg[2][34]_46 ,
    \data_sync_reg[2][34]_47 ,
    \data_sync_reg[2][34]_48 ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][27] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][26] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][25] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][24] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][23] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][22] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][21] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][20] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][19] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][18] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][17] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][16] ,
    \data_sync_reg[2][34]_49 ,
    \data_sync_reg[2][34]_50 ,
    \data_sync_reg[2][34]_51 ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][12] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][11] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][10] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][9] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][8] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][7] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][6] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][5] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][4] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][3] ,
    \intr_status_int_reg[13] ,
    \intr_status_int_reg[12] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0] ,
    \data_sync_reg[2][34]_52 ,
    \data_sync_reg[2][34]_53 ,
    \data_sync_reg[2][34]_54 ,
    \data_sync_reg[2][34]_55 ,
    \data_sync_reg[2][34]_56 ,
    \data_sync_reg[2][34]_57 ,
    \data_sync_reg[2][34]_58 ,
    \data_sync_reg[2][34]_59 ,
    \data_sync_reg[2][34]_60 ,
    \data_sync_reg[2][34]_61 ,
    \data_sync_reg[2][34]_62 ,
    \data_sync_reg[2][34]_63 ,
    \data_sync_reg[2][34]_64 ,
    \data_sync_reg[2][34]_65 ,
    \data_sync_reg[2][34]_66 ,
    \data_sync_reg[2][34]_67 ,
    \data_sync_reg[2][34]_68 ,
    \data_sync_reg[2][34]_69 ,
    \data_sync_reg[2][34]_70 ,
    \data_sync_reg[2][34]_71 ,
    \data_sync_reg[2][34]_72 ,
    \data_sync_reg[2][34]_73 ,
    \data_sync_reg[2][34]_74 ,
    \data_sync_reg[2][34]_75 ,
    \data_sync_reg[2][34]_76 ,
    \data_sync_reg[2][34]_77 ,
    \data_sync_reg[2][34]_78 ,
    \data_sync_reg[2][34]_79 ,
    \data_sync_reg[2][34]_80 ,
    \data_sync_reg[2][34]_81 ,
    \data_sync_reg[2][34]_82 ,
    \data_sync_reg[2][34]_83 ,
    \data_sync_reg[2][34]_84 ,
    \data_sync_reg[2][34]_85 ,
    \data_sync_reg[2][34]_86 ,
    \data_sync_reg[2][34]_87 ,
    \data_sync_reg[2][34]_88 ,
    \data_sync_reg[2][34]_89 ,
    \data_sync_reg[2][34]_90 ,
    \data_sync_reg[2][34]_91 ,
    \data_sync_reg[2][34]_92 ,
    \data_sync_reg[2][34]_93 ,
    \data_sync_reg[2][34]_94 ,
    \data_sync_reg[2][34]_95 ,
    \data_sync_reg[2][34]_96 ,
    \data_sync_reg[2][34]_97 ,
    \data_sync_reg[2][34]_98 ,
    \data_sync_reg[2][34]_99 ,
    \data_sync_reg[2][34]_100 ,
    \data_sync_reg[2][34]_101 ,
    \data_sync_reg[2][34]_102 ,
    \data_sync_reg[2][34]_103 ,
    \data_sync_reg[2][34]_104 ,
    \data_sync_reg[2][34]_105 ,
    \data_sync_reg[2][34]_106 ,
    \data_sync_reg[2][34]_107 ,
    \data_sync_reg[2][34]_108 ,
    \data_sync_reg[2][34]_109 ,
    \data_sync_reg[2][34]_110 ,
    \data_sync_reg[2][34]_111 ,
    \data_sync_reg[2][34]_112 ,
    \data_sync_reg[2][34]_113 ,
    \data_sync_reg[2][34]_114 ,
    \data_sync_reg[2][34]_115 ,
    \data_sync_reg[2][34]_116 ,
    \data_sync_reg[2][34]_117 ,
    \data_sync_reg[2][34]_118 ,
    \data_sync_reg[2][34]_119 ,
    \data_sync_reg[2][34]_120 ,
    \data_sync_reg[2][34]_121 ,
    \data_sync_reg[2][34]_122 ,
    \data_sync_reg[2][34]_123 ,
    \data_sync_reg[2][34]_124 ,
    \data_sync_reg[2][34]_125 ,
    \data_sync_reg[2][34]_126 ,
    \data_sync_reg[2][34]_127 ,
    \data_sync_reg[2][34]_128 ,
    \data_sync_reg[2][34]_129 ,
    \data_sync_reg[2][34]_130 ,
    \data_sync_reg[2][34]_131 ,
    \data_sync_reg[2][34]_132 ,
    \data_sync_reg[2][34]_133 ,
    \data_sync_reg[2][34]_134 ,
    \data_sync_reg[2][34]_135 ,
    \data_sync_reg[2][34]_136 ,
    \data_sync_reg[2][34]_137 ,
    \data_sync_reg[2][34]_138 ,
    \data_sync_reg[2][34]_139 ,
    \data_sync_reg[2][34]_140 ,
    \data_sync_reg[2][34]_141 ,
    \data_sync_reg[2][34]_142 ,
    \data_sync_reg[2][34]_143 ,
    \data_sync_reg[2][34]_144 ,
    \data_sync_reg[2][34]_145 ,
    \data_sync_reg[2][34]_146 ,
    \data_sync_reg[2][34]_147 ,
    \data_sync_reg[2][34]_148 ,
    \data_sync_reg[2][34]_149 ,
    \data_sync_reg[2][34]_150 ,
    \data_sync_reg[2][34]_151 ,
    \data_sync_reg[2][34]_152 ,
    \data_sync_reg[2][34]_153 ,
    \data_sync_reg[2][34]_154 ,
    \data_sync_reg[2][34]_155 ,
    \data_sync_reg[2][34]_156 ,
    \data_sync_reg[2][34]_157 ,
    \data_sync_reg[2][34]_158 ,
    \data_sync_reg[2][34]_159 ,
    \data_sync_reg[2][34]_160 ,
    \data_sync_reg[2][34]_161 ,
    \data_sync_reg[2][34]_162 ,
    \data_sync_reg[2][34]_163 ,
    \data_sync_reg[2][34]_164 ,
    \data_sync_reg[2][34]_165 ,
    \data_sync_reg[2][34]_166 ,
    \data_sync_reg[2][34]_167 ,
    \data_sync_reg[2][34]_168 ,
    \data_sync_reg[2][34]_169 ,
    \data_sync_reg[2][34]_170 ,
    \data_sync_reg[2][34]_171 ,
    \data_sync_reg[2][34]_172 ,
    \data_sync_reg[2][34]_173 ,
    \data_sync_reg[2][34]_174 ,
    \data_sync_reg[2][34]_175 ,
    \data_sync_reg[2][34]_176 ,
    \data_sync_reg[2][34]_177 ,
    \data_sync_reg[2][34]_178 ,
    \data_sync_reg[2][34]_179 ,
    \data_sync_reg[2][34]_180 ,
    \data_sync_reg[2][34]_181 ,
    \data_sync_reg[2][34]_182 ,
    \data_sync_reg[2][34]_183 ,
    \data_sync_reg[2][34]_184 ,
    \data_sync_reg[2][34]_185 ,
    \data_sync_reg[2][34]_186 ,
    \data_sync_reg[2][34]_187 ,
    \data_sync_reg[2][34]_188 ,
    \data_sync_reg[2][34]_189 ,
    \data_sync_reg[2][34]_190 ,
    \data_sync_reg[2][34]_191 ,
    \data_sync_reg[2][34]_192 ,
    \data_sync_reg[2][34]_193 ,
    \data_sync_reg[2][34]_194 ,
    \data_sync_reg[2][34]_195 ,
    \data_sync_reg[2][34]_196 ,
    \data_sync_reg[2][34]_197 ,
    \data_sync_reg[2][34]_198 ,
    \data_sync_reg[2][34]_199 ,
    \data_sync_reg[2][34]_200 ,
    \data_sync_reg[2][34]_201 ,
    \data_sync_reg[2][34]_202 ,
    \data_sync_reg[2][34]_203 ,
    \data_sync_reg[2][34]_204 ,
    \data_sync_reg[2][34]_205 ,
    \data_sync_reg[2][34]_206 ,
    \data_sync_reg[2][34]_207 ,
    \data_sync_reg[2][34]_208 ,
    \data_sync_reg[2][34]_209 ,
    \data_sync_reg[2][34]_210 ,
    \data_sync_reg[2][34]_211 ,
    \data_sync_reg[2][34]_212 ,
    \data_sync_reg[2][34]_213 ,
    \data_sync_reg[2][34]_214 ,
    \data_sync_reg[2][34]_215 ,
    \data_sync_reg[2][34]_216 ,
    \data_sync_reg[2][34]_217 ,
    \data_sync_reg[2][34]_218 ,
    \data_sync_reg[2][34]_219 ,
    \data_sync_reg[2][34]_220 ,
    \data_sync_reg[2][34]_221 ,
    \data_sync_reg[2][34]_222 ,
    \data_sync_reg[2][34]_223 ,
    \data_sync_reg[2][34]_224 ,
    \data_sync_reg[2][34]_225 ,
    \data_sync_reg[2][34]_226 ,
    \data_sync_reg[2][34]_227 ,
    \data_sync_reg[2][34]_228 ,
    \data_sync_reg[2][34]_229 ,
    \data_sync_reg[2][34]_230 ,
    \data_sync_reg[2][34]_231 ,
    \data_sync_reg[2][34]_232 ,
    \data_sync_reg[2][34]_233 ,
    \data_sync_reg[2][34]_234 ,
    \data_sync_reg[2][34]_235 ,
    \data_sync_reg[2][34]_236 ,
    \data_sync_reg[2][34]_237 ,
    \data_sync_reg[2][34]_238 ,
    \data_sync_reg[2][34]_239 ,
    \data_sync_reg[2][34]_240 ,
    \data_sync_reg[2][34]_241 ,
    \data_sync_reg[2][34]_242 ,
    \data_sync_reg[2][34]_243 ,
    \data_sync_reg[2][34]_244 ,
    \data_sync_reg[2][34]_245 ,
    \data_sync_reg[2][34]_246 ,
    \data_sync_reg[2][34]_247 ,
    \data_sync_reg[2][34]_248 ,
    \data_sync_reg[2][34]_249 ,
    \data_sync_reg[2][34]_250 ,
    \data_sync_reg[2][34]_251 ,
    \data_sync_reg[2][34]_252 ,
    \data_sync_reg[2][34]_253 ,
    \data_sync_reg[2][34]_254 ,
    \data_sync_reg[2][34]_255 ,
    \data_sync_reg[2][34]_256 ,
    \data_sync_reg[2][34]_257 ,
    \data_sync_reg[2][34]_258 ,
    \data_sync_reg[2][34]_259 ,
    \data_sync_reg[2][34]_260 ,
    \data_sync_reg[2][34]_261 ,
    \data_sync_reg[2][34]_262 ,
    \data_sync_reg[2][34]_263 ,
    \data_sync_reg[2][34]_264 ,
    \data_sync_reg[2][34]_265 ,
    \data_sync_reg[2][34]_266 ,
    \gen_v0chroma_start_reg[0] ,
    \data_sync_reg[2][34]_267 ,
    \data_sync_reg[2][34]_268 ,
    \data_sync_reg[2][34]_269 ,
    \data_sync_reg[2][34]_270 ,
    \data_sync_reg[2][34]_271 ,
    \data_sync_reg[2][34]_272 ,
    \data_sync_reg[2][34]_273 ,
    \data_sync_reg[2][34]_274 ,
    \data_sync_reg[2][34]_275 ,
    \data_sync_reg[2][34]_276 ,
    \data_sync_reg[2][34]_277 ,
    \data_sync_reg[2][34]_278 ,
    \data_sync_reg[2][34]_279 ,
    \data_sync_reg[2][34]_280 ,
    \data_sync_reg[2][34]_281 ,
    \data_sync_reg[2][34]_282 ,
    \data_sync_reg[2][34]_283 ,
    \data_sync_reg[2][34]_284 ,
    \data_sync_reg[2][34]_285 ,
    \data_sync_reg[2][34]_286 ,
    \data_sync_reg[2][34]_287 ,
    \data_sync_reg[2][34]_288 ,
    \data_sync_reg[2][34]_289 ,
    \data_sync_reg[2][34]_290 ,
    \data_sync_reg[2][34]_291 ,
    \data_sync_reg[2][34]_292 ,
    \data_sync_reg[2][34]_293 ,
    \data_sync_reg[2][34]_294 ,
    \data_sync_reg[2][34]_295 ,
    \data_sync_reg[2][34]_296 ,
    \data_sync_reg[2][34]_297 ,
    \data_sync_reg[2][34]_298 ,
    \data_sync_reg[2][34]_299 ,
    \data_sync_reg[2][34]_300 ,
    \data_sync_reg[2][34]_301 ,
    \data_sync_reg[2][34]_302 ,
    \data_sync_reg[2][34]_303 ,
    \data_sync_reg[2][34]_304 ,
    \data_sync_reg[2][34]_305 ,
    \data_sync_reg[2][34]_306 ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][31] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][30] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][29] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][28] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][27] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][26] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][25] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][24] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][23] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][22] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][21] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][20] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][19] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][18] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][17] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][16] ,
    \GEN_HAS_IRQ.intr_err_reg[15] ,
    \GEN_HAS_IRQ.intr_err_reg[14] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][13] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][12] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][11] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][10] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][9] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8] ,
    \GEN_HAS_IRQ.intr_err_reg[7] ,
    \GEN_HAS_IRQ.intr_err_reg[6] ,
    \GEN_HAS_IRQ.intr_err_reg[5] ,
    \GEN_HAS_IRQ.intr_err_reg[4] ,
    \GEN_HAS_IRQ.intr_err_reg[3] ,
    \GEN_HAS_IRQ.intr_err_reg[2] ,
    \GEN_HAS_IRQ.intr_err_reg[1] ,
    \GEN_HAS_IRQ.intr_err_reg[0] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][31] ,
    \GEN_HAS_IRQ.intr_stat_reg[30] ,
    \GEN_HAS_IRQ.intr_stat_reg[29] ,
    \GEN_HAS_IRQ.intr_stat_reg[28] ,
    \GEN_HAS_IRQ.intr_stat_reg[27] ,
    \GEN_HAS_IRQ.intr_stat_reg[26] ,
    \GEN_HAS_IRQ.intr_stat_reg[25] ,
    \GEN_HAS_IRQ.intr_stat_reg[24] ,
    \GEN_HAS_IRQ.intr_stat_reg[23] ,
    \GEN_HAS_IRQ.intr_stat_reg[22] ,
    \GEN_HAS_IRQ.intr_stat_reg[21] ,
    \GEN_HAS_IRQ.intr_stat_reg[20] ,
    \GEN_HAS_IRQ.intr_stat_reg[19] ,
    \GEN_HAS_IRQ.intr_stat_reg[18] ,
    \GEN_HAS_IRQ.intr_stat_reg[17] ,
    \GEN_HAS_IRQ.intr_stat_reg[16] ,
    \GEN_HAS_IRQ.intr_stat_reg[15] ,
    \GEN_HAS_IRQ.intr_stat_reg[14] ,
    \GEN_HAS_IRQ.intr_stat_reg[13] ,
    \GEN_HAS_IRQ.intr_stat_reg[12] ,
    \GEN_HAS_IRQ.intr_stat_reg[11] ,
    \GEN_HAS_IRQ.intr_stat_reg[10] ,
    \GEN_HAS_IRQ.intr_stat_reg[9] ,
    \GEN_HAS_IRQ.intr_stat_reg[8] ,
    \GEN_HAS_IRQ.intr_stat_reg[7] ,
    \GEN_HAS_IRQ.intr_stat_reg[6] ,
    \GEN_HAS_IRQ.intr_stat_reg[5] ,
    \GEN_HAS_IRQ.intr_stat_reg[4] ,
    \GEN_HAS_IRQ.intr_stat_reg[3] ,
    \GEN_HAS_IRQ.intr_stat_reg[2] ,
    \GEN_HAS_IRQ.intr_stat_reg[1] ,
    \GEN_HAS_IRQ.intr_stat_reg[0] ,
    \GEN_SEL_DELAY[3].sel_int_reg[3][0] ,
    \core_status_regs[11] ,
    \core_status_regs[10] ,
    \core_status_regs[9] ,
    \core_status_regs[8] ,
    \core_status_regs[15] ,
    \core_status_regs[14] ,
    \core_status_regs[13] ,
    \core_status_regs[12] ,
    \AXI4_LITE_INTERFACE.core_regs_reg ,
    \core_status_regs[3] ,
    \core_status_regs[2] ,
    \core_status_regs[1] ,
    \core_status_regs[0] ,
    \core_status_regs[7] ,
    \core_status_regs[6] ,
    \core_status_regs[5] ,
    \core_status_regs[4] );
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ;
  output [31:0]genr_data;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_0 ;
  input \data_sync_reg[2][34] ;
  input vid_aclk;
  input [4:0]out_data;
  input [5:0]\time_status_regs[28] ;
  input [25:0]Q;
  input \data_sync_reg[2][34]_0 ;
  input \data_sync_reg[2][34]_1 ;
  input \data_sync_reg[2][34]_2 ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][28] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][27] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][26] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][25] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][24] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][23] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][22] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][21] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][20] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][19] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][18] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][17] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][16] ;
  input \data_sync_reg[2][34]_3 ;
  input \data_sync_reg[2][34]_4 ;
  input \data_sync_reg[2][34]_5 ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][12] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][11] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][10] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][9] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][8] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][7] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][6] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][5] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][4] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][3] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][2] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][1] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0] ;
  input \data_sync_reg[2][34]_6 ;
  input \data_sync_reg[2][34]_7 ;
  input \data_sync_reg[2][34]_8 ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][27] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][26] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][25] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][24] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][23] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][22] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][21] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][20] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][19] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][18] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][16] ;
  input \data_sync_reg[2][34]_9 ;
  input \data_sync_reg[2][34]_10 ;
  input \data_sync_reg[2][34]_11 ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][12] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][11] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][10] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][9] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][8] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][7] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][6] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][5] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][4] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][3] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][2] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][1] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0] ;
  input \data_sync_reg[2][34]_12 ;
  input \data_sync_reg[2][34]_13 ;
  input \data_sync_reg[2][34]_14 ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][27] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][26] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][25] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][24] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][23] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][22] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][21] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][20] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][19] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][18] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][17] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][16] ;
  input \data_sync_reg[2][34]_15 ;
  input \data_sync_reg[2][34]_16 ;
  input \data_sync_reg[2][34]_17 ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][12] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][11] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][10] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][9] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][8] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][7] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][6] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][5] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][4] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][3] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][2] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][1] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0] ;
  input \data_sync_reg[2][34]_18 ;
  input \data_sync_reg[2][34]_19 ;
  input \data_sync_reg[2][34]_20 ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][27] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][26] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][25] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][24] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][23] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][22] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][21] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][20] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][19] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][18] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][17] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][16] ;
  input \data_sync_reg[2][34]_21 ;
  input \data_sync_reg[2][34]_22 ;
  input \data_sync_reg[2][34]_23 ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][12] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][11] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][10] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][9] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][8] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][7] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][6] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][5] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][4] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][3] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][2] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][1] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0] ;
  input \data_sync_reg[2][34]_24 ;
  input \data_sync_reg[2][34]_25 ;
  input \data_sync_reg[2][34]_26 ;
  input \data_sync_reg[2][34]_27 ;
  input \data_sync_reg[2][34]_28 ;
  input \data_sync_reg[2][34]_29 ;
  input \data_sync_reg[2][34]_30 ;
  input \data_sync_reg[2][34]_31 ;
  input \data_sync_reg[2][34]_32 ;
  input \data_sync_reg[2][34]_33 ;
  input \data_sync_reg[2][34]_34 ;
  input \data_sync_reg[2][34]_35 ;
  input \data_sync_reg[2][34]_36 ;
  input \data_sync_reg[2][34]_37 ;
  input \data_sync_reg[2][34]_38 ;
  input \data_sync_reg[2][34]_39 ;
  input \data_sync_reg[2][34]_40 ;
  input \data_sync_reg[2][34]_41 ;
  input \data_sync_reg[2][34]_42 ;
  input \data_sync_reg[2][34]_43 ;
  input \data_sync_reg[2][34]_44 ;
  input \data_sync_reg[2][34]_45 ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][8] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][5] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][4] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][3] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][2] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][1] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0] ;
  input \data_sync_reg[2][34]_46 ;
  input \data_sync_reg[2][34]_47 ;
  input \data_sync_reg[2][34]_48 ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][27] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][26] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][25] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][24] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][23] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][22] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][21] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][20] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][19] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][18] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][17] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][16] ;
  input \data_sync_reg[2][34]_49 ;
  input \data_sync_reg[2][34]_50 ;
  input \data_sync_reg[2][34]_51 ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][12] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][11] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][10] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][9] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][8] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][7] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][6] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][5] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][4] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][3] ;
  input \intr_status_int_reg[13] ;
  input \intr_status_int_reg[12] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0] ;
  input \data_sync_reg[2][34]_52 ;
  input \data_sync_reg[2][34]_53 ;
  input \data_sync_reg[2][34]_54 ;
  input \data_sync_reg[2][34]_55 ;
  input \data_sync_reg[2][34]_56 ;
  input \data_sync_reg[2][34]_57 ;
  input \data_sync_reg[2][34]_58 ;
  input \data_sync_reg[2][34]_59 ;
  input \data_sync_reg[2][34]_60 ;
  input \data_sync_reg[2][34]_61 ;
  input \data_sync_reg[2][34]_62 ;
  input \data_sync_reg[2][34]_63 ;
  input \data_sync_reg[2][34]_64 ;
  input \data_sync_reg[2][34]_65 ;
  input \data_sync_reg[2][34]_66 ;
  input \data_sync_reg[2][34]_67 ;
  input \data_sync_reg[2][34]_68 ;
  input \data_sync_reg[2][34]_69 ;
  input \data_sync_reg[2][34]_70 ;
  input \data_sync_reg[2][34]_71 ;
  input \data_sync_reg[2][34]_72 ;
  input \data_sync_reg[2][34]_73 ;
  input \data_sync_reg[2][34]_74 ;
  input \data_sync_reg[2][34]_75 ;
  input \data_sync_reg[2][34]_76 ;
  input \data_sync_reg[2][34]_77 ;
  input \data_sync_reg[2][34]_78 ;
  input \data_sync_reg[2][34]_79 ;
  input \data_sync_reg[2][34]_80 ;
  input \data_sync_reg[2][34]_81 ;
  input \data_sync_reg[2][34]_82 ;
  input \data_sync_reg[2][34]_83 ;
  input \data_sync_reg[2][34]_84 ;
  input \data_sync_reg[2][34]_85 ;
  input \data_sync_reg[2][34]_86 ;
  input \data_sync_reg[2][34]_87 ;
  input \data_sync_reg[2][34]_88 ;
  input \data_sync_reg[2][34]_89 ;
  input \data_sync_reg[2][34]_90 ;
  input \data_sync_reg[2][34]_91 ;
  input \data_sync_reg[2][34]_92 ;
  input \data_sync_reg[2][34]_93 ;
  input \data_sync_reg[2][34]_94 ;
  input \data_sync_reg[2][34]_95 ;
  input \data_sync_reg[2][34]_96 ;
  input \data_sync_reg[2][34]_97 ;
  input \data_sync_reg[2][34]_98 ;
  input \data_sync_reg[2][34]_99 ;
  input \data_sync_reg[2][34]_100 ;
  input \data_sync_reg[2][34]_101 ;
  input \data_sync_reg[2][34]_102 ;
  input \data_sync_reg[2][34]_103 ;
  input \data_sync_reg[2][34]_104 ;
  input \data_sync_reg[2][34]_105 ;
  input \data_sync_reg[2][34]_106 ;
  input \data_sync_reg[2][34]_107 ;
  input \data_sync_reg[2][34]_108 ;
  input \data_sync_reg[2][34]_109 ;
  input \data_sync_reg[2][34]_110 ;
  input \data_sync_reg[2][34]_111 ;
  input \data_sync_reg[2][34]_112 ;
  input \data_sync_reg[2][34]_113 ;
  input \data_sync_reg[2][34]_114 ;
  input \data_sync_reg[2][34]_115 ;
  input \data_sync_reg[2][34]_116 ;
  input \data_sync_reg[2][34]_117 ;
  input \data_sync_reg[2][34]_118 ;
  input \data_sync_reg[2][34]_119 ;
  input \data_sync_reg[2][34]_120 ;
  input \data_sync_reg[2][34]_121 ;
  input \data_sync_reg[2][34]_122 ;
  input \data_sync_reg[2][34]_123 ;
  input \data_sync_reg[2][34]_124 ;
  input \data_sync_reg[2][34]_125 ;
  input \data_sync_reg[2][34]_126 ;
  input \data_sync_reg[2][34]_127 ;
  input \data_sync_reg[2][34]_128 ;
  input \data_sync_reg[2][34]_129 ;
  input \data_sync_reg[2][34]_130 ;
  input \data_sync_reg[2][34]_131 ;
  input \data_sync_reg[2][34]_132 ;
  input \data_sync_reg[2][34]_133 ;
  input \data_sync_reg[2][34]_134 ;
  input \data_sync_reg[2][34]_135 ;
  input \data_sync_reg[2][34]_136 ;
  input \data_sync_reg[2][34]_137 ;
  input \data_sync_reg[2][34]_138 ;
  input \data_sync_reg[2][34]_139 ;
  input \data_sync_reg[2][34]_140 ;
  input \data_sync_reg[2][34]_141 ;
  input \data_sync_reg[2][34]_142 ;
  input \data_sync_reg[2][34]_143 ;
  input \data_sync_reg[2][34]_144 ;
  input \data_sync_reg[2][34]_145 ;
  input \data_sync_reg[2][34]_146 ;
  input \data_sync_reg[2][34]_147 ;
  input \data_sync_reg[2][34]_148 ;
  input \data_sync_reg[2][34]_149 ;
  input \data_sync_reg[2][34]_150 ;
  input \data_sync_reg[2][34]_151 ;
  input \data_sync_reg[2][34]_152 ;
  input \data_sync_reg[2][34]_153 ;
  input \data_sync_reg[2][34]_154 ;
  input \data_sync_reg[2][34]_155 ;
  input \data_sync_reg[2][34]_156 ;
  input \data_sync_reg[2][34]_157 ;
  input \data_sync_reg[2][34]_158 ;
  input \data_sync_reg[2][34]_159 ;
  input \data_sync_reg[2][34]_160 ;
  input \data_sync_reg[2][34]_161 ;
  input \data_sync_reg[2][34]_162 ;
  input \data_sync_reg[2][34]_163 ;
  input \data_sync_reg[2][34]_164 ;
  input \data_sync_reg[2][34]_165 ;
  input \data_sync_reg[2][34]_166 ;
  input \data_sync_reg[2][34]_167 ;
  input \data_sync_reg[2][34]_168 ;
  input \data_sync_reg[2][34]_169 ;
  input \data_sync_reg[2][34]_170 ;
  input \data_sync_reg[2][34]_171 ;
  input \data_sync_reg[2][34]_172 ;
  input \data_sync_reg[2][34]_173 ;
  input \data_sync_reg[2][34]_174 ;
  input \data_sync_reg[2][34]_175 ;
  input \data_sync_reg[2][34]_176 ;
  input \data_sync_reg[2][34]_177 ;
  input \data_sync_reg[2][34]_178 ;
  input \data_sync_reg[2][34]_179 ;
  input \data_sync_reg[2][34]_180 ;
  input \data_sync_reg[2][34]_181 ;
  input \data_sync_reg[2][34]_182 ;
  input \data_sync_reg[2][34]_183 ;
  input \data_sync_reg[2][34]_184 ;
  input \data_sync_reg[2][34]_185 ;
  input \data_sync_reg[2][34]_186 ;
  input \data_sync_reg[2][34]_187 ;
  input \data_sync_reg[2][34]_188 ;
  input \data_sync_reg[2][34]_189 ;
  input \data_sync_reg[2][34]_190 ;
  input \data_sync_reg[2][34]_191 ;
  input \data_sync_reg[2][34]_192 ;
  input \data_sync_reg[2][34]_193 ;
  input \data_sync_reg[2][34]_194 ;
  input \data_sync_reg[2][34]_195 ;
  input \data_sync_reg[2][34]_196 ;
  input \data_sync_reg[2][34]_197 ;
  input \data_sync_reg[2][34]_198 ;
  input \data_sync_reg[2][34]_199 ;
  input \data_sync_reg[2][34]_200 ;
  input \data_sync_reg[2][34]_201 ;
  input \data_sync_reg[2][34]_202 ;
  input \data_sync_reg[2][34]_203 ;
  input \data_sync_reg[2][34]_204 ;
  input \data_sync_reg[2][34]_205 ;
  input \data_sync_reg[2][34]_206 ;
  input \data_sync_reg[2][34]_207 ;
  input \data_sync_reg[2][34]_208 ;
  input \data_sync_reg[2][34]_209 ;
  input \data_sync_reg[2][34]_210 ;
  input \data_sync_reg[2][34]_211 ;
  input \data_sync_reg[2][34]_212 ;
  input \data_sync_reg[2][34]_213 ;
  input \data_sync_reg[2][34]_214 ;
  input \data_sync_reg[2][34]_215 ;
  input \data_sync_reg[2][34]_216 ;
  input \data_sync_reg[2][34]_217 ;
  input \data_sync_reg[2][34]_218 ;
  input \data_sync_reg[2][34]_219 ;
  input \data_sync_reg[2][34]_220 ;
  input \data_sync_reg[2][34]_221 ;
  input \data_sync_reg[2][34]_222 ;
  input \data_sync_reg[2][34]_223 ;
  input \data_sync_reg[2][34]_224 ;
  input \data_sync_reg[2][34]_225 ;
  input \data_sync_reg[2][34]_226 ;
  input \data_sync_reg[2][34]_227 ;
  input \data_sync_reg[2][34]_228 ;
  input \data_sync_reg[2][34]_229 ;
  input \data_sync_reg[2][34]_230 ;
  input \data_sync_reg[2][34]_231 ;
  input \data_sync_reg[2][34]_232 ;
  input \data_sync_reg[2][34]_233 ;
  input \data_sync_reg[2][34]_234 ;
  input \data_sync_reg[2][34]_235 ;
  input \data_sync_reg[2][34]_236 ;
  input \data_sync_reg[2][34]_237 ;
  input \data_sync_reg[2][34]_238 ;
  input \data_sync_reg[2][34]_239 ;
  input \data_sync_reg[2][34]_240 ;
  input \data_sync_reg[2][34]_241 ;
  input \data_sync_reg[2][34]_242 ;
  input \data_sync_reg[2][34]_243 ;
  input \data_sync_reg[2][34]_244 ;
  input \data_sync_reg[2][34]_245 ;
  input \data_sync_reg[2][34]_246 ;
  input \data_sync_reg[2][34]_247 ;
  input \data_sync_reg[2][34]_248 ;
  input \data_sync_reg[2][34]_249 ;
  input \data_sync_reg[2][34]_250 ;
  input \data_sync_reg[2][34]_251 ;
  input \data_sync_reg[2][34]_252 ;
  input \data_sync_reg[2][34]_253 ;
  input \data_sync_reg[2][34]_254 ;
  input \data_sync_reg[2][34]_255 ;
  input \data_sync_reg[2][34]_256 ;
  input \data_sync_reg[2][34]_257 ;
  input \data_sync_reg[2][34]_258 ;
  input \data_sync_reg[2][34]_259 ;
  input \data_sync_reg[2][34]_260 ;
  input \data_sync_reg[2][34]_261 ;
  input \data_sync_reg[2][34]_262 ;
  input \data_sync_reg[2][34]_263 ;
  input \data_sync_reg[2][34]_264 ;
  input \data_sync_reg[2][34]_265 ;
  input \data_sync_reg[2][34]_266 ;
  input \gen_v0chroma_start_reg[0] ;
  input \data_sync_reg[2][34]_267 ;
  input \data_sync_reg[2][34]_268 ;
  input \data_sync_reg[2][34]_269 ;
  input \data_sync_reg[2][34]_270 ;
  input \data_sync_reg[2][34]_271 ;
  input \data_sync_reg[2][34]_272 ;
  input \data_sync_reg[2][34]_273 ;
  input \data_sync_reg[2][34]_274 ;
  input \data_sync_reg[2][34]_275 ;
  input \data_sync_reg[2][34]_276 ;
  input \data_sync_reg[2][34]_277 ;
  input \data_sync_reg[2][34]_278 ;
  input \data_sync_reg[2][34]_279 ;
  input \data_sync_reg[2][34]_280 ;
  input \data_sync_reg[2][34]_281 ;
  input \data_sync_reg[2][34]_282 ;
  input \data_sync_reg[2][34]_283 ;
  input \data_sync_reg[2][34]_284 ;
  input \data_sync_reg[2][34]_285 ;
  input \data_sync_reg[2][34]_286 ;
  input \data_sync_reg[2][34]_287 ;
  input \data_sync_reg[2][34]_288 ;
  input \data_sync_reg[2][34]_289 ;
  input \data_sync_reg[2][34]_290 ;
  input \data_sync_reg[2][34]_291 ;
  input \data_sync_reg[2][34]_292 ;
  input \data_sync_reg[2][34]_293 ;
  input \data_sync_reg[2][34]_294 ;
  input \data_sync_reg[2][34]_295 ;
  input \data_sync_reg[2][34]_296 ;
  input \data_sync_reg[2][34]_297 ;
  input \data_sync_reg[2][34]_298 ;
  input \data_sync_reg[2][34]_299 ;
  input \data_sync_reg[2][34]_300 ;
  input \data_sync_reg[2][34]_301 ;
  input \data_sync_reg[2][34]_302 ;
  input \data_sync_reg[2][34]_303 ;
  input \data_sync_reg[2][34]_304 ;
  input \data_sync_reg[2][34]_305 ;
  input \data_sync_reg[2][34]_306 ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][31] ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][30] ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][29] ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][28] ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][27] ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][26] ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][25] ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][24] ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][23] ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][22] ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][21] ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][20] ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][19] ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][18] ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][17] ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][16] ;
  input \GEN_HAS_IRQ.intr_err_reg[15] ;
  input \GEN_HAS_IRQ.intr_err_reg[14] ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][13] ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][12] ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][11] ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][10] ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][9] ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8] ;
  input \GEN_HAS_IRQ.intr_err_reg[7] ;
  input \GEN_HAS_IRQ.intr_err_reg[6] ;
  input \GEN_HAS_IRQ.intr_err_reg[5] ;
  input \GEN_HAS_IRQ.intr_err_reg[4] ;
  input \GEN_HAS_IRQ.intr_err_reg[3] ;
  input \GEN_HAS_IRQ.intr_err_reg[2] ;
  input \GEN_HAS_IRQ.intr_err_reg[1] ;
  input \GEN_HAS_IRQ.intr_err_reg[0] ;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][31] ;
  input \GEN_HAS_IRQ.intr_stat_reg[30] ;
  input \GEN_HAS_IRQ.intr_stat_reg[29] ;
  input \GEN_HAS_IRQ.intr_stat_reg[28] ;
  input \GEN_HAS_IRQ.intr_stat_reg[27] ;
  input \GEN_HAS_IRQ.intr_stat_reg[26] ;
  input \GEN_HAS_IRQ.intr_stat_reg[25] ;
  input \GEN_HAS_IRQ.intr_stat_reg[24] ;
  input \GEN_HAS_IRQ.intr_stat_reg[23] ;
  input \GEN_HAS_IRQ.intr_stat_reg[22] ;
  input \GEN_HAS_IRQ.intr_stat_reg[21] ;
  input \GEN_HAS_IRQ.intr_stat_reg[20] ;
  input \GEN_HAS_IRQ.intr_stat_reg[19] ;
  input \GEN_HAS_IRQ.intr_stat_reg[18] ;
  input \GEN_HAS_IRQ.intr_stat_reg[17] ;
  input \GEN_HAS_IRQ.intr_stat_reg[16] ;
  input \GEN_HAS_IRQ.intr_stat_reg[15] ;
  input \GEN_HAS_IRQ.intr_stat_reg[14] ;
  input \GEN_HAS_IRQ.intr_stat_reg[13] ;
  input \GEN_HAS_IRQ.intr_stat_reg[12] ;
  input \GEN_HAS_IRQ.intr_stat_reg[11] ;
  input \GEN_HAS_IRQ.intr_stat_reg[10] ;
  input \GEN_HAS_IRQ.intr_stat_reg[9] ;
  input \GEN_HAS_IRQ.intr_stat_reg[8] ;
  input \GEN_HAS_IRQ.intr_stat_reg[7] ;
  input \GEN_HAS_IRQ.intr_stat_reg[6] ;
  input \GEN_HAS_IRQ.intr_stat_reg[5] ;
  input \GEN_HAS_IRQ.intr_stat_reg[4] ;
  input \GEN_HAS_IRQ.intr_stat_reg[3] ;
  input \GEN_HAS_IRQ.intr_stat_reg[2] ;
  input \GEN_HAS_IRQ.intr_stat_reg[1] ;
  input \GEN_HAS_IRQ.intr_stat_reg[0] ;
  input \GEN_SEL_DELAY[3].sel_int_reg[3][0] ;
  input [7:0]\core_status_regs[11] ;
  input [7:0]\core_status_regs[10] ;
  input [7:0]\core_status_regs[9] ;
  input [7:0]\core_status_regs[8] ;
  input [7:0]\core_status_regs[15] ;
  input [7:0]\core_status_regs[14] ;
  input [7:0]\core_status_regs[13] ;
  input [7:0]\core_status_regs[12] ;
  input [383:0]\AXI4_LITE_INTERFACE.core_regs_reg ;
  input [7:0]\core_status_regs[3] ;
  input [7:0]\core_status_regs[2] ;
  input [7:0]\core_status_regs[1] ;
  input [7:0]\core_status_regs[0] ;
  input [7:0]\core_status_regs[7] ;
  input [7:0]\core_status_regs[6] ;
  input [7:0]\core_status_regs[5] ;
  input [7:0]\core_status_regs[4] ;

  wire [383:0]\AXI4_LITE_INTERFACE.core_regs_reg ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][31] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][10] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][11] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][12] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][13] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][16] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][17] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][18] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][19] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][20] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][21] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][22] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][23] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][24] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][25] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][26] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][27] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][28] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][29] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][30] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][31] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][9] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][10] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][11] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][12] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][16] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][17] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][18] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][19] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][20] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][21] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][22] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][23] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][24] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][25] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][26] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][27] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][3] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][4] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][5] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][6] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][7] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][8] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][9] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][8] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][1] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][2] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][3] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][4] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][5] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][10] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][11] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][12] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][16] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][17] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][18] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][19] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][1] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][20] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][21] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][22] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][23] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][24] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][25] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][26] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][27] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][2] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][3] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][4] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][5] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][6] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][7] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][8] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][9] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][10] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][11] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][12] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][16] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][17] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][18] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][19] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][1] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][20] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][21] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][22] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][23] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][24] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][25] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][26] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][27] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][2] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][3] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][4] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][5] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][6] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][7] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][8] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][9] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][10] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][11] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][12] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][16] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][18] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][19] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][1] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][20] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][21] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][22] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][23] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][24] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][25] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][26] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][27] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][2] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][3] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][4] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][5] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][6] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][7] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][8] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][9] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][10] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][11] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][12] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][16] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][17] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][18] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][19] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][1] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][20] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][21] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][22] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][23] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][24] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][25] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][26] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][27] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][28] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][2] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][3] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][4] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][5] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][6] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][7] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][8] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][9] ;
  wire \GEN_HAS_IRQ.intr_err_reg[0] ;
  wire \GEN_HAS_IRQ.intr_err_reg[14] ;
  wire \GEN_HAS_IRQ.intr_err_reg[15] ;
  wire \GEN_HAS_IRQ.intr_err_reg[1] ;
  wire \GEN_HAS_IRQ.intr_err_reg[2] ;
  wire \GEN_HAS_IRQ.intr_err_reg[3] ;
  wire \GEN_HAS_IRQ.intr_err_reg[4] ;
  wire \GEN_HAS_IRQ.intr_err_reg[5] ;
  wire \GEN_HAS_IRQ.intr_err_reg[6] ;
  wire \GEN_HAS_IRQ.intr_err_reg[7] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[0] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[10] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[11] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[12] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[13] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[14] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[15] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[16] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[17] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[18] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[19] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[1] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[20] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[21] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[22] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[23] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[24] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[25] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[26] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[27] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[28] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[29] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[2] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[30] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[3] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[4] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[5] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[6] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[7] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[8] ;
  wire \GEN_HAS_IRQ.intr_stat_reg[9] ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ;
  wire \GEN_SEL_DELAY[3].sel_int_reg[3][0] ;
  wire \GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3_n_0 ;
  wire \GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4_n_0 ;
  wire \GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 ;
  wire [26:26]\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33]_0 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]_0 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_2__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_3__0_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_3_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_i_1_n_0 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][0]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][10]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][11]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][12]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][13]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][14]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][15]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][16]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][17]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][18]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][19]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][20]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][21]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][22]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][23]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][24]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][26]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][27]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][28]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][29]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][30]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][4]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][8]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][9]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 ;
  wire [25:0]Q;
  wire [7:0]\core_status_regs[0] ;
  wire [7:0]\core_status_regs[10] ;
  wire [7:0]\core_status_regs[11] ;
  wire [7:0]\core_status_regs[12] ;
  wire [7:0]\core_status_regs[13] ;
  wire [7:0]\core_status_regs[14] ;
  wire [7:0]\core_status_regs[15] ;
  wire [7:0]\core_status_regs[1] ;
  wire [7:0]\core_status_regs[2] ;
  wire [7:0]\core_status_regs[3] ;
  wire [7:0]\core_status_regs[4] ;
  wire [7:0]\core_status_regs[5] ;
  wire [7:0]\core_status_regs[6] ;
  wire [7:0]\core_status_regs[7] ;
  wire [7:0]\core_status_regs[8] ;
  wire [7:0]\core_status_regs[9] ;
  wire \data_sync_reg[2][34] ;
  wire \data_sync_reg[2][34]_0 ;
  wire \data_sync_reg[2][34]_1 ;
  wire \data_sync_reg[2][34]_10 ;
  wire \data_sync_reg[2][34]_100 ;
  wire \data_sync_reg[2][34]_101 ;
  wire \data_sync_reg[2][34]_102 ;
  wire \data_sync_reg[2][34]_103 ;
  wire \data_sync_reg[2][34]_104 ;
  wire \data_sync_reg[2][34]_105 ;
  wire \data_sync_reg[2][34]_106 ;
  wire \data_sync_reg[2][34]_107 ;
  wire \data_sync_reg[2][34]_108 ;
  wire \data_sync_reg[2][34]_109 ;
  wire \data_sync_reg[2][34]_11 ;
  wire \data_sync_reg[2][34]_110 ;
  wire \data_sync_reg[2][34]_111 ;
  wire \data_sync_reg[2][34]_112 ;
  wire \data_sync_reg[2][34]_113 ;
  wire \data_sync_reg[2][34]_114 ;
  wire \data_sync_reg[2][34]_115 ;
  wire \data_sync_reg[2][34]_116 ;
  wire \data_sync_reg[2][34]_117 ;
  wire \data_sync_reg[2][34]_118 ;
  wire \data_sync_reg[2][34]_119 ;
  wire \data_sync_reg[2][34]_12 ;
  wire \data_sync_reg[2][34]_120 ;
  wire \data_sync_reg[2][34]_121 ;
  wire \data_sync_reg[2][34]_122 ;
  wire \data_sync_reg[2][34]_123 ;
  wire \data_sync_reg[2][34]_124 ;
  wire \data_sync_reg[2][34]_125 ;
  wire \data_sync_reg[2][34]_126 ;
  wire \data_sync_reg[2][34]_127 ;
  wire \data_sync_reg[2][34]_128 ;
  wire \data_sync_reg[2][34]_129 ;
  wire \data_sync_reg[2][34]_13 ;
  wire \data_sync_reg[2][34]_130 ;
  wire \data_sync_reg[2][34]_131 ;
  wire \data_sync_reg[2][34]_132 ;
  wire \data_sync_reg[2][34]_133 ;
  wire \data_sync_reg[2][34]_134 ;
  wire \data_sync_reg[2][34]_135 ;
  wire \data_sync_reg[2][34]_136 ;
  wire \data_sync_reg[2][34]_137 ;
  wire \data_sync_reg[2][34]_138 ;
  wire \data_sync_reg[2][34]_139 ;
  wire \data_sync_reg[2][34]_14 ;
  wire \data_sync_reg[2][34]_140 ;
  wire \data_sync_reg[2][34]_141 ;
  wire \data_sync_reg[2][34]_142 ;
  wire \data_sync_reg[2][34]_143 ;
  wire \data_sync_reg[2][34]_144 ;
  wire \data_sync_reg[2][34]_145 ;
  wire \data_sync_reg[2][34]_146 ;
  wire \data_sync_reg[2][34]_147 ;
  wire \data_sync_reg[2][34]_148 ;
  wire \data_sync_reg[2][34]_149 ;
  wire \data_sync_reg[2][34]_15 ;
  wire \data_sync_reg[2][34]_150 ;
  wire \data_sync_reg[2][34]_151 ;
  wire \data_sync_reg[2][34]_152 ;
  wire \data_sync_reg[2][34]_153 ;
  wire \data_sync_reg[2][34]_154 ;
  wire \data_sync_reg[2][34]_155 ;
  wire \data_sync_reg[2][34]_156 ;
  wire \data_sync_reg[2][34]_157 ;
  wire \data_sync_reg[2][34]_158 ;
  wire \data_sync_reg[2][34]_159 ;
  wire \data_sync_reg[2][34]_16 ;
  wire \data_sync_reg[2][34]_160 ;
  wire \data_sync_reg[2][34]_161 ;
  wire \data_sync_reg[2][34]_162 ;
  wire \data_sync_reg[2][34]_163 ;
  wire \data_sync_reg[2][34]_164 ;
  wire \data_sync_reg[2][34]_165 ;
  wire \data_sync_reg[2][34]_166 ;
  wire \data_sync_reg[2][34]_167 ;
  wire \data_sync_reg[2][34]_168 ;
  wire \data_sync_reg[2][34]_169 ;
  wire \data_sync_reg[2][34]_17 ;
  wire \data_sync_reg[2][34]_170 ;
  wire \data_sync_reg[2][34]_171 ;
  wire \data_sync_reg[2][34]_172 ;
  wire \data_sync_reg[2][34]_173 ;
  wire \data_sync_reg[2][34]_174 ;
  wire \data_sync_reg[2][34]_175 ;
  wire \data_sync_reg[2][34]_176 ;
  wire \data_sync_reg[2][34]_177 ;
  wire \data_sync_reg[2][34]_178 ;
  wire \data_sync_reg[2][34]_179 ;
  wire \data_sync_reg[2][34]_18 ;
  wire \data_sync_reg[2][34]_180 ;
  wire \data_sync_reg[2][34]_181 ;
  wire \data_sync_reg[2][34]_182 ;
  wire \data_sync_reg[2][34]_183 ;
  wire \data_sync_reg[2][34]_184 ;
  wire \data_sync_reg[2][34]_185 ;
  wire \data_sync_reg[2][34]_186 ;
  wire \data_sync_reg[2][34]_187 ;
  wire \data_sync_reg[2][34]_188 ;
  wire \data_sync_reg[2][34]_189 ;
  wire \data_sync_reg[2][34]_19 ;
  wire \data_sync_reg[2][34]_190 ;
  wire \data_sync_reg[2][34]_191 ;
  wire \data_sync_reg[2][34]_192 ;
  wire \data_sync_reg[2][34]_193 ;
  wire \data_sync_reg[2][34]_194 ;
  wire \data_sync_reg[2][34]_195 ;
  wire \data_sync_reg[2][34]_196 ;
  wire \data_sync_reg[2][34]_197 ;
  wire \data_sync_reg[2][34]_198 ;
  wire \data_sync_reg[2][34]_199 ;
  wire \data_sync_reg[2][34]_2 ;
  wire \data_sync_reg[2][34]_20 ;
  wire \data_sync_reg[2][34]_200 ;
  wire \data_sync_reg[2][34]_201 ;
  wire \data_sync_reg[2][34]_202 ;
  wire \data_sync_reg[2][34]_203 ;
  wire \data_sync_reg[2][34]_204 ;
  wire \data_sync_reg[2][34]_205 ;
  wire \data_sync_reg[2][34]_206 ;
  wire \data_sync_reg[2][34]_207 ;
  wire \data_sync_reg[2][34]_208 ;
  wire \data_sync_reg[2][34]_209 ;
  wire \data_sync_reg[2][34]_21 ;
  wire \data_sync_reg[2][34]_210 ;
  wire \data_sync_reg[2][34]_211 ;
  wire \data_sync_reg[2][34]_212 ;
  wire \data_sync_reg[2][34]_213 ;
  wire \data_sync_reg[2][34]_214 ;
  wire \data_sync_reg[2][34]_215 ;
  wire \data_sync_reg[2][34]_216 ;
  wire \data_sync_reg[2][34]_217 ;
  wire \data_sync_reg[2][34]_218 ;
  wire \data_sync_reg[2][34]_219 ;
  wire \data_sync_reg[2][34]_22 ;
  wire \data_sync_reg[2][34]_220 ;
  wire \data_sync_reg[2][34]_221 ;
  wire \data_sync_reg[2][34]_222 ;
  wire \data_sync_reg[2][34]_223 ;
  wire \data_sync_reg[2][34]_224 ;
  wire \data_sync_reg[2][34]_225 ;
  wire \data_sync_reg[2][34]_226 ;
  wire \data_sync_reg[2][34]_227 ;
  wire \data_sync_reg[2][34]_228 ;
  wire \data_sync_reg[2][34]_229 ;
  wire \data_sync_reg[2][34]_23 ;
  wire \data_sync_reg[2][34]_230 ;
  wire \data_sync_reg[2][34]_231 ;
  wire \data_sync_reg[2][34]_232 ;
  wire \data_sync_reg[2][34]_233 ;
  wire \data_sync_reg[2][34]_234 ;
  wire \data_sync_reg[2][34]_235 ;
  wire \data_sync_reg[2][34]_236 ;
  wire \data_sync_reg[2][34]_237 ;
  wire \data_sync_reg[2][34]_238 ;
  wire \data_sync_reg[2][34]_239 ;
  wire \data_sync_reg[2][34]_24 ;
  wire \data_sync_reg[2][34]_240 ;
  wire \data_sync_reg[2][34]_241 ;
  wire \data_sync_reg[2][34]_242 ;
  wire \data_sync_reg[2][34]_243 ;
  wire \data_sync_reg[2][34]_244 ;
  wire \data_sync_reg[2][34]_245 ;
  wire \data_sync_reg[2][34]_246 ;
  wire \data_sync_reg[2][34]_247 ;
  wire \data_sync_reg[2][34]_248 ;
  wire \data_sync_reg[2][34]_249 ;
  wire \data_sync_reg[2][34]_25 ;
  wire \data_sync_reg[2][34]_250 ;
  wire \data_sync_reg[2][34]_251 ;
  wire \data_sync_reg[2][34]_252 ;
  wire \data_sync_reg[2][34]_253 ;
  wire \data_sync_reg[2][34]_254 ;
  wire \data_sync_reg[2][34]_255 ;
  wire \data_sync_reg[2][34]_256 ;
  wire \data_sync_reg[2][34]_257 ;
  wire \data_sync_reg[2][34]_258 ;
  wire \data_sync_reg[2][34]_259 ;
  wire \data_sync_reg[2][34]_26 ;
  wire \data_sync_reg[2][34]_260 ;
  wire \data_sync_reg[2][34]_261 ;
  wire \data_sync_reg[2][34]_262 ;
  wire \data_sync_reg[2][34]_263 ;
  wire \data_sync_reg[2][34]_264 ;
  wire \data_sync_reg[2][34]_265 ;
  wire \data_sync_reg[2][34]_266 ;
  wire \data_sync_reg[2][34]_267 ;
  wire \data_sync_reg[2][34]_268 ;
  wire \data_sync_reg[2][34]_269 ;
  wire \data_sync_reg[2][34]_27 ;
  wire \data_sync_reg[2][34]_270 ;
  wire \data_sync_reg[2][34]_271 ;
  wire \data_sync_reg[2][34]_272 ;
  wire \data_sync_reg[2][34]_273 ;
  wire \data_sync_reg[2][34]_274 ;
  wire \data_sync_reg[2][34]_275 ;
  wire \data_sync_reg[2][34]_276 ;
  wire \data_sync_reg[2][34]_277 ;
  wire \data_sync_reg[2][34]_278 ;
  wire \data_sync_reg[2][34]_279 ;
  wire \data_sync_reg[2][34]_28 ;
  wire \data_sync_reg[2][34]_280 ;
  wire \data_sync_reg[2][34]_281 ;
  wire \data_sync_reg[2][34]_282 ;
  wire \data_sync_reg[2][34]_283 ;
  wire \data_sync_reg[2][34]_284 ;
  wire \data_sync_reg[2][34]_285 ;
  wire \data_sync_reg[2][34]_286 ;
  wire \data_sync_reg[2][34]_287 ;
  wire \data_sync_reg[2][34]_288 ;
  wire \data_sync_reg[2][34]_289 ;
  wire \data_sync_reg[2][34]_29 ;
  wire \data_sync_reg[2][34]_290 ;
  wire \data_sync_reg[2][34]_291 ;
  wire \data_sync_reg[2][34]_292 ;
  wire \data_sync_reg[2][34]_293 ;
  wire \data_sync_reg[2][34]_294 ;
  wire \data_sync_reg[2][34]_295 ;
  wire \data_sync_reg[2][34]_296 ;
  wire \data_sync_reg[2][34]_297 ;
  wire \data_sync_reg[2][34]_298 ;
  wire \data_sync_reg[2][34]_299 ;
  wire \data_sync_reg[2][34]_3 ;
  wire \data_sync_reg[2][34]_30 ;
  wire \data_sync_reg[2][34]_300 ;
  wire \data_sync_reg[2][34]_301 ;
  wire \data_sync_reg[2][34]_302 ;
  wire \data_sync_reg[2][34]_303 ;
  wire \data_sync_reg[2][34]_304 ;
  wire \data_sync_reg[2][34]_305 ;
  wire \data_sync_reg[2][34]_306 ;
  wire \data_sync_reg[2][34]_31 ;
  wire \data_sync_reg[2][34]_32 ;
  wire \data_sync_reg[2][34]_33 ;
  wire \data_sync_reg[2][34]_34 ;
  wire \data_sync_reg[2][34]_35 ;
  wire \data_sync_reg[2][34]_36 ;
  wire \data_sync_reg[2][34]_37 ;
  wire \data_sync_reg[2][34]_38 ;
  wire \data_sync_reg[2][34]_39 ;
  wire \data_sync_reg[2][34]_4 ;
  wire \data_sync_reg[2][34]_40 ;
  wire \data_sync_reg[2][34]_41 ;
  wire \data_sync_reg[2][34]_42 ;
  wire \data_sync_reg[2][34]_43 ;
  wire \data_sync_reg[2][34]_44 ;
  wire \data_sync_reg[2][34]_45 ;
  wire \data_sync_reg[2][34]_46 ;
  wire \data_sync_reg[2][34]_47 ;
  wire \data_sync_reg[2][34]_48 ;
  wire \data_sync_reg[2][34]_49 ;
  wire \data_sync_reg[2][34]_5 ;
  wire \data_sync_reg[2][34]_50 ;
  wire \data_sync_reg[2][34]_51 ;
  wire \data_sync_reg[2][34]_52 ;
  wire \data_sync_reg[2][34]_53 ;
  wire \data_sync_reg[2][34]_54 ;
  wire \data_sync_reg[2][34]_55 ;
  wire \data_sync_reg[2][34]_56 ;
  wire \data_sync_reg[2][34]_57 ;
  wire \data_sync_reg[2][34]_58 ;
  wire \data_sync_reg[2][34]_59 ;
  wire \data_sync_reg[2][34]_6 ;
  wire \data_sync_reg[2][34]_60 ;
  wire \data_sync_reg[2][34]_61 ;
  wire \data_sync_reg[2][34]_62 ;
  wire \data_sync_reg[2][34]_63 ;
  wire \data_sync_reg[2][34]_64 ;
  wire \data_sync_reg[2][34]_65 ;
  wire \data_sync_reg[2][34]_66 ;
  wire \data_sync_reg[2][34]_67 ;
  wire \data_sync_reg[2][34]_68 ;
  wire \data_sync_reg[2][34]_69 ;
  wire \data_sync_reg[2][34]_7 ;
  wire \data_sync_reg[2][34]_70 ;
  wire \data_sync_reg[2][34]_71 ;
  wire \data_sync_reg[2][34]_72 ;
  wire \data_sync_reg[2][34]_73 ;
  wire \data_sync_reg[2][34]_74 ;
  wire \data_sync_reg[2][34]_75 ;
  wire \data_sync_reg[2][34]_76 ;
  wire \data_sync_reg[2][34]_77 ;
  wire \data_sync_reg[2][34]_78 ;
  wire \data_sync_reg[2][34]_79 ;
  wire \data_sync_reg[2][34]_8 ;
  wire \data_sync_reg[2][34]_80 ;
  wire \data_sync_reg[2][34]_81 ;
  wire \data_sync_reg[2][34]_82 ;
  wire \data_sync_reg[2][34]_83 ;
  wire \data_sync_reg[2][34]_84 ;
  wire \data_sync_reg[2][34]_85 ;
  wire \data_sync_reg[2][34]_86 ;
  wire \data_sync_reg[2][34]_87 ;
  wire \data_sync_reg[2][34]_88 ;
  wire \data_sync_reg[2][34]_89 ;
  wire \data_sync_reg[2][34]_9 ;
  wire \data_sync_reg[2][34]_90 ;
  wire \data_sync_reg[2][34]_91 ;
  wire \data_sync_reg[2][34]_92 ;
  wire \data_sync_reg[2][34]_93 ;
  wire \data_sync_reg[2][34]_94 ;
  wire \data_sync_reg[2][34]_95 ;
  wire \data_sync_reg[2][34]_96 ;
  wire \data_sync_reg[2][34]_97 ;
  wire \data_sync_reg[2][34]_98 ;
  wire \data_sync_reg[2][34]_99 ;
  wire \gen_v0chroma_start_reg[0] ;
  wire [31:0]genr_data;
  wire \intr_status_int_reg[12] ;
  wire \intr_status_int_reg[13] ;
  wire [4:0]out_data;
  wire [0:0]\sel_int[2]_1 ;
  wire [5:0]\time_status_regs[28] ;
  wire vid_aclk;

  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[0]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [0]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [0]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [0]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[0]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[10]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [10]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [10]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [10]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[10]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[11]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [11]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [11]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [11]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[11]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[12]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [12]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [12]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [12]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[12]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[13]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [13]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [13]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [13]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[13]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[14]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [14]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [14]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [14]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[14]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[15]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [15]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [15]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [15]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[15]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[16]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [16]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [16]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [16]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[16]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[17]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [17]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [17]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [17]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[17]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[18]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [18]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [18]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [18]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[18]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[19]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [19]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [19]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [19]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[19]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[1]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [1]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [1]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [1]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[1]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[20]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [20]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [20]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [20]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[20]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[21]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [21]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [21]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [21]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[21]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[22]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [22]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [22]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [22]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[22]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[23]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [23]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [23]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [23]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[23]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[24]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [24]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [24]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [24]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[24]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[25]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [25]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [25]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [25]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[25]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[26]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [26]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [26]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [26]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[26]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[27]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [27]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [27]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [27]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[27]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[28]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [28]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [28]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [28]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[28]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[29]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [29]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [29]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [29]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[29]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[2]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [2]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [2]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [2]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[2]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[30]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [30]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [30]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [30]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[30]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[31]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [31]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [31]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [31]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[31]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[3]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [3]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [3]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [3]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[3]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[4]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [4]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [4]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [4]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[4]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[5]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [5]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [5]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [5]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[5]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[6]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [6]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [6]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [6]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[6]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[7]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [7]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [7]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [7]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[7]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[8]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [8]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [8]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [8]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[8]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[9]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [9]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [9]),
        .I2(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [9]),
        .I4(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .O(genr_data[9]));
  (* ORIG_CELL_NAME = "GEN_SEL_DELAY[1].sel_int_reg[1][0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SEL_DELAY[1].sel_int_reg[1][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(out_data[1]),
        .Q(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "GEN_SEL_DELAY[1].sel_int_reg[1][0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(out_data[1]),
        .Q(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "GEN_SEL_DELAY[2].sel_int_reg[2][0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SEL_DELAY[2].sel_int_reg[2][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\sel_int[2]_1 ),
        .Q(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "GEN_SEL_DELAY[2].sel_int_reg[2][0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\sel_int[2]_1 ),
        .Q(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SEL_DELAY[2].sel_int_reg[2][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(out_data[2]),
        .Q(\sel_int[2]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SEL_DELAY[4].sel_int_reg[4][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3_n_0 ),
        .Q(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4] " *) 
  (* srl_name = "U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(vid_aclk),
        .D(out_data[3]),
        .Q(\GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SEL_DELAY[5].sel_int_reg[5][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4_n_0 ),
        .Q(\GEN_SEL_DELAY[5].sel_int_reg_n_0_[5][0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5] " *) 
  (* srl_name = "U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(vid_aclk),
        .D(out_data[4]),
        .Q(\GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[0] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[10] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[11] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[12] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[13] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[14] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[15] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[16] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[17] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[18] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[19] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[1] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[20] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[21] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[22] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[23] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[24] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[25] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[26] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[27] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[28] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[29] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[2] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[30] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][31] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[3] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[4] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[5] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[6] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[7] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[8] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat_reg[9] ),
        .Q(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err_reg[0] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][10] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][11] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][12] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][13] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err_reg[14] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err_reg[15] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][16] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][17] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][18] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][19] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err_reg[1] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][20] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][21] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][22] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][23] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][24] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][25] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][26] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][27] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][28] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][29] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err_reg[2] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][30] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][31] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err_reg[3] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err_reg[4] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err_reg[5] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err_reg[6] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err_reg[7] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][9] ),
        .Q(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34] ),
        .Q(\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_306 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_296 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_295 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_294 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_293 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_292 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_291 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_290 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_289 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_288 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_287 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_305 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_286 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_285 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_284 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_283 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_282 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_281 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_280 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_279 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_278 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_277 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_304 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_276 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_275 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_303 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_302 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_301 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_300 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_299 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_298 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_297 ),
        .Q(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_274 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_265 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_264 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_263 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_262 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_261 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_260 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_259 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_258 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_257 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_256 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_273 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_255 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_254 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_253 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_252 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_251 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_250 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_249 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_248 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_247 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_246 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_272 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_245 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_244 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_271 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_270 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_269 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_268 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_267 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\gen_v0chroma_start_reg[0] ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_266 ),
        .Q(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_243 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_233 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_232 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_231 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_230 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_229 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_228 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_227 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_226 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_225 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_224 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_242 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_223 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_222 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_221 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_220 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_219 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_218 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_217 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_216 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_215 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_214 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_241 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_213 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_212 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_240 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_239 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_238 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_237 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_236 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_235 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_234 ),
        .Q(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_211 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_201 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_200 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_199 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_198 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_197 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_196 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_195 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_194 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_193 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_192 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_210 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_191 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_190 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_189 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_188 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_187 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_186 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_185 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_184 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_183 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_182 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_209 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_181 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_180 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_208 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_207 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_206 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_205 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_204 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_203 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_202 ),
        .Q(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_179 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_169 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_168 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_167 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_166 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_165 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_164 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_163 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_162 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_161 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_160 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_178 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_159 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_158 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_157 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_156 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_155 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_154 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_153 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_152 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_151 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_150 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_177 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_149 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_148 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_176 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_175 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_174 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_173 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_172 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_171 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_170 ),
        .Q(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33]_0 ),
        .I1(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [0]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [0]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [72]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [48]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [24]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [0]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [0]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [0]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [0]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [0]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [168]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [144]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [120]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [96]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [10]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [10]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [10]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [10]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [10]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [10]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [82]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [58]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [34]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [10]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_3 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [178]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [154]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [130]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [106]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [11]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [11]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [11]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [11]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [11]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [11]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [83]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [59]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [35]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [11]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_3 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [179]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [155]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [131]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [107]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [12]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [12]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [12]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [12]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [12]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [12]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_2__0 
       (.I0(\core_status_regs[3] [0]),
        .I1(\core_status_regs[2] [0]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[1] [0]),
        .I4(out_data[0]),
        .I5(\core_status_regs[0] [0]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_3 
       (.I0(\core_status_regs[7] [0]),
        .I1(\core_status_regs[6] [0]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[5] [0]),
        .I4(out_data[0]),
        .I5(\core_status_regs[4] [0]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [13]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [13]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [13]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [13]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [13]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [13]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_2__0 
       (.I0(\core_status_regs[3] [1]),
        .I1(\core_status_regs[2] [1]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[1] [1]),
        .I4(out_data[0]),
        .I5(\core_status_regs[0] [1]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_3 
       (.I0(\core_status_regs[7] [1]),
        .I1(\core_status_regs[6] [1]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[5] [1]),
        .I4(out_data[0]),
        .I5(\core_status_regs[4] [1]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [14]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [14]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [14]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [14]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [14]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [14]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_2__0 
       (.I0(\core_status_regs[3] [2]),
        .I1(\core_status_regs[2] [2]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[1] [2]),
        .I4(out_data[0]),
        .I5(\core_status_regs[0] [2]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_3 
       (.I0(\core_status_regs[7] [2]),
        .I1(\core_status_regs[6] [2]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[5] [2]),
        .I4(out_data[0]),
        .I5(\core_status_regs[4] [2]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [15]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [15]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [15]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [15]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [15]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [15]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_2__0 
       (.I0(\core_status_regs[3] [3]),
        .I1(\core_status_regs[2] [3]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[1] [3]),
        .I4(out_data[0]),
        .I5(\core_status_regs[0] [3]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_3 
       (.I0(\core_status_regs[7] [3]),
        .I1(\core_status_regs[6] [3]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[5] [3]),
        .I4(out_data[0]),
        .I5(\core_status_regs[4] [3]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33]_0 ),
        .I1(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [16]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [16]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [84]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [60]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [36]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [12]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [16]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [16]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [16]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [16]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [180]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [156]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [132]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [108]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [17]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [17]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [17]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [17]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [17]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [17]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [85]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [61]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [37]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [13]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_3 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [181]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [157]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [133]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [109]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [18]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [18]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [18]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [18]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [18]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [18]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [86]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [62]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [38]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [14]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_3 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [182]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [158]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [134]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [110]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [19]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [19]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [19]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [19]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [19]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [19]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [87]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [63]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [39]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [15]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_3 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [183]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [159]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [135]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [111]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33]_0 ),
        .I1(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [1]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [1]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [73]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [49]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [25]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [1]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [1]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [1]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [1]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [1]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [169]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [145]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [121]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [97]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [20]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [20]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [20]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [20]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [20]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [20]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [88]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [64]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [40]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [16]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_3 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [184]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [160]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [136]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [112]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [21]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [21]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [21]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [21]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [21]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [21]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [89]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [65]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [41]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [17]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_3 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [185]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [161]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [137]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [113]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [22]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [22]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [22]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [22]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [22]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [22]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [90]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [66]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [42]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [18]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_3 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [186]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [162]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [138]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [114]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [23]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [23]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [23]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [23]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [23]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [23]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [91]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [67]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [43]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [19]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_3 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [187]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [163]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [139]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [115]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [24]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [24]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [24]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [24]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [24]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [24]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [92]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [68]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [44]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [20]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_3 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [188]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [164]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [140]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [116]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33]_0 ),
        .I1(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [25]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [25]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [93]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [69]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [45]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [21]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [25]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [25]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [25]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [25]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [189]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [165]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [141]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [117]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33]_0 ),
        .I1(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [26]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [26]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [94]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [70]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [46]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [22]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [26]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [26]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [26]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [26]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [190]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [166]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [142]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [118]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [27]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [27]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [27]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [27]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [27]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [27]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [95]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [71]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [47]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [23]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_3 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [191]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [167]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [143]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [119]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [28]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [28]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [28]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [28]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [28]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [28]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_2__0 
       (.I0(\core_status_regs[3] [4]),
        .I1(\core_status_regs[2] [4]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[1] [4]),
        .I4(out_data[0]),
        .I5(\core_status_regs[0] [4]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_3 
       (.I0(\core_status_regs[7] [4]),
        .I1(\core_status_regs[6] [4]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[5] [4]),
        .I4(out_data[0]),
        .I5(\core_status_regs[4] [4]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [29]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [29]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [29]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [29]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [29]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [29]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_2__0 
       (.I0(\core_status_regs[3] [5]),
        .I1(\core_status_regs[2] [5]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[1] [5]),
        .I4(out_data[0]),
        .I5(\core_status_regs[0] [5]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_3 
       (.I0(\core_status_regs[7] [5]),
        .I1(\core_status_regs[6] [5]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[5] [5]),
        .I4(out_data[0]),
        .I5(\core_status_regs[4] [5]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [2]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [2]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [2]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [2]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [2]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [2]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [74]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [50]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [26]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [2]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_3 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [170]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [146]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [122]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [98]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [30]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [30]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [30]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [30]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [30]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [30]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_2__0 
       (.I0(\core_status_regs[3] [6]),
        .I1(\core_status_regs[2] [6]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[1] [6]),
        .I4(out_data[0]),
        .I5(\core_status_regs[0] [6]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_3 
       (.I0(\core_status_regs[7] [6]),
        .I1(\core_status_regs[6] [6]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[5] [6]),
        .I4(out_data[0]),
        .I5(\core_status_regs[4] [6]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [31]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [31]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [31]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [31]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [31]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [31]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_2__0 
       (.I0(\core_status_regs[3] [7]),
        .I1(\core_status_regs[2] [7]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[1] [7]),
        .I4(out_data[0]),
        .I5(\core_status_regs[0] [7]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_3 
       (.I0(\core_status_regs[7] [7]),
        .I1(\core_status_regs[6] [7]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[5] [7]),
        .I4(out_data[0]),
        .I5(\core_status_regs[4] [7]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33]_0 ),
        .I1(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [3]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [3]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [75]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [51]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [27]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [3]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [3]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [3]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [3]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [3]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [171]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [147]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [123]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [99]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [4]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [4]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [4]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [4]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [4]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [4]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [76]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [52]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [28]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [4]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_3 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [172]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [148]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [124]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [100]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [5]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [5]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [5]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [5]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [5]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [5]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [77]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [53]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [29]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [5]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_3 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [173]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [149]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [125]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [101]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [6]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [6]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [6]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [6]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [6]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [6]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [78]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [54]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [30]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [6]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_3 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [174]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [150]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [126]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [102]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [7]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [7]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [7]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [7]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [7]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [7]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [79]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [55]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [31]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [7]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_3 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [175]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [151]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [127]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [103]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [8]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [8]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [8]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [8]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [8]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [8]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [80]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [56]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [32]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [8]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_3 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [176]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [152]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [128]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [104]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_2_n_0 ),
        .I1(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I2(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20 [9]),
        .I3(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19 [9]),
        .I5(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38]_15 [9]),
        .I1(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37]_16 [9]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36]_17 [9]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35]_18 [9]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [81]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [57]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [33]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [9]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_3 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [177]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [153]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [129]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [105]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [0]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [10]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [11]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [12]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [13]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [14]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [15]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [16]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [17]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [18]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [19]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [1]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [20]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [21]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [22]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [23]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [24]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [25]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [26]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [27]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [28]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [29]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [2]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [30]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [31]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [3]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [4]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [5]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [6]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [7]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [8]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_21 [9]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_147 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_137 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_136 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_135 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_134 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_133 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_132 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_131 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_130 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_129 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_128 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_146 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_127 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_126 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_125 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_124 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_123 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_122 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_121 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_120 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_119 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_118 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_145 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_117 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_116 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_144 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_143 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_142 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_141 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_140 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_139 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_138 ),
        .Q(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_115 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_105 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_104 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_103 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_102 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_101 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_100 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_99 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_98 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_97 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_96 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_114 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_95 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_94 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_93 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_92 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_91 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_90 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_89 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_88 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_87 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_86 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_113 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_85 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_84 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_112 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_111 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_110 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_109 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_108 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_107 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_106 ),
        .Q(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_83 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_73 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_72 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_71 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_70 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_69 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_68 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_67 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_66 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_65 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_64 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_82 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_63 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_62 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_61 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_60 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_59 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_58 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_57 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_56 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_55 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_54 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_81 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_53 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_52 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_80 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_79 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_78 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_77 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_76 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_75 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_74 ),
        .Q(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][10] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][11] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][12] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_51 ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_50 ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_49 ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][16] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][17] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][18] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][19] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\intr_status_int_reg[12] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][20] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][21] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][22] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][23] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][24] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][25] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][26] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][27] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_48 ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\intr_status_int_reg[13] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_47 ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_46 ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][3] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][4] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][5] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][6] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][7] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][8] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][9] ),
        .Q(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0] ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_45 ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_44 ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_43 ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_42 ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_41 ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_40 ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_39 ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_38 ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_37 ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_36 ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][1] ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_35 ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_34 ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_33 ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_32 ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_31 ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_30 ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_29 ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_28 ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_27 ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_26 ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][2] ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_25 ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_24 ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][3] ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][4] ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][5] ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6] ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7] ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][8] ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9] ),
        .Q(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][10] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][11] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][12] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_23 ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_22 ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_21 ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][16] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][17] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][18] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][19] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][1] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][20] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][21] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][22] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][23] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][24] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][25] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][26] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][27] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_20 ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][2] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_19 ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_18 ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][3] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][4] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][5] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][6] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][7] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][8] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][9] ),
        .Q(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][10] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][11] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][12] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_17 ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_16 ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_15 ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][16] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][17] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][18] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][19] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][1] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][20] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][21] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][22] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][23] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][24] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][25] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][26] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][27] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_14 ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][2] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_13 ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_12 ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][3] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][4] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][5] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][6] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][7] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][8] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][9] ),
        .Q(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][10] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][11] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][12] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_11 ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_10 ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_9 ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][16] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][18] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][19] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][1] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][20] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][21] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][22] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][23] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][24] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][25] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][26] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][27] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_8 ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][2] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_7 ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_6 ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][3] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][4] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][5] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][6] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][7] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][8] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][9] ),
        .Q(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][10] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][11] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][12] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_5 ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_4 ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_3 ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][16] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][17] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][18] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][19] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][1] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][20] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][21] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][22] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][23] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][24] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][25] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][26] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][27] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][28] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_2 ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][2] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_1 ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][3] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][4] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][5] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][6] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][7] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][8] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][9] ),
        .Q(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [0]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [10]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [11]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [12]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\time_status_regs[28] [0]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [13]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\time_status_regs[28] [1]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [14]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\time_status_regs[28] [2]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [15]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [16]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [17]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [18]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [19]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [1]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [20]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [21]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [22]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [23]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [24]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [25]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [26]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [27]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [28]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\time_status_regs[28] [3]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [29]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [2]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\time_status_regs[28] [4]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [30]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\time_status_regs[28] [5]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [31]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [3]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [4]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [5]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [6]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [7]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [8]),
        .R(out_data[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [9]),
        .R(out_data[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [0]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [0]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [0]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [0]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [264]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [240]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [216]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [192]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [0]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [0]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [0]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [0]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [360]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [336]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [312]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [288]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [10]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [10]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [10]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [10]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [274]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [250]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [226]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [202]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [10]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [10]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [10]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [10]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [370]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [346]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [322]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [298]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [11]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [11]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [11]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [11]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [275]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [251]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [227]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [203]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [11]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [11]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [11]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [11]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [371]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [347]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [323]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [299]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [12]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [12]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [12]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [12]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_2__0 
       (.I0(\core_status_regs[11] [0]),
        .I1(\core_status_regs[10] [0]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[9] [0]),
        .I4(out_data[0]),
        .I5(\core_status_regs[8] [0]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [12]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [12]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [12]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [12]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_3__0 
       (.I0(\core_status_regs[15] [0]),
        .I1(\core_status_regs[14] [0]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[13] [0]),
        .I4(out_data[0]),
        .I5(\core_status_regs[12] [0]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [13]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [13]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [13]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [13]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_2__0 
       (.I0(\core_status_regs[11] [1]),
        .I1(\core_status_regs[10] [1]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[9] [1]),
        .I4(out_data[0]),
        .I5(\core_status_regs[8] [1]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [13]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [13]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [13]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [13]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_3__0 
       (.I0(\core_status_regs[15] [1]),
        .I1(\core_status_regs[14] [1]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[13] [1]),
        .I4(out_data[0]),
        .I5(\core_status_regs[12] [1]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [14]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [14]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [14]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [14]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_2__0 
       (.I0(\core_status_regs[11] [2]),
        .I1(\core_status_regs[10] [2]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[9] [2]),
        .I4(out_data[0]),
        .I5(\core_status_regs[8] [2]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [14]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [14]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [14]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [14]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_3__0 
       (.I0(\core_status_regs[15] [2]),
        .I1(\core_status_regs[14] [2]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[13] [2]),
        .I4(out_data[0]),
        .I5(\core_status_regs[12] [2]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [15]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [15]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [15]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [15]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_2__0 
       (.I0(\core_status_regs[11] [3]),
        .I1(\core_status_regs[10] [3]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[9] [3]),
        .I4(out_data[0]),
        .I5(\core_status_regs[8] [3]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [15]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [15]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [15]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [15]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_3__0 
       (.I0(\core_status_regs[15] [3]),
        .I1(\core_status_regs[14] [3]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[13] [3]),
        .I4(out_data[0]),
        .I5(\core_status_regs[12] [3]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [16]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [16]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [16]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [16]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [276]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [252]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [228]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [204]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [16]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [16]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [16]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [16]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [372]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [348]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [324]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [300]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [17]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [17]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [17]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [17]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [277]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [253]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [229]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [205]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [17]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [17]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [17]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [17]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [373]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [349]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [325]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [301]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [18]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [18]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [18]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [18]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [278]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [254]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [230]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [206]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [18]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [18]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [18]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [18]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [374]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [350]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [326]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [302]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [19]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [19]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [19]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [19]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [279]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [255]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [231]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [207]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [19]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [19]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [19]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [19]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [375]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [351]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [327]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [303]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [1]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [1]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [1]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [1]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [265]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [241]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [217]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [193]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [1]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [1]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [1]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [1]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [361]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [337]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [313]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [289]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [20]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [20]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [20]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [20]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [280]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [256]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [232]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [208]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [20]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [20]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [20]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [20]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [376]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [352]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [328]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [304]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [21]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [21]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [21]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [21]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [281]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [257]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [233]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [209]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [21]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [21]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [21]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [21]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [377]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [353]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [329]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [305]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [22]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [22]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [22]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [22]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [282]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [258]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [234]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [210]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [22]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [22]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [22]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [22]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [378]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [354]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [330]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [306]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [23]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [23]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [23]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [23]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [283]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [259]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [235]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [211]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [23]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [23]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [23]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [23]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [379]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [355]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [331]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [307]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [24]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [24]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [24]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [24]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [284]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [260]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [236]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [212]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [24]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [24]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [24]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [24]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [380]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [356]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [332]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [308]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [25]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [25]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [25]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [25]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [285]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [261]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [237]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [213]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [25]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [25]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [25]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [25]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [381]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [357]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [333]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [309]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [26]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [26]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [26]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [26]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [286]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [262]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [238]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [214]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [26]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [26]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [26]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [26]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [382]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [358]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [334]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [310]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [27]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [27]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [27]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [27]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [287]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [263]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [239]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [215]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [27]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [27]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [27]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [27]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [383]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [359]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [335]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [311]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [28]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [28]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [28]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [28]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_2__0 
       (.I0(\core_status_regs[11] [4]),
        .I1(\core_status_regs[10] [4]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[9] [4]),
        .I4(out_data[0]),
        .I5(\core_status_regs[8] [4]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [28]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [28]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [28]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [28]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_3__0 
       (.I0(\core_status_regs[15] [4]),
        .I1(\core_status_regs[14] [4]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[13] [4]),
        .I4(out_data[0]),
        .I5(\core_status_regs[12] [4]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [29]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [29]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [29]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [29]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_2__0 
       (.I0(\core_status_regs[11] [5]),
        .I1(\core_status_regs[10] [5]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[9] [5]),
        .I4(out_data[0]),
        .I5(\core_status_regs[8] [5]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [29]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [29]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [29]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [29]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_3__0 
       (.I0(\core_status_regs[15] [5]),
        .I1(\core_status_regs[14] [5]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[13] [5]),
        .I4(out_data[0]),
        .I5(\core_status_regs[12] [5]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [2]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [2]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [2]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [2]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [266]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [242]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [218]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [194]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [2]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [2]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [2]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [2]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [362]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [338]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [314]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [290]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [30]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [30]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [30]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [30]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_2__0 
       (.I0(\core_status_regs[11] [6]),
        .I1(\core_status_regs[10] [6]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[9] [6]),
        .I4(out_data[0]),
        .I5(\core_status_regs[8] [6]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [30]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [30]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [30]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [30]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_3__0 
       (.I0(\core_status_regs[15] [6]),
        .I1(\core_status_regs[14] [6]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[13] [6]),
        .I4(out_data[0]),
        .I5(\core_status_regs[12] [6]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [31]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [31]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [31]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [31]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_2__0 
       (.I0(\core_status_regs[11] [7]),
        .I1(\core_status_regs[10] [7]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[9] [7]),
        .I4(out_data[0]),
        .I5(\core_status_regs[8] [7]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [31]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [31]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [31]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [31]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_3__0 
       (.I0(\core_status_regs[15] [7]),
        .I1(\core_status_regs[14] [7]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\core_status_regs[13] [7]),
        .I4(out_data[0]),
        .I5(\core_status_regs[12] [7]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [3]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [3]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [3]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [3]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [267]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [243]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [219]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [195]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [3]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [3]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [3]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [3]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [363]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [339]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [315]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [291]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [4]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [4]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [4]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [4]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [268]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [244]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [220]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [196]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [4]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [4]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [4]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [4]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [364]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [340]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [316]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [292]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [5]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [5]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [5]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [5]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [269]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [245]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [221]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [197]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [5]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [5]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [5]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [5]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [365]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [341]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [317]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [293]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [6]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [6]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [6]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [6]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [270]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [246]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [222]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [198]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [6]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [6]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [6]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [6]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [366]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [342]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [318]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [294]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [7]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [7]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [7]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [7]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [271]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [247]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [223]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [199]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [7]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [7]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [7]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [7]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [367]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [343]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [319]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [295]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [8]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [8]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [8]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [8]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [272]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [248]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [224]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [200]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [8]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [8]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [8]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [8]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [368]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [344]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [320]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [296]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42]_10 [9]),
        .I1(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41]_11 [9]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40]_12 [9]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39]_13 [9]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_2__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [273]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [249]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [225]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [201]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46]_6 [9]),
        .I1(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7 [9]),
        .I2(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44]_8 [9]),
        .I4(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I5(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]_9 [9]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_3__0 
       (.I0(\AXI4_LITE_INTERFACE.core_regs_reg [369]),
        .I1(\AXI4_LITE_INTERFACE.core_regs_reg [345]),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I3(\AXI4_LITE_INTERFACE.core_regs_reg [321]),
        .I4(out_data[0]),
        .I5(\AXI4_LITE_INTERFACE.core_regs_reg [297]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [0]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [10]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [11]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [12]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [13]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [14]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [15]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [16]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [17]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [18]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [19]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [1]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [20]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [21]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [22]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [23]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [24]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [25]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [26]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [27]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [28]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [29]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [2]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [30]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [31]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [3]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [4]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [5]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [6]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [7]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [8]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14 [9]),
        .R(1'b0));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_2_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_3_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_i_1_n_0 ),
        .S(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ));
  MUXF7 \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_i_1__0 
       (.I0(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_2__0_n_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_3__0_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_0 ),
        .S(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][0]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [0]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [0]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [0]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][10]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [10]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [10]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [10]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][11]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [11]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [11]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [11]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][12]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [12]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [12]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [12]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][13]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [13]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [13]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [13]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][14]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [14]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [14]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [14]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][15]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [15]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [15]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [15]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][16]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [16]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [16]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [16]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][17]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [17]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [17]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [17]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][18]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [18]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [18]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [18]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][19]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [19]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [19]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [19]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [1]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [1]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [1]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][20]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [20]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [20]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [20]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][21]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [21]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [21]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [21]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][22]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [22]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [22]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [22]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][23]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [23]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [23]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [23]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][24]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [24]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [24]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [24]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [25]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [25]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [25]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][26]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [26]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [26]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [26]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][27]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [27]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [27]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [27]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][28]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [28]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [28]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [28]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][29]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [29]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [29]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [29]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [2]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [2]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [2]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][30]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [30]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [30]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [30]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1 
       (.I0(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I1(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I2(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1__0 
       (.I0(\GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0] ),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg_n_0_[1][0] ),
        .I2(out_data[0]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [31]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [31]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [31]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [3]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [3]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [3]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][4]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [4]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [4]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [4]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [5]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [5]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [5]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [6]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [6]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [6]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [7]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [7]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [7]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][8]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [8]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [8]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [8]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][9]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48]_3 [9]),
        .I1(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2 [9]),
        .I3(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_n_0 ),
        .I4(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4 [9]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][0]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [0]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][10]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [10]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][11]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [11]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][12]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [12]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][13]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [13]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][14]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [14]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][15]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [15]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][16]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [16]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][17]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [17]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][18]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [18]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][19]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [19]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [1]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][20]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [20]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][21]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [21]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][22]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [22]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][23]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [23]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][24]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [24]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [25]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][26]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [26]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][27]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [27]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][28]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [28]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][29]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [29]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [2]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][30]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [30]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_2_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [31]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [3]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][4]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [4]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [5]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [6]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [7]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][8]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [8]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][9]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5 [9]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "mux_tree" *) 
module linux_bd_v_tc_0_0_mux_tree__parameterized0
   (\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ,
    core_data,
    out_data,
    vid_aclk,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0] ,
    \core_status_regs[16] ,
    \core_control_regs[16] ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_0 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_1 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_2 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_3 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_4 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_5 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_6 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_7 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_8 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_9 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_10 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_11 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_12 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_13 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_14 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_15 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_16 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_17 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_18 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_19 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_20 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_21 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_22 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_23 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_24 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_25 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_26 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_27 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_28 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_29 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_30 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_31 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_32 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_33 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_34 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_35 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_36 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_37 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_38 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_39 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_40 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_41 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_42 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_43 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_44 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_45 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_46 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_47 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_48 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_49 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_50 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_51 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_52 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_53 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_54 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_55 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_56 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_57 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_58 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_59 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_60 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_61 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_62 ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0]_63 ,
    \GEN_SEL_DELAY[4].sel_int_reg[4][0] );
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ;
  output [31:0]core_data;
  input [0:0]out_data;
  input vid_aclk;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0] ;
  input [7:0]\core_status_regs[16] ;
  input [23:0]\core_control_regs[16] ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_0 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_1 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_2 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_3 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_4 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_5 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_6 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_7 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_8 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_9 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_10 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_11 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_12 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_13 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_14 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_15 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_16 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_17 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_18 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_19 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_20 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_21 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_22 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_23 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_24 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_25 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_26 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_27 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_28 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_29 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_30 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_31 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_32 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_33 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_34 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_35 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_36 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_37 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_38 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_39 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_40 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_41 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_42 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_43 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_44 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_45 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_46 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_47 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_48 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_49 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_50 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_51 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_52 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_53 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_54 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_55 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_56 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_57 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_58 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_59 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_60 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_61 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_62 ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0]_63 ;
  input \GEN_SEL_DELAY[4].sel_int_reg[4][0] ;

  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0] ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_0 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_1 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_10 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_11 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_12 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_13 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_14 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_15 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_16 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_17 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_18 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_19 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_2 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_20 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_21 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_22 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_23 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_24 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_25 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_26 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_27 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_28 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_29 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_3 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_30 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_31 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_32 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_33 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_34 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_35 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_36 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_37 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_38 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_39 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_4 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_40 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_41 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_42 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_43 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_44 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_45 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_46 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_47 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_48 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_49 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_5 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_50 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_51 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_52 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_53 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_54 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_55 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_56 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_57 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_58 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_59 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_6 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_60 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_61 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_62 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_63 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_7 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_8 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0]_9 ;
  wire \GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2_n_0 ;
  wire \GEN_SEL_DELAY[4].sel_int_reg[4][0] ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 ;
  wire [23:0]\core_control_regs[16] ;
  wire [31:0]core_data;
  wire [7:0]\core_status_regs[16] ;
  wire [0:0]out_data;
  wire vid_aclk;

  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[0]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [0]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [0]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [0]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[0]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[10]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [10]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [10]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [10]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[10]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[11]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [11]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [11]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [11]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[11]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[12]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [12]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [12]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [12]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[12]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[13]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [13]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [13]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [13]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[13]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[14]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [14]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [14]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [14]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[14]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[15]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [15]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [15]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [15]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[15]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[16]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [16]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [16]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [16]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[16]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[17]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [17]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [17]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [17]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[17]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[18]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [18]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [18]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [18]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[18]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[19]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [19]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [19]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [19]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[19]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[1]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [1]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [1]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [1]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[1]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[20]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [20]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [20]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [20]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[20]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[21]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [21]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [21]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [21]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[21]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[22]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [22]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [22]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [22]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[22]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[23]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [23]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [23]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [23]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[23]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[24]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [24]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [24]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [24]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[24]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[25]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [25]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [25]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [25]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[25]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[26]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [26]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [26]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [26]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[26]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[27]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [27]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [27]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [27]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[27]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[28]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [28]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [28]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [28]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[28]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[29]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [29]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [29]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [29]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[29]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[2]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [2]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [2]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [2]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[2]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[30]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [30]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [30]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [30]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[30]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[31]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [31]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [31]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [31]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[31]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[3]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [3]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [3]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [3]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[3]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[4]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [4]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [4]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [4]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[4]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[5]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [5]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [5]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [5]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[5]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[6]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [6]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [6]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [6]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[6]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[7]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [7]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [7]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [7]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[7]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[8]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [8]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [8]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [8]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[8]));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[9]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [9]),
        .I1(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [9]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I3(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [9]),
        .I4(\GEN_SEL_DELAY[4].sel_int_reg[4][0] ),
        .O(core_data[9]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SEL_DELAY[3].sel_int_reg[3][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .R(1'b0));
  (* srl_bus_name = "U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3] " *) 
  (* srl_name = "U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(vid_aclk),
        .D(out_data),
        .Q(\GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_63 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_53 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_52 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_51 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_50 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_49 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_48 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_47 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_46 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_45 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_44 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_62 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_43 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_42 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_41 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_40 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_39 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_38 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_37 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_36 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_35 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_34 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_61 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_33 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_32 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_60 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_59 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_58 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_57 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_56 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_55 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_54 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_31 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_21 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_20 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_19 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_18 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_17 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_16 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_15 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_14 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_13 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_12 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_30 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_11 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_10 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_9 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_8 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_7 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_6 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_5 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_4 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_3 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_2 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_29 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_1 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_28 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_27 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_26 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_25 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_24 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_23 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[2].sel_int_reg[2][0]_22 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [0]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [0]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [10]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [10]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [11]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [11]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_status_regs[16] [0]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [12]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_status_regs[16] [1]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [13]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_status_regs[16] [2]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [14]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_status_regs[16] [3]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [15]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [12]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [16]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [13]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [17]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [14]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [18]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [15]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [19]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [1]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [1]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [16]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [20]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [17]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [21]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [18]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [22]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [19]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [23]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [20]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [24]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [21]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [25]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [22]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [26]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [23]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [27]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_status_regs[16] [4]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [28]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_status_regs[16] [5]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [29]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [2]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [2]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_status_regs[16] [6]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [30]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_status_regs[16] [7]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [31]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [3]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [3]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [4]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [4]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [5]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [5]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [6]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [6]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [7]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [7]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [8]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [8]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\core_control_regs[16] [9]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0 [9]),
        .R(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module linux_bd_v_tc_0_0_slave_attachment
   (p_0_in,
    s_axi_rdata,
    s_axi_rresp,
    D,
    s_axi_arready,
    s_axi_wready,
    s_axi_rvalid,
    s_axi_bvalid,
    s_axi_bresp,
    aclk,
    out_data,
    ipif_Error,
    ipif_WrAck,
    ipif_RdAck,
    aresetn,
    s_axi_arvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_wvalid);
  output p_0_in;
  output [31:0]s_axi_rdata;
  output [0:0]s_axi_rresp;
  output [11:0]D;
  output s_axi_arready;
  output s_axi_wready;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output [0:0]s_axi_bresp;
  input aclk;
  input [31:0]out_data;
  input ipif_Error;
  input ipif_WrAck;
  input ipif_RdAck;
  input aresetn;
  input s_axi_arvalid;
  input s_axi_rready;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  input s_axi_wvalid;

  wire [11:0]D;
  wire \INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_3_n_0 ;
  wire [7:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ;
  wire aclk;
  wire aresetn;
  wire \bus2ip_addr_i[0]_i_1_n_0 ;
  wire \bus2ip_addr_i[1]_i_1_n_0 ;
  wire \bus2ip_addr_i[2]_i_1_n_0 ;
  wire \bus2ip_addr_i[3]_i_1_n_0 ;
  wire \bus2ip_addr_i[4]_i_1_n_0 ;
  wire \bus2ip_addr_i[5]_i_1_n_0 ;
  wire \bus2ip_addr_i[6]_i_1_n_0 ;
  wire \bus2ip_addr_i[7]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire bus2ip_rnw_i06_out;
  wire clear;
  wire ipif_Error;
  wire ipif_RdAck;
  wire ipif_WrAck;
  wire is_read;
  wire is_read_i_1_n_0;
  wire is_write;
  wire is_write_i_1_n_0;
  wire is_write_reg_n_0;
  wire [31:0]out_data;
  wire p_0_in;
  wire [1:0]p_0_out;
  wire [7:0]plusOp;
  wire rst;
  wire [8:0]s_axi_araddr;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [0:0]s_axi_bresp;
  wire \s_axi_bresp_i[1]_i_1_n_0 ;
  wire s_axi_bvalid;
  wire s_axi_bvalid_i_i_1_n_0;
  wire [31:0]s_axi_rdata;
  wire s_axi_rdata_i;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire [1:0]state;
  wire state1;
  wire \state[1]_i_3_n_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [4]),
        .I5(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [5]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_3_n_0 ),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [6]),
        .O(plusOp[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [6]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_3_n_0 ),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [7]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_3 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [4]),
        .I5(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [5]),
        .O(\INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[4]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[5]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[6]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[7]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [7]),
        .R(clear));
  linux_bd_v_tc_0_0_address_decoder I_DECODER
       (.D(D[10:9]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ),
        .aclk(aclk),
        .aresetn(aresetn),
        .\bus2ip_addr_i_reg[8] (D[8:7]),
        .ipif_RdAck(ipif_RdAck),
        .ipif_WrAck(ipif_WrAck),
        .is_read(is_read),
        .is_write_reg(is_write_reg_n_0),
        .s_axi_arready(s_axi_arready),
        .s_axi_wready(s_axi_wready),
        .start2(start2));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \bus2ip_addr_i[0]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_arvalid),
        .I4(s_axi_awaddr[0]),
        .O(\bus2ip_addr_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \bus2ip_addr_i[1]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_arvalid),
        .I4(s_axi_awaddr[1]),
        .O(\bus2ip_addr_i[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_arvalid),
        .I4(s_axi_awaddr[2]),
        .O(\bus2ip_addr_i[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_arvalid),
        .I4(s_axi_awaddr[3]),
        .O(\bus2ip_addr_i[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \bus2ip_addr_i[4]_i_1 
       (.I0(s_axi_araddr[4]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_arvalid),
        .I4(s_axi_awaddr[4]),
        .O(\bus2ip_addr_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \bus2ip_addr_i[5]_i_1 
       (.I0(s_axi_araddr[5]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_arvalid),
        .I4(s_axi_awaddr[5]),
        .O(\bus2ip_addr_i[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \bus2ip_addr_i[6]_i_1 
       (.I0(s_axi_araddr[6]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_arvalid),
        .I4(s_axi_awaddr[6]),
        .O(\bus2ip_addr_i[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \bus2ip_addr_i[7]_i_1 
       (.I0(s_axi_araddr[7]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_arvalid),
        .I4(s_axi_awaddr[7]),
        .O(\bus2ip_addr_i[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_araddr[8]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_arvalid),
        .I4(s_axi_awaddr[8]),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[0] 
       (.C(aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[0]_i_1_n_0 ),
        .Q(D[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[1] 
       (.C(aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[1]_i_1_n_0 ),
        .Q(D[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[2] 
       (.C(aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[2]_i_1_n_0 ),
        .Q(D[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[3] 
       (.C(aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[3]_i_1_n_0 ),
        .Q(D[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[4] 
       (.C(aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[4]_i_1_n_0 ),
        .Q(D[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[5] 
       (.C(aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[5]_i_1_n_0 ),
        .Q(D[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[6] 
       (.C(aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[6]_i_1_n_0 ),
        .Q(D[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[7] 
       (.C(aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[7]_i_1_n_0 ),
        .Q(D[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[8] 
       (.C(aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[8]_i_1_n_0 ),
        .Q(D[8]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h10)) 
    bus2ip_rnw_i_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(s_axi_arvalid),
        .O(bus2ip_rnw_i06_out));
  FDRE #(
    .INIT(1'b0)) 
    bus2ip_rnw_i_reg
       (.C(aclk),
        .CE(start2_i_1_n_0),
        .D(bus2ip_rnw_i06_out),
        .Q(D[11]),
        .R(rst));
  LUT5 #(
    .INIT(32'h3FFA000A)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(state1),
        .I2(state[0]),
        .I3(state[1]),
        .I4(is_read),
        .O(is_read_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_read_reg
       (.C(aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read),
        .R(rst));
  LUT6 #(
    .INIT(64'h1000FFFF10000000)) 
    is_write_i_1
       (.I0(state[1]),
        .I1(s_axi_arvalid),
        .I2(s_axi_wvalid),
        .I3(s_axi_awvalid),
        .I4(is_write),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hF88800000000FFFF)) 
    is_write_i_2
       (.I0(s_axi_rready),
        .I1(s_axi_rvalid),
        .I2(s_axi_bready),
        .I3(s_axi_bvalid),
        .I4(state[0]),
        .I5(state[1]),
        .O(is_write));
  FDRE #(
    .INIT(1'b0)) 
    is_write_reg
       (.C(aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(rst));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(aresetn),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    rst_reg
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(rst),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \s_axi_bresp_i[1]_i_1 
       (.I0(ipif_Error),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_bresp),
        .O(\s_axi_bresp_i[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_bresp_i_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_axi_bresp_i[1]_i_1_n_0 ),
        .Q(s_axi_bresp),
        .R(rst));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_bvalid_i_i_1
       (.I0(s_axi_wready),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid),
        .R(rst));
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata_i[31]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(s_axi_rdata_i));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[0]),
        .Q(s_axi_rdata[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[10] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[10]),
        .Q(s_axi_rdata[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[11] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[11]),
        .Q(s_axi_rdata[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[12] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[12]),
        .Q(s_axi_rdata[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[13] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[13]),
        .Q(s_axi_rdata[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[14] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[14]),
        .Q(s_axi_rdata[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[15] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[15]),
        .Q(s_axi_rdata[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[16] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[16]),
        .Q(s_axi_rdata[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[17] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[17]),
        .Q(s_axi_rdata[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[18] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[18]),
        .Q(s_axi_rdata[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[19] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[19]),
        .Q(s_axi_rdata[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[1]),
        .Q(s_axi_rdata[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[20] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[20]),
        .Q(s_axi_rdata[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[21] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[21]),
        .Q(s_axi_rdata[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[22] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[22]),
        .Q(s_axi_rdata[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[23] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[23]),
        .Q(s_axi_rdata[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[24] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[24]),
        .Q(s_axi_rdata[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[25] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[25]),
        .Q(s_axi_rdata[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[26] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[26]),
        .Q(s_axi_rdata[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[27] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[27]),
        .Q(s_axi_rdata[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[28] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[28]),
        .Q(s_axi_rdata[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[29] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[29]),
        .Q(s_axi_rdata[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[2]),
        .Q(s_axi_rdata[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[30] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[30]),
        .Q(s_axi_rdata[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[31] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[31]),
        .Q(s_axi_rdata[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[3]),
        .Q(s_axi_rdata[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[4] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[4]),
        .Q(s_axi_rdata[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[5] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[5]),
        .Q(s_axi_rdata[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[6] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[6]),
        .Q(s_axi_rdata[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[7] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[7]),
        .Q(s_axi_rdata[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[8] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[8]),
        .Q(s_axi_rdata[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[9] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(out_data[9]),
        .Q(s_axi_rdata[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rresp_i_reg[1] 
       (.C(aclk),
        .CE(s_axi_rdata_i),
        .D(ipif_Error),
        .Q(s_axi_rresp),
        .R(rst));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_rvalid_i_i_1
       (.I0(s_axi_arready),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid),
        .R(rst));
  LUT5 #(
    .INIT(32'h000000F8)) 
    start2_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(start2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(rst));
  LUT5 #(
    .INIT(32'h3AFF3AF0)) 
    \state[0]_i_1 
       (.I0(s_axi_wready),
        .I1(state1),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_axi_arvalid),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'h3AF03AFF3AF03AF0)) 
    \state[1]_i_1 
       (.I0(s_axi_arready),
        .I1(state1),
        .I2(state[1]),
        .I3(state[0]),
        .I4(s_axi_arvalid),
        .I5(\state[1]_i_3_n_0 ),
        .O(p_0_out[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[1]_i_2 
       (.I0(s_axi_rready),
        .I1(s_axi_rvalid),
        .I2(s_axi_bready),
        .I3(s_axi_bvalid),
        .O(state1));
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_3 
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .O(\state[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(state[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(state[1]),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "tc_generator" *) 
module linux_bd_v_tc_0_0_tc_generator
   (fsync_out,
    hsync_out,
    hblank_out,
    vsync_out,
    vblank_out,
    active_video_out,
    active_chroma_out,
    reg_update,
    \intr_status_int_reg[13] ,
    \intr_status_int_reg[13]_0 ,
    clk,
    \time_control_regs[19] ,
    vresetn,
    \time_control_regs[21] ,
    \time_control_regs[16] ,
    fsync_in,
    \genr_control_regs[0] ,
    clken,
    gen_clken,
    \core_control_regs[0] ,
    core_d,
    gen_active_video_d,
    intc_if,
    gen_vblank_d,
    D,
    \time_control_regs[22] ,
    \time_control_regs[24] ,
    \time_control_regs[25] ,
    \time_control_regs[23] );
  output [0:0]fsync_out;
  output hsync_out;
  output hblank_out;
  output vsync_out;
  output vblank_out;
  output active_video_out;
  output active_chroma_out;
  output reg_update;
  output \intr_status_int_reg[13] ;
  output \intr_status_int_reg[13]_0 ;
  input clk;
  input [5:0]\time_control_regs[19] ;
  input vresetn;
  input [11:0]\time_control_regs[21] ;
  input [23:0]\time_control_regs[16] ;
  input fsync_in;
  input [2:0]\genr_control_regs[0] ;
  input clken;
  input gen_clken;
  input [23:0]\core_control_regs[0] ;
  input core_d;
  input gen_active_video_d;
  input [0:0]intc_if;
  input gen_vblank_d;
  input [11:0]D;
  input [23:0]\time_control_regs[22] ;
  input [23:0]\time_control_regs[24] ;
  input [23:0]\time_control_regs[25] ;
  input [23:0]\time_control_regs[23] ;

  wire [11:0]D;
  wire active_chroma_i_1_n_0;
  wire active_chroma_out;
  wire active_video0;
  wire active_video_int_i_1_n_0;
  wire active_video_int_i_2_n_0;
  wire active_video_int_i_3_n_0;
  wire active_video_int_i_5_n_0;
  wire active_video_int_i_6_n_0;
  wire active_video_int_i_7_n_0;
  wire active_video_int_i_8_n_0;
  wire active_video_int_reg_i_4_n_1;
  wire active_video_int_reg_i_4_n_2;
  wire active_video_int_reg_i_4_n_3;
  wire active_video_int_reg_n_0;
  wire active_video_out;
  wire all_cfg0;
  wire all_cfg_i_1_n_0;
  wire all_cfg_i_2_n_0;
  wire all_cfg_i_3_n_0;
  wire all_cfg_i_4_n_0;
  wire all_cfg_i_5_n_0;
  wire all_cfg_reg_n_0;
  wire chroma_skip;
  wire clk;
  wire clken;
  wire [23:0]\core_control_regs[0] ;
  wire core_d;
  wire eqOp0_out;
  wire eqOp10_out;
  wire eqOp11_out;
  wire eqOp12_out;
  wire eqOp13_out;
  wire eqOp14_out;
  wire eqOp1_out;
  wire eqOp2_out;
  wire eqOp3_out;
  wire eqOp4_out;
  wire eqOp5_out;
  wire eqOp6_out;
  wire eqOp7_out;
  wire eqOp8_out;
  wire eqOp9_out;
  wire fsync_in;
  wire [0:0]fsync_out;
  wire fsync_out0;
  wire \fsync_out[0]_i_10_n_0 ;
  wire \fsync_out[0]_i_11_n_0 ;
  wire \fsync_out[0]_i_12_n_0 ;
  wire \fsync_out[0]_i_13_n_0 ;
  wire \fsync_out[0]_i_6_n_0 ;
  wire \fsync_out[0]_i_7_n_0 ;
  wire \fsync_out[0]_i_8_n_0 ;
  wire \fsync_out[0]_i_9_n_0 ;
  wire \fsync_out_reg[0]_i_4_n_1 ;
  wire \fsync_out_reg[0]_i_4_n_2 ;
  wire \fsync_out_reg[0]_i_4_n_3 ;
  wire \fsync_out_reg[0]_i_5_n_0 ;
  wire \fsync_out_reg[0]_i_5_n_1 ;
  wire \fsync_out_reg[0]_i_5_n_2 ;
  wire \fsync_out_reg[0]_i_5_n_3 ;
  wire gen_active_video_d;
  wire gen_clken;
  wire gen_vblank_d;
  wire [2:0]\genr_control_regs[0] ;
  wire h_count0;
  wire \h_count[0]_i_3_n_0 ;
  wire \h_count[0]_i_4_n_0 ;
  wire \h_count[0]_i_5_n_0 ;
  wire \h_count[0]_i_6_n_0 ;
  wire \h_count[4]_i_2_n_0 ;
  wire \h_count[4]_i_3_n_0 ;
  wire \h_count[4]_i_4_n_0 ;
  wire \h_count[4]_i_5_n_0 ;
  wire \h_count[8]_i_2_n_0 ;
  wire \h_count[8]_i_3_n_0 ;
  wire \h_count[8]_i_4_n_0 ;
  wire \h_count[8]_i_5_n_0 ;
  wire [11:0]h_count_reg;
  wire \h_count_reg[0]_i_2_n_0 ;
  wire \h_count_reg[0]_i_2_n_1 ;
  wire \h_count_reg[0]_i_2_n_2 ;
  wire \h_count_reg[0]_i_2_n_3 ;
  wire \h_count_reg[0]_i_2_n_4 ;
  wire \h_count_reg[0]_i_2_n_5 ;
  wire \h_count_reg[0]_i_2_n_6 ;
  wire \h_count_reg[0]_i_2_n_7 ;
  wire \h_count_reg[4]_i_1_n_0 ;
  wire \h_count_reg[4]_i_1_n_1 ;
  wire \h_count_reg[4]_i_1_n_2 ;
  wire \h_count_reg[4]_i_1_n_3 ;
  wire \h_count_reg[4]_i_1_n_4 ;
  wire \h_count_reg[4]_i_1_n_5 ;
  wire \h_count_reg[4]_i_1_n_6 ;
  wire \h_count_reg[4]_i_1_n_7 ;
  wire \h_count_reg[8]_i_1_n_1 ;
  wire \h_count_reg[8]_i_1_n_2 ;
  wire \h_count_reg[8]_i_1_n_3 ;
  wire \h_count_reg[8]_i_1_n_4 ;
  wire \h_count_reg[8]_i_1_n_5 ;
  wire \h_count_reg[8]_i_1_n_6 ;
  wire \h_count_reg[8]_i_1_n_7 ;
  wire hblank0;
  wire hblank_int_i_10_n_0;
  wire hblank_int_i_11_n_0;
  wire hblank_int_i_1_n_0;
  wire hblank_int_i_4_n_0;
  wire hblank_int_i_5_n_0;
  wire hblank_int_i_6_n_0;
  wire hblank_int_i_7_n_0;
  wire hblank_int_i_8_n_0;
  wire hblank_int_i_9_n_0;
  wire hblank_int_reg_i_2_n_1;
  wire hblank_int_reg_i_2_n_2;
  wire hblank_int_reg_i_2_n_3;
  wire hblank_int_reg_i_3_n_1;
  wire hblank_int_reg_i_3_n_2;
  wire hblank_int_reg_i_3_n_3;
  wire hblank_int_reg_n_0;
  wire hblank_out;
  wire [11:0]hbp_start;
  wire [11:0]hfp_start;
  wire hsync0;
  wire hsync_int_i_10_n_0;
  wire hsync_int_i_11_n_0;
  wire hsync_int_i_1_n_0;
  wire hsync_int_i_4_n_0;
  wire hsync_int_i_5_n_0;
  wire hsync_int_i_6_n_0;
  wire hsync_int_i_7_n_0;
  wire hsync_int_i_8_n_0;
  wire hsync_int_i_9_n_0;
  wire hsync_int_reg_i_2_n_1;
  wire hsync_int_reg_i_2_n_2;
  wire hsync_int_reg_i_2_n_3;
  wire hsync_int_reg_i_3_n_1;
  wire hsync_int_reg_i_3_n_2;
  wire hsync_int_reg_i_3_n_3;
  wire hsync_int_reg_n_0;
  wire hsync_out;
  wire [11:0]hsync_start;
  wire [11:0]htotal;
  wire [11:0]htotal_1;
  wire \htotal_1[11]_i_2_n_0 ;
  wire \htotal_1[11]_i_3_n_0 ;
  wire \htotal_1[11]_i_4_n_0 ;
  wire \htotal_1[11]_i_5_n_0 ;
  wire \htotal_1[3]_i_2_n_0 ;
  wire \htotal_1[3]_i_3_n_0 ;
  wire \htotal_1[3]_i_4_n_0 ;
  wire \htotal_1[3]_i_5_n_0 ;
  wire \htotal_1[7]_i_2_n_0 ;
  wire \htotal_1[7]_i_3_n_0 ;
  wire \htotal_1[7]_i_4_n_0 ;
  wire \htotal_1[7]_i_5_n_0 ;
  wire \htotal_1_reg[11]_i_1_n_1 ;
  wire \htotal_1_reg[11]_i_1_n_2 ;
  wire \htotal_1_reg[11]_i_1_n_3 ;
  wire \htotal_1_reg[3]_i_1_n_0 ;
  wire \htotal_1_reg[3]_i_1_n_1 ;
  wire \htotal_1_reg[3]_i_1_n_2 ;
  wire \htotal_1_reg[3]_i_1_n_3 ;
  wire \htotal_1_reg[7]_i_1_n_0 ;
  wire \htotal_1_reg[7]_i_1_n_1 ;
  wire \htotal_1_reg[7]_i_1_n_2 ;
  wire \htotal_1_reg[7]_i_1_n_3 ;
  wire [0:0]intc_if;
  wire \intr_status_int_reg[13] ;
  wire \intr_status_int_reg[13]_0 ;
  wire last_line_i_1_n_0;
  wire last_line_i_3_n_0;
  wire last_line_i_4_n_0;
  wire last_line_i_5_n_0;
  wire last_line_i_6_n_0;
  wire last_line_reg_i_2_n_1;
  wire last_line_reg_i_2_n_2;
  wire last_line_reg_i_2_n_3;
  wire last_line_reg_n_0;
  wire line_end;
  wire line_end_i_1_n_0;
  wire line_end_i_3_n_0;
  wire line_end_i_4_n_0;
  wire line_end_i_5_n_0;
  wire line_end_i_6_n_0;
  wire line_end_i_7_n_0;
  wire line_end_reg_i_2_n_1;
  wire line_end_reg_i_2_n_2;
  wire line_end_reg_i_2_n_3;
  wire line_end_v;
  wire line_end_v_i_1_n_0;
  wire [11:0]minusOp;
  wire \param_cfg[0]_i_1_n_0 ;
  wire \param_cfg[10]_i_1_n_0 ;
  wire \param_cfg[1]_i_1_n_0 ;
  wire \param_cfg[2]_i_1_n_0 ;
  wire \param_cfg[3]_i_1_n_0 ;
  wire \param_cfg[4]_i_1_n_0 ;
  wire \param_cfg[5]_i_1_n_0 ;
  wire \param_cfg[6]_i_1_n_0 ;
  wire \param_cfg[7]_i_1_n_0 ;
  wire \param_cfg[8]_i_1_n_0 ;
  wire \param_cfg[9]_i_1_n_0 ;
  wire \param_cfg_reg_n_0_[0] ;
  wire \param_cfg_reg_n_0_[10] ;
  wire \param_cfg_reg_n_0_[1] ;
  wire \param_cfg_reg_n_0_[2] ;
  wire \param_cfg_reg_n_0_[3] ;
  wire \param_cfg_reg_n_0_[4] ;
  wire \param_cfg_reg_n_0_[5] ;
  wire \param_cfg_reg_n_0_[6] ;
  wire \param_cfg_reg_n_0_[7] ;
  wire \param_cfg_reg_n_0_[8] ;
  wire \param_cfg_reg_n_0_[9] ;
  wire reg_update;
  wire sw_enable_d;
  wire sw_enable_d_i_1_n_0;
  wire sw_enable_d_i_2_n_0;
  wire [23:0]\time_control_regs[16] ;
  wire [5:0]\time_control_regs[19] ;
  wire [11:0]\time_control_regs[21] ;
  wire [23:0]\time_control_regs[22] ;
  wire [23:0]\time_control_regs[23] ;
  wire [23:0]\time_control_regs[24] ;
  wire [23:0]\time_control_regs[25] ;
  wire [11:0]v0active_start_hori;
  wire [11:0]v0bp_start;
  wire [11:0]v0bp_start_hori;
  wire [11:0]v0fp_start;
  wire [11:0]v0fp_start0_in;
  wire \v0fp_start[11]_i_2_n_0 ;
  wire \v0fp_start[11]_i_3_n_0 ;
  wire \v0fp_start[11]_i_4_n_0 ;
  wire \v0fp_start[11]_i_5_n_0 ;
  wire \v0fp_start[3]_i_2_n_0 ;
  wire \v0fp_start[3]_i_3_n_0 ;
  wire \v0fp_start[3]_i_4_n_0 ;
  wire \v0fp_start[3]_i_5_n_0 ;
  wire \v0fp_start[7]_i_2_n_0 ;
  wire \v0fp_start[7]_i_3_n_0 ;
  wire \v0fp_start[7]_i_4_n_0 ;
  wire \v0fp_start[7]_i_5_n_0 ;
  wire [11:0]v0fp_start_hori;
  wire \v0fp_start_reg[11]_i_1_n_1 ;
  wire \v0fp_start_reg[11]_i_1_n_2 ;
  wire \v0fp_start_reg[11]_i_1_n_3 ;
  wire \v0fp_start_reg[3]_i_1_n_0 ;
  wire \v0fp_start_reg[3]_i_1_n_1 ;
  wire \v0fp_start_reg[3]_i_1_n_2 ;
  wire \v0fp_start_reg[3]_i_1_n_3 ;
  wire \v0fp_start_reg[7]_i_1_n_0 ;
  wire \v0fp_start_reg[7]_i_1_n_1 ;
  wire \v0fp_start_reg[7]_i_1_n_2 ;
  wire \v0fp_start_reg[7]_i_1_n_3 ;
  wire [11:0]v0sync_start;
  wire [11:0]v0sync_start_hori;
  wire [11:0]v0total;
  wire [11:0]v0total0_in;
  wire \v0total[11]_i_2_n_0 ;
  wire \v0total[11]_i_3_n_0 ;
  wire \v0total[11]_i_4_n_0 ;
  wire \v0total[11]_i_5_n_0 ;
  wire \v0total[3]_i_2_n_0 ;
  wire \v0total[3]_i_3_n_0 ;
  wire \v0total[3]_i_4_n_0 ;
  wire \v0total[3]_i_5_n_0 ;
  wire \v0total[7]_i_2_n_0 ;
  wire \v0total[7]_i_3_n_0 ;
  wire \v0total[7]_i_4_n_0 ;
  wire \v0total[7]_i_5_n_0 ;
  wire \v0total_reg[11]_i_1_n_1 ;
  wire \v0total_reg[11]_i_1_n_2 ;
  wire \v0total_reg[11]_i_1_n_3 ;
  wire \v0total_reg[3]_i_1_n_0 ;
  wire \v0total_reg[3]_i_1_n_1 ;
  wire \v0total_reg[3]_i_1_n_2 ;
  wire \v0total_reg[3]_i_1_n_3 ;
  wire \v0total_reg[7]_i_1_n_0 ;
  wire \v0total_reg[7]_i_1_n_1 ;
  wire \v0total_reg[7]_i_1_n_2 ;
  wire \v0total_reg[7]_i_1_n_3 ;
  wire v_count0;
  wire \v_count[0]_i_2_n_0 ;
  wire \v_count[0]_i_4_n_0 ;
  wire \v_count[0]_i_5_n_0 ;
  wire \v_count[0]_i_6_n_0 ;
  wire \v_count[0]_i_7_n_0 ;
  wire \v_count[4]_i_2_n_0 ;
  wire \v_count[4]_i_3_n_0 ;
  wire \v_count[4]_i_4_n_0 ;
  wire \v_count[4]_i_5_n_0 ;
  wire \v_count[8]_i_2_n_0 ;
  wire \v_count[8]_i_3_n_0 ;
  wire \v_count[8]_i_4_n_0 ;
  wire \v_count[8]_i_5_n_0 ;
  wire [11:0]v_count_reg;
  wire \v_count_reg[0]_i_3_n_0 ;
  wire \v_count_reg[0]_i_3_n_1 ;
  wire \v_count_reg[0]_i_3_n_2 ;
  wire \v_count_reg[0]_i_3_n_3 ;
  wire \v_count_reg[0]_i_3_n_4 ;
  wire \v_count_reg[0]_i_3_n_5 ;
  wire \v_count_reg[0]_i_3_n_6 ;
  wire \v_count_reg[0]_i_3_n_7 ;
  wire \v_count_reg[4]_i_1_n_0 ;
  wire \v_count_reg[4]_i_1_n_1 ;
  wire \v_count_reg[4]_i_1_n_2 ;
  wire \v_count_reg[4]_i_1_n_3 ;
  wire \v_count_reg[4]_i_1_n_4 ;
  wire \v_count_reg[4]_i_1_n_5 ;
  wire \v_count_reg[4]_i_1_n_6 ;
  wire \v_count_reg[4]_i_1_n_7 ;
  wire \v_count_reg[8]_i_1_n_1 ;
  wire \v_count_reg[8]_i_1_n_2 ;
  wire \v_count_reg[8]_i_1_n_3 ;
  wire \v_count_reg[8]_i_1_n_4 ;
  wire \v_count_reg[8]_i_1_n_5 ;
  wire \v_count_reg[8]_i_1_n_6 ;
  wire \v_count_reg[8]_i_1_n_7 ;
  wire vblank0;
  wire vblank_int;
  wire vblank_int_i_10_n_0;
  wire vblank_int_i_11_n_0;
  wire vblank_int_i_12_n_0;
  wire vblank_int_i_13_n_0;
  wire vblank_int_i_14_n_0;
  wire vblank_int_i_15_n_0;
  wire vblank_int_i_16_n_0;
  wire vblank_int_i_1_n_0;
  wire vblank_int_i_5_n_0;
  wire vblank_int_i_6_n_0;
  wire vblank_int_i_7_n_0;
  wire vblank_int_i_8_n_0;
  wire vblank_int_i_9_n_0;
  wire vblank_int_reg_i_2_n_1;
  wire vblank_int_reg_i_2_n_2;
  wire vblank_int_reg_i_2_n_3;
  wire vblank_int_reg_i_3_n_1;
  wire vblank_int_reg_i_3_n_2;
  wire vblank_int_reg_i_3_n_3;
  wire vblank_int_reg_i_4_n_1;
  wire vblank_int_reg_i_4_n_2;
  wire vblank_int_reg_i_4_n_3;
  wire vblank_int_reg_n_0;
  wire vblank_out;
  wire vresetn;
  wire vsync0;
  wire vsync_int_i_10_n_0;
  wire vsync_int_i_11_n_0;
  wire vsync_int_i_12_n_0;
  wire vsync_int_i_13_n_0;
  wire vsync_int_i_14_n_0;
  wire vsync_int_i_15_n_0;
  wire vsync_int_i_16_n_0;
  wire vsync_int_i_17_n_0;
  wire vsync_int_i_18_n_0;
  wire vsync_int_i_19_n_0;
  wire vsync_int_i_1_n_0;
  wire vsync_int_i_20_n_0;
  wire vsync_int_i_21_n_0;
  wire vsync_int_i_6_n_0;
  wire vsync_int_i_7_n_0;
  wire vsync_int_i_8_n_0;
  wire vsync_int_i_9_n_0;
  wire vsync_int_reg_i_2_n_1;
  wire vsync_int_reg_i_2_n_2;
  wire vsync_int_reg_i_2_n_3;
  wire vsync_int_reg_i_3_n_1;
  wire vsync_int_reg_i_3_n_2;
  wire vsync_int_reg_i_3_n_3;
  wire vsync_int_reg_i_4_n_1;
  wire vsync_int_reg_i_4_n_2;
  wire vsync_int_reg_i_4_n_3;
  wire vsync_int_reg_i_5_n_1;
  wire vsync_int_reg_i_5_n_2;
  wire vsync_int_reg_i_5_n_3;
  wire vsync_int_reg_n_0;
  wire vsync_out;
  wire [3:0]NLW_active_video_int_reg_i_4_O_UNCONNECTED;
  wire [3:0]\NLW_fsync_out_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_fsync_out_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_h_count_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_hblank_int_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_hblank_int_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_hsync_int_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_hsync_int_reg_i_3_O_UNCONNECTED;
  wire [3:3]\NLW_htotal_1_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_last_line_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_line_end_reg_i_2_O_UNCONNECTED;
  wire [3:3]\NLW_v0fp_start_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_v0total_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_v_count_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_vblank_int_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_vblank_int_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_vblank_int_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_vsync_int_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_vsync_int_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_vsync_int_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_vsync_int_reg_i_5_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFAB)) 
    U_VIDEO_CTRL_i_1
       (.I0(fsync_out),
        .I1(\genr_control_regs[0] [1]),
        .I2(\genr_control_regs[0] [0]),
        .I3(core_d),
        .O(reg_update));
  LUT1 #(
    .INIT(2'h1)) 
    active_chroma_i_1
       (.I0(\time_control_regs[19] [5]),
        .O(active_chroma_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    active_chroma_reg
       (.C(clk),
        .CE(chroma_skip),
        .D(active_chroma_i_1_n_0),
        .Q(active_chroma_out),
        .R(vblank_int));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h59)) 
    active_video_i_1
       (.I0(\time_control_regs[19] [4]),
        .I1(hblank_int_reg_n_0),
        .I2(active_video_int_reg_n_0),
        .O(active_video0));
  LUT6 #(
    .INIT(64'hFFFFFFFF8ABAFFFF)) 
    active_video_int_i_1
       (.I0(active_video_int_reg_n_0),
        .I1(active_video_int_i_2_n_0),
        .I2(chroma_skip),
        .I3(active_video_int_i_3_n_0),
        .I4(all_cfg_reg_n_0),
        .I5(all_cfg0),
        .O(active_video_int_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    active_video_int_i_2
       (.I0(eqOp10_out),
        .I1(eqOp4_out),
        .I2(eqOp1_out),
        .I3(eqOp9_out),
        .O(active_video_int_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h7)) 
    active_video_int_i_3
       (.I0(eqOp4_out),
        .I1(eqOp10_out),
        .O(active_video_int_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    active_video_int_i_5
       (.I0(v_count_reg[11]),
        .I1(v_count_reg[9]),
        .I2(v_count_reg[10]),
        .O(active_video_int_i_5_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    active_video_int_i_6
       (.I0(v_count_reg[8]),
        .I1(v_count_reg[6]),
        .I2(v_count_reg[7]),
        .O(active_video_int_i_6_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    active_video_int_i_7
       (.I0(v_count_reg[5]),
        .I1(v_count_reg[3]),
        .I2(v_count_reg[4]),
        .O(active_video_int_i_7_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    active_video_int_i_8
       (.I0(v_count_reg[2]),
        .I1(v_count_reg[0]),
        .I2(v_count_reg[1]),
        .O(active_video_int_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    active_video_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(active_video_int_i_1_n_0),
        .Q(active_video_int_reg_n_0),
        .R(1'b0));
  CARRY4 active_video_int_reg_i_4
       (.CI(1'b0),
        .CO({eqOp1_out,active_video_int_reg_i_4_n_1,active_video_int_reg_i_4_n_2,active_video_int_reg_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_active_video_int_reg_i_4_O_UNCONNECTED[3:0]),
        .S({active_video_int_i_5_n_0,active_video_int_i_6_n_0,active_video_int_i_7_n_0,active_video_int_i_8_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    active_video_reg
       (.C(clk),
        .CE(chroma_skip),
        .D(active_video0),
        .Q(active_video_out),
        .R(vblank_int));
  LUT6 #(
    .INIT(64'h5557555700020000)) 
    all_cfg_i_1
       (.I0(chroma_skip),
        .I1(all_cfg_i_2_n_0),
        .I2(all_cfg_i_3_n_0),
        .I3(all_cfg_i_4_n_0),
        .I4(all_cfg_i_5_n_0),
        .I5(all_cfg_reg_n_0),
        .O(all_cfg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    all_cfg_i_2
       (.I0(\param_cfg_reg_n_0_[1] ),
        .I1(\param_cfg_reg_n_0_[9] ),
        .I2(\param_cfg_reg_n_0_[4] ),
        .O(all_cfg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    all_cfg_i_3
       (.I0(\param_cfg_reg_n_0_[6] ),
        .I1(\param_cfg_reg_n_0_[3] ),
        .I2(\param_cfg_reg_n_0_[10] ),
        .I3(\param_cfg_reg_n_0_[0] ),
        .O(all_cfg_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    all_cfg_i_4
       (.I0(\param_cfg_reg_n_0_[8] ),
        .I1(\param_cfg_reg_n_0_[2] ),
        .I2(\param_cfg_reg_n_0_[7] ),
        .I3(\param_cfg_reg_n_0_[5] ),
        .O(all_cfg_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hB)) 
    all_cfg_i_5
       (.I0(fsync_in),
        .I1(\genr_control_regs[0] [2]),
        .O(all_cfg_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    all_cfg_reg
       (.C(clk),
        .CE(1'b1),
        .D(all_cfg_i_1_n_0),
        .Q(all_cfg_reg_n_0),
        .R(all_cfg0));
  LUT2 #(
    .INIT(4'hB)) 
    \fsync_out[0]_i_1 
       (.I0(all_cfg0),
        .I1(all_cfg_reg_n_0),
        .O(vblank_int));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fsync_out[0]_i_10 
       (.I0(\core_control_regs[0] [23]),
        .I1(v_count_reg[11]),
        .I2(v_count_reg[9]),
        .I3(\core_control_regs[0] [21]),
        .I4(v_count_reg[10]),
        .I5(\core_control_regs[0] [22]),
        .O(\fsync_out[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fsync_out[0]_i_11 
       (.I0(\core_control_regs[0] [20]),
        .I1(v_count_reg[8]),
        .I2(v_count_reg[6]),
        .I3(\core_control_regs[0] [18]),
        .I4(v_count_reg[7]),
        .I5(\core_control_regs[0] [19]),
        .O(\fsync_out[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fsync_out[0]_i_12 
       (.I0(\core_control_regs[0] [16]),
        .I1(v_count_reg[4]),
        .I2(v_count_reg[5]),
        .I3(\core_control_regs[0] [17]),
        .I4(v_count_reg[3]),
        .I5(\core_control_regs[0] [15]),
        .O(\fsync_out[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fsync_out[0]_i_13 
       (.I0(\core_control_regs[0] [14]),
        .I1(v_count_reg[2]),
        .I2(v_count_reg[1]),
        .I3(\core_control_regs[0] [13]),
        .I4(v_count_reg[0]),
        .I5(\core_control_regs[0] [12]),
        .O(\fsync_out[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fsync_out[0]_i_2 
       (.I0(clken),
        .I1(gen_clken),
        .O(chroma_skip));
  LUT2 #(
    .INIT(4'h8)) 
    \fsync_out[0]_i_3 
       (.I0(eqOp0_out),
        .I1(\fsync_out_reg[0]_i_5_n_0 ),
        .O(fsync_out0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fsync_out[0]_i_6 
       (.I0(\core_control_regs[0] [11]),
        .I1(h_count_reg[11]),
        .I2(h_count_reg[9]),
        .I3(\core_control_regs[0] [9]),
        .I4(h_count_reg[10]),
        .I5(\core_control_regs[0] [10]),
        .O(\fsync_out[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fsync_out[0]_i_7 
       (.I0(\core_control_regs[0] [7]),
        .I1(h_count_reg[7]),
        .I2(h_count_reg[8]),
        .I3(\core_control_regs[0] [8]),
        .I4(h_count_reg[6]),
        .I5(\core_control_regs[0] [6]),
        .O(\fsync_out[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fsync_out[0]_i_8 
       (.I0(\core_control_regs[0] [5]),
        .I1(h_count_reg[5]),
        .I2(h_count_reg[3]),
        .I3(\core_control_regs[0] [3]),
        .I4(h_count_reg[4]),
        .I5(\core_control_regs[0] [4]),
        .O(\fsync_out[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fsync_out[0]_i_9 
       (.I0(\core_control_regs[0] [1]),
        .I1(h_count_reg[1]),
        .I2(h_count_reg[2]),
        .I3(\core_control_regs[0] [2]),
        .I4(h_count_reg[0]),
        .I5(\core_control_regs[0] [0]),
        .O(\fsync_out[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fsync_out_reg[0] 
       (.C(clk),
        .CE(chroma_skip),
        .D(fsync_out0),
        .Q(fsync_out),
        .R(vblank_int));
  CARRY4 \fsync_out_reg[0]_i_4 
       (.CI(1'b0),
        .CO({eqOp0_out,\fsync_out_reg[0]_i_4_n_1 ,\fsync_out_reg[0]_i_4_n_2 ,\fsync_out_reg[0]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_fsync_out_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\fsync_out[0]_i_6_n_0 ,\fsync_out[0]_i_7_n_0 ,\fsync_out[0]_i_8_n_0 ,\fsync_out[0]_i_9_n_0 }));
  CARRY4 \fsync_out_reg[0]_i_5 
       (.CI(1'b0),
        .CO({\fsync_out_reg[0]_i_5_n_0 ,\fsync_out_reg[0]_i_5_n_1 ,\fsync_out_reg[0]_i_5_n_2 ,\fsync_out_reg[0]_i_5_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_fsync_out_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\fsync_out[0]_i_10_n_0 ,\fsync_out[0]_i_11_n_0 ,\fsync_out[0]_i_12_n_0 ,\fsync_out[0]_i_13_n_0 }));
  LUT5 #(
    .INIT(32'hFFEFEFEF)) 
    \h_count[0]_i_1 
       (.I0(line_end),
        .I1(all_cfg0),
        .I2(all_cfg_reg_n_0),
        .I3(fsync_in),
        .I4(\genr_control_regs[0] [2]),
        .O(h_count0));
  LUT1 #(
    .INIT(2'h2)) 
    \h_count[0]_i_3 
       (.I0(h_count_reg[3]),
        .O(\h_count[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \h_count[0]_i_4 
       (.I0(h_count_reg[2]),
        .O(\h_count[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \h_count[0]_i_5 
       (.I0(h_count_reg[1]),
        .O(\h_count[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \h_count[0]_i_6 
       (.I0(h_count_reg[0]),
        .O(\h_count[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \h_count[4]_i_2 
       (.I0(h_count_reg[7]),
        .O(\h_count[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \h_count[4]_i_3 
       (.I0(h_count_reg[6]),
        .O(\h_count[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \h_count[4]_i_4 
       (.I0(h_count_reg[5]),
        .O(\h_count[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \h_count[4]_i_5 
       (.I0(h_count_reg[4]),
        .O(\h_count[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \h_count[8]_i_2 
       (.I0(h_count_reg[11]),
        .O(\h_count[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \h_count[8]_i_3 
       (.I0(h_count_reg[10]),
        .O(\h_count[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \h_count[8]_i_4 
       (.I0(h_count_reg[9]),
        .O(\h_count[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \h_count[8]_i_5 
       (.I0(h_count_reg[8]),
        .O(\h_count[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[0] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\h_count_reg[0]_i_2_n_7 ),
        .Q(h_count_reg[0]),
        .R(h_count0));
  CARRY4 \h_count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\h_count_reg[0]_i_2_n_0 ,\h_count_reg[0]_i_2_n_1 ,\h_count_reg[0]_i_2_n_2 ,\h_count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\h_count_reg[0]_i_2_n_4 ,\h_count_reg[0]_i_2_n_5 ,\h_count_reg[0]_i_2_n_6 ,\h_count_reg[0]_i_2_n_7 }),
        .S({\h_count[0]_i_3_n_0 ,\h_count[0]_i_4_n_0 ,\h_count[0]_i_5_n_0 ,\h_count[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[10] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\h_count_reg[8]_i_1_n_5 ),
        .Q(h_count_reg[10]),
        .R(h_count0));
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[11] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\h_count_reg[8]_i_1_n_4 ),
        .Q(h_count_reg[11]),
        .R(h_count0));
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[1] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\h_count_reg[0]_i_2_n_6 ),
        .Q(h_count_reg[1]),
        .R(h_count0));
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[2] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\h_count_reg[0]_i_2_n_5 ),
        .Q(h_count_reg[2]),
        .R(h_count0));
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[3] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\h_count_reg[0]_i_2_n_4 ),
        .Q(h_count_reg[3]),
        .R(h_count0));
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[4] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\h_count_reg[4]_i_1_n_7 ),
        .Q(h_count_reg[4]),
        .R(h_count0));
  CARRY4 \h_count_reg[4]_i_1 
       (.CI(\h_count_reg[0]_i_2_n_0 ),
        .CO({\h_count_reg[4]_i_1_n_0 ,\h_count_reg[4]_i_1_n_1 ,\h_count_reg[4]_i_1_n_2 ,\h_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\h_count_reg[4]_i_1_n_4 ,\h_count_reg[4]_i_1_n_5 ,\h_count_reg[4]_i_1_n_6 ,\h_count_reg[4]_i_1_n_7 }),
        .S({\h_count[4]_i_2_n_0 ,\h_count[4]_i_3_n_0 ,\h_count[4]_i_4_n_0 ,\h_count[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[5] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\h_count_reg[4]_i_1_n_6 ),
        .Q(h_count_reg[5]),
        .R(h_count0));
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[6] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\h_count_reg[4]_i_1_n_5 ),
        .Q(h_count_reg[6]),
        .R(h_count0));
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[7] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\h_count_reg[4]_i_1_n_4 ),
        .Q(h_count_reg[7]),
        .R(h_count0));
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[8] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\h_count_reg[8]_i_1_n_7 ),
        .Q(h_count_reg[8]),
        .R(h_count0));
  CARRY4 \h_count_reg[8]_i_1 
       (.CI(\h_count_reg[4]_i_1_n_0 ),
        .CO({\NLW_h_count_reg[8]_i_1_CO_UNCONNECTED [3],\h_count_reg[8]_i_1_n_1 ,\h_count_reg[8]_i_1_n_2 ,\h_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\h_count_reg[8]_i_1_n_4 ,\h_count_reg[8]_i_1_n_5 ,\h_count_reg[8]_i_1_n_6 ,\h_count_reg[8]_i_1_n_7 }),
        .S({\h_count[8]_i_2_n_0 ,\h_count[8]_i_3_n_0 ,\h_count[8]_i_4_n_0 ,\h_count[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[9] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\h_count_reg[8]_i_1_n_6 ),
        .Q(h_count_reg[9]),
        .R(h_count0));
  LUT2 #(
    .INIT(4'h6)) 
    hblank_i_1
       (.I0(\time_control_regs[19] [1]),
        .I1(hblank_int_reg_n_0),
        .O(hblank0));
  LUT6 #(
    .INIT(64'h00000000F2AA0000)) 
    hblank_int_i_1
       (.I0(hblank_int_reg_n_0),
        .I1(eqOp10_out),
        .I2(eqOp9_out),
        .I3(chroma_skip),
        .I4(all_cfg_reg_n_0),
        .I5(all_cfg0),
        .O(hblank_int_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    hblank_int_i_10
       (.I0(h_count_reg[4]),
        .I1(h_count_reg[5]),
        .I2(h_count_reg[3]),
        .O(hblank_int_i_10_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    hblank_int_i_11
       (.I0(h_count_reg[1]),
        .I1(h_count_reg[2]),
        .I2(h_count_reg[0]),
        .O(hblank_int_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hblank_int_i_4
       (.I0(hfp_start[10]),
        .I1(h_count_reg[10]),
        .I2(h_count_reg[11]),
        .I3(hfp_start[11]),
        .I4(h_count_reg[9]),
        .I5(hfp_start[9]),
        .O(hblank_int_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hblank_int_i_5
       (.I0(hfp_start[8]),
        .I1(h_count_reg[8]),
        .I2(h_count_reg[7]),
        .I3(hfp_start[7]),
        .I4(h_count_reg[6]),
        .I5(hfp_start[6]),
        .O(hblank_int_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hblank_int_i_6
       (.I0(hfp_start[5]),
        .I1(h_count_reg[5]),
        .I2(h_count_reg[3]),
        .I3(hfp_start[3]),
        .I4(h_count_reg[4]),
        .I5(hfp_start[4]),
        .O(hblank_int_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hblank_int_i_7
       (.I0(hfp_start[2]),
        .I1(h_count_reg[2]),
        .I2(h_count_reg[0]),
        .I3(hfp_start[0]),
        .I4(h_count_reg[1]),
        .I5(hfp_start[1]),
        .O(hblank_int_i_7_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    hblank_int_i_8
       (.I0(h_count_reg[11]),
        .I1(h_count_reg[9]),
        .I2(h_count_reg[10]),
        .O(hblank_int_i_8_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    hblank_int_i_9
       (.I0(h_count_reg[7]),
        .I1(h_count_reg[8]),
        .I2(h_count_reg[6]),
        .O(hblank_int_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hblank_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(hblank_int_i_1_n_0),
        .Q(hblank_int_reg_n_0),
        .R(1'b0));
  CARRY4 hblank_int_reg_i_2
       (.CI(1'b0),
        .CO({eqOp10_out,hblank_int_reg_i_2_n_1,hblank_int_reg_i_2_n_2,hblank_int_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hblank_int_reg_i_2_O_UNCONNECTED[3:0]),
        .S({hblank_int_i_4_n_0,hblank_int_i_5_n_0,hblank_int_i_6_n_0,hblank_int_i_7_n_0}));
  CARRY4 hblank_int_reg_i_3
       (.CI(1'b0),
        .CO({eqOp9_out,hblank_int_reg_i_3_n_1,hblank_int_reg_i_3_n_2,hblank_int_reg_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hblank_int_reg_i_3_O_UNCONNECTED[3:0]),
        .S({hblank_int_i_8_n_0,hblank_int_i_9_n_0,hblank_int_i_10_n_0,hblank_int_i_11_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    hblank_reg
       (.C(clk),
        .CE(chroma_skip),
        .D(hblank0),
        .Q(hblank_out),
        .R(vblank_int));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[0] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [12]),
        .Q(hbp_start[0]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[10] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [22]),
        .Q(hbp_start[10]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[11] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [23]),
        .Q(hbp_start[11]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[1] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [13]),
        .Q(hbp_start[1]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[2] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [14]),
        .Q(hbp_start[2]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[3] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [15]),
        .Q(hbp_start[3]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[4] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [16]),
        .Q(hbp_start[4]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[5] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [17]),
        .Q(hbp_start[5]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[6] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [18]),
        .Q(hbp_start[6]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[7] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [19]),
        .Q(hbp_start[7]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[8] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [20]),
        .Q(hbp_start[8]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[9] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [21]),
        .Q(hbp_start[9]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[0] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[16] [0]),
        .Q(hfp_start[0]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[10] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[16] [10]),
        .Q(hfp_start[10]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[11] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[16] [11]),
        .Q(hfp_start[11]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[1] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[16] [1]),
        .Q(hfp_start[1]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[2] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[16] [2]),
        .Q(hfp_start[2]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[3] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[16] [3]),
        .Q(hfp_start[3]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[4] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[16] [4]),
        .Q(hfp_start[4]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[5] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[16] [5]),
        .Q(hfp_start[5]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[6] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[16] [6]),
        .Q(hfp_start[6]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[7] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[16] [7]),
        .Q(hfp_start[7]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[8] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[16] [8]),
        .Q(hfp_start[8]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[9] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[16] [9]),
        .Q(hfp_start[9]),
        .R(all_cfg0));
  LUT2 #(
    .INIT(4'h6)) 
    hsync_i_1
       (.I0(hsync_int_reg_n_0),
        .I1(\time_control_regs[19] [3]),
        .O(hsync0));
  LUT6 #(
    .INIT(64'hFFFFF4CCFFFFFFFF)) 
    hsync_int_i_1
       (.I0(eqOp12_out),
        .I1(hsync_int_reg_n_0),
        .I2(eqOp11_out),
        .I3(chroma_skip),
        .I4(all_cfg0),
        .I5(all_cfg_reg_n_0),
        .O(hsync_int_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hsync_int_i_10
       (.I0(hbp_start[5]),
        .I1(h_count_reg[5]),
        .I2(h_count_reg[4]),
        .I3(hbp_start[4]),
        .I4(h_count_reg[3]),
        .I5(hbp_start[3]),
        .O(hsync_int_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hsync_int_i_11
       (.I0(hbp_start[2]),
        .I1(h_count_reg[2]),
        .I2(h_count_reg[0]),
        .I3(hbp_start[0]),
        .I4(h_count_reg[1]),
        .I5(hbp_start[1]),
        .O(hsync_int_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hsync_int_i_4
       (.I0(hsync_start[10]),
        .I1(h_count_reg[10]),
        .I2(h_count_reg[11]),
        .I3(hsync_start[11]),
        .I4(h_count_reg[9]),
        .I5(hsync_start[9]),
        .O(hsync_int_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hsync_int_i_5
       (.I0(hsync_start[7]),
        .I1(h_count_reg[7]),
        .I2(h_count_reg[8]),
        .I3(hsync_start[8]),
        .I4(h_count_reg[6]),
        .I5(hsync_start[6]),
        .O(hsync_int_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hsync_int_i_6
       (.I0(hsync_start[5]),
        .I1(h_count_reg[5]),
        .I2(h_count_reg[3]),
        .I3(hsync_start[3]),
        .I4(h_count_reg[4]),
        .I5(hsync_start[4]),
        .O(hsync_int_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hsync_int_i_7
       (.I0(hsync_start[2]),
        .I1(h_count_reg[2]),
        .I2(h_count_reg[0]),
        .I3(hsync_start[0]),
        .I4(h_count_reg[1]),
        .I5(hsync_start[1]),
        .O(hsync_int_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hsync_int_i_8
       (.I0(hbp_start[11]),
        .I1(h_count_reg[11]),
        .I2(h_count_reg[9]),
        .I3(hbp_start[9]),
        .I4(h_count_reg[10]),
        .I5(hbp_start[10]),
        .O(hsync_int_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hsync_int_i_9
       (.I0(hbp_start[8]),
        .I1(h_count_reg[8]),
        .I2(h_count_reg[6]),
        .I3(hbp_start[6]),
        .I4(h_count_reg[7]),
        .I5(hbp_start[7]),
        .O(hsync_int_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hsync_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(hsync_int_i_1_n_0),
        .Q(hsync_int_reg_n_0),
        .R(1'b0));
  CARRY4 hsync_int_reg_i_2
       (.CI(1'b0),
        .CO({eqOp12_out,hsync_int_reg_i_2_n_1,hsync_int_reg_i_2_n_2,hsync_int_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hsync_int_reg_i_2_O_UNCONNECTED[3:0]),
        .S({hsync_int_i_4_n_0,hsync_int_i_5_n_0,hsync_int_i_6_n_0,hsync_int_i_7_n_0}));
  CARRY4 hsync_int_reg_i_3
       (.CI(1'b0),
        .CO({eqOp11_out,hsync_int_reg_i_3_n_1,hsync_int_reg_i_3_n_2,hsync_int_reg_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hsync_int_reg_i_3_O_UNCONNECTED[3:0]),
        .S({hsync_int_i_8_n_0,hsync_int_i_9_n_0,hsync_int_i_10_n_0,hsync_int_i_11_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    hsync_reg
       (.C(clk),
        .CE(chroma_skip),
        .D(hsync0),
        .Q(hsync_out),
        .R(vblank_int));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[0] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [0]),
        .Q(hsync_start[0]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[10] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [10]),
        .Q(hsync_start[10]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[11] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [11]),
        .Q(hsync_start[11]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[1] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [1]),
        .Q(hsync_start[1]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[2] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [2]),
        .Q(hsync_start[2]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[3] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [3]),
        .Q(hsync_start[3]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[4] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [4]),
        .Q(hsync_start[4]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[5] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [5]),
        .Q(hsync_start[5]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[6] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [6]),
        .Q(hsync_start[6]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[7] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [7]),
        .Q(hsync_start[7]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[8] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [8]),
        .Q(hsync_start[8]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[9] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[22] [9]),
        .Q(hsync_start[9]),
        .R(all_cfg0));
  LUT2 #(
    .INIT(4'h7)) 
    \htotal[11]_i_1 
       (.I0(vresetn),
        .I1(sw_enable_d),
        .O(all_cfg0));
  LUT1 #(
    .INIT(2'h1)) 
    \htotal_1[11]_i_2 
       (.I0(htotal[11]),
        .O(\htotal_1[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \htotal_1[11]_i_3 
       (.I0(htotal[10]),
        .O(\htotal_1[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \htotal_1[11]_i_4 
       (.I0(htotal[9]),
        .O(\htotal_1[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \htotal_1[11]_i_5 
       (.I0(htotal[8]),
        .O(\htotal_1[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \htotal_1[3]_i_2 
       (.I0(htotal[3]),
        .O(\htotal_1[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \htotal_1[3]_i_3 
       (.I0(htotal[2]),
        .O(\htotal_1[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \htotal_1[3]_i_4 
       (.I0(htotal[1]),
        .O(\htotal_1[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \htotal_1[3]_i_5 
       (.I0(htotal[0]),
        .O(\htotal_1[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \htotal_1[7]_i_2 
       (.I0(htotal[7]),
        .O(\htotal_1[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \htotal_1[7]_i_3 
       (.I0(htotal[6]),
        .O(\htotal_1[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \htotal_1[7]_i_4 
       (.I0(htotal[5]),
        .O(\htotal_1[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \htotal_1[7]_i_5 
       (.I0(htotal[4]),
        .O(\htotal_1[7]_i_5_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[0] 
       (.C(clk),
        .CE(chroma_skip),
        .D(minusOp[0]),
        .Q(htotal_1[0]),
        .S(vblank_int));
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[10] 
       (.C(clk),
        .CE(chroma_skip),
        .D(minusOp[10]),
        .Q(htotal_1[10]),
        .S(vblank_int));
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[11] 
       (.C(clk),
        .CE(chroma_skip),
        .D(minusOp[11]),
        .Q(htotal_1[11]),
        .S(vblank_int));
  CARRY4 \htotal_1_reg[11]_i_1 
       (.CI(\htotal_1_reg[7]_i_1_n_0 ),
        .CO({\NLW_htotal_1_reg[11]_i_1_CO_UNCONNECTED [3],\htotal_1_reg[11]_i_1_n_1 ,\htotal_1_reg[11]_i_1_n_2 ,\htotal_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,htotal[10:8]}),
        .O(minusOp[11:8]),
        .S({\htotal_1[11]_i_2_n_0 ,\htotal_1[11]_i_3_n_0 ,\htotal_1[11]_i_4_n_0 ,\htotal_1[11]_i_5_n_0 }));
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[1] 
       (.C(clk),
        .CE(chroma_skip),
        .D(minusOp[1]),
        .Q(htotal_1[1]),
        .S(vblank_int));
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[2] 
       (.C(clk),
        .CE(chroma_skip),
        .D(minusOp[2]),
        .Q(htotal_1[2]),
        .S(vblank_int));
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[3] 
       (.C(clk),
        .CE(chroma_skip),
        .D(minusOp[3]),
        .Q(htotal_1[3]),
        .S(vblank_int));
  CARRY4 \htotal_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\htotal_1_reg[3]_i_1_n_0 ,\htotal_1_reg[3]_i_1_n_1 ,\htotal_1_reg[3]_i_1_n_2 ,\htotal_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({htotal[3:1],1'b0}),
        .O(minusOp[3:0]),
        .S({\htotal_1[3]_i_2_n_0 ,\htotal_1[3]_i_3_n_0 ,\htotal_1[3]_i_4_n_0 ,\htotal_1[3]_i_5_n_0 }));
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[4] 
       (.C(clk),
        .CE(chroma_skip),
        .D(minusOp[4]),
        .Q(htotal_1[4]),
        .S(vblank_int));
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[5] 
       (.C(clk),
        .CE(chroma_skip),
        .D(minusOp[5]),
        .Q(htotal_1[5]),
        .S(vblank_int));
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[6] 
       (.C(clk),
        .CE(chroma_skip),
        .D(minusOp[6]),
        .Q(htotal_1[6]),
        .S(vblank_int));
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[7] 
       (.C(clk),
        .CE(chroma_skip),
        .D(minusOp[7]),
        .Q(htotal_1[7]),
        .S(vblank_int));
  CARRY4 \htotal_1_reg[7]_i_1 
       (.CI(\htotal_1_reg[3]_i_1_n_0 ),
        .CO({\htotal_1_reg[7]_i_1_n_0 ,\htotal_1_reg[7]_i_1_n_1 ,\htotal_1_reg[7]_i_1_n_2 ,\htotal_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(htotal[7:4]),
        .O(minusOp[7:4]),
        .S({\htotal_1[7]_i_2_n_0 ,\htotal_1[7]_i_3_n_0 ,\htotal_1[7]_i_4_n_0 ,\htotal_1[7]_i_5_n_0 }));
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[8] 
       (.C(clk),
        .CE(chroma_skip),
        .D(minusOp[8]),
        .Q(htotal_1[8]),
        .S(vblank_int));
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[9] 
       (.C(clk),
        .CE(chroma_skip),
        .D(minusOp[9]),
        .Q(htotal_1[9]),
        .S(vblank_int));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[0] 
       (.C(clk),
        .CE(chroma_skip),
        .D(D[0]),
        .Q(htotal[0]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[10] 
       (.C(clk),
        .CE(chroma_skip),
        .D(D[10]),
        .Q(htotal[10]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[11] 
       (.C(clk),
        .CE(chroma_skip),
        .D(D[11]),
        .Q(htotal[11]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[1] 
       (.C(clk),
        .CE(chroma_skip),
        .D(D[1]),
        .Q(htotal[1]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[2] 
       (.C(clk),
        .CE(chroma_skip),
        .D(D[2]),
        .Q(htotal[2]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[3] 
       (.C(clk),
        .CE(chroma_skip),
        .D(D[3]),
        .Q(htotal[3]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[4] 
       (.C(clk),
        .CE(chroma_skip),
        .D(D[4]),
        .Q(htotal[4]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[5] 
       (.C(clk),
        .CE(chroma_skip),
        .D(D[5]),
        .Q(htotal[5]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[6] 
       (.C(clk),
        .CE(chroma_skip),
        .D(D[6]),
        .Q(htotal[6]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[7] 
       (.C(clk),
        .CE(chroma_skip),
        .D(D[7]),
        .Q(htotal[7]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[8] 
       (.C(clk),
        .CE(chroma_skip),
        .D(D[8]),
        .Q(htotal[8]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[9] 
       (.C(clk),
        .CE(chroma_skip),
        .D(D[9]),
        .Q(htotal[9]),
        .R(all_cfg0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h755D)) 
    \intr_status_int[13]_i_2 
       (.I0(intc_if),
        .I1(gen_vblank_d),
        .I2(vblank_out),
        .I3(\time_control_regs[19] [0]),
        .O(\intr_status_int_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \intr_status_int[13]_i_3 
       (.I0(gen_active_video_d),
        .I1(\time_control_regs[19] [4]),
        .I2(active_video_out),
        .O(\intr_status_int_reg[13] ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    last_line_i_1
       (.I0(last_line_reg_n_0),
        .I1(chroma_skip),
        .I2(eqOp13_out),
        .I3(all_cfg0),
        .I4(all_cfg_reg_n_0),
        .I5(line_end_i_3_n_0),
        .O(last_line_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_line_i_3
       (.I0(v0total[11]),
        .I1(v_count_reg[11]),
        .I2(v_count_reg[9]),
        .I3(v0total[9]),
        .I4(v_count_reg[10]),
        .I5(v0total[10]),
        .O(last_line_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_line_i_4
       (.I0(v0total[7]),
        .I1(v_count_reg[7]),
        .I2(v_count_reg[8]),
        .I3(v0total[8]),
        .I4(v_count_reg[6]),
        .I5(v0total[6]),
        .O(last_line_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_line_i_5
       (.I0(v0total[4]),
        .I1(v_count_reg[4]),
        .I2(v_count_reg[5]),
        .I3(v0total[5]),
        .I4(v_count_reg[3]),
        .I5(v0total[3]),
        .O(last_line_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_line_i_6
       (.I0(v0total[2]),
        .I1(v_count_reg[2]),
        .I2(v_count_reg[0]),
        .I3(v0total[0]),
        .I4(v_count_reg[1]),
        .I5(v0total[1]),
        .O(last_line_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    last_line_reg
       (.C(clk),
        .CE(1'b1),
        .D(last_line_i_1_n_0),
        .Q(last_line_reg_n_0),
        .R(1'b0));
  CARRY4 last_line_reg_i_2
       (.CI(1'b0),
        .CO({eqOp13_out,last_line_reg_i_2_n_1,last_line_reg_i_2_n_2,last_line_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_line_reg_i_2_O_UNCONNECTED[3:0]),
        .S({last_line_i_3_n_0,last_line_i_4_n_0,last_line_i_5_n_0,last_line_i_6_n_0}));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    line_end_i_1
       (.I0(chroma_skip),
        .I1(eqOp14_out),
        .I2(line_end_i_3_n_0),
        .I3(all_cfg_reg_n_0),
        .I4(all_cfg0),
        .I5(line_end),
        .O(line_end_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    line_end_i_3
       (.I0(fsync_in),
        .I1(\genr_control_regs[0] [2]),
        .O(line_end_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    line_end_i_4
       (.I0(htotal_1[11]),
        .I1(h_count_reg[11]),
        .I2(h_count_reg[9]),
        .I3(htotal_1[9]),
        .I4(h_count_reg[10]),
        .I5(htotal_1[10]),
        .O(line_end_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    line_end_i_5
       (.I0(htotal_1[8]),
        .I1(h_count_reg[8]),
        .I2(h_count_reg[7]),
        .I3(htotal_1[7]),
        .I4(h_count_reg[6]),
        .I5(htotal_1[6]),
        .O(line_end_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    line_end_i_6
       (.I0(htotal_1[4]),
        .I1(h_count_reg[4]),
        .I2(h_count_reg[5]),
        .I3(htotal_1[5]),
        .I4(h_count_reg[3]),
        .I5(htotal_1[3]),
        .O(line_end_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    line_end_i_7
       (.I0(htotal_1[2]),
        .I1(h_count_reg[2]),
        .I2(h_count_reg[0]),
        .I3(htotal_1[0]),
        .I4(h_count_reg[1]),
        .I5(htotal_1[1]),
        .O(line_end_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    line_end_reg
       (.C(clk),
        .CE(1'b1),
        .D(line_end_i_1_n_0),
        .Q(line_end),
        .R(1'b0));
  CARRY4 line_end_reg_i_2
       (.CI(1'b0),
        .CO({eqOp14_out,line_end_reg_i_2_n_1,line_end_reg_i_2_n_2,line_end_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_line_end_reg_i_2_O_UNCONNECTED[3:0]),
        .S({line_end_i_4_n_0,line_end_i_5_n_0,line_end_i_6_n_0,line_end_i_7_n_0}));
  LUT6 #(
    .INIT(64'h00000000002C0000)) 
    line_end_v_i_1
       (.I0(eqOp14_out),
        .I1(line_end_v),
        .I2(chroma_skip),
        .I3(line_end_i_3_n_0),
        .I4(all_cfg_reg_n_0),
        .I5(all_cfg0),
        .O(line_end_v_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    line_end_v_reg
       (.C(clk),
        .CE(1'b1),
        .D(line_end_v_i_1_n_0),
        .Q(line_end_v),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \param_cfg[0]_i_1 
       (.I0(chroma_skip),
        .I1(\param_cfg_reg_n_0_[0] ),
        .O(\param_cfg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \param_cfg[10]_i_1 
       (.I0(chroma_skip),
        .I1(\param_cfg_reg_n_0_[10] ),
        .O(\param_cfg[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \param_cfg[1]_i_1 
       (.I0(chroma_skip),
        .I1(\param_cfg_reg_n_0_[1] ),
        .O(\param_cfg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \param_cfg[2]_i_1 
       (.I0(chroma_skip),
        .I1(\param_cfg_reg_n_0_[2] ),
        .O(\param_cfg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \param_cfg[3]_i_1 
       (.I0(chroma_skip),
        .I1(\param_cfg_reg_n_0_[3] ),
        .O(\param_cfg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \param_cfg[4]_i_1 
       (.I0(chroma_skip),
        .I1(\param_cfg_reg_n_0_[4] ),
        .O(\param_cfg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \param_cfg[5]_i_1 
       (.I0(chroma_skip),
        .I1(\param_cfg_reg_n_0_[5] ),
        .O(\param_cfg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \param_cfg[6]_i_1 
       (.I0(chroma_skip),
        .I1(\param_cfg_reg_n_0_[6] ),
        .O(\param_cfg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \param_cfg[7]_i_1 
       (.I0(chroma_skip),
        .I1(\param_cfg_reg_n_0_[7] ),
        .O(\param_cfg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \param_cfg[8]_i_1 
       (.I0(chroma_skip),
        .I1(\param_cfg_reg_n_0_[8] ),
        .O(\param_cfg[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \param_cfg[9]_i_1 
       (.I0(chroma_skip),
        .I1(\param_cfg_reg_n_0_[9] ),
        .O(\param_cfg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \param_cfg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\param_cfg[0]_i_1_n_0 ),
        .Q(\param_cfg_reg_n_0_[0] ),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \param_cfg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\param_cfg[10]_i_1_n_0 ),
        .Q(\param_cfg_reg_n_0_[10] ),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \param_cfg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\param_cfg[1]_i_1_n_0 ),
        .Q(\param_cfg_reg_n_0_[1] ),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \param_cfg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\param_cfg[2]_i_1_n_0 ),
        .Q(\param_cfg_reg_n_0_[2] ),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \param_cfg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\param_cfg[3]_i_1_n_0 ),
        .Q(\param_cfg_reg_n_0_[3] ),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \param_cfg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\param_cfg[4]_i_1_n_0 ),
        .Q(\param_cfg_reg_n_0_[4] ),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \param_cfg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\param_cfg[5]_i_1_n_0 ),
        .Q(\param_cfg_reg_n_0_[5] ),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \param_cfg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\param_cfg[6]_i_1_n_0 ),
        .Q(\param_cfg_reg_n_0_[6] ),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \param_cfg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\param_cfg[7]_i_1_n_0 ),
        .Q(\param_cfg_reg_n_0_[7] ),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \param_cfg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\param_cfg[8]_i_1_n_0 ),
        .Q(\param_cfg_reg_n_0_[8] ),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \param_cfg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\param_cfg[9]_i_1_n_0 ),
        .Q(\param_cfg_reg_n_0_[9] ),
        .R(all_cfg0));
  LUT5 #(
    .INIT(32'h2AFF0000)) 
    sw_enable_d_i_1
       (.I0(sw_enable_d),
        .I1(line_end_v),
        .I2(last_line_reg_n_0),
        .I3(sw_enable_d_i_2_n_0),
        .I4(vresetn),
        .O(sw_enable_d_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    sw_enable_d_i_2
       (.I0(core_d),
        .I1(\genr_control_regs[0] [0]),
        .I2(\genr_control_regs[0] [1]),
        .O(sw_enable_d_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sw_enable_d_reg
       (.C(clk),
        .CE(1'b1),
        .D(sw_enable_d_i_1_n_0),
        .Q(sw_enable_d),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[0] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [12]),
        .Q(v0active_start_hori[0]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[10] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [22]),
        .Q(v0active_start_hori[10]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[11] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [23]),
        .Q(v0active_start_hori[11]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[1] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [13]),
        .Q(v0active_start_hori[1]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[2] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [14]),
        .Q(v0active_start_hori[2]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[3] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [15]),
        .Q(v0active_start_hori[3]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[4] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [16]),
        .Q(v0active_start_hori[4]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[5] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [17]),
        .Q(v0active_start_hori[5]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[6] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [18]),
        .Q(v0active_start_hori[6]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[7] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [19]),
        .Q(v0active_start_hori[7]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[8] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [20]),
        .Q(v0active_start_hori[8]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[9] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [21]),
        .Q(v0active_start_hori[9]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[0] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [12]),
        .Q(v0bp_start_hori[0]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[10] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [22]),
        .Q(v0bp_start_hori[10]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[11] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [23]),
        .Q(v0bp_start_hori[11]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[1] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [13]),
        .Q(v0bp_start_hori[1]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[2] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [14]),
        .Q(v0bp_start_hori[2]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[3] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [15]),
        .Q(v0bp_start_hori[3]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[4] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [16]),
        .Q(v0bp_start_hori[4]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[5] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [17]),
        .Q(v0bp_start_hori[5]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[6] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [18]),
        .Q(v0bp_start_hori[6]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[7] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [19]),
        .Q(v0bp_start_hori[7]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[8] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [20]),
        .Q(v0bp_start_hori[8]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[9] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [21]),
        .Q(v0bp_start_hori[9]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[0] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [12]),
        .Q(v0bp_start[0]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[10] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [22]),
        .Q(v0bp_start[10]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[11] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [23]),
        .Q(v0bp_start[11]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[1] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [13]),
        .Q(v0bp_start[1]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[2] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [14]),
        .Q(v0bp_start[2]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[3] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [15]),
        .Q(v0bp_start[3]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[4] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [16]),
        .Q(v0bp_start[4]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[5] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [17]),
        .Q(v0bp_start[5]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[6] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [18]),
        .Q(v0bp_start[6]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[7] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [19]),
        .Q(v0bp_start[7]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[8] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [20]),
        .Q(v0bp_start[8]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[9] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [21]),
        .Q(v0bp_start[9]),
        .R(all_cfg0));
  LUT1 #(
    .INIT(2'h1)) 
    \v0fp_start[11]_i_2 
       (.I0(\time_control_regs[16] [23]),
        .O(\v0fp_start[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v0fp_start[11]_i_3 
       (.I0(\time_control_regs[16] [22]),
        .O(\v0fp_start[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v0fp_start[11]_i_4 
       (.I0(\time_control_regs[16] [21]),
        .O(\v0fp_start[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v0fp_start[11]_i_5 
       (.I0(\time_control_regs[16] [20]),
        .O(\v0fp_start[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v0fp_start[3]_i_2 
       (.I0(\time_control_regs[16] [15]),
        .O(\v0fp_start[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v0fp_start[3]_i_3 
       (.I0(\time_control_regs[16] [14]),
        .O(\v0fp_start[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v0fp_start[3]_i_4 
       (.I0(\time_control_regs[16] [13]),
        .O(\v0fp_start[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v0fp_start[3]_i_5 
       (.I0(\time_control_regs[16] [12]),
        .O(\v0fp_start[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v0fp_start[7]_i_2 
       (.I0(\time_control_regs[16] [19]),
        .O(\v0fp_start[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v0fp_start[7]_i_3 
       (.I0(\time_control_regs[16] [18]),
        .O(\v0fp_start[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v0fp_start[7]_i_4 
       (.I0(\time_control_regs[16] [17]),
        .O(\v0fp_start[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v0fp_start[7]_i_5 
       (.I0(\time_control_regs[16] [16]),
        .O(\v0fp_start[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[0] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [0]),
        .Q(v0fp_start_hori[0]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[10] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [10]),
        .Q(v0fp_start_hori[10]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[11] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [11]),
        .Q(v0fp_start_hori[11]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[1] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [1]),
        .Q(v0fp_start_hori[1]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[2] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [2]),
        .Q(v0fp_start_hori[2]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[3] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [3]),
        .Q(v0fp_start_hori[3]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[4] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [4]),
        .Q(v0fp_start_hori[4]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[5] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [5]),
        .Q(v0fp_start_hori[5]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[6] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [6]),
        .Q(v0fp_start_hori[6]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[7] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [7]),
        .Q(v0fp_start_hori[7]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[8] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [8]),
        .Q(v0fp_start_hori[8]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[9] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[23] [9]),
        .Q(v0fp_start_hori[9]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[0] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0fp_start0_in[0]),
        .Q(v0fp_start[0]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[10] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0fp_start0_in[10]),
        .Q(v0fp_start[10]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[11] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0fp_start0_in[11]),
        .Q(v0fp_start[11]),
        .R(all_cfg0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \v0fp_start_reg[11]_i_1 
       (.CI(\v0fp_start_reg[7]_i_1_n_0 ),
        .CO({\NLW_v0fp_start_reg[11]_i_1_CO_UNCONNECTED [3],\v0fp_start_reg[11]_i_1_n_1 ,\v0fp_start_reg[11]_i_1_n_2 ,\v0fp_start_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\time_control_regs[16] [22:20]}),
        .O(v0fp_start0_in[11:8]),
        .S({\v0fp_start[11]_i_2_n_0 ,\v0fp_start[11]_i_3_n_0 ,\v0fp_start[11]_i_4_n_0 ,\v0fp_start[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[1] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0fp_start0_in[1]),
        .Q(v0fp_start[1]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[2] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0fp_start0_in[2]),
        .Q(v0fp_start[2]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[3] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0fp_start0_in[3]),
        .Q(v0fp_start[3]),
        .R(all_cfg0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \v0fp_start_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\v0fp_start_reg[3]_i_1_n_0 ,\v0fp_start_reg[3]_i_1_n_1 ,\v0fp_start_reg[3]_i_1_n_2 ,\v0fp_start_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\time_control_regs[16] [15:12]),
        .O(v0fp_start0_in[3:0]),
        .S({\v0fp_start[3]_i_2_n_0 ,\v0fp_start[3]_i_3_n_0 ,\v0fp_start[3]_i_4_n_0 ,\v0fp_start[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[4] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0fp_start0_in[4]),
        .Q(v0fp_start[4]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[5] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0fp_start0_in[5]),
        .Q(v0fp_start[5]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[6] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0fp_start0_in[6]),
        .Q(v0fp_start[6]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[7] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0fp_start0_in[7]),
        .Q(v0fp_start[7]),
        .R(all_cfg0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \v0fp_start_reg[7]_i_1 
       (.CI(\v0fp_start_reg[3]_i_1_n_0 ),
        .CO({\v0fp_start_reg[7]_i_1_n_0 ,\v0fp_start_reg[7]_i_1_n_1 ,\v0fp_start_reg[7]_i_1_n_2 ,\v0fp_start_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\time_control_regs[16] [19:16]),
        .O(v0fp_start0_in[7:4]),
        .S({\v0fp_start[7]_i_2_n_0 ,\v0fp_start[7]_i_3_n_0 ,\v0fp_start[7]_i_4_n_0 ,\v0fp_start[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[8] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0fp_start0_in[8]),
        .Q(v0fp_start[8]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[9] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0fp_start0_in[9]),
        .Q(v0fp_start[9]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[0] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [0]),
        .Q(v0sync_start_hori[0]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[10] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [10]),
        .Q(v0sync_start_hori[10]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[11] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [11]),
        .Q(v0sync_start_hori[11]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[1] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [1]),
        .Q(v0sync_start_hori[1]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[2] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [2]),
        .Q(v0sync_start_hori[2]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[3] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [3]),
        .Q(v0sync_start_hori[3]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[4] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [4]),
        .Q(v0sync_start_hori[4]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[5] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [5]),
        .Q(v0sync_start_hori[5]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[6] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [6]),
        .Q(v0sync_start_hori[6]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[7] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [7]),
        .Q(v0sync_start_hori[7]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[8] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [8]),
        .Q(v0sync_start_hori[8]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[9] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[25] [9]),
        .Q(v0sync_start_hori[9]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[0] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [0]),
        .Q(v0sync_start[0]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[10] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [10]),
        .Q(v0sync_start[10]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[11] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [11]),
        .Q(v0sync_start[11]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[1] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [1]),
        .Q(v0sync_start[1]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[2] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [2]),
        .Q(v0sync_start[2]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[3] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [3]),
        .Q(v0sync_start[3]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[4] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [4]),
        .Q(v0sync_start[4]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[5] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [5]),
        .Q(v0sync_start[5]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[6] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [6]),
        .Q(v0sync_start[6]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[7] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [7]),
        .Q(v0sync_start[7]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[8] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [8]),
        .Q(v0sync_start[8]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[9] 
       (.C(clk),
        .CE(chroma_skip),
        .D(\time_control_regs[24] [9]),
        .Q(v0sync_start[9]),
        .R(all_cfg0));
  LUT1 #(
    .INIT(2'h1)) 
    \v0total[11]_i_2 
       (.I0(\time_control_regs[21] [11]),
        .O(\v0total[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v0total[11]_i_3 
       (.I0(\time_control_regs[21] [10]),
        .O(\v0total[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v0total[11]_i_4 
       (.I0(\time_control_regs[21] [9]),
        .O(\v0total[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v0total[11]_i_5 
       (.I0(\time_control_regs[21] [8]),
        .O(\v0total[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v0total[3]_i_2 
       (.I0(\time_control_regs[21] [3]),
        .O(\v0total[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v0total[3]_i_3 
       (.I0(\time_control_regs[21] [2]),
        .O(\v0total[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v0total[3]_i_4 
       (.I0(\time_control_regs[21] [1]),
        .O(\v0total[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v0total[3]_i_5 
       (.I0(\time_control_regs[21] [0]),
        .O(\v0total[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v0total[7]_i_2 
       (.I0(\time_control_regs[21] [7]),
        .O(\v0total[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v0total[7]_i_3 
       (.I0(\time_control_regs[21] [6]),
        .O(\v0total[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v0total[7]_i_4 
       (.I0(\time_control_regs[21] [5]),
        .O(\v0total[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v0total[7]_i_5 
       (.I0(\time_control_regs[21] [4]),
        .O(\v0total[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[0] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0total0_in[0]),
        .Q(v0total[0]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[10] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0total0_in[10]),
        .Q(v0total[10]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[11] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0total0_in[11]),
        .Q(v0total[11]),
        .R(all_cfg0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \v0total_reg[11]_i_1 
       (.CI(\v0total_reg[7]_i_1_n_0 ),
        .CO({\NLW_v0total_reg[11]_i_1_CO_UNCONNECTED [3],\v0total_reg[11]_i_1_n_1 ,\v0total_reg[11]_i_1_n_2 ,\v0total_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\time_control_regs[21] [10:8]}),
        .O(v0total0_in[11:8]),
        .S({\v0total[11]_i_2_n_0 ,\v0total[11]_i_3_n_0 ,\v0total[11]_i_4_n_0 ,\v0total[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[1] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0total0_in[1]),
        .Q(v0total[1]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[2] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0total0_in[2]),
        .Q(v0total[2]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[3] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0total0_in[3]),
        .Q(v0total[3]),
        .R(all_cfg0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \v0total_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\v0total_reg[3]_i_1_n_0 ,\v0total_reg[3]_i_1_n_1 ,\v0total_reg[3]_i_1_n_2 ,\v0total_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\time_control_regs[21] [3:0]),
        .O(v0total0_in[3:0]),
        .S({\v0total[3]_i_2_n_0 ,\v0total[3]_i_3_n_0 ,\v0total[3]_i_4_n_0 ,\v0total[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[4] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0total0_in[4]),
        .Q(v0total[4]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[5] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0total0_in[5]),
        .Q(v0total[5]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[6] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0total0_in[6]),
        .Q(v0total[6]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[7] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0total0_in[7]),
        .Q(v0total[7]),
        .R(all_cfg0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \v0total_reg[7]_i_1 
       (.CI(\v0total_reg[3]_i_1_n_0 ),
        .CO({\v0total_reg[7]_i_1_n_0 ,\v0total_reg[7]_i_1_n_1 ,\v0total_reg[7]_i_1_n_2 ,\v0total_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\time_control_regs[21] [7:4]),
        .O(v0total0_in[7:4]),
        .S({\v0total[7]_i_2_n_0 ,\v0total[7]_i_3_n_0 ,\v0total[7]_i_4_n_0 ,\v0total[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[8] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0total0_in[8]),
        .Q(v0total[8]),
        .R(all_cfg0));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[9] 
       (.C(clk),
        .CE(chroma_skip),
        .D(v0total0_in[9]),
        .Q(v0total[9]),
        .R(all_cfg0));
  LUT6 #(
    .INIT(64'hFFFFFBBBFBBBFBBB)) 
    \v_count[0]_i_1 
       (.I0(all_cfg0),
        .I1(all_cfg_reg_n_0),
        .I2(fsync_in),
        .I3(\genr_control_regs[0] [2]),
        .I4(last_line_reg_n_0),
        .I5(line_end_v),
        .O(v_count0));
  LUT3 #(
    .INIT(8'h40)) 
    \v_count[0]_i_2 
       (.I0(last_line_reg_n_0),
        .I1(chroma_skip),
        .I2(line_end_v),
        .O(\v_count[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_count[0]_i_4 
       (.I0(v_count_reg[3]),
        .O(\v_count[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_count[0]_i_5 
       (.I0(v_count_reg[2]),
        .O(\v_count[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_count[0]_i_6 
       (.I0(v_count_reg[1]),
        .O(\v_count[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_count[0]_i_7 
       (.I0(v_count_reg[0]),
        .O(\v_count[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_count[4]_i_2 
       (.I0(v_count_reg[7]),
        .O(\v_count[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_count[4]_i_3 
       (.I0(v_count_reg[6]),
        .O(\v_count[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_count[4]_i_4 
       (.I0(v_count_reg[5]),
        .O(\v_count[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_count[4]_i_5 
       (.I0(v_count_reg[4]),
        .O(\v_count[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_count[8]_i_2 
       (.I0(v_count_reg[11]),
        .O(\v_count[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_count[8]_i_3 
       (.I0(v_count_reg[10]),
        .O(\v_count[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_count[8]_i_4 
       (.I0(v_count_reg[9]),
        .O(\v_count[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \v_count[8]_i_5 
       (.I0(v_count_reg[8]),
        .O(\v_count[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[0] 
       (.C(clk),
        .CE(\v_count[0]_i_2_n_0 ),
        .D(\v_count_reg[0]_i_3_n_7 ),
        .Q(v_count_reg[0]),
        .R(v_count0));
  CARRY4 \v_count_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\v_count_reg[0]_i_3_n_0 ,\v_count_reg[0]_i_3_n_1 ,\v_count_reg[0]_i_3_n_2 ,\v_count_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\v_count_reg[0]_i_3_n_4 ,\v_count_reg[0]_i_3_n_5 ,\v_count_reg[0]_i_3_n_6 ,\v_count_reg[0]_i_3_n_7 }),
        .S({\v_count[0]_i_4_n_0 ,\v_count[0]_i_5_n_0 ,\v_count[0]_i_6_n_0 ,\v_count[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[10] 
       (.C(clk),
        .CE(\v_count[0]_i_2_n_0 ),
        .D(\v_count_reg[8]_i_1_n_5 ),
        .Q(v_count_reg[10]),
        .R(v_count0));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[11] 
       (.C(clk),
        .CE(\v_count[0]_i_2_n_0 ),
        .D(\v_count_reg[8]_i_1_n_4 ),
        .Q(v_count_reg[11]),
        .R(v_count0));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[1] 
       (.C(clk),
        .CE(\v_count[0]_i_2_n_0 ),
        .D(\v_count_reg[0]_i_3_n_6 ),
        .Q(v_count_reg[1]),
        .R(v_count0));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[2] 
       (.C(clk),
        .CE(\v_count[0]_i_2_n_0 ),
        .D(\v_count_reg[0]_i_3_n_5 ),
        .Q(v_count_reg[2]),
        .R(v_count0));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[3] 
       (.C(clk),
        .CE(\v_count[0]_i_2_n_0 ),
        .D(\v_count_reg[0]_i_3_n_4 ),
        .Q(v_count_reg[3]),
        .R(v_count0));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[4] 
       (.C(clk),
        .CE(\v_count[0]_i_2_n_0 ),
        .D(\v_count_reg[4]_i_1_n_7 ),
        .Q(v_count_reg[4]),
        .R(v_count0));
  CARRY4 \v_count_reg[4]_i_1 
       (.CI(\v_count_reg[0]_i_3_n_0 ),
        .CO({\v_count_reg[4]_i_1_n_0 ,\v_count_reg[4]_i_1_n_1 ,\v_count_reg[4]_i_1_n_2 ,\v_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\v_count_reg[4]_i_1_n_4 ,\v_count_reg[4]_i_1_n_5 ,\v_count_reg[4]_i_1_n_6 ,\v_count_reg[4]_i_1_n_7 }),
        .S({\v_count[4]_i_2_n_0 ,\v_count[4]_i_3_n_0 ,\v_count[4]_i_4_n_0 ,\v_count[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[5] 
       (.C(clk),
        .CE(\v_count[0]_i_2_n_0 ),
        .D(\v_count_reg[4]_i_1_n_6 ),
        .Q(v_count_reg[5]),
        .R(v_count0));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[6] 
       (.C(clk),
        .CE(\v_count[0]_i_2_n_0 ),
        .D(\v_count_reg[4]_i_1_n_5 ),
        .Q(v_count_reg[6]),
        .R(v_count0));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[7] 
       (.C(clk),
        .CE(\v_count[0]_i_2_n_0 ),
        .D(\v_count_reg[4]_i_1_n_4 ),
        .Q(v_count_reg[7]),
        .R(v_count0));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[8] 
       (.C(clk),
        .CE(\v_count[0]_i_2_n_0 ),
        .D(\v_count_reg[8]_i_1_n_7 ),
        .Q(v_count_reg[8]),
        .R(v_count0));
  CARRY4 \v_count_reg[8]_i_1 
       (.CI(\v_count_reg[4]_i_1_n_0 ),
        .CO({\NLW_v_count_reg[8]_i_1_CO_UNCONNECTED [3],\v_count_reg[8]_i_1_n_1 ,\v_count_reg[8]_i_1_n_2 ,\v_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\v_count_reg[8]_i_1_n_4 ,\v_count_reg[8]_i_1_n_5 ,\v_count_reg[8]_i_1_n_6 ,\v_count_reg[8]_i_1_n_7 }),
        .S({\v_count[8]_i_2_n_0 ,\v_count[8]_i_3_n_0 ,\v_count[8]_i_4_n_0 ,\v_count[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[9] 
       (.C(clk),
        .CE(\v_count[0]_i_2_n_0 ),
        .D(\v_count_reg[8]_i_1_n_6 ),
        .Q(v_count_reg[9]),
        .R(v_count0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    vblank_i_1
       (.I0(\time_control_regs[19] [0]),
        .I1(vblank_int_reg_n_0),
        .O(vblank0));
  LUT6 #(
    .INIT(64'hD5FFFFFF80808080)) 
    vblank_int_i_1
       (.I0(chroma_skip),
        .I1(eqOp2_out),
        .I2(eqOp13_out),
        .I3(eqOp4_out),
        .I4(eqOp3_out),
        .I5(vblank_int_reg_n_0),
        .O(vblank_int_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vblank_int_i_10
       (.I0(v0fp_start[8]),
        .I1(v_count_reg[8]),
        .I2(v_count_reg[6]),
        .I3(v0fp_start[6]),
        .I4(v_count_reg[7]),
        .I5(v0fp_start[7]),
        .O(vblank_int_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vblank_int_i_11
       (.I0(v0fp_start[5]),
        .I1(v_count_reg[5]),
        .I2(v_count_reg[3]),
        .I3(v0fp_start[3]),
        .I4(v_count_reg[4]),
        .I5(v0fp_start[4]),
        .O(vblank_int_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vblank_int_i_12
       (.I0(v0fp_start[2]),
        .I1(v_count_reg[2]),
        .I2(v_count_reg[0]),
        .I3(v0fp_start[0]),
        .I4(v_count_reg[1]),
        .I5(v0fp_start[1]),
        .O(vblank_int_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vblank_int_i_13
       (.I0(v0fp_start_hori[10]),
        .I1(h_count_reg[10]),
        .I2(h_count_reg[11]),
        .I3(v0fp_start_hori[11]),
        .I4(h_count_reg[9]),
        .I5(v0fp_start_hori[9]),
        .O(vblank_int_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vblank_int_i_14
       (.I0(v0fp_start_hori[8]),
        .I1(h_count_reg[8]),
        .I2(h_count_reg[6]),
        .I3(v0fp_start_hori[6]),
        .I4(h_count_reg[7]),
        .I5(v0fp_start_hori[7]),
        .O(vblank_int_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vblank_int_i_15
       (.I0(v0fp_start_hori[4]),
        .I1(h_count_reg[4]),
        .I2(h_count_reg[5]),
        .I3(v0fp_start_hori[5]),
        .I4(h_count_reg[3]),
        .I5(v0fp_start_hori[3]),
        .O(vblank_int_i_15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vblank_int_i_16
       (.I0(v0fp_start_hori[1]),
        .I1(h_count_reg[1]),
        .I2(h_count_reg[2]),
        .I3(v0fp_start_hori[2]),
        .I4(h_count_reg[0]),
        .I5(v0fp_start_hori[0]),
        .O(vblank_int_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vblank_int_i_5
       (.I0(v0active_start_hori[10]),
        .I1(h_count_reg[10]),
        .I2(h_count_reg[11]),
        .I3(v0active_start_hori[11]),
        .I4(h_count_reg[9]),
        .I5(v0active_start_hori[9]),
        .O(vblank_int_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vblank_int_i_6
       (.I0(v0active_start_hori[7]),
        .I1(h_count_reg[7]),
        .I2(h_count_reg[8]),
        .I3(v0active_start_hori[8]),
        .I4(h_count_reg[6]),
        .I5(v0active_start_hori[6]),
        .O(vblank_int_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vblank_int_i_7
       (.I0(v0active_start_hori[5]),
        .I1(h_count_reg[5]),
        .I2(h_count_reg[3]),
        .I3(v0active_start_hori[3]),
        .I4(h_count_reg[4]),
        .I5(v0active_start_hori[4]),
        .O(vblank_int_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vblank_int_i_8
       (.I0(v0active_start_hori[2]),
        .I1(h_count_reg[2]),
        .I2(h_count_reg[0]),
        .I3(v0active_start_hori[0]),
        .I4(h_count_reg[1]),
        .I5(v0active_start_hori[1]),
        .O(vblank_int_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vblank_int_i_9
       (.I0(v0fp_start[11]),
        .I1(v_count_reg[11]),
        .I2(v_count_reg[9]),
        .I3(v0fp_start[9]),
        .I4(v_count_reg[10]),
        .I5(v0fp_start[10]),
        .O(vblank_int_i_9_n_0));
  FDSE #(
    .INIT(1'b1)) 
    vblank_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(vblank_int_i_1_n_0),
        .Q(vblank_int_reg_n_0),
        .S(vblank_int));
  CARRY4 vblank_int_reg_i_2
       (.CI(1'b0),
        .CO({eqOp2_out,vblank_int_reg_i_2_n_1,vblank_int_reg_i_2_n_2,vblank_int_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_vblank_int_reg_i_2_O_UNCONNECTED[3:0]),
        .S({vblank_int_i_5_n_0,vblank_int_i_6_n_0,vblank_int_i_7_n_0,vblank_int_i_8_n_0}));
  CARRY4 vblank_int_reg_i_3
       (.CI(1'b0),
        .CO({eqOp4_out,vblank_int_reg_i_3_n_1,vblank_int_reg_i_3_n_2,vblank_int_reg_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_vblank_int_reg_i_3_O_UNCONNECTED[3:0]),
        .S({vblank_int_i_9_n_0,vblank_int_i_10_n_0,vblank_int_i_11_n_0,vblank_int_i_12_n_0}));
  CARRY4 vblank_int_reg_i_4
       (.CI(1'b0),
        .CO({eqOp3_out,vblank_int_reg_i_4_n_1,vblank_int_reg_i_4_n_2,vblank_int_reg_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_vblank_int_reg_i_4_O_UNCONNECTED[3:0]),
        .S({vblank_int_i_13_n_0,vblank_int_i_14_n_0,vblank_int_i_15_n_0,vblank_int_i_16_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    vblank_reg
       (.C(clk),
        .CE(chroma_skip),
        .D(vblank0),
        .Q(vblank_out),
        .R(vblank_int));
  LUT2 #(
    .INIT(4'h6)) 
    vsync_i_1
       (.I0(vsync_int_reg_n_0),
        .I1(\time_control_regs[19] [2]),
        .O(vsync0));
  LUT6 #(
    .INIT(64'hF777FFFFF0000000)) 
    vsync_int_i_1
       (.I0(eqOp7_out),
        .I1(eqOp8_out),
        .I2(eqOp6_out),
        .I3(eqOp5_out),
        .I4(chroma_skip),
        .I5(vsync_int_reg_n_0),
        .O(vsync_int_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vsync_int_i_10
       (.I0(v0sync_start[10]),
        .I1(v_count_reg[10]),
        .I2(v_count_reg[11]),
        .I3(v0sync_start[11]),
        .I4(v_count_reg[9]),
        .I5(v0sync_start[9]),
        .O(vsync_int_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vsync_int_i_11
       (.I0(v0sync_start[7]),
        .I1(v_count_reg[7]),
        .I2(v_count_reg[8]),
        .I3(v0sync_start[8]),
        .I4(v_count_reg[6]),
        .I5(v0sync_start[6]),
        .O(vsync_int_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vsync_int_i_12
       (.I0(v0sync_start[5]),
        .I1(v_count_reg[5]),
        .I2(v_count_reg[3]),
        .I3(v0sync_start[3]),
        .I4(v_count_reg[4]),
        .I5(v0sync_start[4]),
        .O(vsync_int_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vsync_int_i_13
       (.I0(v0sync_start[1]),
        .I1(v_count_reg[1]),
        .I2(v_count_reg[2]),
        .I3(v0sync_start[2]),
        .I4(v_count_reg[0]),
        .I5(v0sync_start[0]),
        .O(vsync_int_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vsync_int_i_14
       (.I0(v0bp_start[10]),
        .I1(v_count_reg[10]),
        .I2(v_count_reg[11]),
        .I3(v0bp_start[11]),
        .I4(v_count_reg[9]),
        .I5(v0bp_start[9]),
        .O(vsync_int_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vsync_int_i_15
       (.I0(v0bp_start[8]),
        .I1(v_count_reg[8]),
        .I2(v_count_reg[6]),
        .I3(v0bp_start[6]),
        .I4(v_count_reg[7]),
        .I5(v0bp_start[7]),
        .O(vsync_int_i_15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vsync_int_i_16
       (.I0(v0bp_start[4]),
        .I1(v_count_reg[4]),
        .I2(v_count_reg[5]),
        .I3(v0bp_start[5]),
        .I4(v_count_reg[3]),
        .I5(v0bp_start[3]),
        .O(vsync_int_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vsync_int_i_17
       (.I0(v0bp_start[1]),
        .I1(v_count_reg[1]),
        .I2(v_count_reg[2]),
        .I3(v0bp_start[2]),
        .I4(v_count_reg[0]),
        .I5(v0bp_start[0]),
        .O(vsync_int_i_17_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vsync_int_i_18
       (.I0(v0bp_start_hori[11]),
        .I1(h_count_reg[11]),
        .I2(h_count_reg[9]),
        .I3(v0bp_start_hori[9]),
        .I4(h_count_reg[10]),
        .I5(v0bp_start_hori[10]),
        .O(vsync_int_i_18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vsync_int_i_19
       (.I0(v0bp_start_hori[7]),
        .I1(h_count_reg[7]),
        .I2(h_count_reg[8]),
        .I3(v0bp_start_hori[8]),
        .I4(h_count_reg[6]),
        .I5(v0bp_start_hori[6]),
        .O(vsync_int_i_19_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vsync_int_i_20
       (.I0(v0bp_start_hori[4]),
        .I1(h_count_reg[4]),
        .I2(h_count_reg[5]),
        .I3(v0bp_start_hori[5]),
        .I4(h_count_reg[3]),
        .I5(v0bp_start_hori[3]),
        .O(vsync_int_i_20_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vsync_int_i_21
       (.I0(v0bp_start_hori[2]),
        .I1(h_count_reg[2]),
        .I2(h_count_reg[0]),
        .I3(v0bp_start_hori[0]),
        .I4(h_count_reg[1]),
        .I5(v0bp_start_hori[1]),
        .O(vsync_int_i_21_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vsync_int_i_6
       (.I0(v0sync_start_hori[11]),
        .I1(h_count_reg[11]),
        .I2(h_count_reg[9]),
        .I3(v0sync_start_hori[9]),
        .I4(h_count_reg[10]),
        .I5(v0sync_start_hori[10]),
        .O(vsync_int_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vsync_int_i_7
       (.I0(v0sync_start_hori[8]),
        .I1(h_count_reg[8]),
        .I2(h_count_reg[7]),
        .I3(v0sync_start_hori[7]),
        .I4(h_count_reg[6]),
        .I5(v0sync_start_hori[6]),
        .O(vsync_int_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vsync_int_i_8
       (.I0(v0sync_start_hori[5]),
        .I1(h_count_reg[5]),
        .I2(h_count_reg[3]),
        .I3(v0sync_start_hori[3]),
        .I4(h_count_reg[4]),
        .I5(v0sync_start_hori[4]),
        .O(vsync_int_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vsync_int_i_9
       (.I0(v0sync_start_hori[2]),
        .I1(h_count_reg[2]),
        .I2(h_count_reg[0]),
        .I3(v0sync_start_hori[0]),
        .I4(h_count_reg[1]),
        .I5(v0sync_start_hori[1]),
        .O(vsync_int_i_9_n_0));
  FDSE #(
    .INIT(1'b1)) 
    vsync_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(vsync_int_i_1_n_0),
        .Q(vsync_int_reg_n_0),
        .S(vblank_int));
  CARRY4 vsync_int_reg_i_2
       (.CI(1'b0),
        .CO({eqOp7_out,vsync_int_reg_i_2_n_1,vsync_int_reg_i_2_n_2,vsync_int_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_vsync_int_reg_i_2_O_UNCONNECTED[3:0]),
        .S({vsync_int_i_6_n_0,vsync_int_i_7_n_0,vsync_int_i_8_n_0,vsync_int_i_9_n_0}));
  CARRY4 vsync_int_reg_i_3
       (.CI(1'b0),
        .CO({eqOp8_out,vsync_int_reg_i_3_n_1,vsync_int_reg_i_3_n_2,vsync_int_reg_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_vsync_int_reg_i_3_O_UNCONNECTED[3:0]),
        .S({vsync_int_i_10_n_0,vsync_int_i_11_n_0,vsync_int_i_12_n_0,vsync_int_i_13_n_0}));
  CARRY4 vsync_int_reg_i_4
       (.CI(1'b0),
        .CO({eqOp6_out,vsync_int_reg_i_4_n_1,vsync_int_reg_i_4_n_2,vsync_int_reg_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_vsync_int_reg_i_4_O_UNCONNECTED[3:0]),
        .S({vsync_int_i_14_n_0,vsync_int_i_15_n_0,vsync_int_i_16_n_0,vsync_int_i_17_n_0}));
  CARRY4 vsync_int_reg_i_5
       (.CI(1'b0),
        .CO({eqOp5_out,vsync_int_reg_i_5_n_1,vsync_int_reg_i_5_n_2,vsync_int_reg_i_5_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_vsync_int_reg_i_5_O_UNCONNECTED[3:0]),
        .S({vsync_int_i_18_n_0,vsync_int_i_19_n_0,vsync_int_i_20_n_0,vsync_int_i_21_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    vsync_reg
       (.C(clk),
        .CE(chroma_skip),
        .D(vsync0),
        .Q(vsync_out),
        .R(vblank_int));
endmodule

(* ORIG_REF_NAME = "tc_top" *) 
module linux_bd_v_tc_0_0_tc_top
   (fsync_out,
    hsync_out,
    hblank_out,
    vsync_out,
    vblank_out,
    active_video_out,
    active_chroma_out,
    intc_if,
    reg_update,
    clk,
    clken,
    \time_control_regs[19] ,
    vresetn,
    \time_control_regs[21] ,
    \time_control_regs[16] ,
    fsync_in,
    \genr_control_regs[0] ,
    D,
    \time_control_regs[22] ,
    \time_control_regs[24] ,
    \time_control_regs[25] ,
    \time_control_regs[23] ,
    gen_clken,
    \core_control_regs[0] ,
    core_d);
  output [0:0]fsync_out;
  output hsync_out;
  output hblank_out;
  output vsync_out;
  output vblank_out;
  output active_video_out;
  output active_chroma_out;
  output [3:0]intc_if;
  output reg_update;
  input clk;
  input clken;
  input [5:0]\time_control_regs[19] ;
  input vresetn;
  input [11:0]\time_control_regs[21] ;
  input [23:0]\time_control_regs[16] ;
  input fsync_in;
  input [3:0]\genr_control_regs[0] ;
  input [11:0]D;
  input [23:0]\time_control_regs[22] ;
  input [23:0]\time_control_regs[24] ;
  input [23:0]\time_control_regs[25] ;
  input [23:0]\time_control_regs[23] ;
  input gen_clken;
  input [23:0]\core_control_regs[0] ;
  input core_d;

  wire [11:0]D;
  wire \GEN_GENERATOR.U_TC_GEN_n_8 ;
  wire \GEN_GENERATOR.U_TC_GEN_n_9 ;
  wire active_chroma_out;
  wire active_video_out;
  wire clk;
  wire clken;
  wire [23:0]\core_control_regs[0] ;
  wire core_d;
  wire \detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_i_1_n_0 ;
  wire \detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_n_0 ;
  wire \detect_en_d_reg[2]_U_TC_TOP_detect_en_d_reg_r_4_n_0 ;
  wire detect_en_d_reg_gate_n_0;
  wire detect_en_d_reg_r_3_n_0;
  wire detect_en_d_reg_r_4_n_0;
  wire detect_en_d_reg_r_n_0;
  wire fsync_in;
  wire [0:0]fsync_out;
  wire gen_active_video_d;
  wire gen_clken;
  wire gen_vblank_d;
  wire generate_en;
  wire [3:3]generate_en_d;
  wire \generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_n_0 ;
  wire \generate_en_d_reg[2]_U_TC_TOP_detect_en_d_reg_r_4_n_0 ;
  wire generate_en_d_reg_gate_n_0;
  wire [3:0]\genr_control_regs[0] ;
  wire hblank_out;
  wire hsync_out;
  wire [3:0]intc_if;
  wire \intr_status_int[12]_i_1_n_0 ;
  wire \intr_status_int[13]_i_1_n_0 ;
  wire \intr_status_int[16]_i_1_n_0 ;
  wire \intr_status_int[9]_i_1_n_0 ;
  wire p_0_in;
  wire reg_update;
  wire reset;
  wire [23:0]\time_control_regs[16] ;
  wire [5:0]\time_control_regs[19] ;
  wire [11:0]\time_control_regs[21] ;
  wire [23:0]\time_control_regs[22] ;
  wire [23:0]\time_control_regs[23] ;
  wire [23:0]\time_control_regs[24] ;
  wire [23:0]\time_control_regs[25] ;
  wire vblank_out;
  wire vresetn;
  wire vsync_out;

  linux_bd_v_tc_0_0_tc_generator \GEN_GENERATOR.U_TC_GEN 
       (.D(D),
        .active_chroma_out(active_chroma_out),
        .active_video_out(active_video_out),
        .clk(clk),
        .clken(clken),
        .\core_control_regs[0] (\core_control_regs[0] ),
        .core_d(core_d),
        .fsync_in(fsync_in),
        .fsync_out(fsync_out),
        .gen_active_video_d(gen_active_video_d),
        .gen_clken(gen_clken),
        .gen_vblank_d(gen_vblank_d),
        .\genr_control_regs[0] ({\genr_control_regs[0] [3],\genr_control_regs[0] [1:0]}),
        .hblank_out(hblank_out),
        .hsync_out(hsync_out),
        .intc_if(intc_if[2]),
        .\intr_status_int_reg[13] (\GEN_GENERATOR.U_TC_GEN_n_8 ),
        .\intr_status_int_reg[13]_0 (\GEN_GENERATOR.U_TC_GEN_n_9 ),
        .reg_update(reg_update),
        .\time_control_regs[16] (\time_control_regs[16] ),
        .\time_control_regs[19] (\time_control_regs[19] ),
        .\time_control_regs[21] (\time_control_regs[21] ),
        .\time_control_regs[22] (\time_control_regs[22] ),
        .\time_control_regs[23] (\time_control_regs[23] ),
        .\time_control_regs[24] (\time_control_regs[24] ),
        .\time_control_regs[25] (\time_control_regs[25] ),
        .vblank_out(vblank_out),
        .vresetn(vresetn),
        .vsync_out(vsync_out));
  (* srl_bus_name = "U0/\U_TC_TOP/detect_en_d_reg " *) 
  (* srl_name = "U0/\U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clken),
        .CLK(clk),
        .D(\detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_i_1_n_0 ),
        .Q(\detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_i_1 
       (.I0(\genr_control_regs[0] [2]),
        .I1(\genr_control_regs[0] [0]),
        .I2(core_d),
        .O(\detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \detect_en_d_reg[2]_U_TC_TOP_detect_en_d_reg_r_4 
       (.C(clk),
        .CE(clken),
        .D(\detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_n_0 ),
        .Q(\detect_en_d_reg[2]_U_TC_TOP_detect_en_d_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \detect_en_d_reg[3] 
       (.C(clk),
        .CE(clken),
        .D(detect_en_d_reg_gate_n_0),
        .Q(p_0_in),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    detect_en_d_reg_gate
       (.I0(\detect_en_d_reg[2]_U_TC_TOP_detect_en_d_reg_r_4_n_0 ),
        .I1(detect_en_d_reg_r_4_n_0),
        .O(detect_en_d_reg_gate_n_0));
  FDRE #(
    .INIT(1'b0)) 
    detect_en_d_reg_r
       (.C(clk),
        .CE(clken),
        .D(1'b1),
        .Q(detect_en_d_reg_r_n_0),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    detect_en_d_reg_r_3
       (.C(clk),
        .CE(clken),
        .D(detect_en_d_reg_r_n_0),
        .Q(detect_en_d_reg_r_3_n_0),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    detect_en_d_reg_r_4
       (.C(clk),
        .CE(clken),
        .D(detect_en_d_reg_r_3_n_0),
        .Q(detect_en_d_reg_r_4_n_0),
        .R(reset));
  LUT1 #(
    .INIT(2'h1)) 
    gen_active_video_d_i_1
       (.I0(vresetn),
        .O(reset));
  FDRE #(
    .INIT(1'b0)) 
    gen_active_video_d_reg
       (.C(clk),
        .CE(clken),
        .D(active_video_out),
        .Q(gen_active_video_d),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    gen_vblank_d_reg
       (.C(clk),
        .CE(clken),
        .D(vblank_out),
        .Q(gen_vblank_d),
        .R(reset));
  (* srl_bus_name = "U0/\U_TC_TOP/generate_en_d_reg " *) 
  (* srl_name = "U0/\U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(clken),
        .CLK(clk),
        .D(generate_en),
        .Q(\generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_i_1 
       (.I0(\genr_control_regs[0] [1]),
        .I1(\genr_control_regs[0] [0]),
        .I2(core_d),
        .O(generate_en));
  FDRE #(
    .INIT(1'b0)) 
    \generate_en_d_reg[2]_U_TC_TOP_detect_en_d_reg_r_4 
       (.C(clk),
        .CE(clken),
        .D(\generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3_n_0 ),
        .Q(\generate_en_d_reg[2]_U_TC_TOP_detect_en_d_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \generate_en_d_reg[3] 
       (.C(clk),
        .CE(clken),
        .D(generate_en_d_reg_gate_n_0),
        .Q(generate_en_d),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    generate_en_d_reg_gate
       (.I0(\generate_en_d_reg[2]_U_TC_TOP_detect_en_d_reg_r_4_n_0 ),
        .I1(detect_en_d_reg_r_4_n_0),
        .O(generate_en_d_reg_gate_n_0));
  LUT6 #(
    .INIT(64'hC3000000AA00AA00)) 
    \intr_status_int[12]_i_1 
       (.I0(intc_if[1]),
        .I1(vblank_out),
        .I2(\time_control_regs[19] [0]),
        .I3(vresetn),
        .I4(generate_en_d),
        .I5(clken),
        .O(\intr_status_int[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF3000000AA00AA00)) 
    \intr_status_int[13]_i_1 
       (.I0(intc_if[2]),
        .I1(\GEN_GENERATOR.U_TC_GEN_n_9 ),
        .I2(\GEN_GENERATOR.U_TC_GEN_n_8 ),
        .I3(vresetn),
        .I4(generate_en_d),
        .I5(clken),
        .O(\intr_status_int[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC000A0A0)) 
    \intr_status_int[16]_i_1 
       (.I0(intc_if[3]),
        .I1(fsync_out),
        .I2(vresetn),
        .I3(generate_en_d),
        .I4(clken),
        .O(\intr_status_int[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hC840)) 
    \intr_status_int[9]_i_1 
       (.I0(clken),
        .I1(vresetn),
        .I2(intc_if[0]),
        .I3(p_0_in),
        .O(\intr_status_int[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \intr_status_int_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\intr_status_int[12]_i_1_n_0 ),
        .Q(intc_if[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \intr_status_int_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\intr_status_int[13]_i_1_n_0 ),
        .Q(intc_if[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \intr_status_int_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\intr_status_int[16]_i_1_n_0 ),
        .Q(intc_if[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \intr_status_int_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\intr_status_int[9]_i_1_n_0 ),
        .Q(intc_if[0]),
        .R(1'b0));
endmodule

(* C_CONTROL = "0" *) (* C_DETECT_EN = "0" *) (* C_DET_ACHROMA_EN = "0" *) 
(* C_DET_AVIDEO_EN = "1" *) (* C_DET_FIELDID_EN = "0" *) (* C_DET_HBLANK_EN = "1" *) 
(* C_DET_HSYNC_EN = "1" *) (* C_DET_VBLANK_EN = "1" *) (* C_DET_VSYNC_EN = "1" *) 
(* C_FAMILY = "virtex5" *) (* C_FSYNC_HSTART0 = "0" *) (* C_FSYNC_HSTART1 = "0" *) 
(* C_FSYNC_HSTART10 = "0" *) (* C_FSYNC_HSTART11 = "0" *) (* C_FSYNC_HSTART12 = "0" *) 
(* C_FSYNC_HSTART13 = "0" *) (* C_FSYNC_HSTART14 = "0" *) (* C_FSYNC_HSTART15 = "0" *) 
(* C_FSYNC_HSTART2 = "0" *) (* C_FSYNC_HSTART3 = "0" *) (* C_FSYNC_HSTART4 = "0" *) 
(* C_FSYNC_HSTART5 = "0" *) (* C_FSYNC_HSTART6 = "0" *) (* C_FSYNC_HSTART7 = "0" *) 
(* C_FSYNC_HSTART8 = "0" *) (* C_FSYNC_HSTART9 = "0" *) (* C_FSYNC_VSTART0 = "0" *) 
(* C_FSYNC_VSTART1 = "0" *) (* C_FSYNC_VSTART10 = "0" *) (* C_FSYNC_VSTART11 = "0" *) 
(* C_FSYNC_VSTART12 = "0" *) (* C_FSYNC_VSTART13 = "0" *) (* C_FSYNC_VSTART14 = "0" *) 
(* C_FSYNC_VSTART15 = "0" *) (* C_FSYNC_VSTART2 = "0" *) (* C_FSYNC_VSTART3 = "0" *) 
(* C_FSYNC_VSTART4 = "0" *) (* C_FSYNC_VSTART5 = "0" *) (* C_FSYNC_VSTART6 = "0" *) 
(* C_FSYNC_VSTART7 = "0" *) (* C_FSYNC_VSTART8 = "0" *) (* C_FSYNC_VSTART9 = "0" *) 
(* C_GENERATE_EN = "1" *) (* C_GEN_ACHROMA_EN = "0" *) (* C_GEN_ACHROMA_POLARITY = "1" *) 
(* C_GEN_AUTO_SWITCH = "0" *) (* C_GEN_AVIDEO_EN = "1" *) (* C_GEN_AVIDEO_POLARITY = "1" *) 
(* C_GEN_CPARITY = "0" *) (* C_GEN_F0_VBLANK_HEND = "1280" *) (* C_GEN_F0_VBLANK_HSTART = "1280" *) 
(* C_GEN_F0_VFRAME_SIZE = "750" *) (* C_GEN_F0_VSYNC_HEND = "1280" *) (* C_GEN_F0_VSYNC_HSTART = "1280" *) 
(* C_GEN_F0_VSYNC_VEND = "729" *) (* C_GEN_F0_VSYNC_VSTART = "724" *) (* C_GEN_F1_VBLANK_HEND = "1280" *) 
(* C_GEN_F1_VBLANK_HSTART = "1280" *) (* C_GEN_F1_VFRAME_SIZE = "750" *) (* C_GEN_F1_VSYNC_HEND = "1280" *) 
(* C_GEN_F1_VSYNC_HSTART = "1280" *) (* C_GEN_F1_VSYNC_VEND = "729" *) (* C_GEN_F1_VSYNC_VSTART = "724" *) 
(* C_GEN_FIELDID_EN = "0" *) (* C_GEN_FIELDID_POLARITY = "1" *) (* C_GEN_HACTIVE_SIZE = "1280" *) 
(* C_GEN_HBLANK_EN = "1" *) (* C_GEN_HBLANK_POLARITY = "1" *) (* C_GEN_HFRAME_SIZE = "1650" *) 
(* C_GEN_HSYNC_EN = "1" *) (* C_GEN_HSYNC_END = "1430" *) (* C_GEN_HSYNC_POLARITY = "1" *) 
(* C_GEN_HSYNC_START = "1390" *) (* C_GEN_INTERLACED = "0" *) (* C_GEN_VACTIVE_SIZE = "720" *) 
(* C_GEN_VBLANK_EN = "1" *) (* C_GEN_VBLANK_POLARITY = "1" *) (* C_GEN_VIDEO_FORMAT = "2" *) 
(* C_GEN_VSYNC_EN = "1" *) (* C_GEN_VSYNC_POLARITY = "1" *) (* C_HAS_AXI4_LITE = "1" *) 
(* C_HAS_INTC_IF = "0" *) (* C_INTERLACE_EN = "0" *) (* C_IRQEN = "0" *) 
(* C_LINE_DELAY = "0" *) (* C_MAX_LINES = "4096" *) (* C_MAX_PIXELS = "4096" *) 
(* C_NUM_FSYNCS = "1" *) (* C_PIXEL_DELAY = "0" *) (* C_SYNC_EN = "0" *) 
(* C_S_AXI_ADDR_WIDTH = "9" *) (* C_S_AXI_CLK_FREQ_HZ = "100000000" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* ORIG_REF_NAME = "v_tc" *) (* downgradeipidentifiedwarnings = "yes" *) 
module linux_bd_v_tc_0_0_v_tc
   (s_axi_aclk,
    s_axi_aclken,
    s_axi_aresetn,
    clk,
    clken,
    resetn,
    det_clken,
    gen_clken,
    intc_if,
    hsync_in,
    hblank_in,
    vsync_in,
    vblank_in,
    field_id_in,
    active_video_in,
    active_chroma_in,
    fsync_in,
    fsync_out,
    hsync_out,
    hblank_out,
    vsync_out,
    vblank_out,
    field_id_out,
    active_video_out,
    active_chroma_out,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    irq);
  (* sigis = "CLK" *) input s_axi_aclk;
  input s_axi_aclken;
  (* sigis = "RST" *) input s_axi_aresetn;
  (* sigis = "CLK" *) input clk;
  input clken;
  (* sigis = "RST" *) input resetn;
  input det_clken;
  input gen_clken;
  output [31:0]intc_if;
  input hsync_in;
  input hblank_in;
  input vsync_in;
  input vblank_in;
  input field_id_in;
  input active_video_in;
  input active_chroma_in;
  input fsync_in;
  output [0:0]fsync_out;
  output hsync_out;
  output hblank_out;
  output vsync_out;
  output vblank_out;
  output field_id_out;
  output active_video_out;
  output active_chroma_out;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  (* sigis = "INTR_LEVEL_HIGH" *) output irq;

  wire \<const0> ;
  wire U_VIDEO_CTRL_n_1022;
  wire U_VIDEO_CTRL_n_1023;
  wire U_VIDEO_CTRL_n_1024;
  wire U_VIDEO_CTRL_n_1025;
  wire U_VIDEO_CTRL_n_1054;
  wire U_VIDEO_CTRL_n_1055;
  wire U_VIDEO_CTRL_n_1056;
  wire U_VIDEO_CTRL_n_1057;
  wire U_VIDEO_CTRL_n_1086;
  wire U_VIDEO_CTRL_n_1087;
  wire U_VIDEO_CTRL_n_1088;
  wire U_VIDEO_CTRL_n_1089;
  wire U_VIDEO_CTRL_n_1118;
  wire U_VIDEO_CTRL_n_1119;
  wire U_VIDEO_CTRL_n_1120;
  wire U_VIDEO_CTRL_n_1121;
  wire U_VIDEO_CTRL_n_1150;
  wire U_VIDEO_CTRL_n_1151;
  wire U_VIDEO_CTRL_n_1152;
  wire U_VIDEO_CTRL_n_1153;
  wire U_VIDEO_CTRL_n_1662;
  wire U_VIDEO_CTRL_n_1663;
  wire U_VIDEO_CTRL_n_1664;
  wire U_VIDEO_CTRL_n_1665;
  wire U_VIDEO_CTRL_n_734;
  wire U_VIDEO_CTRL_n_735;
  wire U_VIDEO_CTRL_n_736;
  wire U_VIDEO_CTRL_n_737;
  wire U_VIDEO_CTRL_n_806;
  wire U_VIDEO_CTRL_n_808;
  wire U_VIDEO_CTRL_n_809;
  wire U_VIDEO_CTRL_n_810;
  wire U_VIDEO_CTRL_n_811;
  wire U_VIDEO_CTRL_n_894;
  wire U_VIDEO_CTRL_n_895;
  wire U_VIDEO_CTRL_n_896;
  wire U_VIDEO_CTRL_n_897;
  wire U_VIDEO_CTRL_n_926;
  wire U_VIDEO_CTRL_n_927;
  wire U_VIDEO_CTRL_n_928;
  wire U_VIDEO_CTRL_n_929;
  wire U_VIDEO_CTRL_n_958;
  wire U_VIDEO_CTRL_n_959;
  wire U_VIDEO_CTRL_n_960;
  wire U_VIDEO_CTRL_n_961;
  wire U_VIDEO_CTRL_n_990;
  wire U_VIDEO_CTRL_n_991;
  wire U_VIDEO_CTRL_n_992;
  wire U_VIDEO_CTRL_n_993;
  wire active_chroma_in;
  wire active_chroma_out;
  wire active_video_in;
  wire active_video_out;
  wire clk;
  wire clken;
  wire [27:0]\core_control_regs[0] ;
  wire [27:0]\core_control_regs[16] ;
  wire core_d;
  wire det_clken;
  wire field_id_in;
  wire fsync_in;
  wire [0:0]fsync_out;
  wire gen_clken;
  wire [0:0]gen_v0chroma_start;
  wire \gen_v0chroma_start[0]_i_1_n_0 ;
  wire [31:0]\genr_control_regs[0] ;
  wire hblank_in;
  wire hblank_out;
  wire hsync_in;
  wire hsync_out;
  wire [16:9]\^intc_if ;
  wire irq;
  wire reg_update;
  wire resetn;
  wire s_axi_aclk;
  wire s_axi_aclken;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire [27:0]\time_control_regs[16] ;
  wire [9:0]\time_control_regs[18] ;
  wire [6:0]\time_control_regs[19] ;
  wire [11:0]\time_control_regs[20] ;
  wire [27:0]\time_control_regs[21] ;
  wire [27:0]\time_control_regs[22] ;
  wire [27:0]\time_control_regs[23] ;
  wire [27:0]\time_control_regs[24] ;
  wire [27:0]\time_control_regs[25] ;
  wire [27:0]\time_control_regs[26] ;
  wire [27:0]\time_control_regs[27] ;
  wire [27:0]\time_control_regs[28] ;
  wire vblank_in;
  wire vblank_out;
  wire vresetn;
  wire vsync_in;
  wire vsync_out;
  wire NLW_U_VIDEO_CTRL_ipif_cs_out_UNCONNECTED;
  wire NLW_U_VIDEO_CTRL_ipif_rnw_out_UNCONNECTED;
  wire [31:28]\NLW_U_VIDEO_CTRL_core_control_regs[0]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_core_control_regs[10]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_core_control_regs[11]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_core_control_regs[12]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_core_control_regs[13]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_core_control_regs[14]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_core_control_regs[15]_UNCONNECTED ;
  wire [31:28]\NLW_U_VIDEO_CTRL_core_control_regs[16]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_core_control_regs[1]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_core_control_regs[2]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_core_control_regs[3]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_core_control_regs[4]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_core_control_regs[5]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_core_control_regs[6]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_core_control_regs[7]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_core_control_regs[8]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_core_control_regs[9]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_genr_control_regs[1]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_genr_control_regs[2]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_genr_control_regs[3]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_genr_control_regs[4]_UNCONNECTED ;
  wire [8:0]NLW_U_VIDEO_CTRL_ipif_addr_out_UNCONNECTED;
  wire [31:0]NLW_U_VIDEO_CTRL_ipif_data_out_UNCONNECTED;
  wire [31:0]\NLW_U_VIDEO_CTRL_time_control_regs[0]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_time_control_regs[10]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_time_control_regs[11]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_time_control_regs[12]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_time_control_regs[13]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_time_control_regs[14]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_time_control_regs[15]_UNCONNECTED ;
  wire [31:28]\NLW_U_VIDEO_CTRL_time_control_regs[16]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_time_control_regs[17]_UNCONNECTED ;
  wire [31:10]\NLW_U_VIDEO_CTRL_time_control_regs[18]_UNCONNECTED ;
  wire [31:7]\NLW_U_VIDEO_CTRL_time_control_regs[19]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_time_control_regs[1]_UNCONNECTED ;
  wire [31:12]\NLW_U_VIDEO_CTRL_time_control_regs[20]_UNCONNECTED ;
  wire [31:28]\NLW_U_VIDEO_CTRL_time_control_regs[21]_UNCONNECTED ;
  wire [31:28]\NLW_U_VIDEO_CTRL_time_control_regs[22]_UNCONNECTED ;
  wire [31:28]\NLW_U_VIDEO_CTRL_time_control_regs[23]_UNCONNECTED ;
  wire [31:28]\NLW_U_VIDEO_CTRL_time_control_regs[24]_UNCONNECTED ;
  wire [31:28]\NLW_U_VIDEO_CTRL_time_control_regs[25]_UNCONNECTED ;
  wire [31:28]\NLW_U_VIDEO_CTRL_time_control_regs[26]_UNCONNECTED ;
  wire [31:28]\NLW_U_VIDEO_CTRL_time_control_regs[27]_UNCONNECTED ;
  wire [31:28]\NLW_U_VIDEO_CTRL_time_control_regs[28]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_time_control_regs[2]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_time_control_regs[3]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_time_control_regs[4]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_time_control_regs[5]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_time_control_regs[6]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_time_control_regs[7]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_time_control_regs[8]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_time_control_regs[9]_UNCONNECTED ;

  assign field_id_out = \<const0> ;
  assign intc_if[31] = \<const0> ;
  assign intc_if[30] = \<const0> ;
  assign intc_if[29] = \<const0> ;
  assign intc_if[28] = \<const0> ;
  assign intc_if[27] = \<const0> ;
  assign intc_if[26] = \<const0> ;
  assign intc_if[25] = \<const0> ;
  assign intc_if[24] = \<const0> ;
  assign intc_if[23] = \<const0> ;
  assign intc_if[22] = \<const0> ;
  assign intc_if[21] = \<const0> ;
  assign intc_if[20] = \<const0> ;
  assign intc_if[19] = \<const0> ;
  assign intc_if[18] = \<const0> ;
  assign intc_if[17] = \<const0> ;
  assign intc_if[16] = \^intc_if [16];
  assign intc_if[15] = \<const0> ;
  assign intc_if[14] = \<const0> ;
  assign intc_if[13:12] = \^intc_if [13:12];
  assign intc_if[11] = \<const0> ;
  assign intc_if[10] = \<const0> ;
  assign intc_if[9] = \^intc_if [9];
  assign intc_if[8] = \<const0> ;
  assign intc_if[7] = \<const0> ;
  assign intc_if[6] = \<const0> ;
  assign intc_if[5] = \<const0> ;
  assign intc_if[4] = \<const0> ;
  assign intc_if[3] = \<const0> ;
  assign intc_if[2] = \<const0> ;
  assign intc_if[1] = \<const0> ;
  assign intc_if[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  linux_bd_v_tc_0_0_tc_top U_TC_TOP
       (.D(\time_control_regs[20] ),
        .active_chroma_out(active_chroma_out),
        .active_video_out(active_video_out),
        .clk(clk),
        .clken(clken),
        .\core_control_regs[0] ({\core_control_regs[0] [27:16],\core_control_regs[0] [11:0]}),
        .core_d(core_d),
        .fsync_in(fsync_in),
        .fsync_out(fsync_out),
        .gen_clken(gen_clken),
        .\genr_control_regs[0] ({\genr_control_regs[0] [5],\genr_control_regs[0] [3:2],\genr_control_regs[0] [0]}),
        .hblank_out(hblank_out),
        .hsync_out(hsync_out),
        .intc_if({\^intc_if [16],\^intc_if [13:12],\^intc_if [9]}),
        .reg_update(reg_update),
        .\time_control_regs[16] ({\time_control_regs[16] [27:16],\time_control_regs[16] [11:0]}),
        .\time_control_regs[19] (\time_control_regs[19] [5:0]),
        .\time_control_regs[21] (\time_control_regs[21] [11:0]),
        .\time_control_regs[22] ({\time_control_regs[22] [27:16],\time_control_regs[22] [11:0]}),
        .\time_control_regs[23] ({\time_control_regs[23] [27:16],\time_control_regs[23] [11:0]}),
        .\time_control_regs[24] ({\time_control_regs[24] [27:16],\time_control_regs[24] [11:0]}),
        .\time_control_regs[25] ({\time_control_regs[25] [27:16],\time_control_regs[25] [11:0]}),
        .vblank_out(vblank_out),
        .vresetn(vresetn),
        .vsync_out(vsync_out));
  (* C_COREGEN_PATCH = "0" *) 
  (* C_CORE_AXI_WRITE = "544'b0000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111" *) 
  (* C_CORE_DBUFFER = "544'b0000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100000000000000000000000000000000" *) 
  (* C_CORE_DEFAULT = "544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_CORE_NUM_REGS = "17" *) 
  (* C_FAMILY = "virtex5" *) 
  (* C_GENR_AXI_WRITE = "160'b1100011111111111111011110010111111111111111111110011111100000000000000000011111100000000000000001111111111111111001111110000000000000000000000000000000000000000" *) 
  (* C_GENR_DBUFFER = "160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_GENR_DEFAULT = "160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_GENR_NUM_REGS = "5" *) 
  (* C_GENR_SELFCLR = "256'b0000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_HAS_AXI4_LITE = "1" *) 
  (* C_HAS_IRQ = "1" *) 
  (* C_IS_EVAL = "FALSE" *) 
  (* C_REVISION_NUMBER = "11" *) 
  (* C_SRESET_LENGTH = "2" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TIMEOUT_HOURS = "8" *) 
  (* C_TIMEOUT_MINS = "0" *) 
  (* C_TIME_AXI_WRITE = "928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110001111111111111000000000000000000000000000000000000000000000000000000111100111100000000000000000000000001111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111" *) 
  (* C_TIME_DBUFFER = "928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110001111111111111000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111" *) 
  (* C_TIME_DEFAULT = "928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110100000000010100000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000001111111000000000000000000000110011100100000001011101110000000101110111000000101100101100000010101101110000001010000000000000101000000000000001011011001000000101101010000000101000000000000010100000000000001010000000000000101000000000000001011011001000000101101010000000101000000000000010100000000" *) 
  (* C_TIME_NUM_REGS = "29" *) 
  (* C_VERSION_MAJOR = "6" *) 
  (* C_VERSION_MINOR = "1" *) 
  (* C_VERSION_REVISION = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  linux_bd_v_tc_0_0_video_ctrl U_VIDEO_CTRL
       (.aclk(s_axi_aclk),
        .aclk_en(s_axi_aclken),
        .aresetn(s_axi_aresetn),
        .\core_control_regs[0] ({\NLW_U_VIDEO_CTRL_core_control_regs[0]_UNCONNECTED [31:28],\core_control_regs[0] [27:16],U_VIDEO_CTRL_n_1150,U_VIDEO_CTRL_n_1151,U_VIDEO_CTRL_n_1152,U_VIDEO_CTRL_n_1153,\core_control_regs[0] [11:0]}),
        .\core_control_regs[10] (\NLW_U_VIDEO_CTRL_core_control_regs[10]_UNCONNECTED [31:0]),
        .\core_control_regs[11] (\NLW_U_VIDEO_CTRL_core_control_regs[11]_UNCONNECTED [31:0]),
        .\core_control_regs[12] (\NLW_U_VIDEO_CTRL_core_control_regs[12]_UNCONNECTED [31:0]),
        .\core_control_regs[13] (\NLW_U_VIDEO_CTRL_core_control_regs[13]_UNCONNECTED [31:0]),
        .\core_control_regs[14] (\NLW_U_VIDEO_CTRL_core_control_regs[14]_UNCONNECTED [31:0]),
        .\core_control_regs[15] (\NLW_U_VIDEO_CTRL_core_control_regs[15]_UNCONNECTED [31:0]),
        .\core_control_regs[16] ({\NLW_U_VIDEO_CTRL_core_control_regs[16]_UNCONNECTED [31:28],\core_control_regs[16] [27:16],U_VIDEO_CTRL_n_1662,U_VIDEO_CTRL_n_1663,U_VIDEO_CTRL_n_1664,U_VIDEO_CTRL_n_1665,\core_control_regs[16] [11:0]}),
        .\core_control_regs[1] (\NLW_U_VIDEO_CTRL_core_control_regs[1]_UNCONNECTED [31:0]),
        .\core_control_regs[2] (\NLW_U_VIDEO_CTRL_core_control_regs[2]_UNCONNECTED [31:0]),
        .\core_control_regs[3] (\NLW_U_VIDEO_CTRL_core_control_regs[3]_UNCONNECTED [31:0]),
        .\core_control_regs[4] (\NLW_U_VIDEO_CTRL_core_control_regs[4]_UNCONNECTED [31:0]),
        .\core_control_regs[5] (\NLW_U_VIDEO_CTRL_core_control_regs[5]_UNCONNECTED [31:0]),
        .\core_control_regs[6] (\NLW_U_VIDEO_CTRL_core_control_regs[6]_UNCONNECTED [31:0]),
        .\core_control_regs[7] (\NLW_U_VIDEO_CTRL_core_control_regs[7]_UNCONNECTED [31:0]),
        .\core_control_regs[8] (\NLW_U_VIDEO_CTRL_core_control_regs[8]_UNCONNECTED [31:0]),
        .\core_control_regs[9] (\NLW_U_VIDEO_CTRL_core_control_regs[9]_UNCONNECTED [31:0]),
        .core_d_out(core_d),
        .\core_status_regs[0] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[10] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[11] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[12] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[13] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[14] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[15] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[16] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[1] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[2] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[3] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[4] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[5] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[6] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[7] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[8] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[9] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\genr_control_regs[0] (\genr_control_regs[0] ),
        .\genr_control_regs[1] (\NLW_U_VIDEO_CTRL_genr_control_regs[1]_UNCONNECTED [31:0]),
        .\genr_control_regs[2] (\NLW_U_VIDEO_CTRL_genr_control_regs[2]_UNCONNECTED [31:0]),
        .\genr_control_regs[3] (\NLW_U_VIDEO_CTRL_genr_control_regs[3]_UNCONNECTED [31:0]),
        .\genr_control_regs[4] (\NLW_U_VIDEO_CTRL_genr_control_regs[4]_UNCONNECTED [31:0]),
        .\genr_status_regs[0] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\genr_status_regs[1] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\^intc_if [16],1'b0,1'b0,\^intc_if [13:12],1'b0,1'b0,\^intc_if [9],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\genr_status_regs[2] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\genr_status_regs[3] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\genr_status_regs[4] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ipif_addr_out(NLW_U_VIDEO_CTRL_ipif_addr_out_UNCONNECTED[8:0]),
        .ipif_cs_out(NLW_U_VIDEO_CTRL_ipif_cs_out_UNCONNECTED),
        .ipif_data_out(NLW_U_VIDEO_CTRL_ipif_data_out_UNCONNECTED[31:0]),
        .ipif_rnw_out(NLW_U_VIDEO_CTRL_ipif_rnw_out_UNCONNECTED),
        .irq(irq),
        .reg_update(reg_update),
        .resetn_out(vresetn),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .\time_control_regs[0] (\NLW_U_VIDEO_CTRL_time_control_regs[0]_UNCONNECTED [31:0]),
        .\time_control_regs[10] (\NLW_U_VIDEO_CTRL_time_control_regs[10]_UNCONNECTED [31:0]),
        .\time_control_regs[11] (\NLW_U_VIDEO_CTRL_time_control_regs[11]_UNCONNECTED [31:0]),
        .\time_control_regs[12] (\NLW_U_VIDEO_CTRL_time_control_regs[12]_UNCONNECTED [31:0]),
        .\time_control_regs[13] (\NLW_U_VIDEO_CTRL_time_control_regs[13]_UNCONNECTED [31:0]),
        .\time_control_regs[14] (\NLW_U_VIDEO_CTRL_time_control_regs[14]_UNCONNECTED [31:0]),
        .\time_control_regs[15] (\NLW_U_VIDEO_CTRL_time_control_regs[15]_UNCONNECTED [31:0]),
        .\time_control_regs[16] ({\NLW_U_VIDEO_CTRL_time_control_regs[16]_UNCONNECTED [31:28],\time_control_regs[16] [27:16],U_VIDEO_CTRL_n_734,U_VIDEO_CTRL_n_735,U_VIDEO_CTRL_n_736,U_VIDEO_CTRL_n_737,\time_control_regs[16] [11:0]}),
        .\time_control_regs[17] (\NLW_U_VIDEO_CTRL_time_control_regs[17]_UNCONNECTED [31:0]),
        .\time_control_regs[18] ({\NLW_U_VIDEO_CTRL_time_control_regs[18]_UNCONNECTED [31:10],\time_control_regs[18] [9:8],U_VIDEO_CTRL_n_806,\time_control_regs[18] [6],U_VIDEO_CTRL_n_808,U_VIDEO_CTRL_n_809,U_VIDEO_CTRL_n_810,U_VIDEO_CTRL_n_811,\time_control_regs[18] [1:0]}),
        .\time_control_regs[19] ({\NLW_U_VIDEO_CTRL_time_control_regs[19]_UNCONNECTED [31:7],\time_control_regs[19] }),
        .\time_control_regs[1] (\NLW_U_VIDEO_CTRL_time_control_regs[1]_UNCONNECTED [31:0]),
        .\time_control_regs[20] ({\NLW_U_VIDEO_CTRL_time_control_regs[20]_UNCONNECTED [31:12],\time_control_regs[20] }),
        .\time_control_regs[21] ({\NLW_U_VIDEO_CTRL_time_control_regs[21]_UNCONNECTED [31:28],\time_control_regs[21] [27:16],U_VIDEO_CTRL_n_894,U_VIDEO_CTRL_n_895,U_VIDEO_CTRL_n_896,U_VIDEO_CTRL_n_897,\time_control_regs[21] [11:0]}),
        .\time_control_regs[22] ({\NLW_U_VIDEO_CTRL_time_control_regs[22]_UNCONNECTED [31:28],\time_control_regs[22] [27:16],U_VIDEO_CTRL_n_926,U_VIDEO_CTRL_n_927,U_VIDEO_CTRL_n_928,U_VIDEO_CTRL_n_929,\time_control_regs[22] [11:0]}),
        .\time_control_regs[23] ({\NLW_U_VIDEO_CTRL_time_control_regs[23]_UNCONNECTED [31:28],\time_control_regs[23] [27:16],U_VIDEO_CTRL_n_958,U_VIDEO_CTRL_n_959,U_VIDEO_CTRL_n_960,U_VIDEO_CTRL_n_961,\time_control_regs[23] [11:0]}),
        .\time_control_regs[24] ({\NLW_U_VIDEO_CTRL_time_control_regs[24]_UNCONNECTED [31:28],\time_control_regs[24] [27:16],U_VIDEO_CTRL_n_990,U_VIDEO_CTRL_n_991,U_VIDEO_CTRL_n_992,U_VIDEO_CTRL_n_993,\time_control_regs[24] [11:0]}),
        .\time_control_regs[25] ({\NLW_U_VIDEO_CTRL_time_control_regs[25]_UNCONNECTED [31:28],\time_control_regs[25] [27:16],U_VIDEO_CTRL_n_1022,U_VIDEO_CTRL_n_1023,U_VIDEO_CTRL_n_1024,U_VIDEO_CTRL_n_1025,\time_control_regs[25] [11:0]}),
        .\time_control_regs[26] ({\NLW_U_VIDEO_CTRL_time_control_regs[26]_UNCONNECTED [31:28],\time_control_regs[26] [27:16],U_VIDEO_CTRL_n_1054,U_VIDEO_CTRL_n_1055,U_VIDEO_CTRL_n_1056,U_VIDEO_CTRL_n_1057,\time_control_regs[26] [11:0]}),
        .\time_control_regs[27] ({\NLW_U_VIDEO_CTRL_time_control_regs[27]_UNCONNECTED [31:28],\time_control_regs[27] [27:16],U_VIDEO_CTRL_n_1086,U_VIDEO_CTRL_n_1087,U_VIDEO_CTRL_n_1088,U_VIDEO_CTRL_n_1089,\time_control_regs[27] [11:0]}),
        .\time_control_regs[28] ({\NLW_U_VIDEO_CTRL_time_control_regs[28]_UNCONNECTED [31:28],\time_control_regs[28] [27:16],U_VIDEO_CTRL_n_1118,U_VIDEO_CTRL_n_1119,U_VIDEO_CTRL_n_1120,U_VIDEO_CTRL_n_1121,\time_control_regs[28] [11:0]}),
        .\time_control_regs[2] (\NLW_U_VIDEO_CTRL_time_control_regs[2]_UNCONNECTED [31:0]),
        .\time_control_regs[3] (\NLW_U_VIDEO_CTRL_time_control_regs[3]_UNCONNECTED [31:0]),
        .\time_control_regs[4] (\NLW_U_VIDEO_CTRL_time_control_regs[4]_UNCONNECTED [31:0]),
        .\time_control_regs[5] (\NLW_U_VIDEO_CTRL_time_control_regs[5]_UNCONNECTED [31:0]),
        .\time_control_regs[6] (\NLW_U_VIDEO_CTRL_time_control_regs[6]_UNCONNECTED [31:0]),
        .\time_control_regs[7] (\NLW_U_VIDEO_CTRL_time_control_regs[7]_UNCONNECTED [31:0]),
        .\time_control_regs[8] (\NLW_U_VIDEO_CTRL_time_control_regs[8]_UNCONNECTED [31:0]),
        .\time_control_regs[9] (\NLW_U_VIDEO_CTRL_time_control_regs[9]_UNCONNECTED [31:0]),
        .\time_status_regs[0] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[10] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[11] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[12] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[13] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[14] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[15] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[16] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[17] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\^intc_if [13:12],1'b0}),
        .\time_status_regs[18] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[19] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[1] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[20] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[21] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[22] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[23] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[24] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[25] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[26] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[27] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[28] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[2] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gen_v0chroma_start,field_id_in,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[3] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[4] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[5] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[6] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[7] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[8] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[9] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .vid_aclk(clk),
        .vid_aclk_en(clken),
        .vid_aresetn(resetn));
  LUT6 #(
    .INIT(64'hC0A000A000A000A0)) 
    \gen_v0chroma_start[0]_i_1 
       (.I0(gen_v0chroma_start),
        .I1(\time_control_regs[18] [8]),
        .I2(resetn),
        .I3(clken),
        .I4(\time_control_regs[18] [1]),
        .I5(\time_control_regs[18] [0]),
        .O(\gen_v0chroma_start[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_v0chroma_start_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_v0chroma_start[0]_i_1_n_0 ),
        .Q(gen_v0chroma_start),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "video_clock_cross" *) 
module linux_bd_v_tc_0_0_video_clock_cross
   (\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][31] ,
    out_data,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][30] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][29] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][28] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][27] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][26] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][25] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][24] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][23] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][22] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][21] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][20] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][19] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][18] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][17] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][13] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][12] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][11] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][9] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][8] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][20] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][19] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][18] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][17] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][16] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ,
    p_533_out,
    p_535_out,
    p_456_out,
    E,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][31] ,
    \GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][26] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][0] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][1] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][2] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][3] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][4] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][5] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][6] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][7] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][8] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][9] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][10] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][11] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][12] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][13] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][14] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][15] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][16] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][17] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][18] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][19] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][20] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][21] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][22] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][23] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][24] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][25] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][26] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][27] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][28] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][29] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][30] ,
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][31] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][0] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][1] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][2] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][3] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][4] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][5] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][7] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][8] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][10] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][11] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][12] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][13] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][14] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][15] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][16] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][17] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][18] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][19] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][21] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][22] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][23] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][24] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][25] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][27] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][28] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][29] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][30] ,
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][31] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][0] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][1] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][2] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][4] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][5] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][6] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][7] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][8] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][10] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][11] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][12] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][13] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][14] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][15] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][16] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][17] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][18] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][19] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][20] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][21] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][22] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][23] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][24] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][25] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][26] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][27] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][28] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][29] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][30] ,
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][31] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][0] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][1] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][2] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][3] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][4] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][5] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][6] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][7] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][8] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][10] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][11] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][12] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][13] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][14] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][15] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][16] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][17] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][18] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][19] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][20] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][21] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][22] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][23] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][24] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][25] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][26] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][27] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][28] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][29] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][30] ,
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][31] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][0] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][1] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][2] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][3] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][4] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][5] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][6] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][7] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][8] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][10] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][11] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][12] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][13] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][14] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][15] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][16] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][17] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][18] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][19] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][20] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][21] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][22] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][23] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][24] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][25] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][26] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][27] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][28] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][29] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][30] ,
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][31] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][0] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][1] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][2] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][3] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][4] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][5] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][6] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][7] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][10] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][12] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][13] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][14] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][15] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][16] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][17] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][18] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][19] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][20] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][21] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][22] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][23] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][24] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][25] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][26] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][27] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][28] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][29] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][30] ,
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][31] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][0] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][1] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][2] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][3] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][4] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][5] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][6] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][7] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][8] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][9] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][10] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][11] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][12] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][13] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][14] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][15] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][16] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][17] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][18] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][19] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][20] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][21] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][22] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][23] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][24] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][25] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][26] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][27] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][28] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][29] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][30] ,
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][31] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][0] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][1] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][2] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][3] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][4] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][5] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][6] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][7] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][8] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][9] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][10] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][11] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][12] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][13] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][14] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][15] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][16] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][17] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][18] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][19] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][20] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][21] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][22] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][23] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][24] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][25] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][26] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][27] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][28] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][29] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][30] ,
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][31] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][0] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][1] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][2] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][3] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][4] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][5] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][6] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][7] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][8] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][9] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][10] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][11] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][12] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][13] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][14] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][15] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][16] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][17] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][18] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][19] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][20] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][21] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][22] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][23] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][24] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][25] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][26] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][27] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][28] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][29] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][30] ,
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][31] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][0] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][1] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][2] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][3] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][4] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][5] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][6] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][7] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][8] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][9] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][10] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][11] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][12] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][13] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][14] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][15] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][16] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][17] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][18] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][19] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][20] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][21] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][22] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][23] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][24] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][25] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][26] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][27] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][28] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][29] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][30] ,
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][31] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][0] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][1] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][2] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][3] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][4] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][5] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][6] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][7] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][8] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][9] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][10] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][11] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][12] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][13] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][14] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][15] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][16] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][17] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][18] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][19] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][20] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][21] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][22] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][23] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][24] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][25] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][26] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][27] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][28] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][29] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][30] ,
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][31] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][0] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][1] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][2] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][3] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][4] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][5] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][6] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][7] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][8] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][9] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][10] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][11] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][12] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][13] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][14] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][15] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][16] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][17] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][18] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][19] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][20] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][21] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][22] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][23] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][24] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][25] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][26] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][27] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][28] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][29] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][30] ,
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][31] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][0] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][1] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][2] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][3] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][4] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][5] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][6] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][7] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][8] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][9] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][10] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][11] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][12] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][13] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][14] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][15] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][16] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][17] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][18] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][19] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][20] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][21] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][22] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][23] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][24] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][25] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][26] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][27] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][28] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][29] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][30] ,
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][31] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][0] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][1] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][2] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][3] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][4] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][5] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][6] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][7] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][8] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][9] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][10] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][11] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][12] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][13] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][14] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][15] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][16] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][17] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][18] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][19] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][20] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][21] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][22] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][23] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][24] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][25] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][26] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][27] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][28] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][29] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][30] ,
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][31] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][0] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][1] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][2] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][3] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][4] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][5] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][6] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][7] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][8] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][9] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][10] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][11] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][12] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][13] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][14] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][15] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][16] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][17] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][18] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][19] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][20] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][21] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][22] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][23] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][24] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][25] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][26] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][27] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][28] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][29] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][30] ,
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][31] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][0] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][1] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][2] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][3] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][5] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][6] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][7] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][8] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][9] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][10] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][11] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][12] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][13] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][14] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][15] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][16] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][17] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][18] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][19] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][20] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][21] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][22] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][23] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][25] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][26] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][27] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][28] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][29] ,
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][30] ,
    \AXI4_LITE_INTERFACE.soft_resetn_reg ,
    vid_aclk_en,
    D,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]_0 ,
    genr_data,
    core_data,
    vid_aresetn,
    \genr_control_regs[0] ,
    reg_update,
    write_ack_int,
    Q,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] ,
    \time_status_regs[27] ,
    \time_status_regs[26] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] ,
    \time_status_regs[25] ,
    \time_status_regs[24] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] ,
    \time_status_regs[23] ,
    \time_status_regs[22] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] ,
    \time_status_regs[21] ,
    \time_status_regs[20] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9] ,
    \time_status_regs[18] ,
    \time_status_regs[19] ,
    \time_status_regs[17] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] ,
    \time_status_regs[16] ,
    \time_status_regs[15] ,
    \time_status_regs[14] ,
    \time_status_regs[13] ,
    \time_status_regs[12] ,
    \time_status_regs[11] ,
    \time_status_regs[10] ,
    \time_status_regs[9] ,
    \time_status_regs[8] ,
    \time_status_regs[7] ,
    \time_status_regs[6] ,
    \time_status_regs[5] ,
    \time_status_regs[4] ,
    \time_status_regs[3] ,
    \time_status_regs[2] ,
    \time_status_regs[1] ,
    \time_status_regs[0] ,
    \genr_status_regs[3] ,
    intr_err,
    \genr_control_regs[3] ,
    \genr_status_regs_int_reg[1] ,
    \genr_status_regs[0] ,
    \AXI4_LITE_INTERFACE.proc_sync1_reg[44] ,
    vid_aclk);
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][31] ;
  output [41:0]out_data;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][30] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][29] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][28] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][27] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][26] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][25] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][24] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][23] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][22] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][21] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][20] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][19] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][18] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][17] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][13] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][12] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][11] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][9] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][8] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][20] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][19] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][18] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][17] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][16] ;
  output [31:0]\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ;
  output p_533_out;
  output p_535_out;
  output p_456_out;
  output [0:0]E;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8] ;
  output [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][31] ;
  output \GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][26] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][0] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][1] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][2] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][3] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][4] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][5] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][6] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][7] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][8] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][9] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][10] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][11] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][12] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][13] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][14] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][15] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][16] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][17] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][18] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][19] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][20] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][21] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][22] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][23] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][24] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][25] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][26] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][27] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][28] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][29] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][30] ;
  output \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][31] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][0] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][1] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][2] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][3] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][4] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][5] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][7] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][8] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][10] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][11] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][12] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][13] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][14] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][15] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][16] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][17] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][18] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][19] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][21] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][22] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][23] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][24] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][25] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][27] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][28] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][29] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][30] ;
  output \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][31] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][0] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][1] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][2] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][4] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][5] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][6] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][7] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][8] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][10] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][11] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][12] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][13] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][14] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][15] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][16] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][17] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][18] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][19] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][20] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][21] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][22] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][23] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][24] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][25] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][26] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][27] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][28] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][29] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][30] ;
  output \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][31] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][0] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][1] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][2] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][3] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][4] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][5] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][6] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][7] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][8] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][10] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][11] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][12] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][13] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][14] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][15] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][16] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][17] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][18] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][19] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][20] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][21] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][22] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][23] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][24] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][25] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][26] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][27] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][28] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][29] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][30] ;
  output \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][31] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][0] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][1] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][2] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][3] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][4] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][5] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][6] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][7] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][8] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][10] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][11] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][12] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][13] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][14] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][15] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][16] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][17] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][18] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][19] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][20] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][21] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][22] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][23] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][24] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][25] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][26] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][27] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][28] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][29] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][30] ;
  output \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][31] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][0] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][1] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][2] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][3] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][4] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][5] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][6] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][7] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][10] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][12] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][13] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][14] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][15] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][16] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][17] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][18] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][19] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][20] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][21] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][22] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][23] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][24] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][25] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][26] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][27] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][28] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][29] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][30] ;
  output \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][31] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][0] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][1] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][2] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][3] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][4] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][5] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][6] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][7] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][8] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][9] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][10] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][11] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][12] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][13] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][14] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][15] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][16] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][17] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][18] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][19] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][20] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][21] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][22] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][23] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][24] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][25] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][26] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][27] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][28] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][29] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][30] ;
  output \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][31] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][0] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][1] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][2] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][3] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][4] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][5] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][6] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][7] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][8] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][9] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][10] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][11] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][12] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][13] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][14] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][15] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][16] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][17] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][18] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][19] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][20] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][21] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][22] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][23] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][24] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][25] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][26] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][27] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][28] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][29] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][30] ;
  output \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][31] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][0] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][1] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][2] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][3] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][4] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][5] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][6] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][7] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][8] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][9] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][10] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][11] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][12] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][13] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][14] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][15] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][16] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][17] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][18] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][19] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][20] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][21] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][22] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][23] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][24] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][25] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][26] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][27] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][28] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][29] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][30] ;
  output \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][31] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][0] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][1] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][2] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][3] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][4] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][5] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][6] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][7] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][8] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][9] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][10] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][11] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][12] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][13] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][14] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][15] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][16] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][17] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][18] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][19] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][20] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][21] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][22] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][23] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][24] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][25] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][26] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][27] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][28] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][29] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][30] ;
  output \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][31] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][0] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][1] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][2] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][3] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][4] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][5] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][6] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][7] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][8] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][9] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][10] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][11] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][12] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][13] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][14] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][15] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][16] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][17] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][18] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][19] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][20] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][21] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][22] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][23] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][24] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][25] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][26] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][27] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][28] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][29] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][30] ;
  output \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][31] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][0] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][1] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][2] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][3] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][4] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][5] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][6] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][7] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][8] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][9] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][10] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][11] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][12] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][13] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][14] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][15] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][16] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][17] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][18] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][19] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][20] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][21] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][22] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][23] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][24] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][25] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][26] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][27] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][28] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][29] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][30] ;
  output \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][31] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][0] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][1] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][2] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][3] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][4] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][5] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][6] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][7] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][8] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][9] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][10] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][11] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][12] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][13] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][14] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][15] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][16] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][17] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][18] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][19] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][20] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][21] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][22] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][23] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][24] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][25] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][26] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][27] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][28] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][29] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][30] ;
  output \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][31] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][0] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][1] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][2] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][3] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][4] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][5] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][6] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][7] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][8] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][9] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][10] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][11] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][12] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][13] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][14] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][15] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][16] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][17] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][18] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][19] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][20] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][21] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][22] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][23] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][24] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][25] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][26] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][27] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][28] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][29] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][30] ;
  output \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][31] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][0] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][1] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][2] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][3] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][4] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][5] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][6] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][7] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][8] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][9] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][10] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][11] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][12] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][13] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][14] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][15] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][16] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][17] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][18] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][19] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][20] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][21] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][22] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][23] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][24] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][25] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][26] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][27] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][28] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][29] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][30] ;
  output \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][31] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][0] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][1] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][2] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][3] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][5] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][6] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][7] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][8] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][9] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][10] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][11] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][12] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][13] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][14] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][15] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][16] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][17] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][18] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][19] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][20] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][21] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][22] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][23] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][25] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][26] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][27] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][28] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][29] ;
  output \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][30] ;
  input \AXI4_LITE_INTERFACE.soft_resetn_reg ;
  input vid_aclk_en;
  input [21:0]D;
  input [5:0]\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]_0 ;
  input [31:0]genr_data;
  input [31:0]core_data;
  input vid_aresetn;
  input [24:0]\genr_control_regs[0] ;
  input reg_update;
  input write_ack_int;
  input [25:0]Q;
  input [25:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] ;
  input [5:0]\time_status_regs[27] ;
  input [5:0]\time_status_regs[26] ;
  input [25:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] ;
  input [25:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] ;
  input [5:0]\time_status_regs[25] ;
  input [5:0]\time_status_regs[24] ;
  input [25:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] ;
  input [25:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] ;
  input [5:0]\time_status_regs[23] ;
  input [5:0]\time_status_regs[22] ;
  input [25:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] ;
  input [25:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] ;
  input [5:0]\time_status_regs[21] ;
  input [5:0]\time_status_regs[20] ;
  input [6:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6] ;
  input [7:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9] ;
  input [23:0]\time_status_regs[18] ;
  input [24:0]\time_status_regs[19] ;
  input [31:0]\time_status_regs[17] ;
  input [25:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] ;
  input [5:0]\time_status_regs[16] ;
  input [31:0]\time_status_regs[15] ;
  input [31:0]\time_status_regs[14] ;
  input [31:0]\time_status_regs[13] ;
  input [31:0]\time_status_regs[12] ;
  input [31:0]\time_status_regs[11] ;
  input [31:0]\time_status_regs[10] ;
  input [31:0]\time_status_regs[9] ;
  input [31:0]\time_status_regs[8] ;
  input [31:0]\time_status_regs[7] ;
  input [31:0]\time_status_regs[6] ;
  input [31:0]\time_status_regs[5] ;
  input [31:0]\time_status_regs[4] ;
  input [31:0]\time_status_regs[3] ;
  input [31:0]\time_status_regs[2] ;
  input [31:0]\time_status_regs[1] ;
  input [31:0]\time_status_regs[0] ;
  input [9:0]\genr_status_regs[3] ;
  input [31:0]intr_err;
  input [21:0]\genr_control_regs[3] ;
  input [30:0]\genr_status_regs_int_reg[1] ;
  input [6:0]\genr_status_regs[0] ;
  input [44:0]\AXI4_LITE_INTERFACE.proc_sync1_reg[44] ;
  input vid_aclk;

  wire \AXI4_LITE_INTERFACE.core_control_regs_int[13][27]_i_2_n_0 ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int[16][27]_i_2_n_0 ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int[9][27]_i_2_n_0 ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0 ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_2_n_0 ;
  wire [0:0]\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][11] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][12] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][13] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][17] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][18] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][19] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][20] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][21] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][22] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][23] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][24] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][25] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][26] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][27] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][28] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][29] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][30] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][31] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][8] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][9] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][16] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][17] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][18] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][19] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][20] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21] ;
  wire [5:0]\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]_0 ;
  wire [0:0]\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8] ;
  wire [31:0]\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ;
  (* shreg_extract = "no" *) wire [44:0]\AXI4_LITE_INTERFACE.proc_sync1_reg[44] ;
  wire \AXI4_LITE_INTERFACE.soft_resetn_reg ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int[18][6]_i_2_n_0 ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int[28][28]_i_2_n_0 ;
  wire [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0] ;
  wire [25:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] ;
  wire [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7] ;
  wire [7:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9] ;
  wire [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0] ;
  wire [6:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6] ;
  wire [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0] ;
  wire [25:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] ;
  wire [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0] ;
  wire [25:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] ;
  wire [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0] ;
  wire [25:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] ;
  wire [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0] ;
  wire [25:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] ;
  wire [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0] ;
  wire [25:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] ;
  wire [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0] ;
  wire [25:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] ;
  wire [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0] ;
  wire [25:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] ;
  wire [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0] ;
  wire [0:0]\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0] ;
  wire [21:0]D;
  wire [0:0]E;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][0] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][10] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][11] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][12] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][13] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][14] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][15] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][16] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][17] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][18] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][19] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][1] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][20] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][21] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][22] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][23] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][25] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][26] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][27] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][28] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][29] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][2] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][30] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][31] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][3] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][5] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][6] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][7] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][8] ;
  wire \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][9] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][0] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][10] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][11] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][12] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][13] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][14] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][15] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][16] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][17] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][18] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][19] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][1] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][20] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][21] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][22] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][23] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][24] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][25] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][26] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][27] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][28] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][29] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][2] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][30] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][31] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][3] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][4] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][5] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][6] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][7] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][8] ;
  wire \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][9] ;
  wire \GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][26] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][0] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][10] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][11] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][12] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][13] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][14] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][15] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][16] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][17] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][18] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][19] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][1] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][20] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][21] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][22] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][23] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][24] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][25] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][26] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][27] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][28] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][29] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][2] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][30] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][31] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][3] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][4] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][5] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][6] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][7] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][8] ;
  wire \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][9] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][0] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][10] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][11] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][12] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][13] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][14] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][15] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][16] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][17] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][18] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][19] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][1] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][20] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][21] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][22] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][23] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][24] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][25] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][26] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][27] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][28] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][29] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][2] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][30] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][31] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][3] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][4] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][5] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][6] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][7] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][8] ;
  wire \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][9] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][0] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][10] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][11] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][12] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][13] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][14] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][15] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][16] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][17] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][18] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][19] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][1] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][20] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][21] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][22] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][23] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][24] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][25] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][26] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][27] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][28] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][29] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][2] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][30] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][31] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][3] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][4] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][5] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][6] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][7] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][8] ;
  wire \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][9] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][0] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][10] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][11] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][12] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][13] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][14] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][15] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][16] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][17] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][18] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][19] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][1] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][20] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][21] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][22] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][23] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][24] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][25] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][26] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][27] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][28] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][29] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][2] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][30] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][31] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][3] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][4] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][5] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][6] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][7] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][8] ;
  wire \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][9] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][0] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][10] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][11] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][12] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][13] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][14] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][15] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][16] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][17] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][18] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][19] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][1] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][20] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][21] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][22] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][23] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][24] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][25] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][26] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][27] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][28] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][29] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][2] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][30] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][31] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][3] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][4] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][5] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][6] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][7] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][8] ;
  wire \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][9] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][0] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][10] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][11] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][12] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][13] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][14] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][15] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][16] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][17] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][18] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][19] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][1] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][20] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][21] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][22] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][23] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][24] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][25] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][26] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][27] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][28] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][29] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][2] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][30] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][31] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][3] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][4] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][5] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][6] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][7] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][8] ;
  wire \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][9] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][0] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][10] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][11] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][12] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][13] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][14] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][15] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][16] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][17] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][18] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][19] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][1] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][20] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][21] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][22] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][23] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][24] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][25] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][26] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][27] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][28] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][29] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][2] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][30] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][31] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][3] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][4] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][5] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][6] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][7] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][8] ;
  wire \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][9] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][0] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][10] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][11] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][12] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][13] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][14] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][15] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][16] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][17] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][18] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][19] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][1] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][20] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][21] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][22] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][23] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][24] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][25] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][26] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][27] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][28] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][29] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][2] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][30] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][31] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][3] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][4] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][5] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][6] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][7] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][8] ;
  wire \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][9] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][0] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][10] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][12] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][13] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][14] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][15] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][16] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][17] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][18] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][19] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][1] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][20] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][21] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][22] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][23] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][24] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][25] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][26] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][27] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][28] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][29] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][2] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][30] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][31] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][3] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][4] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][5] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][6] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][7] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8] ;
  wire \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][0] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][10] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][11] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][12] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][13] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][14] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][15] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][16] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][17] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][18] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][19] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][1] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][20] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][21] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][22] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][23] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][24] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][25] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][26] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][27] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][28] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][29] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][2] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][30] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][31] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][3] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][4] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][5] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][6] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][7] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][8] ;
  wire \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][0] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][10] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][11] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][12] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][13] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][14] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][15] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][16] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][17] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][18] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][19] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][1] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][20] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][21] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][22] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][23] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][24] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][25] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][26] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][27] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][28] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][29] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][2] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][30] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][31] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][3] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][4] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][5] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][6] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][7] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][8] ;
  wire \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][0] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][10] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][11] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][12] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][13] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][14] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][15] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][16] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][17] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][18] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][19] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][1] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][20] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][21] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][22] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][23] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][24] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][25] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][26] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][27] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][28] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][29] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][2] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][30] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][31] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][4] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][5] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][6] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][7] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][8] ;
  wire \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][0] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][10] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][11] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][12] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][13] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][14] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][15] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][16] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][17] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][18] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][19] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][1] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][21] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][22] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][23] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][24] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][25] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][27] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][28] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][29] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][2] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][30] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][31] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][3] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][4] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][5] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][7] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][8] ;
  wire \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][0] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][10] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][11] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][12] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][13] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][14] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][15] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][16] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][17] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][18] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][19] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][1] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][20] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][21] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][22] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][23] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][24] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][25] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][26] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][27] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][28] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][29] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][2] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][30] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][31] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][3] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][4] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][5] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][6] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][7] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][8] ;
  wire \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][9] ;
  wire [25:0]Q;
  wire [31:0]core_data;
  (* async_reg = "true" *) (* shift_extract = "NO" *) (* shreg_extract = "no" *) wire [44:0]\data_sync[0]_0 ;
  (* async_reg = "true" *) (* shift_extract = "NO" *) (* shreg_extract = "no" *) wire [44:0]\data_sync[1]_1 ;
  (* async_reg = "true" *) (* shift_extract = "NO" *) (* shreg_extract = "no" *) wire [44:0]\data_sync[2]_2 ;
  wire [24:0]\genr_control_regs[0] ;
  wire [21:0]\genr_control_regs[3] ;
  wire [31:0]genr_data;
  wire [6:0]\genr_status_regs[0] ;
  wire [9:0]\genr_status_regs[3] ;
  wire [30:0]\genr_status_regs_int_reg[1] ;
  wire [31:0]intr_err;
  wire p_456_out;
  wire p_533_out;
  wire p_535_out;
  wire reg_update;
  wire [31:0]\time_status_regs[0] ;
  wire [31:0]\time_status_regs[10] ;
  wire [31:0]\time_status_regs[11] ;
  wire [31:0]\time_status_regs[12] ;
  wire [31:0]\time_status_regs[13] ;
  wire [31:0]\time_status_regs[14] ;
  wire [31:0]\time_status_regs[15] ;
  wire [5:0]\time_status_regs[16] ;
  wire [31:0]\time_status_regs[17] ;
  wire [23:0]\time_status_regs[18] ;
  wire [24:0]\time_status_regs[19] ;
  wire [31:0]\time_status_regs[1] ;
  wire [5:0]\time_status_regs[20] ;
  wire [5:0]\time_status_regs[21] ;
  wire [5:0]\time_status_regs[22] ;
  wire [5:0]\time_status_regs[23] ;
  wire [5:0]\time_status_regs[24] ;
  wire [5:0]\time_status_regs[25] ;
  wire [5:0]\time_status_regs[26] ;
  wire [5:0]\time_status_regs[27] ;
  wire [31:0]\time_status_regs[2] ;
  wire [31:0]\time_status_regs[3] ;
  wire [31:0]\time_status_regs[4] ;
  wire [31:0]\time_status_regs[5] ;
  wire [31:0]\time_status_regs[6] ;
  wire [31:0]\time_status_regs[7] ;
  wire [31:0]\time_status_regs[8] ;
  wire [31:0]\time_status_regs[9] ;
  wire vid_aclk;
  wire vid_aclk_en;
  wire vid_aresetn;
  wire write_ack_int;

  assign out_data[41] = \data_sync[2]_2 [42];
  assign out_data[40:0] = \data_sync[2]_2 [40:0];
  LUT5 #(
    .INIT(32'h00080000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[0][27]_i_1 
       (.I0(\data_sync[2]_2 [42]),
        .I1(write_ack_int),
        .I2(\data_sync[2]_2 [34]),
        .I3(\data_sync[2]_2 [35]),
        .I4(\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0 ),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0] ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[10][27]_i_1 
       (.I0(\data_sync[2]_2 [42]),
        .I1(write_ack_int),
        .I2(\data_sync[2]_2 [35]),
        .I3(\data_sync[2]_2 [34]),
        .I4(\AXI4_LITE_INTERFACE.core_control_regs_int[9][27]_i_2_n_0 ),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[11][27]_i_1 
       (.I0(\data_sync[2]_2 [35]),
        .I1(write_ack_int),
        .I2(\data_sync[2]_2 [42]),
        .I3(\data_sync[2]_2 [34]),
        .I4(\AXI4_LITE_INTERFACE.core_control_regs_int[9][27]_i_2_n_0 ),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0] ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[12][27]_i_1 
       (.I0(vid_aclk_en),
        .I1(\data_sync[2]_2 [38]),
        .I2(\data_sync[2]_2 [36]),
        .I3(\data_sync[2]_2 [37]),
        .I4(\AXI4_LITE_INTERFACE.core_control_regs_int[16][27]_i_2_n_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h40000000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[13][27]_i_1 
       (.I0(\data_sync[2]_2 [35]),
        .I1(write_ack_int),
        .I2(\data_sync[2]_2 [42]),
        .I3(\data_sync[2]_2 [34]),
        .I4(\AXI4_LITE_INTERFACE.core_control_regs_int[13][27]_i_2_n_0 ),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0] ));
  LUT4 #(
    .INIT(16'h0800)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[13][27]_i_2 
       (.I0(\data_sync[2]_2 [37]),
        .I1(\data_sync[2]_2 [36]),
        .I2(\data_sync[2]_2 [38]),
        .I3(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int[13][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[14][27]_i_1 
       (.I0(\data_sync[2]_2 [42]),
        .I1(write_ack_int),
        .I2(\data_sync[2]_2 [35]),
        .I3(\data_sync[2]_2 [34]),
        .I4(\AXI4_LITE_INTERFACE.core_control_regs_int[13][27]_i_2_n_0 ),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[15][27]_i_1 
       (.I0(\data_sync[2]_2 [35]),
        .I1(write_ack_int),
        .I2(\data_sync[2]_2 [42]),
        .I3(\data_sync[2]_2 [34]),
        .I4(\AXI4_LITE_INTERFACE.core_control_regs_int[13][27]_i_2_n_0 ),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0] ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[16][27]_i_1 
       (.I0(\data_sync[2]_2 [38]),
        .I1(vid_aclk_en),
        .I2(\data_sync[2]_2 [36]),
        .I3(\data_sync[2]_2 [37]),
        .I4(\AXI4_LITE_INTERFACE.core_control_regs_int[16][27]_i_2_n_0 ),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0] ));
  LUT4 #(
    .INIT(16'h1000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[16][27]_i_2 
       (.I0(\data_sync[2]_2 [35]),
        .I1(\data_sync[2]_2 [34]),
        .I2(write_ack_int),
        .I3(\data_sync[2]_2 [42]),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int[16][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[1][27]_i_1 
       (.I0(\data_sync[2]_2 [35]),
        .I1(write_ack_int),
        .I2(\data_sync[2]_2 [42]),
        .I3(\data_sync[2]_2 [34]),
        .I4(\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0 ),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0] ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[2][27]_i_1 
       (.I0(\data_sync[2]_2 [42]),
        .I1(write_ack_int),
        .I2(\data_sync[2]_2 [35]),
        .I3(\data_sync[2]_2 [34]),
        .I4(\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0 ),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[3][27]_i_1 
       (.I0(\data_sync[2]_2 [35]),
        .I1(write_ack_int),
        .I2(\data_sync[2]_2 [42]),
        .I3(\data_sync[2]_2 [34]),
        .I4(\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0 ),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0] ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[4][27]_i_1 
       (.I0(\data_sync[2]_2 [36]),
        .I1(\data_sync[2]_2 [38]),
        .I2(vid_aclk_en),
        .I3(\data_sync[2]_2 [37]),
        .I4(\AXI4_LITE_INTERFACE.core_control_regs_int[16][27]_i_2_n_0 ),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0] ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[5][27]_i_1 
       (.I0(\data_sync[2]_2 [35]),
        .I1(write_ack_int),
        .I2(\data_sync[2]_2 [42]),
        .I3(\data_sync[2]_2 [34]),
        .I4(\AXI4_LITE_INTERFACE.time_control_regs_int[28][28]_i_2_n_0 ),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0] ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[6][27]_i_1 
       (.I0(\data_sync[2]_2 [42]),
        .I1(write_ack_int),
        .I2(\data_sync[2]_2 [35]),
        .I3(\data_sync[2]_2 [34]),
        .I4(\AXI4_LITE_INTERFACE.time_control_regs_int[28][28]_i_2_n_0 ),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[7][27]_i_1 
       (.I0(\data_sync[2]_2 [35]),
        .I1(write_ack_int),
        .I2(\data_sync[2]_2 [42]),
        .I3(\data_sync[2]_2 [34]),
        .I4(\AXI4_LITE_INTERFACE.time_control_regs_int[28][28]_i_2_n_0 ),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0] ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[8][27]_i_1 
       (.I0(vid_aclk_en),
        .I1(\data_sync[2]_2 [38]),
        .I2(\data_sync[2]_2 [37]),
        .I3(\data_sync[2]_2 [36]),
        .I4(\AXI4_LITE_INTERFACE.core_control_regs_int[16][27]_i_2_n_0 ),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0] ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[9][27]_i_1 
       (.I0(\data_sync[2]_2 [35]),
        .I1(write_ack_int),
        .I2(\data_sync[2]_2 [42]),
        .I3(\data_sync[2]_2 [34]),
        .I4(\AXI4_LITE_INTERFACE.core_control_regs_int[9][27]_i_2_n_0 ),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0] ));
  LUT4 #(
    .INIT(16'h0400)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[9][27]_i_2 
       (.I0(\data_sync[2]_2 [36]),
        .I1(\data_sync[2]_2 [37]),
        .I2(\data_sync[2]_2 [38]),
        .I3(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int[9][27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0 ),
        .I1(write_ack_int),
        .I2(\data_sync[2]_2 [41]),
        .I3(\data_sync[2]_2 [39]),
        .I4(\data_sync[2]_2 [35]),
        .I5(\data_sync[2]_2 [34]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] ));
  LUT4 #(
    .INIT(16'h0004)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2 
       (.I0(\data_sync[2]_2 [37]),
        .I1(vid_aclk_en),
        .I2(\data_sync[2]_2 [38]),
        .I3(\data_sync[2]_2 [36]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][10]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [10]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(D[2]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][11]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [11]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(D[3]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][11] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][12]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [12]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(D[4]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][12] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][13]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [13]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(D[5]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][13] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [16]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(D[6]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][17]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [17]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(D[7]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][17] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][18]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [18]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(D[8]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][18] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][19]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [19]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(D[9]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][19] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][20]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [20]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(D[10]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][20] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][21]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [21]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(D[11]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][21] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][22]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [22]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(D[12]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][22] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][23]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [23]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(D[13]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][23] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][24]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [24]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(D[14]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][24] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][25]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [25]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(D[15]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][25] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][26]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [26]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(D[16]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][26] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][27]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [27]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(D[17]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][27] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][28]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [28]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(D[18]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][28] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][29]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [29]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(D[19]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][29] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][30]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [30]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(D[20]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][30] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [31]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(D[21]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][31] ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2 
       (.I0(\data_sync[2]_2 [35]),
        .I1(\data_sync[2]_2 [34]),
        .I2(\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0 ),
        .I3(write_ack_int),
        .I4(\data_sync[2]_2 [41]),
        .I5(\data_sync[2]_2 [39]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][8]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [8]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(D[0]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][8] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][9]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][31]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [9]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(D[1]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][9] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[2][16]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [16]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]_0 [0]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][16] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[2][17]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [17]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]_0 [1]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][17] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[2][18]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [18]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]_0 [2]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][18] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[2][19]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [19]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]_0 [3]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][19] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[2][20]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [20]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]_0 [4]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][20] ));
  LUT6 #(
    .INIT(64'hD000D0D080808080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [21]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(vid_aclk_en),
        .I5(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]_0 [5]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21] ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_2 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0 ),
        .I1(write_ack_int),
        .I2(\data_sync[2]_2 [41]),
        .I3(\data_sync[2]_2 [39]),
        .I4(\data_sync[2]_2 [34]),
        .I5(\data_sync[2]_2 [35]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int[2][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[3][31]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0 ),
        .I1(write_ack_int),
        .I2(\data_sync[2]_2 [41]),
        .I3(\data_sync[2]_2 [39]),
        .I4(\data_sync[2]_2 [35]),
        .I5(\data_sync[2]_2 [34]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8] ));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_i_1 
       (.I0(genr_data[0]),
        .I1(core_data[0]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [0]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[10]_i_1 
       (.I0(genr_data[10]),
        .I1(core_data[10]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [10]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[11]_i_1 
       (.I0(genr_data[11]),
        .I1(core_data[11]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [11]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[12]_i_1 
       (.I0(genr_data[12]),
        .I1(core_data[12]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [12]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[13]_i_1 
       (.I0(genr_data[13]),
        .I1(core_data[13]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [13]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[14]_i_1 
       (.I0(genr_data[14]),
        .I1(core_data[14]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [14]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[15]_i_1 
       (.I0(genr_data[15]),
        .I1(core_data[15]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [15]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[16]_i_1 
       (.I0(genr_data[16]),
        .I1(core_data[16]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [16]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[17]_i_1 
       (.I0(genr_data[17]),
        .I1(core_data[17]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [17]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[18]_i_1 
       (.I0(genr_data[18]),
        .I1(core_data[18]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [18]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[19]_i_1 
       (.I0(genr_data[19]),
        .I1(core_data[19]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [19]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[1]_i_1 
       (.I0(genr_data[1]),
        .I1(core_data[1]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [1]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[20]_i_1 
       (.I0(genr_data[20]),
        .I1(core_data[20]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [20]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[21]_i_1 
       (.I0(genr_data[21]),
        .I1(core_data[21]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [21]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[22]_i_1 
       (.I0(genr_data[22]),
        .I1(core_data[22]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [22]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[23]_i_1 
       (.I0(genr_data[23]),
        .I1(core_data[23]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [23]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[24]_i_1 
       (.I0(genr_data[24]),
        .I1(core_data[24]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [24]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[25]_i_1 
       (.I0(genr_data[25]),
        .I1(core_data[25]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [25]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[26]_i_1 
       (.I0(genr_data[26]),
        .I1(core_data[26]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [26]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[27]_i_1 
       (.I0(genr_data[27]),
        .I1(core_data[27]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [27]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[28]_i_1 
       (.I0(genr_data[28]),
        .I1(core_data[28]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [28]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[29]_i_1 
       (.I0(genr_data[29]),
        .I1(core_data[29]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [29]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[2]_i_1 
       (.I0(genr_data[2]),
        .I1(core_data[2]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [2]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[30]_i_1 
       (.I0(genr_data[30]),
        .I1(core_data[30]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [30]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_i_1 
       (.I0(genr_data[31]),
        .I1(core_data[31]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [31]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[3]_i_1 
       (.I0(genr_data[3]),
        .I1(core_data[3]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [3]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[4]_i_1 
       (.I0(genr_data[4]),
        .I1(core_data[4]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [4]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[5]_i_1 
       (.I0(genr_data[5]),
        .I1(core_data[5]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [5]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[6]_i_1 
       (.I0(genr_data[6]),
        .I1(core_data[6]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [6]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[7]_i_1 
       (.I0(genr_data[7]),
        .I1(core_data[7]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [7]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[8]_i_1 
       (.I0(genr_data[8]),
        .I1(core_data[8]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [8]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[9]_i_1 
       (.I0(genr_data[9]),
        .I1(core_data[9]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [9]),
        .S(\data_sync[2]_2 [42]));
  LUT3 #(
    .INIT(8'hE0)) 
    \AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1_i_1 
       (.I0(\data_sync[2]_2 [41]),
        .I1(\data_sync[2]_2 [42]),
        .I2(\data_sync[2]_2 [43]),
        .O(p_535_out));
  LUT5 #(
    .INIT(32'h00080808)) 
    \AXI4_LITE_INTERFACE.soft_resetn_i_1 
       (.I0(vid_aresetn),
        .I1(\data_sync[2]_2 [44]),
        .I2(\genr_control_regs[0] [24]),
        .I3(reg_update),
        .I4(\genr_control_regs[0] [23]),
        .O(p_456_out));
  LUT5 #(
    .INIT(32'h00100000)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int[16][28]_i_1 
       (.I0(\data_sync[2]_2 [34]),
        .I1(\data_sync[2]_2 [35]),
        .I2(\data_sync[2]_2 [37]),
        .I3(\data_sync[2]_2 [36]),
        .I4(\AXI4_LITE_INTERFACE.time_control_regs_int[18][6]_i_2_n_0 ),
        .O(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0] ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int[18][6]_i_1 
       (.I0(\data_sync[2]_2 [35]),
        .I1(\data_sync[2]_2 [34]),
        .I2(\data_sync[2]_2 [37]),
        .I3(\data_sync[2]_2 [36]),
        .I4(\AXI4_LITE_INTERFACE.time_control_regs_int[18][6]_i_2_n_0 ),
        .O(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7] ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int[18][6]_i_2 
       (.I0(vid_aclk_en),
        .I1(\data_sync[2]_2 [38]),
        .I2(\data_sync[2]_2 [39]),
        .I3(\data_sync[2]_2 [41]),
        .I4(write_ack_int),
        .O(\AXI4_LITE_INTERFACE.time_control_regs_int[18][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int[19][6]_i_1 
       (.I0(\data_sync[2]_2 [34]),
        .I1(\data_sync[2]_2 [35]),
        .I2(\data_sync[2]_2 [37]),
        .I3(\data_sync[2]_2 [36]),
        .I4(\AXI4_LITE_INTERFACE.time_control_regs_int[18][6]_i_2_n_0 ),
        .O(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0] ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int[20][28]_i_1 
       (.I0(\data_sync[2]_2 [36]),
        .I1(\data_sync[2]_2 [37]),
        .I2(\AXI4_LITE_INTERFACE.time_control_regs_int[18][6]_i_2_n_0 ),
        .I3(\data_sync[2]_2 [35]),
        .I4(\data_sync[2]_2 [34]),
        .O(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0] ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int[21][28]_i_1 
       (.I0(\data_sync[2]_2 [35]),
        .I1(\data_sync[2]_2 [34]),
        .I2(\data_sync[2]_2 [36]),
        .I3(\data_sync[2]_2 [37]),
        .I4(\AXI4_LITE_INTERFACE.time_control_regs_int[18][6]_i_2_n_0 ),
        .O(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0] ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int[22][28]_i_1 
       (.I0(\data_sync[2]_2 [36]),
        .I1(\data_sync[2]_2 [37]),
        .I2(\AXI4_LITE_INTERFACE.time_control_regs_int[18][6]_i_2_n_0 ),
        .I3(\data_sync[2]_2 [34]),
        .I4(\data_sync[2]_2 [35]),
        .O(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int[23][28]_i_1 
       (.I0(\data_sync[2]_2 [36]),
        .I1(\data_sync[2]_2 [37]),
        .I2(\AXI4_LITE_INTERFACE.time_control_regs_int[18][6]_i_2_n_0 ),
        .I3(\data_sync[2]_2 [35]),
        .I4(\data_sync[2]_2 [34]),
        .O(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0] ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int[24][28]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0 ),
        .I1(write_ack_int),
        .I2(\data_sync[2]_2 [41]),
        .I3(\data_sync[2]_2 [39]),
        .I4(\data_sync[2]_2 [35]),
        .I5(\data_sync[2]_2 [34]),
        .O(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0] ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int[25][28]_i_1 
       (.I0(\data_sync[2]_2 [35]),
        .I1(\data_sync[2]_2 [34]),
        .I2(\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0 ),
        .I3(write_ack_int),
        .I4(\data_sync[2]_2 [41]),
        .I5(\data_sync[2]_2 [39]),
        .O(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0] ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int[26][28]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0 ),
        .I1(write_ack_int),
        .I2(\data_sync[2]_2 [41]),
        .I3(\data_sync[2]_2 [39]),
        .I4(\data_sync[2]_2 [34]),
        .I5(\data_sync[2]_2 [35]),
        .O(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int[27][28]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0 ),
        .I1(write_ack_int),
        .I2(\data_sync[2]_2 [41]),
        .I3(\data_sync[2]_2 [39]),
        .I4(\data_sync[2]_2 [35]),
        .I5(\data_sync[2]_2 [34]),
        .O(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0] ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int[28][28]_i_1 
       (.I0(\data_sync[2]_2 [34]),
        .I1(\data_sync[2]_2 [35]),
        .I2(write_ack_int),
        .I3(\data_sync[2]_2 [41]),
        .I4(\data_sync[2]_2 [39]),
        .I5(\AXI4_LITE_INTERFACE.time_control_regs_int[28][28]_i_2_n_0 ),
        .O(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0] ));
  LUT4 #(
    .INIT(16'h0400)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int[28][28]_i_2 
       (.I0(\data_sync[2]_2 [37]),
        .I1(vid_aclk_en),
        .I2(\data_sync[2]_2 [38]),
        .I3(\data_sync[2]_2 [36]),
        .O(\AXI4_LITE_INTERFACE.time_control_regs_int[28][28]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \AXI4_LITE_INTERFACE.write_ack_e1_i_2 
       (.I0(\data_sync[2]_2 [41]),
        .I1(\data_sync[2]_2 [42]),
        .I2(\data_sync[2]_2 [43]),
        .O(p_533_out));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][0]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [0]),
        .I1(\genr_control_regs[0] [0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][0] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][10]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [10]),
        .I1(\genr_control_regs[0] [7]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][10] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][11]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [11]),
        .I1(\genr_control_regs[0] [8]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][11] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][12]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [12]),
        .I1(\genr_status_regs[0] [3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][12] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][13]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [13]),
        .I1(\genr_control_regs[0] [9]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][13] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][14]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [14]),
        .I1(\genr_control_regs[0] [10]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][14] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][15]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [15]),
        .I1(\genr_control_regs[0] [11]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][15] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][16]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [16]),
        .I1(\genr_control_regs[0] [12]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][16] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][17]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [17]),
        .I1(\genr_control_regs[0] [13]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][17] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][18]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [18]),
        .I1(\genr_control_regs[0] [14]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][18] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][19]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [19]),
        .I1(\genr_control_regs[0] [15]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][19] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][1]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [1]),
        .I1(\genr_control_regs[0] [1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][1] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][20]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [20]),
        .I1(\genr_control_regs[0] [16]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][20] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][21]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [21]),
        .I1(\genr_control_regs[0] [17]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][21] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][22]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [22]),
        .I1(\genr_control_regs[0] [18]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][22] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][23]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [23]),
        .I1(\genr_control_regs[0] [19]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][23] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][24]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [24]),
        .I1(\genr_control_regs[0] [20]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][25]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [25]),
        .I1(\genr_control_regs[0] [21]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][25] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][26]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [26]),
        .I1(\genr_control_regs[0] [22]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][26] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][27]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [27]),
        .I1(\genr_status_regs[0] [4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][27] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][28]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [28]),
        .I1(\genr_status_regs[0] [5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][28] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][29]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [29]),
        .I1(\genr_status_regs[0] [6]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][29] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][2]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [2]),
        .I1(\genr_control_regs[0] [2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][2] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][30]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [30]),
        .I1(\genr_control_regs[0] [23]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][30] ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][31]_i_1 
       (.I0(\genr_control_regs[0] [24]),
        .I1(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][31] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][3]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [3]),
        .I1(\genr_control_regs[0] [3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][3] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][4]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [4]),
        .I1(\genr_status_regs[0] [0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][5]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [5]),
        .I1(\genr_control_regs[0] [4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][5] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][6]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [6]),
        .I1(\genr_status_regs[0] [1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][6] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][7]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [7]),
        .I1(\genr_status_regs[0] [2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][7] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][8]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [8]),
        .I1(\genr_control_regs[0] [5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][8] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][9]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [9]),
        .I1(\genr_control_regs[0] [6]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][9] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][0]_i_1 
       (.I0(\genr_status_regs[3] [0]),
        .I1(intr_err[0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][0] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][10]_i_1 
       (.I0(\genr_control_regs[3] [2]),
        .I1(intr_err[10]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][10] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][11]_i_1 
       (.I0(\genr_control_regs[3] [3]),
        .I1(intr_err[11]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][11] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][12]_i_1 
       (.I0(\genr_control_regs[3] [4]),
        .I1(intr_err[12]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][12] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][13]_i_1 
       (.I0(\genr_control_regs[3] [5]),
        .I1(intr_err[13]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][13] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][14]_i_1 
       (.I0(\genr_status_regs[3] [8]),
        .I1(intr_err[14]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][14] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][15]_i_1 
       (.I0(\genr_status_regs[3] [9]),
        .I1(intr_err[15]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][15] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][16]_i_1 
       (.I0(\genr_control_regs[3] [6]),
        .I1(intr_err[16]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][16] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][17]_i_1 
       (.I0(\genr_control_regs[3] [7]),
        .I1(intr_err[17]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][17] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][18]_i_1 
       (.I0(\genr_control_regs[3] [8]),
        .I1(intr_err[18]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][18] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][19]_i_1 
       (.I0(\genr_control_regs[3] [9]),
        .I1(intr_err[19]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][19] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][1]_i_1 
       (.I0(\genr_status_regs[3] [1]),
        .I1(intr_err[1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][1] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][20]_i_1 
       (.I0(\genr_control_regs[3] [10]),
        .I1(intr_err[20]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][20] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][21]_i_1 
       (.I0(\genr_control_regs[3] [11]),
        .I1(intr_err[21]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][21] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][22]_i_1 
       (.I0(\genr_control_regs[3] [12]),
        .I1(intr_err[22]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][22] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][23]_i_1 
       (.I0(\genr_control_regs[3] [13]),
        .I1(intr_err[23]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][23] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][24]_i_1 
       (.I0(\genr_control_regs[3] [14]),
        .I1(intr_err[24]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][24] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][25]_i_1 
       (.I0(\genr_control_regs[3] [15]),
        .I1(intr_err[25]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][25] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][26]_i_1 
       (.I0(\genr_control_regs[3] [16]),
        .I1(intr_err[26]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][26] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][27]_i_1 
       (.I0(\genr_control_regs[3] [17]),
        .I1(intr_err[27]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][27] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][28]_i_1 
       (.I0(\genr_control_regs[3] [18]),
        .I1(intr_err[28]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][28] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][29]_i_1 
       (.I0(\genr_control_regs[3] [19]),
        .I1(intr_err[29]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][29] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][2]_i_1 
       (.I0(\genr_status_regs[3] [2]),
        .I1(intr_err[2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][2] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][30]_i_1 
       (.I0(\genr_control_regs[3] [20]),
        .I1(intr_err[30]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][30] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][31]_i_1 
       (.I0(\genr_control_regs[3] [21]),
        .I1(intr_err[31]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][31] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][3]_i_1 
       (.I0(\genr_status_regs[3] [3]),
        .I1(intr_err[3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][3] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][4]_i_1 
       (.I0(\genr_status_regs[3] [4]),
        .I1(intr_err[4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][4] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][5]_i_1 
       (.I0(\genr_status_regs[3] [5]),
        .I1(intr_err[5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][5] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][6]_i_1 
       (.I0(\genr_status_regs[3] [6]),
        .I1(intr_err[6]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][6] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][7]_i_1 
       (.I0(\genr_status_regs[3] [7]),
        .I1(intr_err[7]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][7] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][8]_i_1 
       (.I0(\genr_control_regs[3] [0]),
        .I1(intr_err[8]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][8] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][9]_i_1 
       (.I0(\genr_control_regs[3] [1]),
        .I1(intr_err[9]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][9] ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg[33][26]_i_1 
       (.I0(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][26] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][0]_i_1 
       (.I0(\time_status_regs[1] [0]),
        .I1(\time_status_regs[0] [0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][0] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][10]_i_1 
       (.I0(\time_status_regs[1] [10]),
        .I1(\time_status_regs[0] [10]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][10] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][11]_i_1 
       (.I0(\time_status_regs[1] [11]),
        .I1(\time_status_regs[0] [11]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][11] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][12]_i_1 
       (.I0(\time_status_regs[1] [12]),
        .I1(\time_status_regs[0] [12]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][12] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][13]_i_1 
       (.I0(\time_status_regs[1] [13]),
        .I1(\time_status_regs[0] [13]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][13] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][14]_i_1 
       (.I0(\time_status_regs[1] [14]),
        .I1(\time_status_regs[0] [14]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][14] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][15]_i_1 
       (.I0(\time_status_regs[1] [15]),
        .I1(\time_status_regs[0] [15]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][15] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][16]_i_1 
       (.I0(\time_status_regs[1] [16]),
        .I1(\time_status_regs[0] [16]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][16] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][17]_i_1 
       (.I0(\time_status_regs[1] [17]),
        .I1(\time_status_regs[0] [17]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][17] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][18]_i_1 
       (.I0(\time_status_regs[1] [18]),
        .I1(\time_status_regs[0] [18]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][18] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][19]_i_1 
       (.I0(\time_status_regs[1] [19]),
        .I1(\time_status_regs[0] [19]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][19] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][1]_i_1 
       (.I0(\time_status_regs[1] [1]),
        .I1(\time_status_regs[0] [1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][1] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][20]_i_1 
       (.I0(\time_status_regs[1] [20]),
        .I1(\time_status_regs[0] [20]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][20] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][21]_i_1 
       (.I0(\time_status_regs[1] [21]),
        .I1(\time_status_regs[0] [21]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][21] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][22]_i_1 
       (.I0(\time_status_regs[1] [22]),
        .I1(\time_status_regs[0] [22]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][22] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][23]_i_1 
       (.I0(\time_status_regs[1] [23]),
        .I1(\time_status_regs[0] [23]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][23] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][24]_i_1 
       (.I0(\time_status_regs[1] [24]),
        .I1(\time_status_regs[0] [24]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][24] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][25]_i_1 
       (.I0(\time_status_regs[1] [25]),
        .I1(\time_status_regs[0] [25]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][25] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][26]_i_1 
       (.I0(\time_status_regs[1] [26]),
        .I1(\time_status_regs[0] [26]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][26] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][27]_i_1 
       (.I0(\time_status_regs[1] [27]),
        .I1(\time_status_regs[0] [27]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][27] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][28]_i_1 
       (.I0(\time_status_regs[1] [28]),
        .I1(\time_status_regs[0] [28]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][28] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][29]_i_1 
       (.I0(\time_status_regs[1] [29]),
        .I1(\time_status_regs[0] [29]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][29] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][2]_i_1 
       (.I0(\time_status_regs[1] [2]),
        .I1(\time_status_regs[0] [2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][2] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][30]_i_1 
       (.I0(\time_status_regs[1] [30]),
        .I1(\time_status_regs[0] [30]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][30] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][31]_i_1 
       (.I0(\time_status_regs[1] [31]),
        .I1(\time_status_regs[0] [31]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][31] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][3]_i_1 
       (.I0(\time_status_regs[1] [3]),
        .I1(\time_status_regs[0] [3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][3] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][4]_i_1 
       (.I0(\time_status_regs[1] [4]),
        .I1(\time_status_regs[0] [4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][4] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][5]_i_1 
       (.I0(\time_status_regs[1] [5]),
        .I1(\time_status_regs[0] [5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][5] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][6]_i_1 
       (.I0(\time_status_regs[1] [6]),
        .I1(\time_status_regs[0] [6]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][6] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][7]_i_1 
       (.I0(\time_status_regs[1] [7]),
        .I1(\time_status_regs[0] [7]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][7] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][8]_i_1 
       (.I0(\time_status_regs[1] [8]),
        .I1(\time_status_regs[0] [8]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][8] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][9]_i_1 
       (.I0(\time_status_regs[1] [9]),
        .I1(\time_status_regs[0] [9]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][9] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][0]_i_1 
       (.I0(\time_status_regs[3] [0]),
        .I1(\time_status_regs[2] [0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][0] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][10]_i_1 
       (.I0(\time_status_regs[3] [10]),
        .I1(\time_status_regs[2] [10]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][10] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][11]_i_1 
       (.I0(\time_status_regs[3] [11]),
        .I1(\time_status_regs[2] [11]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][11] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][12]_i_1 
       (.I0(\time_status_regs[3] [12]),
        .I1(\time_status_regs[2] [12]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][12] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][13]_i_1 
       (.I0(\time_status_regs[3] [13]),
        .I1(\time_status_regs[2] [13]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][13] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][14]_i_1 
       (.I0(\time_status_regs[3] [14]),
        .I1(\time_status_regs[2] [14]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][14] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][15]_i_1 
       (.I0(\time_status_regs[3] [15]),
        .I1(\time_status_regs[2] [15]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][15] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][16]_i_1 
       (.I0(\time_status_regs[3] [16]),
        .I1(\time_status_regs[2] [16]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][16] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][17]_i_1 
       (.I0(\time_status_regs[3] [17]),
        .I1(\time_status_regs[2] [17]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][17] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][18]_i_1 
       (.I0(\time_status_regs[3] [18]),
        .I1(\time_status_regs[2] [18]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][18] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][19]_i_1 
       (.I0(\time_status_regs[3] [19]),
        .I1(\time_status_regs[2] [19]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][19] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][1]_i_1 
       (.I0(\time_status_regs[3] [1]),
        .I1(\time_status_regs[2] [1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][1] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][20]_i_1 
       (.I0(\time_status_regs[3] [20]),
        .I1(\time_status_regs[2] [20]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][20] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][21]_i_1 
       (.I0(\time_status_regs[3] [21]),
        .I1(\time_status_regs[2] [21]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][21] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][22]_i_1 
       (.I0(\time_status_regs[3] [22]),
        .I1(\time_status_regs[2] [22]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][22] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][23]_i_1 
       (.I0(\time_status_regs[3] [23]),
        .I1(\time_status_regs[2] [23]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][23] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][24]_i_1 
       (.I0(\time_status_regs[3] [24]),
        .I1(\time_status_regs[2] [24]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][24] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][25]_i_1 
       (.I0(\time_status_regs[3] [25]),
        .I1(\time_status_regs[2] [25]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][25] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][26]_i_1 
       (.I0(\time_status_regs[3] [26]),
        .I1(\time_status_regs[2] [26]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][26] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][27]_i_1 
       (.I0(\time_status_regs[3] [27]),
        .I1(\time_status_regs[2] [27]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][27] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][28]_i_1 
       (.I0(\time_status_regs[3] [28]),
        .I1(\time_status_regs[2] [28]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][28] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][29]_i_1 
       (.I0(\time_status_regs[3] [29]),
        .I1(\time_status_regs[2] [29]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][29] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][2]_i_1 
       (.I0(\time_status_regs[3] [2]),
        .I1(\time_status_regs[2] [2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][2] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][30]_i_1 
       (.I0(\time_status_regs[3] [30]),
        .I1(\time_status_regs[2] [30]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][30] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][31]_i_1 
       (.I0(\time_status_regs[3] [31]),
        .I1(\time_status_regs[2] [31]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][31] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][3]_i_1 
       (.I0(\time_status_regs[3] [3]),
        .I1(\time_status_regs[2] [3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][3] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][4]_i_1 
       (.I0(\time_status_regs[3] [4]),
        .I1(\time_status_regs[2] [4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][4] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][5]_i_1 
       (.I0(\time_status_regs[3] [5]),
        .I1(\time_status_regs[2] [5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][5] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][6]_i_1 
       (.I0(\time_status_regs[3] [6]),
        .I1(\time_status_regs[2] [6]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][6] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][7]_i_1 
       (.I0(\time_status_regs[3] [7]),
        .I1(\time_status_regs[2] [7]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][7] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][8]_i_1 
       (.I0(\time_status_regs[3] [8]),
        .I1(\time_status_regs[2] [8]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][8] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][9]_i_1 
       (.I0(\time_status_regs[3] [9]),
        .I1(\time_status_regs[2] [9]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][9] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][0]_i_1 
       (.I0(\time_status_regs[5] [0]),
        .I1(\time_status_regs[4] [0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][0] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][10]_i_1 
       (.I0(\time_status_regs[5] [10]),
        .I1(\time_status_regs[4] [10]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][10] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][11]_i_1 
       (.I0(\time_status_regs[5] [11]),
        .I1(\time_status_regs[4] [11]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][11] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][12]_i_1 
       (.I0(\time_status_regs[5] [12]),
        .I1(\time_status_regs[4] [12]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][12] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][13]_i_1 
       (.I0(\time_status_regs[5] [13]),
        .I1(\time_status_regs[4] [13]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][13] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][14]_i_1 
       (.I0(\time_status_regs[5] [14]),
        .I1(\time_status_regs[4] [14]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][14] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][15]_i_1 
       (.I0(\time_status_regs[5] [15]),
        .I1(\time_status_regs[4] [15]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][15] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][16]_i_1 
       (.I0(\time_status_regs[5] [16]),
        .I1(\time_status_regs[4] [16]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][16] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][17]_i_1 
       (.I0(\time_status_regs[5] [17]),
        .I1(\time_status_regs[4] [17]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][17] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][18]_i_1 
       (.I0(\time_status_regs[5] [18]),
        .I1(\time_status_regs[4] [18]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][18] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][19]_i_1 
       (.I0(\time_status_regs[5] [19]),
        .I1(\time_status_regs[4] [19]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][19] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][1]_i_1 
       (.I0(\time_status_regs[5] [1]),
        .I1(\time_status_regs[4] [1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][1] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][20]_i_1 
       (.I0(\time_status_regs[5] [20]),
        .I1(\time_status_regs[4] [20]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][20] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][21]_i_1 
       (.I0(\time_status_regs[5] [21]),
        .I1(\time_status_regs[4] [21]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][21] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][22]_i_1 
       (.I0(\time_status_regs[5] [22]),
        .I1(\time_status_regs[4] [22]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][22] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][23]_i_1 
       (.I0(\time_status_regs[5] [23]),
        .I1(\time_status_regs[4] [23]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][23] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][24]_i_1 
       (.I0(\time_status_regs[5] [24]),
        .I1(\time_status_regs[4] [24]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][24] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][25]_i_1 
       (.I0(\time_status_regs[5] [25]),
        .I1(\time_status_regs[4] [25]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][25] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][26]_i_1 
       (.I0(\time_status_regs[5] [26]),
        .I1(\time_status_regs[4] [26]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][26] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][27]_i_1 
       (.I0(\time_status_regs[5] [27]),
        .I1(\time_status_regs[4] [27]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][27] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][28]_i_1 
       (.I0(\time_status_regs[5] [28]),
        .I1(\time_status_regs[4] [28]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][28] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][29]_i_1 
       (.I0(\time_status_regs[5] [29]),
        .I1(\time_status_regs[4] [29]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][29] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][2]_i_1 
       (.I0(\time_status_regs[5] [2]),
        .I1(\time_status_regs[4] [2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][2] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][30]_i_1 
       (.I0(\time_status_regs[5] [30]),
        .I1(\time_status_regs[4] [30]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][30] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][31]_i_1 
       (.I0(\time_status_regs[5] [31]),
        .I1(\time_status_regs[4] [31]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][31] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][3]_i_1 
       (.I0(\time_status_regs[5] [3]),
        .I1(\time_status_regs[4] [3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][3] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][4]_i_1 
       (.I0(\time_status_regs[5] [4]),
        .I1(\time_status_regs[4] [4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][4] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][5]_i_1 
       (.I0(\time_status_regs[5] [5]),
        .I1(\time_status_regs[4] [5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][5] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][6]_i_1 
       (.I0(\time_status_regs[5] [6]),
        .I1(\time_status_regs[4] [6]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][6] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][7]_i_1 
       (.I0(\time_status_regs[5] [7]),
        .I1(\time_status_regs[4] [7]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][7] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][8]_i_1 
       (.I0(\time_status_regs[5] [8]),
        .I1(\time_status_regs[4] [8]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][8] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][9]_i_1 
       (.I0(\time_status_regs[5] [9]),
        .I1(\time_status_regs[4] [9]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][9] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][0]_i_1 
       (.I0(\time_status_regs[7] [0]),
        .I1(\time_status_regs[6] [0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][0] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][10]_i_1 
       (.I0(\time_status_regs[7] [10]),
        .I1(\time_status_regs[6] [10]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][10] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][11]_i_1 
       (.I0(\time_status_regs[7] [11]),
        .I1(\time_status_regs[6] [11]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][11] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][12]_i_1 
       (.I0(\time_status_regs[7] [12]),
        .I1(\time_status_regs[6] [12]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][12] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][13]_i_1 
       (.I0(\time_status_regs[7] [13]),
        .I1(\time_status_regs[6] [13]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][13] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][14]_i_1 
       (.I0(\time_status_regs[7] [14]),
        .I1(\time_status_regs[6] [14]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][14] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][15]_i_1 
       (.I0(\time_status_regs[7] [15]),
        .I1(\time_status_regs[6] [15]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][15] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][16]_i_1 
       (.I0(\time_status_regs[7] [16]),
        .I1(\time_status_regs[6] [16]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][16] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][17]_i_1 
       (.I0(\time_status_regs[7] [17]),
        .I1(\time_status_regs[6] [17]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][17] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][18]_i_1 
       (.I0(\time_status_regs[7] [18]),
        .I1(\time_status_regs[6] [18]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][18] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][19]_i_1 
       (.I0(\time_status_regs[7] [19]),
        .I1(\time_status_regs[6] [19]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][19] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][1]_i_1 
       (.I0(\time_status_regs[7] [1]),
        .I1(\time_status_regs[6] [1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][1] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][20]_i_1 
       (.I0(\time_status_regs[7] [20]),
        .I1(\time_status_regs[6] [20]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][20] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][21]_i_1 
       (.I0(\time_status_regs[7] [21]),
        .I1(\time_status_regs[6] [21]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][21] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][22]_i_1 
       (.I0(\time_status_regs[7] [22]),
        .I1(\time_status_regs[6] [22]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][22] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][23]_i_1 
       (.I0(\time_status_regs[7] [23]),
        .I1(\time_status_regs[6] [23]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][23] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][24]_i_1 
       (.I0(\time_status_regs[7] [24]),
        .I1(\time_status_regs[6] [24]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][24] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][25]_i_1 
       (.I0(\time_status_regs[7] [25]),
        .I1(\time_status_regs[6] [25]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][25] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][26]_i_1 
       (.I0(\time_status_regs[7] [26]),
        .I1(\time_status_regs[6] [26]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][26] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][27]_i_1 
       (.I0(\time_status_regs[7] [27]),
        .I1(\time_status_regs[6] [27]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][27] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][28]_i_1 
       (.I0(\time_status_regs[7] [28]),
        .I1(\time_status_regs[6] [28]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][28] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][29]_i_1 
       (.I0(\time_status_regs[7] [29]),
        .I1(\time_status_regs[6] [29]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][29] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][2]_i_1 
       (.I0(\time_status_regs[7] [2]),
        .I1(\time_status_regs[6] [2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][2] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][30]_i_1 
       (.I0(\time_status_regs[7] [30]),
        .I1(\time_status_regs[6] [30]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][30] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][31]_i_1 
       (.I0(\time_status_regs[7] [31]),
        .I1(\time_status_regs[6] [31]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][31] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][3]_i_1 
       (.I0(\time_status_regs[7] [3]),
        .I1(\time_status_regs[6] [3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][3] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][4]_i_1 
       (.I0(\time_status_regs[7] [4]),
        .I1(\time_status_regs[6] [4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][4] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][5]_i_1 
       (.I0(\time_status_regs[7] [5]),
        .I1(\time_status_regs[6] [5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][5] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][6]_i_1 
       (.I0(\time_status_regs[7] [6]),
        .I1(\time_status_regs[6] [6]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][6] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][7]_i_1 
       (.I0(\time_status_regs[7] [7]),
        .I1(\time_status_regs[6] [7]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][7] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][8]_i_1 
       (.I0(\time_status_regs[7] [8]),
        .I1(\time_status_regs[6] [8]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][8] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg[38][9]_i_1 
       (.I0(\time_status_regs[7] [9]),
        .I1(\time_status_regs[6] [9]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][9] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][0]_i_1 
       (.I0(\time_status_regs[9] [0]),
        .I1(\time_status_regs[8] [0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][0] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][10]_i_1 
       (.I0(\time_status_regs[9] [10]),
        .I1(\time_status_regs[8] [10]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][10] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][11]_i_1 
       (.I0(\time_status_regs[9] [11]),
        .I1(\time_status_regs[8] [11]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][11] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][12]_i_1 
       (.I0(\time_status_regs[9] [12]),
        .I1(\time_status_regs[8] [12]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][12] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][13]_i_1 
       (.I0(\time_status_regs[9] [13]),
        .I1(\time_status_regs[8] [13]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][13] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][14]_i_1 
       (.I0(\time_status_regs[9] [14]),
        .I1(\time_status_regs[8] [14]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][14] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][15]_i_1 
       (.I0(\time_status_regs[9] [15]),
        .I1(\time_status_regs[8] [15]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][15] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][16]_i_1 
       (.I0(\time_status_regs[9] [16]),
        .I1(\time_status_regs[8] [16]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][16] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][17]_i_1 
       (.I0(\time_status_regs[9] [17]),
        .I1(\time_status_regs[8] [17]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][17] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][18]_i_1 
       (.I0(\time_status_regs[9] [18]),
        .I1(\time_status_regs[8] [18]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][18] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][19]_i_1 
       (.I0(\time_status_regs[9] [19]),
        .I1(\time_status_regs[8] [19]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][19] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][1]_i_1 
       (.I0(\time_status_regs[9] [1]),
        .I1(\time_status_regs[8] [1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][1] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][20]_i_1 
       (.I0(\time_status_regs[9] [20]),
        .I1(\time_status_regs[8] [20]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][20] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][21]_i_1 
       (.I0(\time_status_regs[9] [21]),
        .I1(\time_status_regs[8] [21]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][21] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][22]_i_1 
       (.I0(\time_status_regs[9] [22]),
        .I1(\time_status_regs[8] [22]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][22] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][23]_i_1 
       (.I0(\time_status_regs[9] [23]),
        .I1(\time_status_regs[8] [23]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][23] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][24]_i_1 
       (.I0(\time_status_regs[9] [24]),
        .I1(\time_status_regs[8] [24]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][24] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][25]_i_1 
       (.I0(\time_status_regs[9] [25]),
        .I1(\time_status_regs[8] [25]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][25] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][26]_i_1 
       (.I0(\time_status_regs[9] [26]),
        .I1(\time_status_regs[8] [26]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][26] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][27]_i_1 
       (.I0(\time_status_regs[9] [27]),
        .I1(\time_status_regs[8] [27]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][27] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][28]_i_1 
       (.I0(\time_status_regs[9] [28]),
        .I1(\time_status_regs[8] [28]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][28] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][29]_i_1 
       (.I0(\time_status_regs[9] [29]),
        .I1(\time_status_regs[8] [29]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][29] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][2]_i_1 
       (.I0(\time_status_regs[9] [2]),
        .I1(\time_status_regs[8] [2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][2] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][30]_i_1 
       (.I0(\time_status_regs[9] [30]),
        .I1(\time_status_regs[8] [30]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][30] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][31]_i_1 
       (.I0(\time_status_regs[9] [31]),
        .I1(\time_status_regs[8] [31]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][31] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][3]_i_1 
       (.I0(\time_status_regs[9] [3]),
        .I1(\time_status_regs[8] [3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][3] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][4]_i_1 
       (.I0(\time_status_regs[9] [4]),
        .I1(\time_status_regs[8] [4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][4] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][5]_i_1 
       (.I0(\time_status_regs[9] [5]),
        .I1(\time_status_regs[8] [5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][5] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][6]_i_1 
       (.I0(\time_status_regs[9] [6]),
        .I1(\time_status_regs[8] [6]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][6] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][7]_i_1 
       (.I0(\time_status_regs[9] [7]),
        .I1(\time_status_regs[8] [7]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][7] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][8]_i_1 
       (.I0(\time_status_regs[9] [8]),
        .I1(\time_status_regs[8] [8]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][8] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][9]_i_1 
       (.I0(\time_status_regs[9] [9]),
        .I1(\time_status_regs[8] [9]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][9] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][0]_i_1 
       (.I0(\time_status_regs[11] [0]),
        .I1(\time_status_regs[10] [0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][0] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][10]_i_1 
       (.I0(\time_status_regs[11] [10]),
        .I1(\time_status_regs[10] [10]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][10] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][11]_i_1 
       (.I0(\time_status_regs[11] [11]),
        .I1(\time_status_regs[10] [11]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][11] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][12]_i_1 
       (.I0(\time_status_regs[11] [12]),
        .I1(\time_status_regs[10] [12]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][12] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][13]_i_1 
       (.I0(\time_status_regs[11] [13]),
        .I1(\time_status_regs[10] [13]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][13] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][14]_i_1 
       (.I0(\time_status_regs[11] [14]),
        .I1(\time_status_regs[10] [14]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][14] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][15]_i_1 
       (.I0(\time_status_regs[11] [15]),
        .I1(\time_status_regs[10] [15]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][15] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][16]_i_1 
       (.I0(\time_status_regs[11] [16]),
        .I1(\time_status_regs[10] [16]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][16] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][17]_i_1 
       (.I0(\time_status_regs[11] [17]),
        .I1(\time_status_regs[10] [17]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][17] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][18]_i_1 
       (.I0(\time_status_regs[11] [18]),
        .I1(\time_status_regs[10] [18]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][18] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][19]_i_1 
       (.I0(\time_status_regs[11] [19]),
        .I1(\time_status_regs[10] [19]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][19] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][1]_i_1 
       (.I0(\time_status_regs[11] [1]),
        .I1(\time_status_regs[10] [1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][1] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][20]_i_1 
       (.I0(\time_status_regs[11] [20]),
        .I1(\time_status_regs[10] [20]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][20] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][21]_i_1 
       (.I0(\time_status_regs[11] [21]),
        .I1(\time_status_regs[10] [21]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][21] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][22]_i_1 
       (.I0(\time_status_regs[11] [22]),
        .I1(\time_status_regs[10] [22]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][22] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][23]_i_1 
       (.I0(\time_status_regs[11] [23]),
        .I1(\time_status_regs[10] [23]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][23] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][24]_i_1 
       (.I0(\time_status_regs[11] [24]),
        .I1(\time_status_regs[10] [24]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][24] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][25]_i_1 
       (.I0(\time_status_regs[11] [25]),
        .I1(\time_status_regs[10] [25]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][25] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][26]_i_1 
       (.I0(\time_status_regs[11] [26]),
        .I1(\time_status_regs[10] [26]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][26] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][27]_i_1 
       (.I0(\time_status_regs[11] [27]),
        .I1(\time_status_regs[10] [27]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][27] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][28]_i_1 
       (.I0(\time_status_regs[11] [28]),
        .I1(\time_status_regs[10] [28]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][28] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][29]_i_1 
       (.I0(\time_status_regs[11] [29]),
        .I1(\time_status_regs[10] [29]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][29] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][2]_i_1 
       (.I0(\time_status_regs[11] [2]),
        .I1(\time_status_regs[10] [2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][2] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][30]_i_1 
       (.I0(\time_status_regs[11] [30]),
        .I1(\time_status_regs[10] [30]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][30] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][31]_i_1 
       (.I0(\time_status_regs[11] [31]),
        .I1(\time_status_regs[10] [31]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][31] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][3]_i_1 
       (.I0(\time_status_regs[11] [3]),
        .I1(\time_status_regs[10] [3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][3] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][4]_i_1 
       (.I0(\time_status_regs[11] [4]),
        .I1(\time_status_regs[10] [4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][4] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][5]_i_1 
       (.I0(\time_status_regs[11] [5]),
        .I1(\time_status_regs[10] [5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][5] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][6]_i_1 
       (.I0(\time_status_regs[11] [6]),
        .I1(\time_status_regs[10] [6]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][6] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][7]_i_1 
       (.I0(\time_status_regs[11] [7]),
        .I1(\time_status_regs[10] [7]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][7] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][8]_i_1 
       (.I0(\time_status_regs[11] [8]),
        .I1(\time_status_regs[10] [8]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][8] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg[40][9]_i_1 
       (.I0(\time_status_regs[11] [9]),
        .I1(\time_status_regs[10] [9]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][9] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][0]_i_1 
       (.I0(\time_status_regs[13] [0]),
        .I1(\time_status_regs[12] [0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][0] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][10]_i_1 
       (.I0(\time_status_regs[13] [10]),
        .I1(\time_status_regs[12] [10]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][10] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][11]_i_1 
       (.I0(\time_status_regs[13] [11]),
        .I1(\time_status_regs[12] [11]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][11] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][12]_i_1 
       (.I0(\time_status_regs[13] [12]),
        .I1(\time_status_regs[12] [12]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][12] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][13]_i_1 
       (.I0(\time_status_regs[13] [13]),
        .I1(\time_status_regs[12] [13]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][13] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][14]_i_1 
       (.I0(\time_status_regs[13] [14]),
        .I1(\time_status_regs[12] [14]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][14] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][15]_i_1 
       (.I0(\time_status_regs[13] [15]),
        .I1(\time_status_regs[12] [15]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][15] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][16]_i_1 
       (.I0(\time_status_regs[13] [16]),
        .I1(\time_status_regs[12] [16]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][16] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][17]_i_1 
       (.I0(\time_status_regs[13] [17]),
        .I1(\time_status_regs[12] [17]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][17] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][18]_i_1 
       (.I0(\time_status_regs[13] [18]),
        .I1(\time_status_regs[12] [18]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][18] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][19]_i_1 
       (.I0(\time_status_regs[13] [19]),
        .I1(\time_status_regs[12] [19]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][19] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][1]_i_1 
       (.I0(\time_status_regs[13] [1]),
        .I1(\time_status_regs[12] [1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][1] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][20]_i_1 
       (.I0(\time_status_regs[13] [20]),
        .I1(\time_status_regs[12] [20]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][20] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][21]_i_1 
       (.I0(\time_status_regs[13] [21]),
        .I1(\time_status_regs[12] [21]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][21] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][22]_i_1 
       (.I0(\time_status_regs[13] [22]),
        .I1(\time_status_regs[12] [22]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][22] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][23]_i_1 
       (.I0(\time_status_regs[13] [23]),
        .I1(\time_status_regs[12] [23]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][23] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][24]_i_1 
       (.I0(\time_status_regs[13] [24]),
        .I1(\time_status_regs[12] [24]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][24] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][25]_i_1 
       (.I0(\time_status_regs[13] [25]),
        .I1(\time_status_regs[12] [25]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][25] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][26]_i_1 
       (.I0(\time_status_regs[13] [26]),
        .I1(\time_status_regs[12] [26]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][26] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][27]_i_1 
       (.I0(\time_status_regs[13] [27]),
        .I1(\time_status_regs[12] [27]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][27] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][28]_i_1 
       (.I0(\time_status_regs[13] [28]),
        .I1(\time_status_regs[12] [28]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][28] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][29]_i_1 
       (.I0(\time_status_regs[13] [29]),
        .I1(\time_status_regs[12] [29]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][29] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][2]_i_1 
       (.I0(\time_status_regs[13] [2]),
        .I1(\time_status_regs[12] [2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][2] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][30]_i_1 
       (.I0(\time_status_regs[13] [30]),
        .I1(\time_status_regs[12] [30]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][30] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][31]_i_1 
       (.I0(\time_status_regs[13] [31]),
        .I1(\time_status_regs[12] [31]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][31] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][3]_i_1 
       (.I0(\time_status_regs[13] [3]),
        .I1(\time_status_regs[12] [3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][3] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][4]_i_1 
       (.I0(\time_status_regs[13] [4]),
        .I1(\time_status_regs[12] [4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][4] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][5]_i_1 
       (.I0(\time_status_regs[13] [5]),
        .I1(\time_status_regs[12] [5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][5] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][6]_i_1 
       (.I0(\time_status_regs[13] [6]),
        .I1(\time_status_regs[12] [6]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][6] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][7]_i_1 
       (.I0(\time_status_regs[13] [7]),
        .I1(\time_status_regs[12] [7]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][7] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][8]_i_1 
       (.I0(\time_status_regs[13] [8]),
        .I1(\time_status_regs[12] [8]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][8] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg[41][9]_i_1 
       (.I0(\time_status_regs[13] [9]),
        .I1(\time_status_regs[12] [9]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][9] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][0]_i_1 
       (.I0(\time_status_regs[15] [0]),
        .I1(\time_status_regs[14] [0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][0] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][10]_i_1 
       (.I0(\time_status_regs[15] [10]),
        .I1(\time_status_regs[14] [10]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][10] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][11]_i_1 
       (.I0(\time_status_regs[15] [11]),
        .I1(\time_status_regs[14] [11]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][11] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][12]_i_1 
       (.I0(\time_status_regs[15] [12]),
        .I1(\time_status_regs[14] [12]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][12] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][13]_i_1 
       (.I0(\time_status_regs[15] [13]),
        .I1(\time_status_regs[14] [13]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][13] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][14]_i_1 
       (.I0(\time_status_regs[15] [14]),
        .I1(\time_status_regs[14] [14]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][14] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][15]_i_1 
       (.I0(\time_status_regs[15] [15]),
        .I1(\time_status_regs[14] [15]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][15] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][16]_i_1 
       (.I0(\time_status_regs[15] [16]),
        .I1(\time_status_regs[14] [16]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][16] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][17]_i_1 
       (.I0(\time_status_regs[15] [17]),
        .I1(\time_status_regs[14] [17]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][17] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][18]_i_1 
       (.I0(\time_status_regs[15] [18]),
        .I1(\time_status_regs[14] [18]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][18] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][19]_i_1 
       (.I0(\time_status_regs[15] [19]),
        .I1(\time_status_regs[14] [19]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][19] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][1]_i_1 
       (.I0(\time_status_regs[15] [1]),
        .I1(\time_status_regs[14] [1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][1] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][20]_i_1 
       (.I0(\time_status_regs[15] [20]),
        .I1(\time_status_regs[14] [20]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][20] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][21]_i_1 
       (.I0(\time_status_regs[15] [21]),
        .I1(\time_status_regs[14] [21]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][21] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][22]_i_1 
       (.I0(\time_status_regs[15] [22]),
        .I1(\time_status_regs[14] [22]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][22] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][23]_i_1 
       (.I0(\time_status_regs[15] [23]),
        .I1(\time_status_regs[14] [23]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][23] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][24]_i_1 
       (.I0(\time_status_regs[15] [24]),
        .I1(\time_status_regs[14] [24]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][24] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][25]_i_1 
       (.I0(\time_status_regs[15] [25]),
        .I1(\time_status_regs[14] [25]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][25] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][26]_i_1 
       (.I0(\time_status_regs[15] [26]),
        .I1(\time_status_regs[14] [26]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][26] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][27]_i_1 
       (.I0(\time_status_regs[15] [27]),
        .I1(\time_status_regs[14] [27]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][27] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][28]_i_1 
       (.I0(\time_status_regs[15] [28]),
        .I1(\time_status_regs[14] [28]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][28] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][29]_i_1 
       (.I0(\time_status_regs[15] [29]),
        .I1(\time_status_regs[14] [29]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][29] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][2]_i_1 
       (.I0(\time_status_regs[15] [2]),
        .I1(\time_status_regs[14] [2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][2] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][30]_i_1 
       (.I0(\time_status_regs[15] [30]),
        .I1(\time_status_regs[14] [30]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][30] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][31]_i_1 
       (.I0(\time_status_regs[15] [31]),
        .I1(\time_status_regs[14] [31]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][31] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][3]_i_1 
       (.I0(\time_status_regs[15] [3]),
        .I1(\time_status_regs[14] [3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][3] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][4]_i_1 
       (.I0(\time_status_regs[15] [4]),
        .I1(\time_status_regs[14] [4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][4] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][5]_i_1 
       (.I0(\time_status_regs[15] [5]),
        .I1(\time_status_regs[14] [5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][5] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][6]_i_1 
       (.I0(\time_status_regs[15] [6]),
        .I1(\time_status_regs[14] [6]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][6] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][7]_i_1 
       (.I0(\time_status_regs[15] [7]),
        .I1(\time_status_regs[14] [7]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][7] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][8]_i_1 
       (.I0(\time_status_regs[15] [8]),
        .I1(\time_status_regs[14] [8]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][8] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg[42][9]_i_1 
       (.I0(\time_status_regs[15] [9]),
        .I1(\time_status_regs[14] [9]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][9] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][0]_i_1 
       (.I0(\time_status_regs[17] [0]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][0] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][10]_i_1 
       (.I0(\time_status_regs[17] [10]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [10]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][10] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][11]_i_1 
       (.I0(\time_status_regs[17] [11]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [11]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][12]_i_1 
       (.I0(\time_status_regs[17] [12]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [12]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][12] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][13]_i_1 
       (.I0(\time_status_regs[17] [13]),
        .I1(\time_status_regs[16] [0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][13] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][14]_i_1 
       (.I0(\time_status_regs[17] [14]),
        .I1(\time_status_regs[16] [1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][14] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][15]_i_1 
       (.I0(\time_status_regs[17] [15]),
        .I1(\time_status_regs[16] [2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][15] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][16]_i_1 
       (.I0(\time_status_regs[17] [16]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [13]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][16] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][17]_i_1 
       (.I0(\time_status_regs[17] [17]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [14]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][17] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][18]_i_1 
       (.I0(\time_status_regs[17] [18]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [15]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][18] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][19]_i_1 
       (.I0(\time_status_regs[17] [19]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [16]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][19] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][1]_i_1 
       (.I0(\time_status_regs[17] [1]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][1] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][20]_i_1 
       (.I0(\time_status_regs[17] [20]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [17]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][20] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][21]_i_1 
       (.I0(\time_status_regs[17] [21]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [18]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][21] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][22]_i_1 
       (.I0(\time_status_regs[17] [22]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [19]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][22] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][23]_i_1 
       (.I0(\time_status_regs[17] [23]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [20]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][23] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][24]_i_1 
       (.I0(\time_status_regs[17] [24]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [21]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][24] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][25]_i_1 
       (.I0(\time_status_regs[17] [25]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [22]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][25] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][26]_i_1 
       (.I0(\time_status_regs[17] [26]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [23]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][26] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][27]_i_1 
       (.I0(\time_status_regs[17] [27]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [24]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][27] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][28]_i_1 
       (.I0(\time_status_regs[17] [28]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [25]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][28] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][29]_i_1 
       (.I0(\time_status_regs[17] [29]),
        .I1(\time_status_regs[16] [3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][29] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][2]_i_1 
       (.I0(\time_status_regs[17] [2]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][2] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][30]_i_1 
       (.I0(\time_status_regs[17] [30]),
        .I1(\time_status_regs[16] [4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][30] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][31]_i_1 
       (.I0(\time_status_regs[17] [31]),
        .I1(\time_status_regs[16] [5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][31] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][3]_i_1 
       (.I0(\time_status_regs[17] [3]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][3] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][4]_i_1 
       (.I0(\time_status_regs[17] [4]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][4] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][5]_i_1 
       (.I0(\time_status_regs[17] [5]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][5] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][6]_i_1 
       (.I0(\time_status_regs[17] [6]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [6]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][6] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][7]_i_1 
       (.I0(\time_status_regs[17] [7]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [7]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][7] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][8]_i_1 
       (.I0(\time_status_regs[17] [8]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [8]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][9]_i_1 
       (.I0(\time_status_regs[17] [9]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] [9]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][0]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6] [0]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9] [0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][0] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][10]_i_1 
       (.I0(\time_status_regs[19] [3]),
        .I1(\time_status_regs[18] [2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][10] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][11]_i_1 
       (.I0(\time_status_regs[19] [4]),
        .I1(\time_status_regs[18] [3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][11] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][12]_i_1 
       (.I0(\time_status_regs[19] [5]),
        .I1(\time_status_regs[18] [4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][12] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][13]_i_1 
       (.I0(\time_status_regs[19] [6]),
        .I1(\time_status_regs[18] [5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][13] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][14]_i_1 
       (.I0(\time_status_regs[19] [7]),
        .I1(\time_status_regs[18] [6]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][14] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][15]_i_1 
       (.I0(\time_status_regs[19] [8]),
        .I1(\time_status_regs[18] [7]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][15] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][16]_i_1 
       (.I0(\time_status_regs[19] [9]),
        .I1(\time_status_regs[18] [8]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][16] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][17]_i_1 
       (.I0(\time_status_regs[19] [10]),
        .I1(\time_status_regs[18] [9]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][17] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][18]_i_1 
       (.I0(\time_status_regs[19] [11]),
        .I1(\time_status_regs[18] [10]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][18] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][19]_i_1 
       (.I0(\time_status_regs[19] [12]),
        .I1(\time_status_regs[18] [11]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][19] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][1]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6] [1]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9] [1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][1] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][20]_i_1 
       (.I0(\time_status_regs[19] [13]),
        .I1(\time_status_regs[18] [12]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][20] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][21]_i_1 
       (.I0(\time_status_regs[19] [14]),
        .I1(\time_status_regs[18] [13]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][21] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][22]_i_1 
       (.I0(\time_status_regs[19] [15]),
        .I1(\time_status_regs[18] [14]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][22] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][23]_i_1 
       (.I0(\time_status_regs[19] [16]),
        .I1(\time_status_regs[18] [15]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][23] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][24]_i_1 
       (.I0(\time_status_regs[19] [17]),
        .I1(\time_status_regs[18] [16]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][24] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][25]_i_1 
       (.I0(\time_status_regs[19] [18]),
        .I1(\time_status_regs[18] [17]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][25] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][26]_i_1 
       (.I0(\time_status_regs[19] [19]),
        .I1(\time_status_regs[18] [18]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][26] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][27]_i_1 
       (.I0(\time_status_regs[19] [20]),
        .I1(\time_status_regs[18] [19]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][27] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][28]_i_1 
       (.I0(\time_status_regs[19] [21]),
        .I1(\time_status_regs[18] [20]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][28] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][29]_i_1 
       (.I0(\time_status_regs[19] [22]),
        .I1(\time_status_regs[18] [21]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][29] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][2]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6] [2]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9] [2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][2] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][30]_i_1 
       (.I0(\time_status_regs[19] [23]),
        .I1(\time_status_regs[18] [22]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][30] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][31]_i_1 
       (.I0(\time_status_regs[19] [24]),
        .I1(\time_status_regs[18] [23]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][31] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][3]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6] [3]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9] [3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][3] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][4]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6] [4]),
        .I1(\time_status_regs[18] [0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][4] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][5]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6] [5]),
        .I1(\time_status_regs[18] [1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][5] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][6]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6] [6]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9] [4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][6] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][7]_i_1 
       (.I0(\time_status_regs[19] [0]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9] [5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][7] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][8]_i_1 
       (.I0(\time_status_regs[19] [1]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9] [6]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][8] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][9]_i_1 
       (.I0(\time_status_regs[19] [2]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9] [7]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][0]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [0]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][0] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][10]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [10]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [10]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][10] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][11]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [11]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [11]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][11] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][12]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [12]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [12]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][12] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][13]_i_1 
       (.I0(\time_status_regs[21] [0]),
        .I1(\time_status_regs[20] [0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][13] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][14]_i_1 
       (.I0(\time_status_regs[21] [1]),
        .I1(\time_status_regs[20] [1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][14] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][15]_i_1 
       (.I0(\time_status_regs[21] [2]),
        .I1(\time_status_regs[20] [2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][15] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][16]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [13]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [13]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][16] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][17]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [14]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [14]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][17] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][18]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [15]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [15]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][18] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][19]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [16]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [16]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][19] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][1]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [1]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][1] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][20]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [17]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [17]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][20] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][21]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [18]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [18]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][21] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][22]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [19]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [19]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][22] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][23]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [20]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [20]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][23] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][24]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [21]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [21]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][24] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][25]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [22]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [22]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][25] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][26]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [23]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [23]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][26] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][27]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [24]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [24]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][27] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][28]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [25]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [25]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][28] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][29]_i_1 
       (.I0(\time_status_regs[21] [3]),
        .I1(\time_status_regs[20] [3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][29] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][2]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [2]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][2] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][30]_i_1 
       (.I0(\time_status_regs[21] [4]),
        .I1(\time_status_regs[20] [4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][30] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][31]_i_1 
       (.I0(\time_status_regs[21] [5]),
        .I1(\time_status_regs[20] [5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][31] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][3]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [3]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][3] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][4]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [4]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][4] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][5]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [5]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][5] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][6]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [6]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [6]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][6] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][7]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [7]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [7]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][7] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][8]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [8]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [8]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][8] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][9]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] [9]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] [9]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][0]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [0]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][0] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][10]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [10]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [10]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][10] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][11]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [11]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [11]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][11] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][12]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [12]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [12]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][12] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][13]_i_1 
       (.I0(\time_status_regs[23] [0]),
        .I1(\time_status_regs[22] [0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][13] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][14]_i_1 
       (.I0(\time_status_regs[23] [1]),
        .I1(\time_status_regs[22] [1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][14] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][15]_i_1 
       (.I0(\time_status_regs[23] [2]),
        .I1(\time_status_regs[22] [2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][15] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][16]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [13]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [13]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][16] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][17]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [14]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [14]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][17] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][18]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [15]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [15]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][18] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][19]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [16]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [16]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][19] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][1]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [1]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][1] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][20]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [17]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [17]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][20] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][21]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [18]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [18]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][21] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][22]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [19]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [19]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][22] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][23]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [20]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [20]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][23] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][24]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [21]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [21]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][24] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][25]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [22]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [22]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][25] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][26]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [23]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [23]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][26] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][27]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [24]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [24]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][27] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][28]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [25]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [25]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][28] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][29]_i_1 
       (.I0(\time_status_regs[23] [3]),
        .I1(\time_status_regs[22] [3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][29] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][2]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [2]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][2] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][30]_i_1 
       (.I0(\time_status_regs[23] [4]),
        .I1(\time_status_regs[22] [4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][30] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][31]_i_1 
       (.I0(\time_status_regs[23] [5]),
        .I1(\time_status_regs[22] [5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][31] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][3]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [3]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][4]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [4]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][4] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][5]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [5]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][5] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][6]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [6]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [6]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][6] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][7]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [7]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [7]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][7] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][8]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [8]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [8]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][8] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][9]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] [9]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] [9]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][0]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [0]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][0] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][10]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [10]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [10]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][10] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][11]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [11]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [11]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][11] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][12]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [12]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [12]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][12] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][13]_i_1 
       (.I0(\time_status_regs[25] [0]),
        .I1(\time_status_regs[24] [0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][13] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][14]_i_1 
       (.I0(\time_status_regs[25] [1]),
        .I1(\time_status_regs[24] [1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][14] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][15]_i_1 
       (.I0(\time_status_regs[25] [2]),
        .I1(\time_status_regs[24] [2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][15] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][16]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [13]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [13]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][16] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][17]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [14]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [14]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][17] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][18]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [15]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [15]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][18] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][19]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [16]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [16]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][19] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][1]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [1]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][1] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][20]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [17]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [17]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][21]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [18]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [18]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][21] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][22]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [19]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [19]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][22] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][23]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [20]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [20]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][23] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][24]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [21]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [21]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][24] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][25]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [22]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [22]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][25] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][26]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [23]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [23]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][27]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [24]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [24]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][27] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][28]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [25]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [25]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][28] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][29]_i_1 
       (.I0(\time_status_regs[25] [3]),
        .I1(\time_status_regs[24] [3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][29] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][2]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [2]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][2] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][30]_i_1 
       (.I0(\time_status_regs[25] [4]),
        .I1(\time_status_regs[24] [4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][30] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][31]_i_1 
       (.I0(\time_status_regs[25] [5]),
        .I1(\time_status_regs[24] [5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][31] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][3]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [3]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][3] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][4]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [4]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][4] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][5]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [5]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][5] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][6]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [6]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [6]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][7]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [7]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [7]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][7] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][8]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [8]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [8]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][8] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][9]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] [9]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] [9]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][0]_i_1 
       (.I0(Q[0]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][0] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][10]_i_1 
       (.I0(Q[10]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [10]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][10] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][11]_i_1 
       (.I0(Q[11]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [11]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][11] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][12]_i_1 
       (.I0(Q[12]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [12]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][12] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][13]_i_1 
       (.I0(\time_status_regs[27] [0]),
        .I1(\time_status_regs[26] [0]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][13] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][14]_i_1 
       (.I0(\time_status_regs[27] [1]),
        .I1(\time_status_regs[26] [1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][14] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][15]_i_1 
       (.I0(\time_status_regs[27] [2]),
        .I1(\time_status_regs[26] [2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][15] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][16]_i_1 
       (.I0(Q[13]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [13]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][16] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][17]_i_1 
       (.I0(Q[14]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [14]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][17] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][18]_i_1 
       (.I0(Q[15]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [15]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][18] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][19]_i_1 
       (.I0(Q[16]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [16]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][19] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][1]_i_1 
       (.I0(Q[1]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [1]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][1] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][20]_i_1 
       (.I0(Q[17]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [17]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][20] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][21]_i_1 
       (.I0(Q[18]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [18]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][21] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][22]_i_1 
       (.I0(Q[19]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [19]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][22] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][23]_i_1 
       (.I0(Q[20]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [20]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][23] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][24]_i_1 
       (.I0(Q[21]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [21]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][24] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][25]_i_1 
       (.I0(Q[22]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [22]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][25] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][26]_i_1 
       (.I0(Q[23]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [23]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][26] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][27]_i_1 
       (.I0(Q[24]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [24]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][27] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][28]_i_1 
       (.I0(Q[25]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [25]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][28] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][29]_i_1 
       (.I0(\time_status_regs[27] [3]),
        .I1(\time_status_regs[26] [3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][29] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][2]_i_1 
       (.I0(Q[2]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [2]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][2] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][30]_i_1 
       (.I0(\time_status_regs[27] [4]),
        .I1(\time_status_regs[26] [4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][30] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][31]_i_1 
       (.I0(\time_status_regs[27] [5]),
        .I1(\time_status_regs[26] [5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][31] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][3]_i_1 
       (.I0(Q[3]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [3]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][3] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][4]_i_1 
       (.I0(Q[4]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [4]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][4] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][5]_i_1 
       (.I0(Q[5]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [5]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][5] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][6]_i_1 
       (.I0(Q[6]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [6]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][6] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][7]_i_1 
       (.I0(Q[7]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [7]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][7] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][8]_i_1 
       (.I0(Q[8]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [8]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][8] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][9]_i_1 
       (.I0(Q[9]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] [9]),
        .I2(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][9] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [0]),
        .Q(\data_sync[0]_0 [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [10]),
        .Q(\data_sync[0]_0 [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [11]),
        .Q(\data_sync[0]_0 [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [12]),
        .Q(\data_sync[0]_0 [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [13]),
        .Q(\data_sync[0]_0 [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [14]),
        .Q(\data_sync[0]_0 [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [15]),
        .Q(\data_sync[0]_0 [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [16]),
        .Q(\data_sync[0]_0 [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [17]),
        .Q(\data_sync[0]_0 [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [18]),
        .Q(\data_sync[0]_0 [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [19]),
        .Q(\data_sync[0]_0 [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [1]),
        .Q(\data_sync[0]_0 [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [20]),
        .Q(\data_sync[0]_0 [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [21]),
        .Q(\data_sync[0]_0 [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [22]),
        .Q(\data_sync[0]_0 [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [23]),
        .Q(\data_sync[0]_0 [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [24]),
        .Q(\data_sync[0]_0 [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [25]),
        .Q(\data_sync[0]_0 [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [26]),
        .Q(\data_sync[0]_0 [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [27]),
        .Q(\data_sync[0]_0 [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [28]),
        .Q(\data_sync[0]_0 [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [29]),
        .Q(\data_sync[0]_0 [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [2]),
        .Q(\data_sync[0]_0 [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [30]),
        .Q(\data_sync[0]_0 [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [31]),
        .Q(\data_sync[0]_0 [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][32] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [32]),
        .Q(\data_sync[0]_0 [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][33] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [33]),
        .Q(\data_sync[0]_0 [33]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][34] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [34]),
        .Q(\data_sync[0]_0 [34]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][35] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [35]),
        .Q(\data_sync[0]_0 [35]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][36] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [36]),
        .Q(\data_sync[0]_0 [36]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][37] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [37]),
        .Q(\data_sync[0]_0 [37]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][38] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [38]),
        .Q(\data_sync[0]_0 [38]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][39] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [39]),
        .Q(\data_sync[0]_0 [39]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [3]),
        .Q(\data_sync[0]_0 [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][40] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [40]),
        .Q(\data_sync[0]_0 [40]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][41] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [41]),
        .Q(\data_sync[0]_0 [41]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][42] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [42]),
        .Q(\data_sync[0]_0 [42]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][43] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [43]),
        .Q(\data_sync[0]_0 [43]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][44] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [44]),
        .Q(\data_sync[0]_0 [44]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [4]),
        .Q(\data_sync[0]_0 [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [5]),
        .Q(\data_sync[0]_0 [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [6]),
        .Q(\data_sync[0]_0 [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [7]),
        .Q(\data_sync[0]_0 [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [8]),
        .Q(\data_sync[0]_0 [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [9]),
        .Q(\data_sync[0]_0 [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [0]),
        .Q(\data_sync[1]_1 [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [10]),
        .Q(\data_sync[1]_1 [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [11]),
        .Q(\data_sync[1]_1 [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [12]),
        .Q(\data_sync[1]_1 [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [13]),
        .Q(\data_sync[1]_1 [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [14]),
        .Q(\data_sync[1]_1 [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [15]),
        .Q(\data_sync[1]_1 [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [16]),
        .Q(\data_sync[1]_1 [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [17]),
        .Q(\data_sync[1]_1 [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [18]),
        .Q(\data_sync[1]_1 [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [19]),
        .Q(\data_sync[1]_1 [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [1]),
        .Q(\data_sync[1]_1 [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [20]),
        .Q(\data_sync[1]_1 [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [21]),
        .Q(\data_sync[1]_1 [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [22]),
        .Q(\data_sync[1]_1 [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [23]),
        .Q(\data_sync[1]_1 [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [24]),
        .Q(\data_sync[1]_1 [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [25]),
        .Q(\data_sync[1]_1 [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [26]),
        .Q(\data_sync[1]_1 [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [27]),
        .Q(\data_sync[1]_1 [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [28]),
        .Q(\data_sync[1]_1 [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [29]),
        .Q(\data_sync[1]_1 [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [2]),
        .Q(\data_sync[1]_1 [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [30]),
        .Q(\data_sync[1]_1 [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [31]),
        .Q(\data_sync[1]_1 [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][32] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [32]),
        .Q(\data_sync[1]_1 [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][33] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [33]),
        .Q(\data_sync[1]_1 [33]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][34] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [34]),
        .Q(\data_sync[1]_1 [34]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][35] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [35]),
        .Q(\data_sync[1]_1 [35]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][36] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [36]),
        .Q(\data_sync[1]_1 [36]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][37] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [37]),
        .Q(\data_sync[1]_1 [37]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][38] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [38]),
        .Q(\data_sync[1]_1 [38]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][39] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [39]),
        .Q(\data_sync[1]_1 [39]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [3]),
        .Q(\data_sync[1]_1 [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][40] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [40]),
        .Q(\data_sync[1]_1 [40]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][41] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [41]),
        .Q(\data_sync[1]_1 [41]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][42] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [42]),
        .Q(\data_sync[1]_1 [42]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][43] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [43]),
        .Q(\data_sync[1]_1 [43]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][44] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [44]),
        .Q(\data_sync[1]_1 [44]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [4]),
        .Q(\data_sync[1]_1 [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [5]),
        .Q(\data_sync[1]_1 [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [6]),
        .Q(\data_sync[1]_1 [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [7]),
        .Q(\data_sync[1]_1 [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [8]),
        .Q(\data_sync[1]_1 [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [9]),
        .Q(\data_sync[1]_1 [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [0]),
        .Q(\data_sync[2]_2 [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [10]),
        .Q(\data_sync[2]_2 [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [11]),
        .Q(\data_sync[2]_2 [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [12]),
        .Q(\data_sync[2]_2 [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [13]),
        .Q(\data_sync[2]_2 [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [14]),
        .Q(\data_sync[2]_2 [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [15]),
        .Q(\data_sync[2]_2 [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [16]),
        .Q(\data_sync[2]_2 [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [17]),
        .Q(\data_sync[2]_2 [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [18]),
        .Q(\data_sync[2]_2 [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [19]),
        .Q(\data_sync[2]_2 [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [1]),
        .Q(\data_sync[2]_2 [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [20]),
        .Q(\data_sync[2]_2 [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [21]),
        .Q(\data_sync[2]_2 [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [22]),
        .Q(\data_sync[2]_2 [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [23]),
        .Q(\data_sync[2]_2 [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [24]),
        .Q(\data_sync[2]_2 [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [25]),
        .Q(\data_sync[2]_2 [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [26]),
        .Q(\data_sync[2]_2 [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [27]),
        .Q(\data_sync[2]_2 [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [28]),
        .Q(\data_sync[2]_2 [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [29]),
        .Q(\data_sync[2]_2 [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [2]),
        .Q(\data_sync[2]_2 [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [30]),
        .Q(\data_sync[2]_2 [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [31]),
        .Q(\data_sync[2]_2 [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][32] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [32]),
        .Q(\data_sync[2]_2 [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][33] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [33]),
        .Q(\data_sync[2]_2 [33]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][34] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [34]),
        .Q(\data_sync[2]_2 [34]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][35] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [35]),
        .Q(\data_sync[2]_2 [35]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][36] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [36]),
        .Q(\data_sync[2]_2 [36]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][37] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [37]),
        .Q(\data_sync[2]_2 [37]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][38] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [38]),
        .Q(\data_sync[2]_2 [38]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][39] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [39]),
        .Q(\data_sync[2]_2 [39]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [3]),
        .Q(\data_sync[2]_2 [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][40] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [40]),
        .Q(\data_sync[2]_2 [40]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][41] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [41]),
        .Q(\data_sync[2]_2 [41]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][42] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [42]),
        .Q(\data_sync[2]_2 [42]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][43] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [43]),
        .Q(\data_sync[2]_2 [43]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][44] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [44]),
        .Q(\data_sync[2]_2 [44]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [4]),
        .Q(\data_sync[2]_2 [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [5]),
        .Q(\data_sync[2]_2 [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [6]),
        .Q(\data_sync[2]_2 [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [7]),
        .Q(\data_sync[2]_2 [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [8]),
        .Q(\data_sync[2]_2 [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [9]),
        .Q(\data_sync[2]_2 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "video_clock_cross" *) 
module linux_bd_v_tc_0_0_video_clock_cross__parameterized0
   (p_526_out,
    out_data,
    p_528_out,
    \AXI4_LITE_INTERFACE.ipif_Error_reg ,
    write_ack_d2,
    write_ack_d1,
    read_ack_d2,
    read_ack_d1,
    in_data,
    aclk);
  output p_526_out;
  output [33:0]out_data;
  output p_528_out;
  output \AXI4_LITE_INTERFACE.ipif_Error_reg ;
  input write_ack_d2;
  input write_ack_d1;
  input read_ack_d2;
  input read_ack_d1;
  input [33:0]in_data;
  input aclk;

  wire \AXI4_LITE_INTERFACE.ipif_Error_reg ;
  wire aclk;
  (* async_reg = "true" *) (* shift_extract = "NO" *) (* shreg_extract = "no" *) wire [33:0]\data_sync[0]_0 ;
  (* async_reg = "true" *) (* shift_extract = "NO" *) (* shreg_extract = "no" *) wire [33:0]\data_sync[1]_1 ;
  (* async_reg = "true" *) (* shift_extract = "NO" *) (* shreg_extract = "no" *) wire [33:0]\data_sync[2]_2 ;
  (* shreg_extract = "no" *) wire [33:0]in_data;
  wire p_526_out;
  wire p_528_out;
  wire read_ack_d1;
  wire read_ack_d2;
  wire write_ack_d1;
  wire write_ack_d2;

  assign out_data[33:0] = \data_sync[2]_2 ;
  LUT6 #(
    .INIT(64'hF7F7F7F700F7F7F7)) 
    \AXI4_LITE_INTERFACE.ipif_Error_i_1 
       (.I0(read_ack_d1),
        .I1(\data_sync[2]_2 [32]),
        .I2(read_ack_d2),
        .I3(write_ack_d1),
        .I4(\data_sync[2]_2 [33]),
        .I5(write_ack_d2),
        .O(\AXI4_LITE_INTERFACE.ipif_Error_reg ));
  LUT3 #(
    .INIT(8'h40)) 
    \AXI4_LITE_INTERFACE.ipif_RdAck_i_1 
       (.I0(read_ack_d2),
        .I1(\data_sync[2]_2 [32]),
        .I2(read_ack_d1),
        .O(p_528_out));
  LUT3 #(
    .INIT(8'h40)) 
    \AXI4_LITE_INTERFACE.ipif_WrAck_i_1 
       (.I0(write_ack_d2),
        .I1(\data_sync[2]_2 [33]),
        .I2(write_ack_d1),
        .O(p_526_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[0]),
        .Q(\data_sync[0]_0 [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[10]),
        .Q(\data_sync[0]_0 [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][11] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[11]),
        .Q(\data_sync[0]_0 [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][12] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[12]),
        .Q(\data_sync[0]_0 [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][13] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[13]),
        .Q(\data_sync[0]_0 [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[14]),
        .Q(\data_sync[0]_0 [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[15]),
        .Q(\data_sync[0]_0 [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][16] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[16]),
        .Q(\data_sync[0]_0 [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][17] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[17]),
        .Q(\data_sync[0]_0 [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][18] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[18]),
        .Q(\data_sync[0]_0 [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][19] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[19]),
        .Q(\data_sync[0]_0 [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][1] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[1]),
        .Q(\data_sync[0]_0 [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][20] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[20]),
        .Q(\data_sync[0]_0 [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][21] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[21]),
        .Q(\data_sync[0]_0 [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][22] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[22]),
        .Q(\data_sync[0]_0 [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][23] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[23]),
        .Q(\data_sync[0]_0 [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][24] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[24]),
        .Q(\data_sync[0]_0 [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][25] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[25]),
        .Q(\data_sync[0]_0 [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][26] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[26]),
        .Q(\data_sync[0]_0 [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][27] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[27]),
        .Q(\data_sync[0]_0 [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][28] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[28]),
        .Q(\data_sync[0]_0 [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][29] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[29]),
        .Q(\data_sync[0]_0 [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][2] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[2]),
        .Q(\data_sync[0]_0 [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][30] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[30]),
        .Q(\data_sync[0]_0 [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][31] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[31]),
        .Q(\data_sync[0]_0 [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][32] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[32]),
        .Q(\data_sync[0]_0 [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][33] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[33]),
        .Q(\data_sync[0]_0 [33]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][3] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[3]),
        .Q(\data_sync[0]_0 [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[4]),
        .Q(\data_sync[0]_0 [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][5] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[5]),
        .Q(\data_sync[0]_0 [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[6]),
        .Q(\data_sync[0]_0 [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[7]),
        .Q(\data_sync[0]_0 [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][8] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[8]),
        .Q(\data_sync[0]_0 [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[0][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[9]),
        .Q(\data_sync[0]_0 [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [0]),
        .Q(\data_sync[1]_1 [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [10]),
        .Q(\data_sync[1]_1 [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [11]),
        .Q(\data_sync[1]_1 [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [12]),
        .Q(\data_sync[1]_1 [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [13]),
        .Q(\data_sync[1]_1 [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [14]),
        .Q(\data_sync[1]_1 [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [15]),
        .Q(\data_sync[1]_1 [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][16] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [16]),
        .Q(\data_sync[1]_1 [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][17] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [17]),
        .Q(\data_sync[1]_1 [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][18] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [18]),
        .Q(\data_sync[1]_1 [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][19] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [19]),
        .Q(\data_sync[1]_1 [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [1]),
        .Q(\data_sync[1]_1 [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][20] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [20]),
        .Q(\data_sync[1]_1 [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][21] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [21]),
        .Q(\data_sync[1]_1 [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][22] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [22]),
        .Q(\data_sync[1]_1 [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][23] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [23]),
        .Q(\data_sync[1]_1 [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][24] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [24]),
        .Q(\data_sync[1]_1 [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][25] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [25]),
        .Q(\data_sync[1]_1 [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][26] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [26]),
        .Q(\data_sync[1]_1 [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][27] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [27]),
        .Q(\data_sync[1]_1 [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][28] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [28]),
        .Q(\data_sync[1]_1 [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][29] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [29]),
        .Q(\data_sync[1]_1 [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [2]),
        .Q(\data_sync[1]_1 [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][30] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [30]),
        .Q(\data_sync[1]_1 [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][31] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [31]),
        .Q(\data_sync[1]_1 [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][32] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [32]),
        .Q(\data_sync[1]_1 [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][33] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [33]),
        .Q(\data_sync[1]_1 [33]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [3]),
        .Q(\data_sync[1]_1 [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [4]),
        .Q(\data_sync[1]_1 [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [5]),
        .Q(\data_sync[1]_1 [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [6]),
        .Q(\data_sync[1]_1 [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [7]),
        .Q(\data_sync[1]_1 [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [8]),
        .Q(\data_sync[1]_1 [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[1][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [9]),
        .Q(\data_sync[1]_1 [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [0]),
        .Q(\data_sync[2]_2 [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [10]),
        .Q(\data_sync[2]_2 [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [11]),
        .Q(\data_sync[2]_2 [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [12]),
        .Q(\data_sync[2]_2 [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [13]),
        .Q(\data_sync[2]_2 [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [14]),
        .Q(\data_sync[2]_2 [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [15]),
        .Q(\data_sync[2]_2 [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][16] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [16]),
        .Q(\data_sync[2]_2 [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][17] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [17]),
        .Q(\data_sync[2]_2 [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][18] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [18]),
        .Q(\data_sync[2]_2 [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][19] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [19]),
        .Q(\data_sync[2]_2 [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [1]),
        .Q(\data_sync[2]_2 [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][20] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [20]),
        .Q(\data_sync[2]_2 [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][21] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [21]),
        .Q(\data_sync[2]_2 [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][22] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [22]),
        .Q(\data_sync[2]_2 [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][23] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [23]),
        .Q(\data_sync[2]_2 [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][24] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [24]),
        .Q(\data_sync[2]_2 [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][25] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [25]),
        .Q(\data_sync[2]_2 [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][26] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [26]),
        .Q(\data_sync[2]_2 [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][27] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [27]),
        .Q(\data_sync[2]_2 [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][28] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [28]),
        .Q(\data_sync[2]_2 [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][29] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [29]),
        .Q(\data_sync[2]_2 [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [2]),
        .Q(\data_sync[2]_2 [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][30] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [30]),
        .Q(\data_sync[2]_2 [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][31] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [31]),
        .Q(\data_sync[2]_2 [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][32] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [32]),
        .Q(\data_sync[2]_2 [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][33] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [33]),
        .Q(\data_sync[2]_2 [33]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [3]),
        .Q(\data_sync[2]_2 [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [4]),
        .Q(\data_sync[2]_2 [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [5]),
        .Q(\data_sync[2]_2 [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [6]),
        .Q(\data_sync[2]_2 [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [7]),
        .Q(\data_sync[2]_2 [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [8]),
        .Q(\data_sync[2]_2 [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \data_sync_reg[2][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [9]),
        .Q(\data_sync[2]_2 [9]),
        .R(1'b0));
endmodule

(* C_COREGEN_PATCH = "0" *) (* C_CORE_AXI_WRITE = "544'b0000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111" *) (* C_CORE_DBUFFER = "544'b0000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100000000000000000000000000000000" *) 
(* C_CORE_DEFAULT = "544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_CORE_NUM_REGS = "17" *) (* C_FAMILY = "virtex5" *) 
(* C_GENR_AXI_WRITE = "160'b1100011111111111111011110010111111111111111111110011111100000000000000000011111100000000000000001111111111111111001111110000000000000000000000000000000000000000" *) (* C_GENR_DBUFFER = "160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_GENR_DEFAULT = "160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_GENR_NUM_REGS = "5" *) (* C_GENR_SELFCLR = "256'b0000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_HAS_AXI4_LITE = "1" *) 
(* C_HAS_IRQ = "1" *) (* C_IS_EVAL = "FALSE" *) (* C_REVISION_NUMBER = "11" *) 
(* C_SRESET_LENGTH = "2" *) (* C_S_AXI_ADDR_WIDTH = "9" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_TIMEOUT_HOURS = "8" *) (* C_TIMEOUT_MINS = "0" *) (* C_TIME_AXI_WRITE = "928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110001111111111111000000000000000000000000000000000000000000000000000000111100111100000000000000000000000001111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111" *) 
(* C_TIME_DBUFFER = "928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110001111111111111000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111" *) (* C_TIME_DEFAULT = "928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110100000000010100000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000001111111000000000000000000000110011100100000001011101110000000101110111000000101100101100000010101101110000001010000000000000101000000000000001011011001000000101101010000000101000000000000010100000000000001010000000000000101000000000000001011011001000000101101010000000101000000000000010100000000" *) (* C_TIME_NUM_REGS = "29" *) 
(* C_VERSION_MAJOR = "6" *) (* C_VERSION_MINOR = "1" *) (* C_VERSION_REVISION = "0" *) 
(* ORIG_REF_NAME = "video_ctrl" *) (* downgradeipidentifiedwarnings = "yes" *) 
module linux_bd_v_tc_0_0_video_ctrl
   (aclk,
    aclk_en,
    aresetn,
    vid_aclk,
    vid_aclk_en,
    vid_aresetn,
    reg_update,
    irq,
    resetn_out,
    core_d_out,
    ipif_addr_out,
    ipif_rnw_out,
    ipif_cs_out,
    ipif_data_out,
    \genr_control_regs[0] ,
    \genr_control_regs[1] ,
    \genr_control_regs[2] ,
    \genr_control_regs[3] ,
    \genr_control_regs[4] ,
    \genr_status_regs[0] ,
    \genr_status_regs[1] ,
    \genr_status_regs[2] ,
    \genr_status_regs[3] ,
    \genr_status_regs[4] ,
    \time_control_regs[0] ,
    \time_control_regs[1] ,
    \time_control_regs[2] ,
    \time_control_regs[3] ,
    \time_control_regs[4] ,
    \time_control_regs[5] ,
    \time_control_regs[6] ,
    \time_control_regs[7] ,
    \time_control_regs[8] ,
    \time_control_regs[9] ,
    \time_control_regs[10] ,
    \time_control_regs[11] ,
    \time_control_regs[12] ,
    \time_control_regs[13] ,
    \time_control_regs[14] ,
    \time_control_regs[15] ,
    \time_control_regs[16] ,
    \time_control_regs[17] ,
    \time_control_regs[18] ,
    \time_control_regs[19] ,
    \time_control_regs[20] ,
    \time_control_regs[21] ,
    \time_control_regs[22] ,
    \time_control_regs[23] ,
    \time_control_regs[24] ,
    \time_control_regs[25] ,
    \time_control_regs[26] ,
    \time_control_regs[27] ,
    \time_control_regs[28] ,
    \time_status_regs[0] ,
    \time_status_regs[1] ,
    \time_status_regs[2] ,
    \time_status_regs[3] ,
    \time_status_regs[4] ,
    \time_status_regs[5] ,
    \time_status_regs[6] ,
    \time_status_regs[7] ,
    \time_status_regs[8] ,
    \time_status_regs[9] ,
    \time_status_regs[10] ,
    \time_status_regs[11] ,
    \time_status_regs[12] ,
    \time_status_regs[13] ,
    \time_status_regs[14] ,
    \time_status_regs[15] ,
    \time_status_regs[16] ,
    \time_status_regs[17] ,
    \time_status_regs[18] ,
    \time_status_regs[19] ,
    \time_status_regs[20] ,
    \time_status_regs[21] ,
    \time_status_regs[22] ,
    \time_status_regs[23] ,
    \time_status_regs[24] ,
    \time_status_regs[25] ,
    \time_status_regs[26] ,
    \time_status_regs[27] ,
    \time_status_regs[28] ,
    \core_control_regs[0] ,
    \core_control_regs[1] ,
    \core_control_regs[2] ,
    \core_control_regs[3] ,
    \core_control_regs[4] ,
    \core_control_regs[5] ,
    \core_control_regs[6] ,
    \core_control_regs[7] ,
    \core_control_regs[8] ,
    \core_control_regs[9] ,
    \core_control_regs[10] ,
    \core_control_regs[11] ,
    \core_control_regs[12] ,
    \core_control_regs[13] ,
    \core_control_regs[14] ,
    \core_control_regs[15] ,
    \core_control_regs[16] ,
    \core_status_regs[0] ,
    \core_status_regs[1] ,
    \core_status_regs[2] ,
    \core_status_regs[3] ,
    \core_status_regs[4] ,
    \core_status_regs[5] ,
    \core_status_regs[6] ,
    \core_status_regs[7] ,
    \core_status_regs[8] ,
    \core_status_regs[9] ,
    \core_status_regs[10] ,
    \core_status_regs[11] ,
    \core_status_regs[12] ,
    \core_status_regs[13] ,
    \core_status_regs[14] ,
    \core_status_regs[15] ,
    \core_status_regs[16] ,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready);
  input aclk;
  input aclk_en;
  input aresetn;
  input vid_aclk;
  input vid_aclk_en;
  input vid_aresetn;
  input reg_update;
  output irq;
  output resetn_out;
  output core_d_out;
  output [8:0]ipif_addr_out;
  output ipif_rnw_out;
  output ipif_cs_out;
  output [31:0]ipif_data_out;
  output [31:0]\genr_control_regs[0] ;
  output [31:0]\genr_control_regs[1] ;
  output [31:0]\genr_control_regs[2] ;
  output [31:0]\genr_control_regs[3] ;
  output [31:0]\genr_control_regs[4] ;
  input [31:0]\genr_status_regs[0] ;
  input [31:0]\genr_status_regs[1] ;
  input [31:0]\genr_status_regs[2] ;
  input [31:0]\genr_status_regs[3] ;
  input [31:0]\genr_status_regs[4] ;
  output [31:0]\time_control_regs[0] ;
  output [31:0]\time_control_regs[1] ;
  output [31:0]\time_control_regs[2] ;
  output [31:0]\time_control_regs[3] ;
  output [31:0]\time_control_regs[4] ;
  output [31:0]\time_control_regs[5] ;
  output [31:0]\time_control_regs[6] ;
  output [31:0]\time_control_regs[7] ;
  output [31:0]\time_control_regs[8] ;
  output [31:0]\time_control_regs[9] ;
  output [31:0]\time_control_regs[10] ;
  output [31:0]\time_control_regs[11] ;
  output [31:0]\time_control_regs[12] ;
  output [31:0]\time_control_regs[13] ;
  output [31:0]\time_control_regs[14] ;
  output [31:0]\time_control_regs[15] ;
  output [31:0]\time_control_regs[16] ;
  output [31:0]\time_control_regs[17] ;
  output [31:0]\time_control_regs[18] ;
  output [31:0]\time_control_regs[19] ;
  output [31:0]\time_control_regs[20] ;
  output [31:0]\time_control_regs[21] ;
  output [31:0]\time_control_regs[22] ;
  output [31:0]\time_control_regs[23] ;
  output [31:0]\time_control_regs[24] ;
  output [31:0]\time_control_regs[25] ;
  output [31:0]\time_control_regs[26] ;
  output [31:0]\time_control_regs[27] ;
  output [31:0]\time_control_regs[28] ;
  input [31:0]\time_status_regs[0] ;
  input [31:0]\time_status_regs[1] ;
  input [31:0]\time_status_regs[2] ;
  input [31:0]\time_status_regs[3] ;
  input [31:0]\time_status_regs[4] ;
  input [31:0]\time_status_regs[5] ;
  input [31:0]\time_status_regs[6] ;
  input [31:0]\time_status_regs[7] ;
  input [31:0]\time_status_regs[8] ;
  input [31:0]\time_status_regs[9] ;
  input [31:0]\time_status_regs[10] ;
  input [31:0]\time_status_regs[11] ;
  input [31:0]\time_status_regs[12] ;
  input [31:0]\time_status_regs[13] ;
  input [31:0]\time_status_regs[14] ;
  input [31:0]\time_status_regs[15] ;
  input [31:0]\time_status_regs[16] ;
  input [31:0]\time_status_regs[17] ;
  input [31:0]\time_status_regs[18] ;
  input [31:0]\time_status_regs[19] ;
  input [31:0]\time_status_regs[20] ;
  input [31:0]\time_status_regs[21] ;
  input [31:0]\time_status_regs[22] ;
  input [31:0]\time_status_regs[23] ;
  input [31:0]\time_status_regs[24] ;
  input [31:0]\time_status_regs[25] ;
  input [31:0]\time_status_regs[26] ;
  input [31:0]\time_status_regs[27] ;
  input [31:0]\time_status_regs[28] ;
  output [31:0]\core_control_regs[0] ;
  output [31:0]\core_control_regs[1] ;
  output [31:0]\core_control_regs[2] ;
  output [31:0]\core_control_regs[3] ;
  output [31:0]\core_control_regs[4] ;
  output [31:0]\core_control_regs[5] ;
  output [31:0]\core_control_regs[6] ;
  output [31:0]\core_control_regs[7] ;
  output [31:0]\core_control_regs[8] ;
  output [31:0]\core_control_regs[9] ;
  output [31:0]\core_control_regs[10] ;
  output [31:0]\core_control_regs[11] ;
  output [31:0]\core_control_regs[12] ;
  output [31:0]\core_control_regs[13] ;
  output [31:0]\core_control_regs[14] ;
  output [31:0]\core_control_regs[15] ;
  output [31:0]\core_control_regs[16] ;
  input [31:0]\core_status_regs[0] ;
  input [31:0]\core_status_regs[1] ;
  input [31:0]\core_status_regs[2] ;
  input [31:0]\core_status_regs[3] ;
  input [31:0]\core_status_regs[4] ;
  input [31:0]\core_status_regs[5] ;
  input [31:0]\core_status_regs[6] ;
  input [31:0]\core_status_regs[7] ;
  input [31:0]\core_status_regs[8] ;
  input [31:0]\core_status_regs[9] ;
  input [31:0]\core_status_regs[10] ;
  input [31:0]\core_status_regs[11] ;
  input [31:0]\core_status_regs[12] ;
  input [31:0]\core_status_regs[13] ;
  input [31:0]\core_status_regs[14] ;
  input [31:0]\core_status_regs[15] ;
  input [31:0]\core_status_regs[16] ;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;

  wire \<const0> ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_0 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_0 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_33 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_34 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_35 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_36 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_37 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_38 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_39 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_40 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_41 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_42 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_43 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_44 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_45 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_46 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_47 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_48 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_49 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_50 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_51 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_52 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_53 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_54 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_55 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_56 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_57 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_58 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_59 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_60 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_61 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_62 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_63 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_64 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_65 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_66 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_67 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_68 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_69 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_70 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_71 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_72 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_73 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_74 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_75 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_76 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_77 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_78 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_79 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_80 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_81 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_82 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_83 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_84 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_85 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_86 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_87 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_88 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_89 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_90 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_91 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_92 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_93 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_94 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_95 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_96 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_97 ;
  wire \AXI4_LITE_INTERFACE.SYNC2PROCCLK_I_n_36 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_0 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_100 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_101 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_136 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_137 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_138 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_139 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_140 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_141 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_142 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_143 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_144 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_145 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_146 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_147 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_148 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_149 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_150 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_151 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_152 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_153 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_154 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_155 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_156 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_157 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_171 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_172 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_173 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_174 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_175 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_176 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_177 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_178 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_179 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_180 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_181 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_182 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_183 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_184 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_185 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_186 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_187 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_188 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_189 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_190 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_191 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_192 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_193 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_194 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_195 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_196 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_197 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_198 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_199 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_200 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_201 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_202 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_203 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_204 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_205 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_206 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_207 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_208 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_209 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_210 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_211 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_212 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_213 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_214 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_215 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_216 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_217 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_218 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_219 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_220 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_221 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_222 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_223 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_224 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_225 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_226 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_227 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_228 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_229 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_230 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_231 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_232 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_233 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_234 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_235 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_236 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_237 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_238 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_239 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_240 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_241 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_242 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_243 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_244 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_245 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_246 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_247 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_248 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_249 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_250 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_251 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_252 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_253 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_254 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_255 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_256 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_257 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_258 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_259 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_260 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_261 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_262 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_263 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_264 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_265 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_266 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_267 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_268 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_269 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_270 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_271 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_272 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_273 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_274 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_275 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_276 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_277 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_278 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_279 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_280 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_281 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_282 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_283 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_284 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_285 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_286 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_287 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_288 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_289 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_290 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_291 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_292 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_293 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_294 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_295 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_296 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_297 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_298 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_299 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_300 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_301 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_302 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_303 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_304 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_305 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_306 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_307 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_308 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_309 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_310 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_311 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_312 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_313 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_314 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_315 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_316 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_317 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_318 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_319 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_320 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_321 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_322 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_323 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_324 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_325 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_326 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_327 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_328 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_329 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_330 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_331 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_332 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_333 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_334 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_335 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_336 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_337 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_338 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_339 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_340 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_341 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_342 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_343 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_344 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_345 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_346 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_347 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_348 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_349 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_350 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_351 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_352 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_353 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_354 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_355 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_356 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_357 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_358 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_359 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_360 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_361 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_362 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_363 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_364 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_365 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_366 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_367 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_368 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_369 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_370 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_371 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_372 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_373 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_374 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_375 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_376 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_377 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_378 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_379 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_380 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_381 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_382 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_383 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_384 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_385 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_386 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_387 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_388 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_389 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_390 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_391 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_392 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_393 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_394 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_395 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_396 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_397 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_398 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_399 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_400 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_401 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_402 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_403 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_404 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_405 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_406 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_407 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_408 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_409 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_410 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_411 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_412 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_413 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_414 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_415 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_416 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_417 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_418 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_419 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_420 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_421 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_422 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_423 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_424 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_425 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_426 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_427 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_428 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_429 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_43 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_430 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_431 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_432 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_433 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_434 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_435 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_436 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_437 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_438 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_439 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_44 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_440 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_441 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_442 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_443 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_444 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_445 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_446 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_447 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_448 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_449 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_45 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_450 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_451 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_452 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_453 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_454 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_455 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_456 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_457 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_458 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_459 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_46 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_460 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_461 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_462 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_463 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_464 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_465 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_466 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_467 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_468 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_469 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_47 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_470 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_471 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_472 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_473 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_474 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_475 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_476 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_477 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_478 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_479 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_48 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_480 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_481 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_482 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_483 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_484 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_485 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_486 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_487 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_488 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_489 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_49 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_490 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_491 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_492 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_493 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_494 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_495 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_496 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_497 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_498 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_499 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_50 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_500 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_501 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_502 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_503 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_504 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_505 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_506 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_507 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_508 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_509 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_51 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_510 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_511 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_512 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_513 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_514 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_515 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_516 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_517 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_518 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_519 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_52 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_520 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_521 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_522 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_523 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_524 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_525 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_526 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_527 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_528 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_529 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_53 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_530 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_531 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_532 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_533 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_534 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_535 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_536 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_537 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_538 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_539 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_54 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_540 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_541 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_542 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_543 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_544 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_545 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_546 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_547 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_548 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_549 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_550 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_551 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_552 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_553 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_554 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_555 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_556 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_557 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_558 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_559 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_560 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_561 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_562 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_563 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_564 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_565 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_566 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_567 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_568 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_569 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_570 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_571 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_572 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_573 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_574 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_575 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_576 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_577 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_578 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_579 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_580 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_581 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_582 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_583 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_584 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_585 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_586 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_587 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_588 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_589 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_590 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_591 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_592 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_593 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_594 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_595 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_596 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_597 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_598 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_599 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_600 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_601 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_602 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_603 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_604 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_605 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_606 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_607 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_608 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_609 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_610 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_611 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_612 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_613 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_614 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_615 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_616 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_617 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_618 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_619 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_620 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_621 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_622 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_623 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_624 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_625 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_626 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_627 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_628 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_629 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_630 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_631 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_632 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_633 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_634 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_635 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_636 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_637 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_638 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_639 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_640 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_641 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_642 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_643 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_644 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_645 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_646 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_647 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_648 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_67 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_68 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_69 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_70 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_71 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_72 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_73 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_74 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_75 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_76 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_77 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_78 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_79 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_80 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_81 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_82 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_83 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_84 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_85 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_86 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_87 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_88 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_89 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_90 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_91 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_92 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_93 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_94 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_95 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_96 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_97 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_98 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_99 ;
  wire [507:0]\AXI4_LITE_INTERFACE.core_regs_reg ;
  wire \AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1_n_0 ;
  wire \AXI4_LITE_INTERFACE.read_ack_d_reg[3]_AXI4_LITE_INTERFACE.read_ack_d_reg_r_2_n_0 ;
  wire \AXI4_LITE_INTERFACE.read_ack_d_reg_gate_n_0 ;
  wire \AXI4_LITE_INTERFACE.read_ack_d_reg_r_0_n_0 ;
  wire \AXI4_LITE_INTERFACE.read_ack_d_reg_r_1_n_0 ;
  wire \AXI4_LITE_INTERFACE.read_ack_d_reg_r_2_n_0 ;
  wire \AXI4_LITE_INTERFACE.read_ack_d_reg_r_n_0 ;
  wire \AXI4_LITE_INTERFACE.read_ack_reg_r_n_0 ;
  wire \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ;
  wire \AXI4_LITE_INTERFACE.write_ack_int_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[0]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[10]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[11]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[12]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[13]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[14]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[15]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[16]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[16]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[17]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[17]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[18]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[18]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[19]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[19]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[1]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[20]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[20]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[21]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[21]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[22]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[23]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[24]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[25]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[26]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[27]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[28]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[29]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[2]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[30]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[31]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[3]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[4]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[5]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[6]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[7]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[8]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[9]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[0]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[10]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[10]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[11]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[11]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[12]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[12]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[13]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[13]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[14]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[15]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[16]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[16]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[17]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[17]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[18]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[18]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[19]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[19]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[1]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[20]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[20]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[21]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[21]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[22]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[22]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[23]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[23]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[24]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[24]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[25]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[25]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[26]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[26]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[27]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[27]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[28]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[28]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[29]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[29]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[2]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[30]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[30]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[31]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[31]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[3]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[4]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[5]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[6]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[7]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[8]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[8]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[9]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[9]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat_reg_n_0_[31] ;
  wire \GEN_HAS_IRQ.irq_i_10_n_0 ;
  wire \GEN_HAS_IRQ.irq_i_1_n_0 ;
  wire \GEN_HAS_IRQ.irq_i_2_n_0 ;
  wire \GEN_HAS_IRQ.irq_i_3_n_0 ;
  wire \GEN_HAS_IRQ.irq_i_4_n_0 ;
  wire \GEN_HAS_IRQ.irq_i_5_n_0 ;
  wire \GEN_HAS_IRQ.irq_i_6_n_0 ;
  wire \GEN_HAS_IRQ.irq_i_7_n_0 ;
  wire \GEN_HAS_IRQ.irq_i_8_n_0 ;
  wire \GEN_HAS_IRQ.irq_i_9_n_0 ;
  wire aclk;
  wire aclk_en;
  wire aresetn;
  wire [27:0]\^core_control_regs[0] ;
  wire [27:0]\^core_control_regs[10] ;
  wire [27:0]\^core_control_regs[11] ;
  wire [27:0]\^core_control_regs[12] ;
  wire [27:0]\^core_control_regs[13] ;
  wire [27:0]\^core_control_regs[14] ;
  wire [27:0]\^core_control_regs[15] ;
  wire [27:0]\^core_control_regs[16] ;
  wire [27:0]\^core_control_regs[1] ;
  wire [27:0]\^core_control_regs[2] ;
  wire [27:0]\^core_control_regs[3] ;
  wire [27:0]\^core_control_regs[4] ;
  wire [27:0]\^core_control_regs[5] ;
  wire [27:0]\^core_control_regs[6] ;
  wire [27:0]\^core_control_regs[7] ;
  wire [27:0]\^core_control_regs[8] ;
  wire [27:0]\^core_control_regs[9] ;
  wire [27:27]\core_control_regs_int[0] ;
  wire [27:27]\core_control_regs_int[10] ;
  wire [27:27]\core_control_regs_int[11] ;
  wire [27:27]\core_control_regs_int[12] ;
  wire [27:27]\core_control_regs_int[13] ;
  wire [27:27]\core_control_regs_int[14] ;
  wire [27:27]\core_control_regs_int[15] ;
  wire [27:27]\core_control_regs_int[16] ;
  wire [27:27]\core_control_regs_int[1] ;
  wire [27:27]\core_control_regs_int[2] ;
  wire [27:27]\core_control_regs_int[3] ;
  wire [27:27]\core_control_regs_int[4] ;
  wire [27:27]\core_control_regs_int[5] ;
  wire [27:27]\core_control_regs_int[6] ;
  wire [27:27]\core_control_regs_int[7] ;
  wire [27:27]\core_control_regs_int[8] ;
  wire [27:27]\core_control_regs_int[9] ;
  wire [31:0]core_data;
  wire [31:0]\core_status_regs[0] ;
  wire [31:0]\core_status_regs[10] ;
  wire [31:0]\core_status_regs[11] ;
  wire [31:0]\core_status_regs[12] ;
  wire [31:0]\core_status_regs[13] ;
  wire [31:0]\core_status_regs[14] ;
  wire [31:0]\core_status_regs[15] ;
  wire [31:0]\core_status_regs[16] ;
  wire [31:0]\core_status_regs[1] ;
  wire [31:0]\core_status_regs[2] ;
  wire [31:0]\core_status_regs[3] ;
  wire [31:0]\core_status_regs[4] ;
  wire [31:0]\core_status_regs[5] ;
  wire [31:0]\core_status_regs[6] ;
  wire [31:0]\core_status_regs[7] ;
  wire [31:0]\core_status_regs[8] ;
  wire [31:0]\core_status_regs[9] ;
  wire [31:0]\^genr_control_regs[0] ;
  wire [31:8]\^genr_control_regs[1] ;
  wire [21:16]\^genr_control_regs[2] ;
  wire [31:8]\^genr_control_regs[3] ;
  wire [31:31]\genr_control_regs_int[0] ;
  wire [31:31]\genr_control_regs_int[3] ;
  wire [31:0]genr_data;
  wire [841:768]genr_regs;
  wire [31:0]\genr_status_regs[0] ;
  wire [31:0]\genr_status_regs[1] ;
  wire [31:0]\genr_status_regs[2] ;
  wire [31:0]\genr_status_regs[3] ;
  wire [30:0]\genr_status_regs_int_reg[1] ;
  wire [31:0]intr_err;
  wire [21:16]intr_err_clr_d;
  wire [31:0]intr_err_set_d;
  wire [31:8]intr_stat_clr_d;
  wire [31:0]intr_stat_set_d;
  (* MAX_FANOUT = "128" *) (* RTL_MAX_FANOUT = "found" *) wire [8:0]ipif_Addr;
  wire ipif_Error;
  wire ipif_RdAck;
  wire [31:0]ipif_RdData;
  wire ipif_WrAck;
  wire ipif_cs_out;
  wire [31:0]ipif_data_out;
  wire [8:0]ipif_proc_Addr_int;
  wire [1:0]ipif_proc_CS;
  wire ipif_proc_RNW;
  wire ipif_rnw_out;
  wire irq;
  wire p_0_in;
  wire p_0_in_0;
  wire [33:0]p_144_out;
  wire p_24_in;
  wire [6:6]p_2_out;
  wire p_456_out;
  wire p_526_out;
  wire p_528_out;
  wire p_533_out;
  wire p_534_out;
  wire p_535_out;
  wire [5:0]p_6_out;
  wire [44:0]proc_sync1;
  wire [4:4]read_ack_d;
  wire read_ack_d1;
  wire read_ack_d2;
  wire reg_update;
  wire resetn_out;
  wire [8:0]s_axi_araddr;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:1]\^s_axi_bresp ;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:1]\^s_axi_rresp ;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [28:28]\time_control_regs2_int[16] ;
  wire [28:0]\time_control_regs2_int[20] ;
  wire [28:0]\time_control_regs2_int[21] ;
  wire [28:0]\time_control_regs2_int[22] ;
  wire [28:0]\time_control_regs2_int[23] ;
  wire [28:0]\time_control_regs2_int[24] ;
  wire [28:0]\time_control_regs2_int[25] ;
  wire [28:0]\time_control_regs2_int[26] ;
  wire [28:0]\time_control_regs2_int[27] ;
  wire [28:0]\time_control_regs2_int[28] ;
  wire [28:0]\^time_control_regs[16] ;
  wire [9:0]\^time_control_regs[18] ;
  wire [6:0]\^time_control_regs[19] ;
  wire [28:0]\^time_control_regs[20] ;
  wire [28:0]\^time_control_regs[21] ;
  wire [28:0]\^time_control_regs[22] ;
  wire [28:0]\^time_control_regs[23] ;
  wire [28:0]\^time_control_regs[24] ;
  wire [28:0]\^time_control_regs[25] ;
  wire [28:0]\^time_control_regs[26] ;
  wire [28:0]\^time_control_regs[27] ;
  wire [28:0]\^time_control_regs[28] ;
  wire [28:28]\time_control_regs_int[16] ;
  wire [6:6]\time_control_regs_int[18] ;
  wire [28:28]\time_control_regs_int[20] ;
  wire [28:28]\time_control_regs_int[21] ;
  wire [28:28]\time_control_regs_int[22] ;
  wire [28:28]\time_control_regs_int[23] ;
  wire [28:28]\time_control_regs_int[24] ;
  wire [28:28]\time_control_regs_int[25] ;
  wire [28:28]\time_control_regs_int[26] ;
  wire [28:28]\time_control_regs_int[27] ;
  wire [28:28]\time_control_regs_int[28] ;
  wire [31:0]\time_status_regs[0] ;
  wire [31:0]\time_status_regs[10] ;
  wire [31:0]\time_status_regs[11] ;
  wire [31:0]\time_status_regs[12] ;
  wire [31:0]\time_status_regs[13] ;
  wire [31:0]\time_status_regs[14] ;
  wire [31:0]\time_status_regs[15] ;
  wire [31:0]\time_status_regs[16] ;
  wire [31:0]\time_status_regs[17] ;
  wire [31:0]\time_status_regs[18] ;
  wire [31:0]\time_status_regs[19] ;
  wire [31:0]\time_status_regs[1] ;
  wire [31:0]\time_status_regs[20] ;
  wire [31:0]\time_status_regs[21] ;
  wire [31:0]\time_status_regs[22] ;
  wire [31:0]\time_status_regs[23] ;
  wire [31:0]\time_status_regs[24] ;
  wire [31:0]\time_status_regs[25] ;
  wire [31:0]\time_status_regs[26] ;
  wire [31:0]\time_status_regs[27] ;
  wire [31:0]\time_status_regs[28] ;
  wire [31:0]\time_status_regs[2] ;
  wire [31:0]\time_status_regs[3] ;
  wire [31:0]\time_status_regs[4] ;
  wire [31:0]\time_status_regs[5] ;
  wire [31:0]\time_status_regs[6] ;
  wire [31:0]\time_status_regs[7] ;
  wire [31:0]\time_status_regs[8] ;
  wire [31:0]\time_status_regs[9] ;
  wire vid_aclk;
  wire vid_aclk_en;
  wire vid_aresetn;
  wire write_ack;
  wire write_ack_d1;
  wire write_ack_d2;
  wire write_ack_e1;
  wire write_ack_e2;
  wire write_ack_int;

  assign \core_control_regs[0] [31] = \<const0> ;
  assign \core_control_regs[0] [30] = \<const0> ;
  assign \core_control_regs[0] [29] = \<const0> ;
  assign \core_control_regs[0] [28] = \<const0> ;
  assign \core_control_regs[0] [27:16] = \^core_control_regs[0] [27:16];
  assign \core_control_regs[0] [15] = \<const0> ;
  assign \core_control_regs[0] [14] = \<const0> ;
  assign \core_control_regs[0] [13] = \<const0> ;
  assign \core_control_regs[0] [12] = \<const0> ;
  assign \core_control_regs[0] [11:0] = \^core_control_regs[0] [11:0];
  assign \core_control_regs[10] [31] = \<const0> ;
  assign \core_control_regs[10] [30] = \<const0> ;
  assign \core_control_regs[10] [29] = \<const0> ;
  assign \core_control_regs[10] [28] = \<const0> ;
  assign \core_control_regs[10] [27:16] = \^core_control_regs[10] [27:16];
  assign \core_control_regs[10] [15] = \<const0> ;
  assign \core_control_regs[10] [14] = \<const0> ;
  assign \core_control_regs[10] [13] = \<const0> ;
  assign \core_control_regs[10] [12] = \<const0> ;
  assign \core_control_regs[10] [11:0] = \^core_control_regs[10] [11:0];
  assign \core_control_regs[11] [31] = \<const0> ;
  assign \core_control_regs[11] [30] = \<const0> ;
  assign \core_control_regs[11] [29] = \<const0> ;
  assign \core_control_regs[11] [28] = \<const0> ;
  assign \core_control_regs[11] [27:16] = \^core_control_regs[11] [27:16];
  assign \core_control_regs[11] [15] = \<const0> ;
  assign \core_control_regs[11] [14] = \<const0> ;
  assign \core_control_regs[11] [13] = \<const0> ;
  assign \core_control_regs[11] [12] = \<const0> ;
  assign \core_control_regs[11] [11:0] = \^core_control_regs[11] [11:0];
  assign \core_control_regs[12] [31] = \<const0> ;
  assign \core_control_regs[12] [30] = \<const0> ;
  assign \core_control_regs[12] [29] = \<const0> ;
  assign \core_control_regs[12] [28] = \<const0> ;
  assign \core_control_regs[12] [27:16] = \^core_control_regs[12] [27:16];
  assign \core_control_regs[12] [15] = \<const0> ;
  assign \core_control_regs[12] [14] = \<const0> ;
  assign \core_control_regs[12] [13] = \<const0> ;
  assign \core_control_regs[12] [12] = \<const0> ;
  assign \core_control_regs[12] [11:0] = \^core_control_regs[12] [11:0];
  assign \core_control_regs[13] [31] = \<const0> ;
  assign \core_control_regs[13] [30] = \<const0> ;
  assign \core_control_regs[13] [29] = \<const0> ;
  assign \core_control_regs[13] [28] = \<const0> ;
  assign \core_control_regs[13] [27:16] = \^core_control_regs[13] [27:16];
  assign \core_control_regs[13] [15] = \<const0> ;
  assign \core_control_regs[13] [14] = \<const0> ;
  assign \core_control_regs[13] [13] = \<const0> ;
  assign \core_control_regs[13] [12] = \<const0> ;
  assign \core_control_regs[13] [11:0] = \^core_control_regs[13] [11:0];
  assign \core_control_regs[14] [31] = \<const0> ;
  assign \core_control_regs[14] [30] = \<const0> ;
  assign \core_control_regs[14] [29] = \<const0> ;
  assign \core_control_regs[14] [28] = \<const0> ;
  assign \core_control_regs[14] [27:16] = \^core_control_regs[14] [27:16];
  assign \core_control_regs[14] [15] = \<const0> ;
  assign \core_control_regs[14] [14] = \<const0> ;
  assign \core_control_regs[14] [13] = \<const0> ;
  assign \core_control_regs[14] [12] = \<const0> ;
  assign \core_control_regs[14] [11:0] = \^core_control_regs[14] [11:0];
  assign \core_control_regs[15] [31] = \<const0> ;
  assign \core_control_regs[15] [30] = \<const0> ;
  assign \core_control_regs[15] [29] = \<const0> ;
  assign \core_control_regs[15] [28] = \<const0> ;
  assign \core_control_regs[15] [27:16] = \^core_control_regs[15] [27:16];
  assign \core_control_regs[15] [15] = \<const0> ;
  assign \core_control_regs[15] [14] = \<const0> ;
  assign \core_control_regs[15] [13] = \<const0> ;
  assign \core_control_regs[15] [12] = \<const0> ;
  assign \core_control_regs[15] [11:0] = \^core_control_regs[15] [11:0];
  assign \core_control_regs[16] [31] = \<const0> ;
  assign \core_control_regs[16] [30] = \<const0> ;
  assign \core_control_regs[16] [29] = \<const0> ;
  assign \core_control_regs[16] [28] = \<const0> ;
  assign \core_control_regs[16] [27:16] = \^core_control_regs[16] [27:16];
  assign \core_control_regs[16] [15] = \<const0> ;
  assign \core_control_regs[16] [14] = \<const0> ;
  assign \core_control_regs[16] [13] = \<const0> ;
  assign \core_control_regs[16] [12] = \<const0> ;
  assign \core_control_regs[16] [11:0] = \^core_control_regs[16] [11:0];
  assign \core_control_regs[1] [31] = \<const0> ;
  assign \core_control_regs[1] [30] = \<const0> ;
  assign \core_control_regs[1] [29] = \<const0> ;
  assign \core_control_regs[1] [28] = \<const0> ;
  assign \core_control_regs[1] [27:16] = \^core_control_regs[1] [27:16];
  assign \core_control_regs[1] [15] = \<const0> ;
  assign \core_control_regs[1] [14] = \<const0> ;
  assign \core_control_regs[1] [13] = \<const0> ;
  assign \core_control_regs[1] [12] = \<const0> ;
  assign \core_control_regs[1] [11:0] = \^core_control_regs[1] [11:0];
  assign \core_control_regs[2] [31] = \<const0> ;
  assign \core_control_regs[2] [30] = \<const0> ;
  assign \core_control_regs[2] [29] = \<const0> ;
  assign \core_control_regs[2] [28] = \<const0> ;
  assign \core_control_regs[2] [27:16] = \^core_control_regs[2] [27:16];
  assign \core_control_regs[2] [15] = \<const0> ;
  assign \core_control_regs[2] [14] = \<const0> ;
  assign \core_control_regs[2] [13] = \<const0> ;
  assign \core_control_regs[2] [12] = \<const0> ;
  assign \core_control_regs[2] [11:0] = \^core_control_regs[2] [11:0];
  assign \core_control_regs[3] [31] = \<const0> ;
  assign \core_control_regs[3] [30] = \<const0> ;
  assign \core_control_regs[3] [29] = \<const0> ;
  assign \core_control_regs[3] [28] = \<const0> ;
  assign \core_control_regs[3] [27:16] = \^core_control_regs[3] [27:16];
  assign \core_control_regs[3] [15] = \<const0> ;
  assign \core_control_regs[3] [14] = \<const0> ;
  assign \core_control_regs[3] [13] = \<const0> ;
  assign \core_control_regs[3] [12] = \<const0> ;
  assign \core_control_regs[3] [11:0] = \^core_control_regs[3] [11:0];
  assign \core_control_regs[4] [31] = \<const0> ;
  assign \core_control_regs[4] [30] = \<const0> ;
  assign \core_control_regs[4] [29] = \<const0> ;
  assign \core_control_regs[4] [28] = \<const0> ;
  assign \core_control_regs[4] [27:16] = \^core_control_regs[4] [27:16];
  assign \core_control_regs[4] [15] = \<const0> ;
  assign \core_control_regs[4] [14] = \<const0> ;
  assign \core_control_regs[4] [13] = \<const0> ;
  assign \core_control_regs[4] [12] = \<const0> ;
  assign \core_control_regs[4] [11:0] = \^core_control_regs[4] [11:0];
  assign \core_control_regs[5] [31] = \<const0> ;
  assign \core_control_regs[5] [30] = \<const0> ;
  assign \core_control_regs[5] [29] = \<const0> ;
  assign \core_control_regs[5] [28] = \<const0> ;
  assign \core_control_regs[5] [27:16] = \^core_control_regs[5] [27:16];
  assign \core_control_regs[5] [15] = \<const0> ;
  assign \core_control_regs[5] [14] = \<const0> ;
  assign \core_control_regs[5] [13] = \<const0> ;
  assign \core_control_regs[5] [12] = \<const0> ;
  assign \core_control_regs[5] [11:0] = \^core_control_regs[5] [11:0];
  assign \core_control_regs[6] [31] = \<const0> ;
  assign \core_control_regs[6] [30] = \<const0> ;
  assign \core_control_regs[6] [29] = \<const0> ;
  assign \core_control_regs[6] [28] = \<const0> ;
  assign \core_control_regs[6] [27:16] = \^core_control_regs[6] [27:16];
  assign \core_control_regs[6] [15] = \<const0> ;
  assign \core_control_regs[6] [14] = \<const0> ;
  assign \core_control_regs[6] [13] = \<const0> ;
  assign \core_control_regs[6] [12] = \<const0> ;
  assign \core_control_regs[6] [11:0] = \^core_control_regs[6] [11:0];
  assign \core_control_regs[7] [31] = \<const0> ;
  assign \core_control_regs[7] [30] = \<const0> ;
  assign \core_control_regs[7] [29] = \<const0> ;
  assign \core_control_regs[7] [28] = \<const0> ;
  assign \core_control_regs[7] [27:16] = \^core_control_regs[7] [27:16];
  assign \core_control_regs[7] [15] = \<const0> ;
  assign \core_control_regs[7] [14] = \<const0> ;
  assign \core_control_regs[7] [13] = \<const0> ;
  assign \core_control_regs[7] [12] = \<const0> ;
  assign \core_control_regs[7] [11:0] = \^core_control_regs[7] [11:0];
  assign \core_control_regs[8] [31] = \<const0> ;
  assign \core_control_regs[8] [30] = \<const0> ;
  assign \core_control_regs[8] [29] = \<const0> ;
  assign \core_control_regs[8] [28] = \<const0> ;
  assign \core_control_regs[8] [27:16] = \^core_control_regs[8] [27:16];
  assign \core_control_regs[8] [15] = \<const0> ;
  assign \core_control_regs[8] [14] = \<const0> ;
  assign \core_control_regs[8] [13] = \<const0> ;
  assign \core_control_regs[8] [12] = \<const0> ;
  assign \core_control_regs[8] [11:0] = \^core_control_regs[8] [11:0];
  assign \core_control_regs[9] [31] = \<const0> ;
  assign \core_control_regs[9] [30] = \<const0> ;
  assign \core_control_regs[9] [29] = \<const0> ;
  assign \core_control_regs[9] [28] = \<const0> ;
  assign \core_control_regs[9] [27:16] = \^core_control_regs[9] [27:16];
  assign \core_control_regs[9] [15] = \<const0> ;
  assign \core_control_regs[9] [14] = \<const0> ;
  assign \core_control_regs[9] [13] = \<const0> ;
  assign \core_control_regs[9] [12] = \<const0> ;
  assign \core_control_regs[9] [11:0] = \^core_control_regs[9] [11:0];
  assign core_d_out = \<const0> ;
  assign \genr_control_regs[0] [31:30] = \^genr_control_regs[0] [31:30];
  assign \genr_control_regs[0] [29] = \<const0> ;
  assign \genr_control_regs[0] [28] = \<const0> ;
  assign \genr_control_regs[0] [27] = \<const0> ;
  assign \genr_control_regs[0] [26:13] = \^genr_control_regs[0] [26:13];
  assign \genr_control_regs[0] [12] = \<const0> ;
  assign \genr_control_regs[0] [11:8] = \^genr_control_regs[0] [11:8];
  assign \genr_control_regs[0] [7] = \<const0> ;
  assign \genr_control_regs[0] [6] = \<const0> ;
  assign \genr_control_regs[0] [5] = \^genr_control_regs[0] [5];
  assign \genr_control_regs[0] [4] = \<const0> ;
  assign \genr_control_regs[0] [3:0] = \^genr_control_regs[0] [3:0];
  assign \genr_control_regs[1] [31:16] = \^genr_control_regs[1] [31:16];
  assign \genr_control_regs[1] [15] = \<const0> ;
  assign \genr_control_regs[1] [14] = \<const0> ;
  assign \genr_control_regs[1] [13:8] = \^genr_control_regs[1] [13:8];
  assign \genr_control_regs[1] [7] = \<const0> ;
  assign \genr_control_regs[1] [6] = \<const0> ;
  assign \genr_control_regs[1] [5] = \<const0> ;
  assign \genr_control_regs[1] [4] = \<const0> ;
  assign \genr_control_regs[1] [3] = \<const0> ;
  assign \genr_control_regs[1] [2] = \<const0> ;
  assign \genr_control_regs[1] [1] = \<const0> ;
  assign \genr_control_regs[1] [0] = \<const0> ;
  assign \genr_control_regs[2] [31] = \<const0> ;
  assign \genr_control_regs[2] [30] = \<const0> ;
  assign \genr_control_regs[2] [29] = \<const0> ;
  assign \genr_control_regs[2] [28] = \<const0> ;
  assign \genr_control_regs[2] [27] = \<const0> ;
  assign \genr_control_regs[2] [26] = \<const0> ;
  assign \genr_control_regs[2] [25] = \<const0> ;
  assign \genr_control_regs[2] [24] = \<const0> ;
  assign \genr_control_regs[2] [23] = \<const0> ;
  assign \genr_control_regs[2] [22] = \<const0> ;
  assign \genr_control_regs[2] [21:16] = \^genr_control_regs[2] [21:16];
  assign \genr_control_regs[2] [15] = \<const0> ;
  assign \genr_control_regs[2] [14] = \<const0> ;
  assign \genr_control_regs[2] [13] = \<const0> ;
  assign \genr_control_regs[2] [12] = \<const0> ;
  assign \genr_control_regs[2] [11] = \<const0> ;
  assign \genr_control_regs[2] [10] = \<const0> ;
  assign \genr_control_regs[2] [9] = \<const0> ;
  assign \genr_control_regs[2] [8] = \<const0> ;
  assign \genr_control_regs[2] [7] = \<const0> ;
  assign \genr_control_regs[2] [6] = \<const0> ;
  assign \genr_control_regs[2] [5] = \<const0> ;
  assign \genr_control_regs[2] [4] = \<const0> ;
  assign \genr_control_regs[2] [3] = \<const0> ;
  assign \genr_control_regs[2] [2] = \<const0> ;
  assign \genr_control_regs[2] [1] = \<const0> ;
  assign \genr_control_regs[2] [0] = \<const0> ;
  assign \genr_control_regs[3] [31:16] = \^genr_control_regs[3] [31:16];
  assign \genr_control_regs[3] [15] = \<const0> ;
  assign \genr_control_regs[3] [14] = \<const0> ;
  assign \genr_control_regs[3] [13:8] = \^genr_control_regs[3] [13:8];
  assign \genr_control_regs[3] [7] = \<const0> ;
  assign \genr_control_regs[3] [6] = \<const0> ;
  assign \genr_control_regs[3] [5] = \<const0> ;
  assign \genr_control_regs[3] [4] = \<const0> ;
  assign \genr_control_regs[3] [3] = \<const0> ;
  assign \genr_control_regs[3] [2] = \<const0> ;
  assign \genr_control_regs[3] [1] = \<const0> ;
  assign \genr_control_regs[3] [0] = \<const0> ;
  assign \genr_control_regs[4] [31] = \<const0> ;
  assign \genr_control_regs[4] [30] = \<const0> ;
  assign \genr_control_regs[4] [29] = \<const0> ;
  assign \genr_control_regs[4] [28] = \<const0> ;
  assign \genr_control_regs[4] [27] = \<const0> ;
  assign \genr_control_regs[4] [26] = \<const0> ;
  assign \genr_control_regs[4] [25] = \<const0> ;
  assign \genr_control_regs[4] [24] = \<const0> ;
  assign \genr_control_regs[4] [23] = \<const0> ;
  assign \genr_control_regs[4] [22] = \<const0> ;
  assign \genr_control_regs[4] [21] = \<const0> ;
  assign \genr_control_regs[4] [20] = \<const0> ;
  assign \genr_control_regs[4] [19] = \<const0> ;
  assign \genr_control_regs[4] [18] = \<const0> ;
  assign \genr_control_regs[4] [17] = \<const0> ;
  assign \genr_control_regs[4] [16] = \<const0> ;
  assign \genr_control_regs[4] [15] = \<const0> ;
  assign \genr_control_regs[4] [14] = \<const0> ;
  assign \genr_control_regs[4] [13] = \<const0> ;
  assign \genr_control_regs[4] [12] = \<const0> ;
  assign \genr_control_regs[4] [11] = \<const0> ;
  assign \genr_control_regs[4] [10] = \<const0> ;
  assign \genr_control_regs[4] [9] = \<const0> ;
  assign \genr_control_regs[4] [8] = \<const0> ;
  assign \genr_control_regs[4] [7] = \<const0> ;
  assign \genr_control_regs[4] [6] = \<const0> ;
  assign \genr_control_regs[4] [5] = \<const0> ;
  assign \genr_control_regs[4] [4] = \<const0> ;
  assign \genr_control_regs[4] [3] = \<const0> ;
  assign \genr_control_regs[4] [2] = \<const0> ;
  assign \genr_control_regs[4] [1] = \<const0> ;
  assign \genr_control_regs[4] [0] = \<const0> ;
  assign ipif_addr_out[8:0] = ipif_Addr;
  assign s_axi_awready = s_axi_wready;
  assign s_axi_bresp[1] = \^s_axi_bresp [1];
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \^s_axi_rresp [1];
  assign s_axi_rresp[0] = \<const0> ;
  assign \time_control_regs[0] [31] = \<const0> ;
  assign \time_control_regs[0] [30] = \<const0> ;
  assign \time_control_regs[0] [29] = \<const0> ;
  assign \time_control_regs[0] [28] = \<const0> ;
  assign \time_control_regs[0] [27] = \<const0> ;
  assign \time_control_regs[0] [26] = \<const0> ;
  assign \time_control_regs[0] [25] = \<const0> ;
  assign \time_control_regs[0] [24] = \<const0> ;
  assign \time_control_regs[0] [23] = \<const0> ;
  assign \time_control_regs[0] [22] = \<const0> ;
  assign \time_control_regs[0] [21] = \<const0> ;
  assign \time_control_regs[0] [20] = \<const0> ;
  assign \time_control_regs[0] [19] = \<const0> ;
  assign \time_control_regs[0] [18] = \<const0> ;
  assign \time_control_regs[0] [17] = \<const0> ;
  assign \time_control_regs[0] [16] = \<const0> ;
  assign \time_control_regs[0] [15] = \<const0> ;
  assign \time_control_regs[0] [14] = \<const0> ;
  assign \time_control_regs[0] [13] = \<const0> ;
  assign \time_control_regs[0] [12] = \<const0> ;
  assign \time_control_regs[0] [11] = \<const0> ;
  assign \time_control_regs[0] [10] = \<const0> ;
  assign \time_control_regs[0] [9] = \<const0> ;
  assign \time_control_regs[0] [8] = \<const0> ;
  assign \time_control_regs[0] [7] = \<const0> ;
  assign \time_control_regs[0] [6] = \<const0> ;
  assign \time_control_regs[0] [5] = \<const0> ;
  assign \time_control_regs[0] [4] = \<const0> ;
  assign \time_control_regs[0] [3] = \<const0> ;
  assign \time_control_regs[0] [2] = \<const0> ;
  assign \time_control_regs[0] [1] = \<const0> ;
  assign \time_control_regs[0] [0] = \<const0> ;
  assign \time_control_regs[10] [31] = \<const0> ;
  assign \time_control_regs[10] [30] = \<const0> ;
  assign \time_control_regs[10] [29] = \<const0> ;
  assign \time_control_regs[10] [28] = \<const0> ;
  assign \time_control_regs[10] [27] = \<const0> ;
  assign \time_control_regs[10] [26] = \<const0> ;
  assign \time_control_regs[10] [25] = \<const0> ;
  assign \time_control_regs[10] [24] = \<const0> ;
  assign \time_control_regs[10] [23] = \<const0> ;
  assign \time_control_regs[10] [22] = \<const0> ;
  assign \time_control_regs[10] [21] = \<const0> ;
  assign \time_control_regs[10] [20] = \<const0> ;
  assign \time_control_regs[10] [19] = \<const0> ;
  assign \time_control_regs[10] [18] = \<const0> ;
  assign \time_control_regs[10] [17] = \<const0> ;
  assign \time_control_regs[10] [16] = \<const0> ;
  assign \time_control_regs[10] [15] = \<const0> ;
  assign \time_control_regs[10] [14] = \<const0> ;
  assign \time_control_regs[10] [13] = \<const0> ;
  assign \time_control_regs[10] [12] = \<const0> ;
  assign \time_control_regs[10] [11] = \<const0> ;
  assign \time_control_regs[10] [10] = \<const0> ;
  assign \time_control_regs[10] [9] = \<const0> ;
  assign \time_control_regs[10] [8] = \<const0> ;
  assign \time_control_regs[10] [7] = \<const0> ;
  assign \time_control_regs[10] [6] = \<const0> ;
  assign \time_control_regs[10] [5] = \<const0> ;
  assign \time_control_regs[10] [4] = \<const0> ;
  assign \time_control_regs[10] [3] = \<const0> ;
  assign \time_control_regs[10] [2] = \<const0> ;
  assign \time_control_regs[10] [1] = \<const0> ;
  assign \time_control_regs[10] [0] = \<const0> ;
  assign \time_control_regs[11] [31] = \<const0> ;
  assign \time_control_regs[11] [30] = \<const0> ;
  assign \time_control_regs[11] [29] = \<const0> ;
  assign \time_control_regs[11] [28] = \<const0> ;
  assign \time_control_regs[11] [27] = \<const0> ;
  assign \time_control_regs[11] [26] = \<const0> ;
  assign \time_control_regs[11] [25] = \<const0> ;
  assign \time_control_regs[11] [24] = \<const0> ;
  assign \time_control_regs[11] [23] = \<const0> ;
  assign \time_control_regs[11] [22] = \<const0> ;
  assign \time_control_regs[11] [21] = \<const0> ;
  assign \time_control_regs[11] [20] = \<const0> ;
  assign \time_control_regs[11] [19] = \<const0> ;
  assign \time_control_regs[11] [18] = \<const0> ;
  assign \time_control_regs[11] [17] = \<const0> ;
  assign \time_control_regs[11] [16] = \<const0> ;
  assign \time_control_regs[11] [15] = \<const0> ;
  assign \time_control_regs[11] [14] = \<const0> ;
  assign \time_control_regs[11] [13] = \<const0> ;
  assign \time_control_regs[11] [12] = \<const0> ;
  assign \time_control_regs[11] [11] = \<const0> ;
  assign \time_control_regs[11] [10] = \<const0> ;
  assign \time_control_regs[11] [9] = \<const0> ;
  assign \time_control_regs[11] [8] = \<const0> ;
  assign \time_control_regs[11] [7] = \<const0> ;
  assign \time_control_regs[11] [6] = \<const0> ;
  assign \time_control_regs[11] [5] = \<const0> ;
  assign \time_control_regs[11] [4] = \<const0> ;
  assign \time_control_regs[11] [3] = \<const0> ;
  assign \time_control_regs[11] [2] = \<const0> ;
  assign \time_control_regs[11] [1] = \<const0> ;
  assign \time_control_regs[11] [0] = \<const0> ;
  assign \time_control_regs[12] [31] = \<const0> ;
  assign \time_control_regs[12] [30] = \<const0> ;
  assign \time_control_regs[12] [29] = \<const0> ;
  assign \time_control_regs[12] [28] = \<const0> ;
  assign \time_control_regs[12] [27] = \<const0> ;
  assign \time_control_regs[12] [26] = \<const0> ;
  assign \time_control_regs[12] [25] = \<const0> ;
  assign \time_control_regs[12] [24] = \<const0> ;
  assign \time_control_regs[12] [23] = \<const0> ;
  assign \time_control_regs[12] [22] = \<const0> ;
  assign \time_control_regs[12] [21] = \<const0> ;
  assign \time_control_regs[12] [20] = \<const0> ;
  assign \time_control_regs[12] [19] = \<const0> ;
  assign \time_control_regs[12] [18] = \<const0> ;
  assign \time_control_regs[12] [17] = \<const0> ;
  assign \time_control_regs[12] [16] = \<const0> ;
  assign \time_control_regs[12] [15] = \<const0> ;
  assign \time_control_regs[12] [14] = \<const0> ;
  assign \time_control_regs[12] [13] = \<const0> ;
  assign \time_control_regs[12] [12] = \<const0> ;
  assign \time_control_regs[12] [11] = \<const0> ;
  assign \time_control_regs[12] [10] = \<const0> ;
  assign \time_control_regs[12] [9] = \<const0> ;
  assign \time_control_regs[12] [8] = \<const0> ;
  assign \time_control_regs[12] [7] = \<const0> ;
  assign \time_control_regs[12] [6] = \<const0> ;
  assign \time_control_regs[12] [5] = \<const0> ;
  assign \time_control_regs[12] [4] = \<const0> ;
  assign \time_control_regs[12] [3] = \<const0> ;
  assign \time_control_regs[12] [2] = \<const0> ;
  assign \time_control_regs[12] [1] = \<const0> ;
  assign \time_control_regs[12] [0] = \<const0> ;
  assign \time_control_regs[13] [31] = \<const0> ;
  assign \time_control_regs[13] [30] = \<const0> ;
  assign \time_control_regs[13] [29] = \<const0> ;
  assign \time_control_regs[13] [28] = \<const0> ;
  assign \time_control_regs[13] [27] = \<const0> ;
  assign \time_control_regs[13] [26] = \<const0> ;
  assign \time_control_regs[13] [25] = \<const0> ;
  assign \time_control_regs[13] [24] = \<const0> ;
  assign \time_control_regs[13] [23] = \<const0> ;
  assign \time_control_regs[13] [22] = \<const0> ;
  assign \time_control_regs[13] [21] = \<const0> ;
  assign \time_control_regs[13] [20] = \<const0> ;
  assign \time_control_regs[13] [19] = \<const0> ;
  assign \time_control_regs[13] [18] = \<const0> ;
  assign \time_control_regs[13] [17] = \<const0> ;
  assign \time_control_regs[13] [16] = \<const0> ;
  assign \time_control_regs[13] [15] = \<const0> ;
  assign \time_control_regs[13] [14] = \<const0> ;
  assign \time_control_regs[13] [13] = \<const0> ;
  assign \time_control_regs[13] [12] = \<const0> ;
  assign \time_control_regs[13] [11] = \<const0> ;
  assign \time_control_regs[13] [10] = \<const0> ;
  assign \time_control_regs[13] [9] = \<const0> ;
  assign \time_control_regs[13] [8] = \<const0> ;
  assign \time_control_regs[13] [7] = \<const0> ;
  assign \time_control_regs[13] [6] = \<const0> ;
  assign \time_control_regs[13] [5] = \<const0> ;
  assign \time_control_regs[13] [4] = \<const0> ;
  assign \time_control_regs[13] [3] = \<const0> ;
  assign \time_control_regs[13] [2] = \<const0> ;
  assign \time_control_regs[13] [1] = \<const0> ;
  assign \time_control_regs[13] [0] = \<const0> ;
  assign \time_control_regs[14] [31] = \<const0> ;
  assign \time_control_regs[14] [30] = \<const0> ;
  assign \time_control_regs[14] [29] = \<const0> ;
  assign \time_control_regs[14] [28] = \<const0> ;
  assign \time_control_regs[14] [27] = \<const0> ;
  assign \time_control_regs[14] [26] = \<const0> ;
  assign \time_control_regs[14] [25] = \<const0> ;
  assign \time_control_regs[14] [24] = \<const0> ;
  assign \time_control_regs[14] [23] = \<const0> ;
  assign \time_control_regs[14] [22] = \<const0> ;
  assign \time_control_regs[14] [21] = \<const0> ;
  assign \time_control_regs[14] [20] = \<const0> ;
  assign \time_control_regs[14] [19] = \<const0> ;
  assign \time_control_regs[14] [18] = \<const0> ;
  assign \time_control_regs[14] [17] = \<const0> ;
  assign \time_control_regs[14] [16] = \<const0> ;
  assign \time_control_regs[14] [15] = \<const0> ;
  assign \time_control_regs[14] [14] = \<const0> ;
  assign \time_control_regs[14] [13] = \<const0> ;
  assign \time_control_regs[14] [12] = \<const0> ;
  assign \time_control_regs[14] [11] = \<const0> ;
  assign \time_control_regs[14] [10] = \<const0> ;
  assign \time_control_regs[14] [9] = \<const0> ;
  assign \time_control_regs[14] [8] = \<const0> ;
  assign \time_control_regs[14] [7] = \<const0> ;
  assign \time_control_regs[14] [6] = \<const0> ;
  assign \time_control_regs[14] [5] = \<const0> ;
  assign \time_control_regs[14] [4] = \<const0> ;
  assign \time_control_regs[14] [3] = \<const0> ;
  assign \time_control_regs[14] [2] = \<const0> ;
  assign \time_control_regs[14] [1] = \<const0> ;
  assign \time_control_regs[14] [0] = \<const0> ;
  assign \time_control_regs[15] [31] = \<const0> ;
  assign \time_control_regs[15] [30] = \<const0> ;
  assign \time_control_regs[15] [29] = \<const0> ;
  assign \time_control_regs[15] [28] = \<const0> ;
  assign \time_control_regs[15] [27] = \<const0> ;
  assign \time_control_regs[15] [26] = \<const0> ;
  assign \time_control_regs[15] [25] = \<const0> ;
  assign \time_control_regs[15] [24] = \<const0> ;
  assign \time_control_regs[15] [23] = \<const0> ;
  assign \time_control_regs[15] [22] = \<const0> ;
  assign \time_control_regs[15] [21] = \<const0> ;
  assign \time_control_regs[15] [20] = \<const0> ;
  assign \time_control_regs[15] [19] = \<const0> ;
  assign \time_control_regs[15] [18] = \<const0> ;
  assign \time_control_regs[15] [17] = \<const0> ;
  assign \time_control_regs[15] [16] = \<const0> ;
  assign \time_control_regs[15] [15] = \<const0> ;
  assign \time_control_regs[15] [14] = \<const0> ;
  assign \time_control_regs[15] [13] = \<const0> ;
  assign \time_control_regs[15] [12] = \<const0> ;
  assign \time_control_regs[15] [11] = \<const0> ;
  assign \time_control_regs[15] [10] = \<const0> ;
  assign \time_control_regs[15] [9] = \<const0> ;
  assign \time_control_regs[15] [8] = \<const0> ;
  assign \time_control_regs[15] [7] = \<const0> ;
  assign \time_control_regs[15] [6] = \<const0> ;
  assign \time_control_regs[15] [5] = \<const0> ;
  assign \time_control_regs[15] [4] = \<const0> ;
  assign \time_control_regs[15] [3] = \<const0> ;
  assign \time_control_regs[15] [2] = \<const0> ;
  assign \time_control_regs[15] [1] = \<const0> ;
  assign \time_control_regs[15] [0] = \<const0> ;
  assign \time_control_regs[16] [31] = \<const0> ;
  assign \time_control_regs[16] [30] = \<const0> ;
  assign \time_control_regs[16] [29] = \<const0> ;
  assign \time_control_regs[16] [28:16] = \^time_control_regs[16] [28:16];
  assign \time_control_regs[16] [15] = \<const0> ;
  assign \time_control_regs[16] [14] = \<const0> ;
  assign \time_control_regs[16] [13] = \<const0> ;
  assign \time_control_regs[16] [12:0] = \^time_control_regs[16] [12:0];
  assign \time_control_regs[17] [31] = \<const0> ;
  assign \time_control_regs[17] [30] = \<const0> ;
  assign \time_control_regs[17] [29] = \<const0> ;
  assign \time_control_regs[17] [28] = \<const0> ;
  assign \time_control_regs[17] [27] = \<const0> ;
  assign \time_control_regs[17] [26] = \<const0> ;
  assign \time_control_regs[17] [25] = \<const0> ;
  assign \time_control_regs[17] [24] = \<const0> ;
  assign \time_control_regs[17] [23] = \<const0> ;
  assign \time_control_regs[17] [22] = \<const0> ;
  assign \time_control_regs[17] [21] = \<const0> ;
  assign \time_control_regs[17] [20] = \<const0> ;
  assign \time_control_regs[17] [19] = \<const0> ;
  assign \time_control_regs[17] [18] = \<const0> ;
  assign \time_control_regs[17] [17] = \<const0> ;
  assign \time_control_regs[17] [16] = \<const0> ;
  assign \time_control_regs[17] [15] = \<const0> ;
  assign \time_control_regs[17] [14] = \<const0> ;
  assign \time_control_regs[17] [13] = \<const0> ;
  assign \time_control_regs[17] [12] = \<const0> ;
  assign \time_control_regs[17] [11] = \<const0> ;
  assign \time_control_regs[17] [10] = \<const0> ;
  assign \time_control_regs[17] [9] = \<const0> ;
  assign \time_control_regs[17] [8] = \<const0> ;
  assign \time_control_regs[17] [7] = \<const0> ;
  assign \time_control_regs[17] [6] = \<const0> ;
  assign \time_control_regs[17] [5] = \<const0> ;
  assign \time_control_regs[17] [4] = \<const0> ;
  assign \time_control_regs[17] [3] = \<const0> ;
  assign \time_control_regs[17] [2] = \<const0> ;
  assign \time_control_regs[17] [1] = \<const0> ;
  assign \time_control_regs[17] [0] = \<const0> ;
  assign \time_control_regs[18] [31] = \<const0> ;
  assign \time_control_regs[18] [30] = \<const0> ;
  assign \time_control_regs[18] [29] = \<const0> ;
  assign \time_control_regs[18] [28] = \<const0> ;
  assign \time_control_regs[18] [27] = \<const0> ;
  assign \time_control_regs[18] [26] = \<const0> ;
  assign \time_control_regs[18] [25] = \<const0> ;
  assign \time_control_regs[18] [24] = \<const0> ;
  assign \time_control_regs[18] [23] = \<const0> ;
  assign \time_control_regs[18] [22] = \<const0> ;
  assign \time_control_regs[18] [21] = \<const0> ;
  assign \time_control_regs[18] [20] = \<const0> ;
  assign \time_control_regs[18] [19] = \<const0> ;
  assign \time_control_regs[18] [18] = \<const0> ;
  assign \time_control_regs[18] [17] = \<const0> ;
  assign \time_control_regs[18] [16] = \<const0> ;
  assign \time_control_regs[18] [15] = \<const0> ;
  assign \time_control_regs[18] [14] = \<const0> ;
  assign \time_control_regs[18] [13] = \<const0> ;
  assign \time_control_regs[18] [12] = \<const0> ;
  assign \time_control_regs[18] [11] = \<const0> ;
  assign \time_control_regs[18] [10] = \<const0> ;
  assign \time_control_regs[18] [9:6] = \^time_control_regs[18] [9:6];
  assign \time_control_regs[18] [5] = \<const0> ;
  assign \time_control_regs[18] [4] = \<const0> ;
  assign \time_control_regs[18] [3:0] = \^time_control_regs[18] [3:0];
  assign \time_control_regs[19] [31] = \<const0> ;
  assign \time_control_regs[19] [30] = \<const0> ;
  assign \time_control_regs[19] [29] = \<const0> ;
  assign \time_control_regs[19] [28] = \<const0> ;
  assign \time_control_regs[19] [27] = \<const0> ;
  assign \time_control_regs[19] [26] = \<const0> ;
  assign \time_control_regs[19] [25] = \<const0> ;
  assign \time_control_regs[19] [24] = \<const0> ;
  assign \time_control_regs[19] [23] = \<const0> ;
  assign \time_control_regs[19] [22] = \<const0> ;
  assign \time_control_regs[19] [21] = \<const0> ;
  assign \time_control_regs[19] [20] = \<const0> ;
  assign \time_control_regs[19] [19] = \<const0> ;
  assign \time_control_regs[19] [18] = \<const0> ;
  assign \time_control_regs[19] [17] = \<const0> ;
  assign \time_control_regs[19] [16] = \<const0> ;
  assign \time_control_regs[19] [15] = \<const0> ;
  assign \time_control_regs[19] [14] = \<const0> ;
  assign \time_control_regs[19] [13] = \<const0> ;
  assign \time_control_regs[19] [12] = \<const0> ;
  assign \time_control_regs[19] [11] = \<const0> ;
  assign \time_control_regs[19] [10] = \<const0> ;
  assign \time_control_regs[19] [9] = \<const0> ;
  assign \time_control_regs[19] [8] = \<const0> ;
  assign \time_control_regs[19] [7] = \<const0> ;
  assign \time_control_regs[19] [6:0] = \^time_control_regs[19] [6:0];
  assign \time_control_regs[1] [31] = \<const0> ;
  assign \time_control_regs[1] [30] = \<const0> ;
  assign \time_control_regs[1] [29] = \<const0> ;
  assign \time_control_regs[1] [28] = \<const0> ;
  assign \time_control_regs[1] [27] = \<const0> ;
  assign \time_control_regs[1] [26] = \<const0> ;
  assign \time_control_regs[1] [25] = \<const0> ;
  assign \time_control_regs[1] [24] = \<const0> ;
  assign \time_control_regs[1] [23] = \<const0> ;
  assign \time_control_regs[1] [22] = \<const0> ;
  assign \time_control_regs[1] [21] = \<const0> ;
  assign \time_control_regs[1] [20] = \<const0> ;
  assign \time_control_regs[1] [19] = \<const0> ;
  assign \time_control_regs[1] [18] = \<const0> ;
  assign \time_control_regs[1] [17] = \<const0> ;
  assign \time_control_regs[1] [16] = \<const0> ;
  assign \time_control_regs[1] [15] = \<const0> ;
  assign \time_control_regs[1] [14] = \<const0> ;
  assign \time_control_regs[1] [13] = \<const0> ;
  assign \time_control_regs[1] [12] = \<const0> ;
  assign \time_control_regs[1] [11] = \<const0> ;
  assign \time_control_regs[1] [10] = \<const0> ;
  assign \time_control_regs[1] [9] = \<const0> ;
  assign \time_control_regs[1] [8] = \<const0> ;
  assign \time_control_regs[1] [7] = \<const0> ;
  assign \time_control_regs[1] [6] = \<const0> ;
  assign \time_control_regs[1] [5] = \<const0> ;
  assign \time_control_regs[1] [4] = \<const0> ;
  assign \time_control_regs[1] [3] = \<const0> ;
  assign \time_control_regs[1] [2] = \<const0> ;
  assign \time_control_regs[1] [1] = \<const0> ;
  assign \time_control_regs[1] [0] = \<const0> ;
  assign \time_control_regs[20] [31] = \<const0> ;
  assign \time_control_regs[20] [30] = \<const0> ;
  assign \time_control_regs[20] [29] = \<const0> ;
  assign \time_control_regs[20] [28:16] = \^time_control_regs[20] [28:16];
  assign \time_control_regs[20] [15] = \<const0> ;
  assign \time_control_regs[20] [14] = \<const0> ;
  assign \time_control_regs[20] [13] = \<const0> ;
  assign \time_control_regs[20] [12:0] = \^time_control_regs[20] [12:0];
  assign \time_control_regs[21] [31] = \<const0> ;
  assign \time_control_regs[21] [30] = \<const0> ;
  assign \time_control_regs[21] [29] = \<const0> ;
  assign \time_control_regs[21] [28:16] = \^time_control_regs[21] [28:16];
  assign \time_control_regs[21] [15] = \<const0> ;
  assign \time_control_regs[21] [14] = \<const0> ;
  assign \time_control_regs[21] [13] = \<const0> ;
  assign \time_control_regs[21] [12:0] = \^time_control_regs[21] [12:0];
  assign \time_control_regs[22] [31] = \<const0> ;
  assign \time_control_regs[22] [30] = \<const0> ;
  assign \time_control_regs[22] [29] = \<const0> ;
  assign \time_control_regs[22] [28:16] = \^time_control_regs[22] [28:16];
  assign \time_control_regs[22] [15] = \<const0> ;
  assign \time_control_regs[22] [14] = \<const0> ;
  assign \time_control_regs[22] [13] = \<const0> ;
  assign \time_control_regs[22] [12:0] = \^time_control_regs[22] [12:0];
  assign \time_control_regs[23] [31] = \<const0> ;
  assign \time_control_regs[23] [30] = \<const0> ;
  assign \time_control_regs[23] [29] = \<const0> ;
  assign \time_control_regs[23] [28:16] = \^time_control_regs[23] [28:16];
  assign \time_control_regs[23] [15] = \<const0> ;
  assign \time_control_regs[23] [14] = \<const0> ;
  assign \time_control_regs[23] [13] = \<const0> ;
  assign \time_control_regs[23] [12:0] = \^time_control_regs[23] [12:0];
  assign \time_control_regs[24] [31] = \<const0> ;
  assign \time_control_regs[24] [30] = \<const0> ;
  assign \time_control_regs[24] [29] = \<const0> ;
  assign \time_control_regs[24] [28:16] = \^time_control_regs[24] [28:16];
  assign \time_control_regs[24] [15] = \<const0> ;
  assign \time_control_regs[24] [14] = \<const0> ;
  assign \time_control_regs[24] [13] = \<const0> ;
  assign \time_control_regs[24] [12:0] = \^time_control_regs[24] [12:0];
  assign \time_control_regs[25] [31] = \<const0> ;
  assign \time_control_regs[25] [30] = \<const0> ;
  assign \time_control_regs[25] [29] = \<const0> ;
  assign \time_control_regs[25] [28:16] = \^time_control_regs[25] [28:16];
  assign \time_control_regs[25] [15] = \<const0> ;
  assign \time_control_regs[25] [14] = \<const0> ;
  assign \time_control_regs[25] [13] = \<const0> ;
  assign \time_control_regs[25] [12:0] = \^time_control_regs[25] [12:0];
  assign \time_control_regs[26] [31] = \<const0> ;
  assign \time_control_regs[26] [30] = \<const0> ;
  assign \time_control_regs[26] [29] = \<const0> ;
  assign \time_control_regs[26] [28:16] = \^time_control_regs[26] [28:16];
  assign \time_control_regs[26] [15] = \<const0> ;
  assign \time_control_regs[26] [14] = \<const0> ;
  assign \time_control_regs[26] [13] = \<const0> ;
  assign \time_control_regs[26] [12:0] = \^time_control_regs[26] [12:0];
  assign \time_control_regs[27] [31] = \<const0> ;
  assign \time_control_regs[27] [30] = \<const0> ;
  assign \time_control_regs[27] [29] = \<const0> ;
  assign \time_control_regs[27] [28:16] = \^time_control_regs[27] [28:16];
  assign \time_control_regs[27] [15] = \<const0> ;
  assign \time_control_regs[27] [14] = \<const0> ;
  assign \time_control_regs[27] [13] = \<const0> ;
  assign \time_control_regs[27] [12:0] = \^time_control_regs[27] [12:0];
  assign \time_control_regs[28] [31] = \<const0> ;
  assign \time_control_regs[28] [30] = \<const0> ;
  assign \time_control_regs[28] [29] = \<const0> ;
  assign \time_control_regs[28] [28:16] = \^time_control_regs[28] [28:16];
  assign \time_control_regs[28] [15] = \<const0> ;
  assign \time_control_regs[28] [14] = \<const0> ;
  assign \time_control_regs[28] [13] = \<const0> ;
  assign \time_control_regs[28] [12:0] = \^time_control_regs[28] [12:0];
  assign \time_control_regs[2] [31] = \<const0> ;
  assign \time_control_regs[2] [30] = \<const0> ;
  assign \time_control_regs[2] [29] = \<const0> ;
  assign \time_control_regs[2] [28] = \<const0> ;
  assign \time_control_regs[2] [27] = \<const0> ;
  assign \time_control_regs[2] [26] = \<const0> ;
  assign \time_control_regs[2] [25] = \<const0> ;
  assign \time_control_regs[2] [24] = \<const0> ;
  assign \time_control_regs[2] [23] = \<const0> ;
  assign \time_control_regs[2] [22] = \<const0> ;
  assign \time_control_regs[2] [21] = \<const0> ;
  assign \time_control_regs[2] [20] = \<const0> ;
  assign \time_control_regs[2] [19] = \<const0> ;
  assign \time_control_regs[2] [18] = \<const0> ;
  assign \time_control_regs[2] [17] = \<const0> ;
  assign \time_control_regs[2] [16] = \<const0> ;
  assign \time_control_regs[2] [15] = \<const0> ;
  assign \time_control_regs[2] [14] = \<const0> ;
  assign \time_control_regs[2] [13] = \<const0> ;
  assign \time_control_regs[2] [12] = \<const0> ;
  assign \time_control_regs[2] [11] = \<const0> ;
  assign \time_control_regs[2] [10] = \<const0> ;
  assign \time_control_regs[2] [9] = \<const0> ;
  assign \time_control_regs[2] [8] = \<const0> ;
  assign \time_control_regs[2] [7] = \<const0> ;
  assign \time_control_regs[2] [6] = \<const0> ;
  assign \time_control_regs[2] [5] = \<const0> ;
  assign \time_control_regs[2] [4] = \<const0> ;
  assign \time_control_regs[2] [3] = \<const0> ;
  assign \time_control_regs[2] [2] = \<const0> ;
  assign \time_control_regs[2] [1] = \<const0> ;
  assign \time_control_regs[2] [0] = \<const0> ;
  assign \time_control_regs[3] [31] = \<const0> ;
  assign \time_control_regs[3] [30] = \<const0> ;
  assign \time_control_regs[3] [29] = \<const0> ;
  assign \time_control_regs[3] [28] = \<const0> ;
  assign \time_control_regs[3] [27] = \<const0> ;
  assign \time_control_regs[3] [26] = \<const0> ;
  assign \time_control_regs[3] [25] = \<const0> ;
  assign \time_control_regs[3] [24] = \<const0> ;
  assign \time_control_regs[3] [23] = \<const0> ;
  assign \time_control_regs[3] [22] = \<const0> ;
  assign \time_control_regs[3] [21] = \<const0> ;
  assign \time_control_regs[3] [20] = \<const0> ;
  assign \time_control_regs[3] [19] = \<const0> ;
  assign \time_control_regs[3] [18] = \<const0> ;
  assign \time_control_regs[3] [17] = \<const0> ;
  assign \time_control_regs[3] [16] = \<const0> ;
  assign \time_control_regs[3] [15] = \<const0> ;
  assign \time_control_regs[3] [14] = \<const0> ;
  assign \time_control_regs[3] [13] = \<const0> ;
  assign \time_control_regs[3] [12] = \<const0> ;
  assign \time_control_regs[3] [11] = \<const0> ;
  assign \time_control_regs[3] [10] = \<const0> ;
  assign \time_control_regs[3] [9] = \<const0> ;
  assign \time_control_regs[3] [8] = \<const0> ;
  assign \time_control_regs[3] [7] = \<const0> ;
  assign \time_control_regs[3] [6] = \<const0> ;
  assign \time_control_regs[3] [5] = \<const0> ;
  assign \time_control_regs[3] [4] = \<const0> ;
  assign \time_control_regs[3] [3] = \<const0> ;
  assign \time_control_regs[3] [2] = \<const0> ;
  assign \time_control_regs[3] [1] = \<const0> ;
  assign \time_control_regs[3] [0] = \<const0> ;
  assign \time_control_regs[4] [31] = \<const0> ;
  assign \time_control_regs[4] [30] = \<const0> ;
  assign \time_control_regs[4] [29] = \<const0> ;
  assign \time_control_regs[4] [28] = \<const0> ;
  assign \time_control_regs[4] [27] = \<const0> ;
  assign \time_control_regs[4] [26] = \<const0> ;
  assign \time_control_regs[4] [25] = \<const0> ;
  assign \time_control_regs[4] [24] = \<const0> ;
  assign \time_control_regs[4] [23] = \<const0> ;
  assign \time_control_regs[4] [22] = \<const0> ;
  assign \time_control_regs[4] [21] = \<const0> ;
  assign \time_control_regs[4] [20] = \<const0> ;
  assign \time_control_regs[4] [19] = \<const0> ;
  assign \time_control_regs[4] [18] = \<const0> ;
  assign \time_control_regs[4] [17] = \<const0> ;
  assign \time_control_regs[4] [16] = \<const0> ;
  assign \time_control_regs[4] [15] = \<const0> ;
  assign \time_control_regs[4] [14] = \<const0> ;
  assign \time_control_regs[4] [13] = \<const0> ;
  assign \time_control_regs[4] [12] = \<const0> ;
  assign \time_control_regs[4] [11] = \<const0> ;
  assign \time_control_regs[4] [10] = \<const0> ;
  assign \time_control_regs[4] [9] = \<const0> ;
  assign \time_control_regs[4] [8] = \<const0> ;
  assign \time_control_regs[4] [7] = \<const0> ;
  assign \time_control_regs[4] [6] = \<const0> ;
  assign \time_control_regs[4] [5] = \<const0> ;
  assign \time_control_regs[4] [4] = \<const0> ;
  assign \time_control_regs[4] [3] = \<const0> ;
  assign \time_control_regs[4] [2] = \<const0> ;
  assign \time_control_regs[4] [1] = \<const0> ;
  assign \time_control_regs[4] [0] = \<const0> ;
  assign \time_control_regs[5] [31] = \<const0> ;
  assign \time_control_regs[5] [30] = \<const0> ;
  assign \time_control_regs[5] [29] = \<const0> ;
  assign \time_control_regs[5] [28] = \<const0> ;
  assign \time_control_regs[5] [27] = \<const0> ;
  assign \time_control_regs[5] [26] = \<const0> ;
  assign \time_control_regs[5] [25] = \<const0> ;
  assign \time_control_regs[5] [24] = \<const0> ;
  assign \time_control_regs[5] [23] = \<const0> ;
  assign \time_control_regs[5] [22] = \<const0> ;
  assign \time_control_regs[5] [21] = \<const0> ;
  assign \time_control_regs[5] [20] = \<const0> ;
  assign \time_control_regs[5] [19] = \<const0> ;
  assign \time_control_regs[5] [18] = \<const0> ;
  assign \time_control_regs[5] [17] = \<const0> ;
  assign \time_control_regs[5] [16] = \<const0> ;
  assign \time_control_regs[5] [15] = \<const0> ;
  assign \time_control_regs[5] [14] = \<const0> ;
  assign \time_control_regs[5] [13] = \<const0> ;
  assign \time_control_regs[5] [12] = \<const0> ;
  assign \time_control_regs[5] [11] = \<const0> ;
  assign \time_control_regs[5] [10] = \<const0> ;
  assign \time_control_regs[5] [9] = \<const0> ;
  assign \time_control_regs[5] [8] = \<const0> ;
  assign \time_control_regs[5] [7] = \<const0> ;
  assign \time_control_regs[5] [6] = \<const0> ;
  assign \time_control_regs[5] [5] = \<const0> ;
  assign \time_control_regs[5] [4] = \<const0> ;
  assign \time_control_regs[5] [3] = \<const0> ;
  assign \time_control_regs[5] [2] = \<const0> ;
  assign \time_control_regs[5] [1] = \<const0> ;
  assign \time_control_regs[5] [0] = \<const0> ;
  assign \time_control_regs[6] [31] = \<const0> ;
  assign \time_control_regs[6] [30] = \<const0> ;
  assign \time_control_regs[6] [29] = \<const0> ;
  assign \time_control_regs[6] [28] = \<const0> ;
  assign \time_control_regs[6] [27] = \<const0> ;
  assign \time_control_regs[6] [26] = \<const0> ;
  assign \time_control_regs[6] [25] = \<const0> ;
  assign \time_control_regs[6] [24] = \<const0> ;
  assign \time_control_regs[6] [23] = \<const0> ;
  assign \time_control_regs[6] [22] = \<const0> ;
  assign \time_control_regs[6] [21] = \<const0> ;
  assign \time_control_regs[6] [20] = \<const0> ;
  assign \time_control_regs[6] [19] = \<const0> ;
  assign \time_control_regs[6] [18] = \<const0> ;
  assign \time_control_regs[6] [17] = \<const0> ;
  assign \time_control_regs[6] [16] = \<const0> ;
  assign \time_control_regs[6] [15] = \<const0> ;
  assign \time_control_regs[6] [14] = \<const0> ;
  assign \time_control_regs[6] [13] = \<const0> ;
  assign \time_control_regs[6] [12] = \<const0> ;
  assign \time_control_regs[6] [11] = \<const0> ;
  assign \time_control_regs[6] [10] = \<const0> ;
  assign \time_control_regs[6] [9] = \<const0> ;
  assign \time_control_regs[6] [8] = \<const0> ;
  assign \time_control_regs[6] [7] = \<const0> ;
  assign \time_control_regs[6] [6] = \<const0> ;
  assign \time_control_regs[6] [5] = \<const0> ;
  assign \time_control_regs[6] [4] = \<const0> ;
  assign \time_control_regs[6] [3] = \<const0> ;
  assign \time_control_regs[6] [2] = \<const0> ;
  assign \time_control_regs[6] [1] = \<const0> ;
  assign \time_control_regs[6] [0] = \<const0> ;
  assign \time_control_regs[7] [31] = \<const0> ;
  assign \time_control_regs[7] [30] = \<const0> ;
  assign \time_control_regs[7] [29] = \<const0> ;
  assign \time_control_regs[7] [28] = \<const0> ;
  assign \time_control_regs[7] [27] = \<const0> ;
  assign \time_control_regs[7] [26] = \<const0> ;
  assign \time_control_regs[7] [25] = \<const0> ;
  assign \time_control_regs[7] [24] = \<const0> ;
  assign \time_control_regs[7] [23] = \<const0> ;
  assign \time_control_regs[7] [22] = \<const0> ;
  assign \time_control_regs[7] [21] = \<const0> ;
  assign \time_control_regs[7] [20] = \<const0> ;
  assign \time_control_regs[7] [19] = \<const0> ;
  assign \time_control_regs[7] [18] = \<const0> ;
  assign \time_control_regs[7] [17] = \<const0> ;
  assign \time_control_regs[7] [16] = \<const0> ;
  assign \time_control_regs[7] [15] = \<const0> ;
  assign \time_control_regs[7] [14] = \<const0> ;
  assign \time_control_regs[7] [13] = \<const0> ;
  assign \time_control_regs[7] [12] = \<const0> ;
  assign \time_control_regs[7] [11] = \<const0> ;
  assign \time_control_regs[7] [10] = \<const0> ;
  assign \time_control_regs[7] [9] = \<const0> ;
  assign \time_control_regs[7] [8] = \<const0> ;
  assign \time_control_regs[7] [7] = \<const0> ;
  assign \time_control_regs[7] [6] = \<const0> ;
  assign \time_control_regs[7] [5] = \<const0> ;
  assign \time_control_regs[7] [4] = \<const0> ;
  assign \time_control_regs[7] [3] = \<const0> ;
  assign \time_control_regs[7] [2] = \<const0> ;
  assign \time_control_regs[7] [1] = \<const0> ;
  assign \time_control_regs[7] [0] = \<const0> ;
  assign \time_control_regs[8] [31] = \<const0> ;
  assign \time_control_regs[8] [30] = \<const0> ;
  assign \time_control_regs[8] [29] = \<const0> ;
  assign \time_control_regs[8] [28] = \<const0> ;
  assign \time_control_regs[8] [27] = \<const0> ;
  assign \time_control_regs[8] [26] = \<const0> ;
  assign \time_control_regs[8] [25] = \<const0> ;
  assign \time_control_regs[8] [24] = \<const0> ;
  assign \time_control_regs[8] [23] = \<const0> ;
  assign \time_control_regs[8] [22] = \<const0> ;
  assign \time_control_regs[8] [21] = \<const0> ;
  assign \time_control_regs[8] [20] = \<const0> ;
  assign \time_control_regs[8] [19] = \<const0> ;
  assign \time_control_regs[8] [18] = \<const0> ;
  assign \time_control_regs[8] [17] = \<const0> ;
  assign \time_control_regs[8] [16] = \<const0> ;
  assign \time_control_regs[8] [15] = \<const0> ;
  assign \time_control_regs[8] [14] = \<const0> ;
  assign \time_control_regs[8] [13] = \<const0> ;
  assign \time_control_regs[8] [12] = \<const0> ;
  assign \time_control_regs[8] [11] = \<const0> ;
  assign \time_control_regs[8] [10] = \<const0> ;
  assign \time_control_regs[8] [9] = \<const0> ;
  assign \time_control_regs[8] [8] = \<const0> ;
  assign \time_control_regs[8] [7] = \<const0> ;
  assign \time_control_regs[8] [6] = \<const0> ;
  assign \time_control_regs[8] [5] = \<const0> ;
  assign \time_control_regs[8] [4] = \<const0> ;
  assign \time_control_regs[8] [3] = \<const0> ;
  assign \time_control_regs[8] [2] = \<const0> ;
  assign \time_control_regs[8] [1] = \<const0> ;
  assign \time_control_regs[8] [0] = \<const0> ;
  assign \time_control_regs[9] [31] = \<const0> ;
  assign \time_control_regs[9] [30] = \<const0> ;
  assign \time_control_regs[9] [29] = \<const0> ;
  assign \time_control_regs[9] [28] = \<const0> ;
  assign \time_control_regs[9] [27] = \<const0> ;
  assign \time_control_regs[9] [26] = \<const0> ;
  assign \time_control_regs[9] [25] = \<const0> ;
  assign \time_control_regs[9] [24] = \<const0> ;
  assign \time_control_regs[9] [23] = \<const0> ;
  assign \time_control_regs[9] [22] = \<const0> ;
  assign \time_control_regs[9] [21] = \<const0> ;
  assign \time_control_regs[9] [20] = \<const0> ;
  assign \time_control_regs[9] [19] = \<const0> ;
  assign \time_control_regs[9] [18] = \<const0> ;
  assign \time_control_regs[9] [17] = \<const0> ;
  assign \time_control_regs[9] [16] = \<const0> ;
  assign \time_control_regs[9] [15] = \<const0> ;
  assign \time_control_regs[9] [14] = \<const0> ;
  assign \time_control_regs[9] [13] = \<const0> ;
  assign \time_control_regs[9] [12] = \<const0> ;
  assign \time_control_regs[9] [11] = \<const0> ;
  assign \time_control_regs[9] [10] = \<const0> ;
  assign \time_control_regs[9] [9] = \<const0> ;
  assign \time_control_regs[9] [8] = \<const0> ;
  assign \time_control_regs[9] [7] = \<const0> ;
  assign \time_control_regs[9] [6] = \<const0> ;
  assign \time_control_regs[9] [5] = \<const0> ;
  assign \time_control_regs[9] [4] = \<const0> ;
  assign \time_control_regs[9] [3] = \<const0> ;
  assign \time_control_regs[9] [2] = \<const0> ;
  assign \time_control_regs[9] [1] = \<const0> ;
  assign \time_control_regs[9] [0] = \<const0> ;
  linux_bd_v_tc_0_0_axi_lite_ipif \AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I 
       (.D({ipif_proc_RNW,ipif_proc_CS,ipif_proc_Addr_int}),
        .aclk(aclk),
        .aresetn(aresetn),
        .ipif_Error(ipif_Error),
        .ipif_RdAck(ipif_RdAck),
        .ipif_WrAck(ipif_WrAck),
        .out_data(p_144_out[31:0]),
        .p_0_in(p_0_in_0),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(\^s_axi_bresp ),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(\^s_axi_rresp ),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
  linux_bd_v_tc_0_0_mux_tree__parameterized0 \AXI4_LITE_INTERFACE.CORE_MUX0 
       (.\GEN_SEL_DELAY[2].sel_int_reg[2][0] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_33 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_34 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_1 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_35 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_10 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_44 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_11 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_45 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_12 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_46 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_13 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_47 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_14 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_48 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_15 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_49 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_16 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_50 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_17 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_51 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_18 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_52 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_19 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_53 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_2 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_36 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_20 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_54 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_21 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_55 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_22 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_56 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_23 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_57 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_24 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_58 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_25 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_59 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_26 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_60 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_27 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_61 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_28 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_62 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_29 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_63 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_3 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_37 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_30 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_64 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_31 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_65 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_32 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_66 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_33 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_67 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_34 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_68 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_35 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_69 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_36 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_70 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_37 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_71 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_38 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_72 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_39 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_73 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_4 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_38 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_40 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_74 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_41 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_75 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_42 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_76 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_43 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_77 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_44 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_78 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_45 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_79 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_46 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_80 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_47 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_81 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_48 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_82 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_49 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_83 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_5 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_39 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_50 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_84 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_51 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_85 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_52 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_86 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_53 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_87 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_54 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_88 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_55 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_89 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_56 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_90 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_57 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_91 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_58 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_92 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_59 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_93 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_6 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_40 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_60 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_94 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_61 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_95 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_62 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_96 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_63 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_97 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_7 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_41 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_8 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_42 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0]_9 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_43 ),
        .\GEN_SEL_DELAY[4].sel_int_reg[4][0] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_0 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_0 ),
        .\core_control_regs[16] ({\^core_control_regs[16] [27:16],\^core_control_regs[16] [11:0]}),
        .core_data(core_data),
        .\core_status_regs[16] ({\core_status_regs[16] [31:28],\core_status_regs[16] [15:12]}),
        .out_data(ipif_Addr[5]),
        .vid_aclk(vid_aclk));
  linux_bd_v_tc_0_0_mux_tree \AXI4_LITE_INTERFACE.GENR_MUX0 
       (.\AXI4_LITE_INTERFACE.core_regs_reg ({\AXI4_LITE_INTERFACE.core_regs_reg [507:496],\AXI4_LITE_INTERFACE.core_regs_reg [491:480],\AXI4_LITE_INTERFACE.core_regs_reg [475:464],\AXI4_LITE_INTERFACE.core_regs_reg [459:448],\AXI4_LITE_INTERFACE.core_regs_reg [443:432],\AXI4_LITE_INTERFACE.core_regs_reg [427:416],\AXI4_LITE_INTERFACE.core_regs_reg [411:400],\AXI4_LITE_INTERFACE.core_regs_reg [395:384],\AXI4_LITE_INTERFACE.core_regs_reg [379:368],\AXI4_LITE_INTERFACE.core_regs_reg [363:352],\AXI4_LITE_INTERFACE.core_regs_reg [347:336],\AXI4_LITE_INTERFACE.core_regs_reg [331:320],\AXI4_LITE_INTERFACE.core_regs_reg [315:304],\AXI4_LITE_INTERFACE.core_regs_reg [299:288],\AXI4_LITE_INTERFACE.core_regs_reg [283:272],\AXI4_LITE_INTERFACE.core_regs_reg [267:256],\AXI4_LITE_INTERFACE.core_regs_reg [251:240],\AXI4_LITE_INTERFACE.core_regs_reg [235:224],\AXI4_LITE_INTERFACE.core_regs_reg [219:208],\AXI4_LITE_INTERFACE.core_regs_reg [203:192],\AXI4_LITE_INTERFACE.core_regs_reg [187:176],\AXI4_LITE_INTERFACE.core_regs_reg [171:160],\AXI4_LITE_INTERFACE.core_regs_reg [155:144],\AXI4_LITE_INTERFACE.core_regs_reg [139:128],\AXI4_LITE_INTERFACE.core_regs_reg [123:112],\AXI4_LITE_INTERFACE.core_regs_reg [107:96],\AXI4_LITE_INTERFACE.core_regs_reg [91:80],\AXI4_LITE_INTERFACE.core_regs_reg [75:64],\AXI4_LITE_INTERFACE.core_regs_reg [59:48],\AXI4_LITE_INTERFACE.core_regs_reg [43:32],\AXI4_LITE_INTERFACE.core_regs_reg [27:16],\AXI4_LITE_INTERFACE.core_regs_reg [11:0]}),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][31] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_136 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_596 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_597 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_598 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_599 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_602 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_603 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_604 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_605 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_606 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_607 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_608 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_609 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_610 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_611 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_612 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_613 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_614 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][29] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_615 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][30] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_616 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][31] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_617 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_594 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_595 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_0 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_298 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_308 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_309 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_310 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_314 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_315 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_316 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_317 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_318 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_319 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_320 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_321 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_322 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_323 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_324 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_325 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_326 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_301 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_302 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_303 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_304 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_305 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_306 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_307 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_273 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_274 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_275 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_266 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_267 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_268 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_269 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_270 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_271 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_272 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_234 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_244 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_245 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_246 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_250 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_251 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_252 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_253 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_235 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_254 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_255 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_256 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_257 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_258 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_259 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_260 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_261 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_262 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_236 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_237 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_238 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_239 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_240 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_241 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_242 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_243 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_202 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_212 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_213 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_214 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_218 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_219 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_220 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_221 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_203 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_222 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_223 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_224 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_225 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_226 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_227 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_228 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_229 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_230 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_204 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_205 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_206 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_207 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_208 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_209 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_210 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_211 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_180 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_181 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_182 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_186 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_187 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_188 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_189 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_171 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_190 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_191 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_192 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_193 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_194 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_195 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_196 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_197 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_198 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_172 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_173 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_174 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_175 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_176 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_177 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_178 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_179 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_138 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_148 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_149 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_150 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_154 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_155 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_156 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_157 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_139 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_140 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_141 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_142 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_143 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_144 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_145 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_146 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_147 ),
        .\GEN_HAS_IRQ.intr_err_reg[0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_586 ),
        .\GEN_HAS_IRQ.intr_err_reg[14] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_600 ),
        .\GEN_HAS_IRQ.intr_err_reg[15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_601 ),
        .\GEN_HAS_IRQ.intr_err_reg[1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_587 ),
        .\GEN_HAS_IRQ.intr_err_reg[2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_588 ),
        .\GEN_HAS_IRQ.intr_err_reg[3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_589 ),
        .\GEN_HAS_IRQ.intr_err_reg[4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_590 ),
        .\GEN_HAS_IRQ.intr_err_reg[5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_591 ),
        .\GEN_HAS_IRQ.intr_err_reg[6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_592 ),
        .\GEN_HAS_IRQ.intr_err_reg[7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_593 ),
        .\GEN_HAS_IRQ.intr_stat_reg[0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_618 ),
        .\GEN_HAS_IRQ.intr_stat_reg[10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_628 ),
        .\GEN_HAS_IRQ.intr_stat_reg[11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_629 ),
        .\GEN_HAS_IRQ.intr_stat_reg[12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_630 ),
        .\GEN_HAS_IRQ.intr_stat_reg[13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_631 ),
        .\GEN_HAS_IRQ.intr_stat_reg[14] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_632 ),
        .\GEN_HAS_IRQ.intr_stat_reg[15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_633 ),
        .\GEN_HAS_IRQ.intr_stat_reg[16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_634 ),
        .\GEN_HAS_IRQ.intr_stat_reg[17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_635 ),
        .\GEN_HAS_IRQ.intr_stat_reg[18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_636 ),
        .\GEN_HAS_IRQ.intr_stat_reg[19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_637 ),
        .\GEN_HAS_IRQ.intr_stat_reg[1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_619 ),
        .\GEN_HAS_IRQ.intr_stat_reg[20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_638 ),
        .\GEN_HAS_IRQ.intr_stat_reg[21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_639 ),
        .\GEN_HAS_IRQ.intr_stat_reg[22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_640 ),
        .\GEN_HAS_IRQ.intr_stat_reg[23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_641 ),
        .\GEN_HAS_IRQ.intr_stat_reg[24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_642 ),
        .\GEN_HAS_IRQ.intr_stat_reg[25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_643 ),
        .\GEN_HAS_IRQ.intr_stat_reg[26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_644 ),
        .\GEN_HAS_IRQ.intr_stat_reg[27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_645 ),
        .\GEN_HAS_IRQ.intr_stat_reg[28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_646 ),
        .\GEN_HAS_IRQ.intr_stat_reg[29] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_647 ),
        .\GEN_HAS_IRQ.intr_stat_reg[2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_620 ),
        .\GEN_HAS_IRQ.intr_stat_reg[30] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_648 ),
        .\GEN_HAS_IRQ.intr_stat_reg[3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_621 ),
        .\GEN_HAS_IRQ.intr_stat_reg[4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_622 ),
        .\GEN_HAS_IRQ.intr_stat_reg[5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_623 ),
        .\GEN_HAS_IRQ.intr_stat_reg[6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_624 ),
        .\GEN_HAS_IRQ.intr_stat_reg[7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_625 ),
        .\GEN_HAS_IRQ.intr_stat_reg[8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_626 ),
        .\GEN_HAS_IRQ.intr_stat_reg[9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_627 ),
        .\GEN_SEL_DELAY[3].sel_int_reg[3][0] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_0 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_97 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_87 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_86 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_85 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_84 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_83 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_82 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_81 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_80 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_79 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_78 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_96 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_77 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_76 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_75 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_74 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_73 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_72 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_71 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_70 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_69 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_68 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_95 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_67 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_66 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_94 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_93 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_92 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_91 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_90 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_89 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_88 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_65 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_55 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_54 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_53 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_52 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_51 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_50 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_49 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_48 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_47 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_46 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_64 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_45 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_44 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_43 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_42 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_41 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_40 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_39 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_38 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_37 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_36 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_63 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_35 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_34 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_62 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_61 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_60 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_59 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_58 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_57 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_56 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_33 ),
        .Q({\time_control_regs2_int[28] [28:16],\time_control_regs2_int[28] [12:0]}),
        .\core_status_regs[0] ({\core_status_regs[0] [31:28],\core_status_regs[0] [15:12]}),
        .\core_status_regs[10] ({\core_status_regs[10] [31:28],\core_status_regs[10] [15:12]}),
        .\core_status_regs[11] ({\core_status_regs[11] [31:28],\core_status_regs[11] [15:12]}),
        .\core_status_regs[12] ({\core_status_regs[12] [31:28],\core_status_regs[12] [15:12]}),
        .\core_status_regs[13] ({\core_status_regs[13] [31:28],\core_status_regs[13] [15:12]}),
        .\core_status_regs[14] ({\core_status_regs[14] [31:28],\core_status_regs[14] [15:12]}),
        .\core_status_regs[15] ({\core_status_regs[15] [31:28],\core_status_regs[15] [15:12]}),
        .\core_status_regs[1] ({\core_status_regs[1] [31:28],\core_status_regs[1] [15:12]}),
        .\core_status_regs[2] ({\core_status_regs[2] [31:28],\core_status_regs[2] [15:12]}),
        .\core_status_regs[3] ({\core_status_regs[3] [31:28],\core_status_regs[3] [15:12]}),
        .\core_status_regs[4] ({\core_status_regs[4] [31:28],\core_status_regs[4] [15:12]}),
        .\core_status_regs[5] ({\core_status_regs[5] [31:28],\core_status_regs[5] [15:12]}),
        .\core_status_regs[6] ({\core_status_regs[6] [31:28],\core_status_regs[6] [15:12]}),
        .\core_status_regs[7] ({\core_status_regs[7] [31:28],\core_status_regs[7] [15:12]}),
        .\core_status_regs[8] ({\core_status_regs[8] [31:28],\core_status_regs[8] [15:12]}),
        .\core_status_regs[9] ({\core_status_regs[9] [31:28],\core_status_regs[9] [15:12]}),
        .\data_sync_reg[2][34] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_137 ),
        .\data_sync_reg[2][34]_0 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ),
        .\data_sync_reg[2][34]_1 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ),
        .\data_sync_reg[2][34]_10 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_184 ),
        .\data_sync_reg[2][34]_100 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_377 ),
        .\data_sync_reg[2][34]_101 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_376 ),
        .\data_sync_reg[2][34]_102 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_375 ),
        .\data_sync_reg[2][34]_103 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_374 ),
        .\data_sync_reg[2][34]_104 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_373 ),
        .\data_sync_reg[2][34]_105 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_372 ),
        .\data_sync_reg[2][34]_106 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_371 ),
        .\data_sync_reg[2][34]_107 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_370 ),
        .\data_sync_reg[2][34]_108 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_369 ),
        .\data_sync_reg[2][34]_109 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_368 ),
        .\data_sync_reg[2][34]_11 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_183 ),
        .\data_sync_reg[2][34]_110 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_367 ),
        .\data_sync_reg[2][34]_111 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_366 ),
        .\data_sync_reg[2][34]_112 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_365 ),
        .\data_sync_reg[2][34]_113 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_364 ),
        .\data_sync_reg[2][34]_114 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_363 ),
        .\data_sync_reg[2][34]_115 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_362 ),
        .\data_sync_reg[2][34]_116 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_425 ),
        .\data_sync_reg[2][34]_117 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_424 ),
        .\data_sync_reg[2][34]_118 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_423 ),
        .\data_sync_reg[2][34]_119 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_422 ),
        .\data_sync_reg[2][34]_12 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_233 ),
        .\data_sync_reg[2][34]_120 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_421 ),
        .\data_sync_reg[2][34]_121 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_420 ),
        .\data_sync_reg[2][34]_122 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_419 ),
        .\data_sync_reg[2][34]_123 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_418 ),
        .\data_sync_reg[2][34]_124 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_417 ),
        .\data_sync_reg[2][34]_125 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_416 ),
        .\data_sync_reg[2][34]_126 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_415 ),
        .\data_sync_reg[2][34]_127 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_414 ),
        .\data_sync_reg[2][34]_128 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_413 ),
        .\data_sync_reg[2][34]_129 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_412 ),
        .\data_sync_reg[2][34]_13 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_232 ),
        .\data_sync_reg[2][34]_130 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_411 ),
        .\data_sync_reg[2][34]_131 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_410 ),
        .\data_sync_reg[2][34]_132 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_409 ),
        .\data_sync_reg[2][34]_133 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_408 ),
        .\data_sync_reg[2][34]_134 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_407 ),
        .\data_sync_reg[2][34]_135 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_406 ),
        .\data_sync_reg[2][34]_136 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_405 ),
        .\data_sync_reg[2][34]_137 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_404 ),
        .\data_sync_reg[2][34]_138 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_403 ),
        .\data_sync_reg[2][34]_139 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_402 ),
        .\data_sync_reg[2][34]_14 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_231 ),
        .\data_sync_reg[2][34]_140 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_401 ),
        .\data_sync_reg[2][34]_141 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_400 ),
        .\data_sync_reg[2][34]_142 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_399 ),
        .\data_sync_reg[2][34]_143 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_398 ),
        .\data_sync_reg[2][34]_144 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_397 ),
        .\data_sync_reg[2][34]_145 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_396 ),
        .\data_sync_reg[2][34]_146 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_395 ),
        .\data_sync_reg[2][34]_147 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_394 ),
        .\data_sync_reg[2][34]_148 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_457 ),
        .\data_sync_reg[2][34]_149 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_456 ),
        .\data_sync_reg[2][34]_15 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_217 ),
        .\data_sync_reg[2][34]_150 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_455 ),
        .\data_sync_reg[2][34]_151 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_454 ),
        .\data_sync_reg[2][34]_152 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_453 ),
        .\data_sync_reg[2][34]_153 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_452 ),
        .\data_sync_reg[2][34]_154 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_451 ),
        .\data_sync_reg[2][34]_155 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_450 ),
        .\data_sync_reg[2][34]_156 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_449 ),
        .\data_sync_reg[2][34]_157 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_448 ),
        .\data_sync_reg[2][34]_158 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_447 ),
        .\data_sync_reg[2][34]_159 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_446 ),
        .\data_sync_reg[2][34]_16 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_216 ),
        .\data_sync_reg[2][34]_160 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_445 ),
        .\data_sync_reg[2][34]_161 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_444 ),
        .\data_sync_reg[2][34]_162 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_443 ),
        .\data_sync_reg[2][34]_163 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_442 ),
        .\data_sync_reg[2][34]_164 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_441 ),
        .\data_sync_reg[2][34]_165 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_440 ),
        .\data_sync_reg[2][34]_166 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_439 ),
        .\data_sync_reg[2][34]_167 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_438 ),
        .\data_sync_reg[2][34]_168 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_437 ),
        .\data_sync_reg[2][34]_169 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_436 ),
        .\data_sync_reg[2][34]_17 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_215 ),
        .\data_sync_reg[2][34]_170 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_435 ),
        .\data_sync_reg[2][34]_171 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_434 ),
        .\data_sync_reg[2][34]_172 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_433 ),
        .\data_sync_reg[2][34]_173 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_432 ),
        .\data_sync_reg[2][34]_174 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_431 ),
        .\data_sync_reg[2][34]_175 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_430 ),
        .\data_sync_reg[2][34]_176 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_429 ),
        .\data_sync_reg[2][34]_177 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_428 ),
        .\data_sync_reg[2][34]_178 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_427 ),
        .\data_sync_reg[2][34]_179 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_426 ),
        .\data_sync_reg[2][34]_18 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_265 ),
        .\data_sync_reg[2][34]_180 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_489 ),
        .\data_sync_reg[2][34]_181 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_488 ),
        .\data_sync_reg[2][34]_182 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_487 ),
        .\data_sync_reg[2][34]_183 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_486 ),
        .\data_sync_reg[2][34]_184 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_485 ),
        .\data_sync_reg[2][34]_185 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_484 ),
        .\data_sync_reg[2][34]_186 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_483 ),
        .\data_sync_reg[2][34]_187 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_482 ),
        .\data_sync_reg[2][34]_188 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_481 ),
        .\data_sync_reg[2][34]_189 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_480 ),
        .\data_sync_reg[2][34]_19 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_264 ),
        .\data_sync_reg[2][34]_190 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_479 ),
        .\data_sync_reg[2][34]_191 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_478 ),
        .\data_sync_reg[2][34]_192 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_477 ),
        .\data_sync_reg[2][34]_193 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_476 ),
        .\data_sync_reg[2][34]_194 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_475 ),
        .\data_sync_reg[2][34]_195 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_474 ),
        .\data_sync_reg[2][34]_196 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_473 ),
        .\data_sync_reg[2][34]_197 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_472 ),
        .\data_sync_reg[2][34]_198 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_471 ),
        .\data_sync_reg[2][34]_199 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_470 ),
        .\data_sync_reg[2][34]_2 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167 ),
        .\data_sync_reg[2][34]_20 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_263 ),
        .\data_sync_reg[2][34]_200 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_469 ),
        .\data_sync_reg[2][34]_201 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_468 ),
        .\data_sync_reg[2][34]_202 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_467 ),
        .\data_sync_reg[2][34]_203 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_466 ),
        .\data_sync_reg[2][34]_204 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_465 ),
        .\data_sync_reg[2][34]_205 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_464 ),
        .\data_sync_reg[2][34]_206 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_463 ),
        .\data_sync_reg[2][34]_207 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_462 ),
        .\data_sync_reg[2][34]_208 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_461 ),
        .\data_sync_reg[2][34]_209 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_460 ),
        .\data_sync_reg[2][34]_21 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_249 ),
        .\data_sync_reg[2][34]_210 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_459 ),
        .\data_sync_reg[2][34]_211 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_458 ),
        .\data_sync_reg[2][34]_212 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_521 ),
        .\data_sync_reg[2][34]_213 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_520 ),
        .\data_sync_reg[2][34]_214 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_519 ),
        .\data_sync_reg[2][34]_215 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_518 ),
        .\data_sync_reg[2][34]_216 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_517 ),
        .\data_sync_reg[2][34]_217 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_516 ),
        .\data_sync_reg[2][34]_218 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_515 ),
        .\data_sync_reg[2][34]_219 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_514 ),
        .\data_sync_reg[2][34]_22 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_248 ),
        .\data_sync_reg[2][34]_220 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_513 ),
        .\data_sync_reg[2][34]_221 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_512 ),
        .\data_sync_reg[2][34]_222 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_511 ),
        .\data_sync_reg[2][34]_223 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_510 ),
        .\data_sync_reg[2][34]_224 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_509 ),
        .\data_sync_reg[2][34]_225 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_508 ),
        .\data_sync_reg[2][34]_226 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_507 ),
        .\data_sync_reg[2][34]_227 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_506 ),
        .\data_sync_reg[2][34]_228 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_505 ),
        .\data_sync_reg[2][34]_229 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_504 ),
        .\data_sync_reg[2][34]_23 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_247 ),
        .\data_sync_reg[2][34]_230 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_503 ),
        .\data_sync_reg[2][34]_231 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_502 ),
        .\data_sync_reg[2][34]_232 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_501 ),
        .\data_sync_reg[2][34]_233 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_500 ),
        .\data_sync_reg[2][34]_234 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_499 ),
        .\data_sync_reg[2][34]_235 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_498 ),
        .\data_sync_reg[2][34]_236 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_497 ),
        .\data_sync_reg[2][34]_237 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_496 ),
        .\data_sync_reg[2][34]_238 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_495 ),
        .\data_sync_reg[2][34]_239 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_494 ),
        .\data_sync_reg[2][34]_24 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_297 ),
        .\data_sync_reg[2][34]_240 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_493 ),
        .\data_sync_reg[2][34]_241 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_492 ),
        .\data_sync_reg[2][34]_242 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_491 ),
        .\data_sync_reg[2][34]_243 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_490 ),
        .\data_sync_reg[2][34]_244 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_553 ),
        .\data_sync_reg[2][34]_245 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_552 ),
        .\data_sync_reg[2][34]_246 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_551 ),
        .\data_sync_reg[2][34]_247 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_550 ),
        .\data_sync_reg[2][34]_248 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_549 ),
        .\data_sync_reg[2][34]_249 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_548 ),
        .\data_sync_reg[2][34]_25 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_296 ),
        .\data_sync_reg[2][34]_250 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_547 ),
        .\data_sync_reg[2][34]_251 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_546 ),
        .\data_sync_reg[2][34]_252 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_545 ),
        .\data_sync_reg[2][34]_253 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_544 ),
        .\data_sync_reg[2][34]_254 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_543 ),
        .\data_sync_reg[2][34]_255 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_542 ),
        .\data_sync_reg[2][34]_256 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_541 ),
        .\data_sync_reg[2][34]_257 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_540 ),
        .\data_sync_reg[2][34]_258 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_539 ),
        .\data_sync_reg[2][34]_259 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_538 ),
        .\data_sync_reg[2][34]_26 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_295 ),
        .\data_sync_reg[2][34]_260 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_537 ),
        .\data_sync_reg[2][34]_261 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_536 ),
        .\data_sync_reg[2][34]_262 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_535 ),
        .\data_sync_reg[2][34]_263 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_534 ),
        .\data_sync_reg[2][34]_264 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_533 ),
        .\data_sync_reg[2][34]_265 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_532 ),
        .\data_sync_reg[2][34]_266 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_531 ),
        .\data_sync_reg[2][34]_267 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_529 ),
        .\data_sync_reg[2][34]_268 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_528 ),
        .\data_sync_reg[2][34]_269 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_527 ),
        .\data_sync_reg[2][34]_27 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_294 ),
        .\data_sync_reg[2][34]_270 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_526 ),
        .\data_sync_reg[2][34]_271 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_525 ),
        .\data_sync_reg[2][34]_272 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_524 ),
        .\data_sync_reg[2][34]_273 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_523 ),
        .\data_sync_reg[2][34]_274 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_522 ),
        .\data_sync_reg[2][34]_275 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_585 ),
        .\data_sync_reg[2][34]_276 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_584 ),
        .\data_sync_reg[2][34]_277 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_583 ),
        .\data_sync_reg[2][34]_278 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_582 ),
        .\data_sync_reg[2][34]_279 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_581 ),
        .\data_sync_reg[2][34]_28 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_293 ),
        .\data_sync_reg[2][34]_280 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_580 ),
        .\data_sync_reg[2][34]_281 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_579 ),
        .\data_sync_reg[2][34]_282 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_578 ),
        .\data_sync_reg[2][34]_283 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_577 ),
        .\data_sync_reg[2][34]_284 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_576 ),
        .\data_sync_reg[2][34]_285 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_575 ),
        .\data_sync_reg[2][34]_286 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_574 ),
        .\data_sync_reg[2][34]_287 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_573 ),
        .\data_sync_reg[2][34]_288 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_572 ),
        .\data_sync_reg[2][34]_289 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_571 ),
        .\data_sync_reg[2][34]_29 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_292 ),
        .\data_sync_reg[2][34]_290 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_570 ),
        .\data_sync_reg[2][34]_291 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_569 ),
        .\data_sync_reg[2][34]_292 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_568 ),
        .\data_sync_reg[2][34]_293 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_567 ),
        .\data_sync_reg[2][34]_294 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_566 ),
        .\data_sync_reg[2][34]_295 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_565 ),
        .\data_sync_reg[2][34]_296 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_564 ),
        .\data_sync_reg[2][34]_297 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_563 ),
        .\data_sync_reg[2][34]_298 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_562 ),
        .\data_sync_reg[2][34]_299 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_561 ),
        .\data_sync_reg[2][34]_3 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_153 ),
        .\data_sync_reg[2][34]_30 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_291 ),
        .\data_sync_reg[2][34]_300 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_560 ),
        .\data_sync_reg[2][34]_301 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_559 ),
        .\data_sync_reg[2][34]_302 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_558 ),
        .\data_sync_reg[2][34]_303 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_557 ),
        .\data_sync_reg[2][34]_304 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_556 ),
        .\data_sync_reg[2][34]_305 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_555 ),
        .\data_sync_reg[2][34]_306 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_554 ),
        .\data_sync_reg[2][34]_31 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_290 ),
        .\data_sync_reg[2][34]_32 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_289 ),
        .\data_sync_reg[2][34]_33 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_288 ),
        .\data_sync_reg[2][34]_34 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_287 ),
        .\data_sync_reg[2][34]_35 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_286 ),
        .\data_sync_reg[2][34]_36 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_285 ),
        .\data_sync_reg[2][34]_37 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_284 ),
        .\data_sync_reg[2][34]_38 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_283 ),
        .\data_sync_reg[2][34]_39 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_282 ),
        .\data_sync_reg[2][34]_4 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_152 ),
        .\data_sync_reg[2][34]_40 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_281 ),
        .\data_sync_reg[2][34]_41 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_280 ),
        .\data_sync_reg[2][34]_42 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_279 ),
        .\data_sync_reg[2][34]_43 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_278 ),
        .\data_sync_reg[2][34]_44 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_277 ),
        .\data_sync_reg[2][34]_45 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_276 ),
        .\data_sync_reg[2][34]_46 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_329 ),
        .\data_sync_reg[2][34]_47 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_328 ),
        .\data_sync_reg[2][34]_48 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_327 ),
        .\data_sync_reg[2][34]_49 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_313 ),
        .\data_sync_reg[2][34]_5 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_151 ),
        .\data_sync_reg[2][34]_50 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_312 ),
        .\data_sync_reg[2][34]_51 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_311 ),
        .\data_sync_reg[2][34]_52 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_361 ),
        .\data_sync_reg[2][34]_53 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_360 ),
        .\data_sync_reg[2][34]_54 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_359 ),
        .\data_sync_reg[2][34]_55 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_358 ),
        .\data_sync_reg[2][34]_56 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_357 ),
        .\data_sync_reg[2][34]_57 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_356 ),
        .\data_sync_reg[2][34]_58 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_355 ),
        .\data_sync_reg[2][34]_59 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_354 ),
        .\data_sync_reg[2][34]_6 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_201 ),
        .\data_sync_reg[2][34]_60 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_353 ),
        .\data_sync_reg[2][34]_61 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_352 ),
        .\data_sync_reg[2][34]_62 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_351 ),
        .\data_sync_reg[2][34]_63 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_350 ),
        .\data_sync_reg[2][34]_64 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_349 ),
        .\data_sync_reg[2][34]_65 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_348 ),
        .\data_sync_reg[2][34]_66 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_347 ),
        .\data_sync_reg[2][34]_67 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_346 ),
        .\data_sync_reg[2][34]_68 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_345 ),
        .\data_sync_reg[2][34]_69 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_344 ),
        .\data_sync_reg[2][34]_7 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_200 ),
        .\data_sync_reg[2][34]_70 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_343 ),
        .\data_sync_reg[2][34]_71 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_342 ),
        .\data_sync_reg[2][34]_72 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_341 ),
        .\data_sync_reg[2][34]_73 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_340 ),
        .\data_sync_reg[2][34]_74 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_339 ),
        .\data_sync_reg[2][34]_75 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_338 ),
        .\data_sync_reg[2][34]_76 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_337 ),
        .\data_sync_reg[2][34]_77 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_336 ),
        .\data_sync_reg[2][34]_78 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_335 ),
        .\data_sync_reg[2][34]_79 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_334 ),
        .\data_sync_reg[2][34]_8 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_199 ),
        .\data_sync_reg[2][34]_80 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_333 ),
        .\data_sync_reg[2][34]_81 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_332 ),
        .\data_sync_reg[2][34]_82 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_331 ),
        .\data_sync_reg[2][34]_83 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_330 ),
        .\data_sync_reg[2][34]_84 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_393 ),
        .\data_sync_reg[2][34]_85 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_392 ),
        .\data_sync_reg[2][34]_86 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_391 ),
        .\data_sync_reg[2][34]_87 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_390 ),
        .\data_sync_reg[2][34]_88 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_389 ),
        .\data_sync_reg[2][34]_89 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_388 ),
        .\data_sync_reg[2][34]_9 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_185 ),
        .\data_sync_reg[2][34]_90 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_387 ),
        .\data_sync_reg[2][34]_91 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_386 ),
        .\data_sync_reg[2][34]_92 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_385 ),
        .\data_sync_reg[2][34]_93 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_384 ),
        .\data_sync_reg[2][34]_94 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_383 ),
        .\data_sync_reg[2][34]_95 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_382 ),
        .\data_sync_reg[2][34]_96 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_381 ),
        .\data_sync_reg[2][34]_97 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_380 ),
        .\data_sync_reg[2][34]_98 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_379 ),
        .\data_sync_reg[2][34]_99 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_378 ),
        .\gen_v0chroma_start_reg[0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_530 ),
        .genr_data(genr_data),
        .\intr_status_int_reg[12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_299 ),
        .\intr_status_int_reg[13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_300 ),
        .out_data({ipif_Addr[7:6],ipif_Addr[4:2]}),
        .\time_status_regs[28] ({\time_status_regs[28] [31:29],\time_status_regs[28] [15:13]}),
        .vid_aclk(vid_aclk));
  linux_bd_v_tc_0_0_video_clock_cross__parameterized0 \AXI4_LITE_INTERFACE.SYNC2PROCCLK_I 
       (.\AXI4_LITE_INTERFACE.ipif_Error_reg (\AXI4_LITE_INTERFACE.SYNC2PROCCLK_I_n_36 ),
        .aclk(aclk),
        .in_data({write_ack,read_ack_d,ipif_RdData}),
        .out_data(p_144_out),
        .p_526_out(p_526_out),
        .p_528_out(p_528_out),
        .read_ack_d1(read_ack_d1),
        .read_ack_d2(read_ack_d2),
        .write_ack_d1(write_ack_d1),
        .write_ack_d2(write_ack_d2));
  linux_bd_v_tc_0_0_video_clock_cross \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I 
       (.\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0] (\core_control_regs_int[0] ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0] (\core_control_regs_int[10] ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0] (\core_control_regs_int[11] ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0] (\core_control_regs_int[13] ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0] (\core_control_regs_int[14] ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0] (\core_control_regs_int[15] ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0] (\core_control_regs_int[16] ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0] (\core_control_regs_int[1] ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0] (\core_control_regs_int[2] ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0] (\core_control_regs_int[3] ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0] (\core_control_regs_int[4] ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0] (\core_control_regs_int[5] ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0] (\core_control_regs_int[6] ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0] (\core_control_regs_int[7] ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0] (\core_control_regs_int[8] ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0] (\core_control_regs_int[9] ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] (\genr_control_regs_int[0] ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_54 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_53 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_52 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_51 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_50 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_49 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_48 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_47 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_46 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_45 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][29] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_44 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][30] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_43 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][31] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_0 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_69 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_68 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_67 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21]_0 (\^genr_control_regs[2] ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8] (\genr_control_regs_int[3] ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ({\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_70 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_71 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_72 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_73 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_74 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_75 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_76 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_77 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_78 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_79 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_80 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_81 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_82 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_83 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_84 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_85 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_86 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_87 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_88 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_89 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_90 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_91 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_92 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_93 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_94 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_95 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_96 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_97 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_98 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_99 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_100 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_101 }),
        .\AXI4_LITE_INTERFACE.proc_sync1_reg[44] (proc_sync1),
        .\AXI4_LITE_INTERFACE.soft_resetn_reg (resetn_out),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0] (\time_control_regs_int[16] ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] ({genr_regs[796],p_24_in,genr_regs[794:784],genr_regs[780:768]}),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7] (\time_control_regs_int[18] ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9] ({genr_regs[841:840],p_0_in,\^time_control_regs[18] [6],\^time_control_regs[18] [3:0]}),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0] (p_2_out),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6] ({\^time_control_regs[19] [6],p_6_out}),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0] (\time_control_regs_int[20] ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] ({\time_control_regs2_int[20] [28:16],\time_control_regs2_int[20] [12:0]}),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0] (\time_control_regs_int[21] ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] ({\time_control_regs2_int[21] [28:16],\time_control_regs2_int[21] [12:0]}),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0] (\time_control_regs_int[22] ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] ({\time_control_regs2_int[22] [28:16],\time_control_regs2_int[22] [12:0]}),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0] (\time_control_regs_int[23] ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] ({\time_control_regs2_int[23] [28:16],\time_control_regs2_int[23] [12:0]}),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0] (\time_control_regs_int[24] ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] ({\time_control_regs2_int[24] [28:16],\time_control_regs2_int[24] [12:0]}),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0] (\time_control_regs_int[25] ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] ({\time_control_regs2_int[25] [28:16],\time_control_regs2_int[25] [12:0]}),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0] (\time_control_regs_int[26] ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] ({\time_control_regs2_int[26] [28:16],\time_control_regs2_int[26] [12:0]}),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0] (\time_control_regs_int[27] ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0] (\time_control_regs_int[28] ),
        .D({\^genr_control_regs[1] [31:16],\^genr_control_regs[1] [13:8]}),
        .E(\core_control_regs_int[12] ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_618 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_628 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_629 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_630 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_631 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][14] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_632 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_633 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_634 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_635 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_636 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_637 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_619 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_638 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_639 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_640 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_641 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_642 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_643 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_644 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_645 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_646 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][29] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_647 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_620 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][30] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_648 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][31] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_136 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_621 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_622 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_623 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_624 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_625 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_626 ),
        .\GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_627 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_586 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_596 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_597 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_598 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_599 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][14] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_600 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_601 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_602 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_603 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_604 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_605 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_587 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_606 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_607 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_608 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_609 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_610 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_611 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_612 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_613 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_614 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][29] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_615 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_588 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][30] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_616 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][31] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_617 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_589 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_590 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_591 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_592 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_593 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_594 ),
        .\GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_595 ),
        .\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_137 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_554 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_564 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_565 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_566 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_567 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][14] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_568 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_569 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_570 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_571 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_572 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_573 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_555 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_574 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_575 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_576 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_577 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_578 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_579 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_580 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_581 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_582 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][29] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_583 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_556 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][30] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_584 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][31] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_585 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_557 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_558 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_559 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_560 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_561 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_562 ),
        .\GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_563 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_522 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_532 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_533 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_534 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_535 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][14] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_536 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_537 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_538 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_539 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_540 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_541 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_523 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_542 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_543 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_544 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_545 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_546 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_547 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_548 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_549 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_550 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][29] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_551 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_524 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][30] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_552 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][31] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_553 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_525 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_526 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_527 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_528 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_529 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_530 ),
        .\GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_531 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_490 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_500 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_501 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_502 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_503 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][14] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_504 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_505 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_506 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_507 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_508 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_509 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_491 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_510 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_511 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_512 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_513 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_514 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_515 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_516 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_517 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_518 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][29] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_519 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_492 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][30] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_520 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][31] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_521 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_493 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_494 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_495 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_496 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_497 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_498 ),
        .\GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_499 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_458 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_468 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_469 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_470 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_471 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][14] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_472 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_473 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_474 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_475 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_476 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_477 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_459 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_478 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_479 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_480 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_481 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_482 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_483 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_484 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_485 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_486 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][29] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_487 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_460 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][30] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_488 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][31] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_489 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_461 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_462 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_463 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_464 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_465 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_466 ),
        .\GEN_TREE.GEN_BRANCH[38].GEN_MUX_REG.data_out_reg_reg[38][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_467 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_426 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_436 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_437 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_438 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_439 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][14] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_440 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_441 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_442 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_443 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_444 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_445 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_427 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_446 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_447 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_448 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_449 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_450 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_451 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_452 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_453 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_454 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][29] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_455 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_428 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][30] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_456 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][31] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_457 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_429 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_430 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_431 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_432 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_433 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_434 ),
        .\GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_435 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_394 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_404 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_405 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_406 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_407 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][14] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_408 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_409 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_410 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_411 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_412 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_413 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_395 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_414 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_415 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_416 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_417 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_418 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_419 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_420 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_421 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_422 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][29] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_423 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_396 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][30] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_424 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][31] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_425 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_397 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_398 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_399 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_400 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_401 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_402 ),
        .\GEN_TREE.GEN_BRANCH[40].GEN_MUX_REG.data_out_reg_reg[40][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_403 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_362 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_372 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_373 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_374 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_375 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][14] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_376 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_377 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_378 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_379 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_380 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_381 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_363 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_382 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_383 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_384 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_385 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_386 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_387 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_388 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_389 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_390 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][29] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_391 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_364 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][30] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_392 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][31] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_393 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_365 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_366 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_367 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_368 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_369 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_370 ),
        .\GEN_TREE.GEN_BRANCH[41].GEN_MUX_REG.data_out_reg_reg[41][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_371 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_330 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_340 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_341 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_342 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_343 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][14] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_344 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_345 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_346 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_347 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_348 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_349 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_331 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_350 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_351 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_352 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_353 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_354 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_355 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_356 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_357 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_358 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][29] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_359 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_332 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][30] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_360 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][31] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_361 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_333 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_334 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_335 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_336 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_337 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_338 ),
        .\GEN_TREE.GEN_BRANCH[42].GEN_MUX_REG.data_out_reg_reg[42][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_339 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_298 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_308 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_309 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_310 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_311 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][14] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_312 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_313 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_314 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_315 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_316 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_317 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_299 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_318 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_319 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_320 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_321 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_322 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_323 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_324 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_325 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_326 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][29] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_327 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_300 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][30] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_328 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][31] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_329 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_301 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_302 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_303 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_304 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_305 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_306 ),
        .\GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_307 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_266 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_276 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_277 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_278 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_279 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][14] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_280 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_281 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_282 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_283 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_284 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_285 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_267 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_286 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_287 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_288 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_289 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_290 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_291 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_292 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_293 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_294 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][29] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_295 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_268 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][30] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_296 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][31] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_297 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_269 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_270 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_271 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_272 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_273 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_274 ),
        .\GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_275 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_234 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_244 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_245 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_246 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_247 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][14] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_248 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_249 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_250 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_251 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_252 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_253 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_235 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_254 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_255 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_256 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_257 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_258 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_259 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_260 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_261 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_262 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][29] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_263 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_236 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][30] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_264 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][31] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_265 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_237 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_238 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_239 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_240 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_241 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_242 ),
        .\GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_243 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_202 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_212 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_213 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_214 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_215 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][14] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_216 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_217 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_218 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_219 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_220 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_221 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_203 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_222 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_223 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_224 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_225 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_226 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_227 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_228 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_229 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_230 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][29] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_231 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_204 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][30] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_232 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][31] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_233 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_205 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_206 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_207 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_208 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_209 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_210 ),
        .\GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_211 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_180 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_181 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_182 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_183 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][14] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_184 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_185 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_186 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_187 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_188 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_189 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_171 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_190 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_191 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_192 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_193 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_194 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_195 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_196 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_197 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_198 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][29] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_199 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_172 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][30] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_200 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][31] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_201 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_173 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_174 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_175 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_176 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_177 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_178 ),
        .\GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_179 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_138 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_148 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_149 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_150 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_151 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][14] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_152 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_153 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_154 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_155 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_156 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_157 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_139 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][29] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_140 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][30] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][31] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_141 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_142 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_143 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_144 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_145 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_146 ),
        .\GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_147 ),
        .Q({\time_control_regs2_int[27] [28:16],\time_control_regs2_int[27] [12:0]}),
        .core_data(core_data),
        .\genr_control_regs[0] ({\^genr_control_regs[0] [31:30],\^genr_control_regs[0] [26:13],\^genr_control_regs[0] [11:8],\^genr_control_regs[0] [5],\^genr_control_regs[0] [3:0]}),
        .\genr_control_regs[3] ({\^genr_control_regs[3] [31:16],\^genr_control_regs[3] [13:8]}),
        .genr_data(genr_data),
        .\genr_status_regs[0] ({\genr_status_regs[0] [29:27],\genr_status_regs[0] [12],\genr_status_regs[0] [7:6],\genr_status_regs[0] [4]}),
        .\genr_status_regs[3] ({\genr_status_regs[3] [15:14],\genr_status_regs[3] [7:0]}),
        .\genr_status_regs_int_reg[1] (\genr_status_regs_int_reg[1] ),
        .intr_err(intr_err),
        .out_data({ipif_cs_out,ipif_Addr,ipif_data_out}),
        .p_456_out(p_456_out),
        .p_533_out(p_533_out),
        .p_535_out(p_535_out),
        .reg_update(reg_update),
        .\time_status_regs[0] (\time_status_regs[0] ),
        .\time_status_regs[10] (\time_status_regs[10] ),
        .\time_status_regs[11] (\time_status_regs[11] ),
        .\time_status_regs[12] (\time_status_regs[12] ),
        .\time_status_regs[13] (\time_status_regs[13] ),
        .\time_status_regs[14] (\time_status_regs[14] ),
        .\time_status_regs[15] (\time_status_regs[15] ),
        .\time_status_regs[16] ({\time_status_regs[16] [31:29],\time_status_regs[16] [15:13]}),
        .\time_status_regs[17] (\time_status_regs[17] ),
        .\time_status_regs[18] ({\time_status_regs[18] [31:10],\time_status_regs[18] [5:4]}),
        .\time_status_regs[19] (\time_status_regs[19] [31:7]),
        .\time_status_regs[1] (\time_status_regs[1] ),
        .\time_status_regs[20] ({\time_status_regs[20] [31:29],\time_status_regs[20] [15:13]}),
        .\time_status_regs[21] ({\time_status_regs[21] [31:29],\time_status_regs[21] [15:13]}),
        .\time_status_regs[22] ({\time_status_regs[22] [31:29],\time_status_regs[22] [15:13]}),
        .\time_status_regs[23] ({\time_status_regs[23] [31:29],\time_status_regs[23] [15:13]}),
        .\time_status_regs[24] ({\time_status_regs[24] [31:29],\time_status_regs[24] [15:13]}),
        .\time_status_regs[25] ({\time_status_regs[25] [31:29],\time_status_regs[25] [15:13]}),
        .\time_status_regs[26] ({\time_status_regs[26] [31:29],\time_status_regs[26] [15:13]}),
        .\time_status_regs[27] ({\time_status_regs[27] [31:29],\time_status_regs[27] [15:13]}),
        .\time_status_regs[2] (\time_status_regs[2] ),
        .\time_status_regs[3] (\time_status_regs[3] ),
        .\time_status_regs[4] (\time_status_regs[4] ),
        .\time_status_regs[5] (\time_status_regs[5] ),
        .\time_status_regs[6] (\time_status_regs[6] ),
        .\time_status_regs[7] (\time_status_regs[7] ),
        .\time_status_regs[8] (\time_status_regs[8] ),
        .\time_status_regs[9] (\time_status_regs[9] ),
        .vid_aclk(vid_aclk),
        .vid_aclk_en(vid_aclk_en),
        .vid_aresetn(vid_aresetn),
        .write_ack_int(write_ack_int));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [0]),
        .Q(\^core_control_regs[0] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [10]),
        .Q(\^core_control_regs[0] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [11]),
        .Q(\^core_control_regs[0] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [16]),
        .Q(\^core_control_regs[0] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [17]),
        .Q(\^core_control_regs[0] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [18]),
        .Q(\^core_control_regs[0] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [19]),
        .Q(\^core_control_regs[0] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [1]),
        .Q(\^core_control_regs[0] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [20]),
        .Q(\^core_control_regs[0] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [21]),
        .Q(\^core_control_regs[0] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [22]),
        .Q(\^core_control_regs[0] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [23]),
        .Q(\^core_control_regs[0] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [24]),
        .Q(\^core_control_regs[0] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [25]),
        .Q(\^core_control_regs[0] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [26]),
        .Q(\^core_control_regs[0] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [27]),
        .Q(\^core_control_regs[0] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [2]),
        .Q(\^core_control_regs[0] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [3]),
        .Q(\^core_control_regs[0] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [4]),
        .Q(\^core_control_regs[0] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [5]),
        .Q(\^core_control_regs[0] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [6]),
        .Q(\^core_control_regs[0] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [7]),
        .Q(\^core_control_regs[0] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [8]),
        .Q(\^core_control_regs[0] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [9]),
        .Q(\^core_control_regs[0] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [320]),
        .Q(\^core_control_regs[10] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [330]),
        .Q(\^core_control_regs[10] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [331]),
        .Q(\^core_control_regs[10] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [336]),
        .Q(\^core_control_regs[10] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [337]),
        .Q(\^core_control_regs[10] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [338]),
        .Q(\^core_control_regs[10] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [339]),
        .Q(\^core_control_regs[10] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [321]),
        .Q(\^core_control_regs[10] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [340]),
        .Q(\^core_control_regs[10] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [341]),
        .Q(\^core_control_regs[10] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [342]),
        .Q(\^core_control_regs[10] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [343]),
        .Q(\^core_control_regs[10] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [344]),
        .Q(\^core_control_regs[10] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [345]),
        .Q(\^core_control_regs[10] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [346]),
        .Q(\^core_control_regs[10] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [347]),
        .Q(\^core_control_regs[10] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [322]),
        .Q(\^core_control_regs[10] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [323]),
        .Q(\^core_control_regs[10] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [324]),
        .Q(\^core_control_regs[10] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [325]),
        .Q(\^core_control_regs[10] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [326]),
        .Q(\^core_control_regs[10] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [327]),
        .Q(\^core_control_regs[10] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [328]),
        .Q(\^core_control_regs[10] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [329]),
        .Q(\^core_control_regs[10] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [352]),
        .Q(\^core_control_regs[11] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [362]),
        .Q(\^core_control_regs[11] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [363]),
        .Q(\^core_control_regs[11] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [368]),
        .Q(\^core_control_regs[11] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [369]),
        .Q(\^core_control_regs[11] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [370]),
        .Q(\^core_control_regs[11] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [371]),
        .Q(\^core_control_regs[11] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [353]),
        .Q(\^core_control_regs[11] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [372]),
        .Q(\^core_control_regs[11] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [373]),
        .Q(\^core_control_regs[11] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [374]),
        .Q(\^core_control_regs[11] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [375]),
        .Q(\^core_control_regs[11] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [376]),
        .Q(\^core_control_regs[11] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [377]),
        .Q(\^core_control_regs[11] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [378]),
        .Q(\^core_control_regs[11] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [379]),
        .Q(\^core_control_regs[11] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [354]),
        .Q(\^core_control_regs[11] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [355]),
        .Q(\^core_control_regs[11] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [356]),
        .Q(\^core_control_regs[11] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [357]),
        .Q(\^core_control_regs[11] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [358]),
        .Q(\^core_control_regs[11] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [359]),
        .Q(\^core_control_regs[11] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [360]),
        .Q(\^core_control_regs[11] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [361]),
        .Q(\^core_control_regs[11] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [384]),
        .Q(\^core_control_regs[12] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [394]),
        .Q(\^core_control_regs[12] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [395]),
        .Q(\^core_control_regs[12] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [400]),
        .Q(\^core_control_regs[12] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [401]),
        .Q(\^core_control_regs[12] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [402]),
        .Q(\^core_control_regs[12] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [403]),
        .Q(\^core_control_regs[12] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [385]),
        .Q(\^core_control_regs[12] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [404]),
        .Q(\^core_control_regs[12] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [405]),
        .Q(\^core_control_regs[12] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [406]),
        .Q(\^core_control_regs[12] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [407]),
        .Q(\^core_control_regs[12] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [408]),
        .Q(\^core_control_regs[12] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [409]),
        .Q(\^core_control_regs[12] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [410]),
        .Q(\^core_control_regs[12] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [411]),
        .Q(\^core_control_regs[12] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [386]),
        .Q(\^core_control_regs[12] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [387]),
        .Q(\^core_control_regs[12] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [388]),
        .Q(\^core_control_regs[12] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [389]),
        .Q(\^core_control_regs[12] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [390]),
        .Q(\^core_control_regs[12] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [391]),
        .Q(\^core_control_regs[12] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [392]),
        .Q(\^core_control_regs[12] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [393]),
        .Q(\^core_control_regs[12] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [416]),
        .Q(\^core_control_regs[13] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [426]),
        .Q(\^core_control_regs[13] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [427]),
        .Q(\^core_control_regs[13] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [432]),
        .Q(\^core_control_regs[13] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [433]),
        .Q(\^core_control_regs[13] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [434]),
        .Q(\^core_control_regs[13] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [435]),
        .Q(\^core_control_regs[13] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [417]),
        .Q(\^core_control_regs[13] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [436]),
        .Q(\^core_control_regs[13] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [437]),
        .Q(\^core_control_regs[13] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [438]),
        .Q(\^core_control_regs[13] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [439]),
        .Q(\^core_control_regs[13] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [440]),
        .Q(\^core_control_regs[13] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [441]),
        .Q(\^core_control_regs[13] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [442]),
        .Q(\^core_control_regs[13] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [443]),
        .Q(\^core_control_regs[13] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [418]),
        .Q(\^core_control_regs[13] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [419]),
        .Q(\^core_control_regs[13] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [420]),
        .Q(\^core_control_regs[13] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [421]),
        .Q(\^core_control_regs[13] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [422]),
        .Q(\^core_control_regs[13] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [423]),
        .Q(\^core_control_regs[13] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [424]),
        .Q(\^core_control_regs[13] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[13][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [425]),
        .Q(\^core_control_regs[13] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [448]),
        .Q(\^core_control_regs[14] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [458]),
        .Q(\^core_control_regs[14] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [459]),
        .Q(\^core_control_regs[14] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [464]),
        .Q(\^core_control_regs[14] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [465]),
        .Q(\^core_control_regs[14] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [466]),
        .Q(\^core_control_regs[14] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [467]),
        .Q(\^core_control_regs[14] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [449]),
        .Q(\^core_control_regs[14] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [468]),
        .Q(\^core_control_regs[14] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [469]),
        .Q(\^core_control_regs[14] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [470]),
        .Q(\^core_control_regs[14] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [471]),
        .Q(\^core_control_regs[14] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [472]),
        .Q(\^core_control_regs[14] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [473]),
        .Q(\^core_control_regs[14] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [474]),
        .Q(\^core_control_regs[14] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [475]),
        .Q(\^core_control_regs[14] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [450]),
        .Q(\^core_control_regs[14] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [451]),
        .Q(\^core_control_regs[14] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [452]),
        .Q(\^core_control_regs[14] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [453]),
        .Q(\^core_control_regs[14] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [454]),
        .Q(\^core_control_regs[14] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [455]),
        .Q(\^core_control_regs[14] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [456]),
        .Q(\^core_control_regs[14] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[14][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [457]),
        .Q(\^core_control_regs[14] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [480]),
        .Q(\^core_control_regs[15] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [490]),
        .Q(\^core_control_regs[15] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [491]),
        .Q(\^core_control_regs[15] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [496]),
        .Q(\^core_control_regs[15] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [497]),
        .Q(\^core_control_regs[15] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [498]),
        .Q(\^core_control_regs[15] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [499]),
        .Q(\^core_control_regs[15] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [481]),
        .Q(\^core_control_regs[15] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [500]),
        .Q(\^core_control_regs[15] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [501]),
        .Q(\^core_control_regs[15] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [502]),
        .Q(\^core_control_regs[15] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [503]),
        .Q(\^core_control_regs[15] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [504]),
        .Q(\^core_control_regs[15] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [505]),
        .Q(\^core_control_regs[15] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [506]),
        .Q(\^core_control_regs[15] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [507]),
        .Q(\^core_control_regs[15] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [482]),
        .Q(\^core_control_regs[15] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [483]),
        .Q(\^core_control_regs[15] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [484]),
        .Q(\^core_control_regs[15] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [485]),
        .Q(\^core_control_regs[15] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [486]),
        .Q(\^core_control_regs[15] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [487]),
        .Q(\^core_control_regs[15] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [488]),
        .Q(\^core_control_regs[15] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[15][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [489]),
        .Q(\^core_control_regs[15] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [32]),
        .Q(\^core_control_regs[1] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [42]),
        .Q(\^core_control_regs[1] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [43]),
        .Q(\^core_control_regs[1] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [48]),
        .Q(\^core_control_regs[1] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [49]),
        .Q(\^core_control_regs[1] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [50]),
        .Q(\^core_control_regs[1] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [51]),
        .Q(\^core_control_regs[1] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [33]),
        .Q(\^core_control_regs[1] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [52]),
        .Q(\^core_control_regs[1] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [53]),
        .Q(\^core_control_regs[1] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [54]),
        .Q(\^core_control_regs[1] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [55]),
        .Q(\^core_control_regs[1] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [56]),
        .Q(\^core_control_regs[1] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [57]),
        .Q(\^core_control_regs[1] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [58]),
        .Q(\^core_control_regs[1] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [59]),
        .Q(\^core_control_regs[1] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [34]),
        .Q(\^core_control_regs[1] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [35]),
        .Q(\^core_control_regs[1] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [36]),
        .Q(\^core_control_regs[1] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [37]),
        .Q(\^core_control_regs[1] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [38]),
        .Q(\^core_control_regs[1] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [39]),
        .Q(\^core_control_regs[1] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [40]),
        .Q(\^core_control_regs[1] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [41]),
        .Q(\^core_control_regs[1] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [64]),
        .Q(\^core_control_regs[2] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [74]),
        .Q(\^core_control_regs[2] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [75]),
        .Q(\^core_control_regs[2] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [80]),
        .Q(\^core_control_regs[2] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [81]),
        .Q(\^core_control_regs[2] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [82]),
        .Q(\^core_control_regs[2] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [83]),
        .Q(\^core_control_regs[2] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [65]),
        .Q(\^core_control_regs[2] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [84]),
        .Q(\^core_control_regs[2] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [85]),
        .Q(\^core_control_regs[2] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [86]),
        .Q(\^core_control_regs[2] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [87]),
        .Q(\^core_control_regs[2] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [88]),
        .Q(\^core_control_regs[2] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [89]),
        .Q(\^core_control_regs[2] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [90]),
        .Q(\^core_control_regs[2] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [91]),
        .Q(\^core_control_regs[2] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [66]),
        .Q(\^core_control_regs[2] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [67]),
        .Q(\^core_control_regs[2] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [68]),
        .Q(\^core_control_regs[2] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [69]),
        .Q(\^core_control_regs[2] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [70]),
        .Q(\^core_control_regs[2] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [71]),
        .Q(\^core_control_regs[2] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [72]),
        .Q(\^core_control_regs[2] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [73]),
        .Q(\^core_control_regs[2] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [96]),
        .Q(\^core_control_regs[3] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [106]),
        .Q(\^core_control_regs[3] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [107]),
        .Q(\^core_control_regs[3] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [112]),
        .Q(\^core_control_regs[3] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [113]),
        .Q(\^core_control_regs[3] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [114]),
        .Q(\^core_control_regs[3] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [115]),
        .Q(\^core_control_regs[3] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [97]),
        .Q(\^core_control_regs[3] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [116]),
        .Q(\^core_control_regs[3] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [117]),
        .Q(\^core_control_regs[3] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [118]),
        .Q(\^core_control_regs[3] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [119]),
        .Q(\^core_control_regs[3] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [120]),
        .Q(\^core_control_regs[3] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [121]),
        .Q(\^core_control_regs[3] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [122]),
        .Q(\^core_control_regs[3] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [123]),
        .Q(\^core_control_regs[3] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [98]),
        .Q(\^core_control_regs[3] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [99]),
        .Q(\^core_control_regs[3] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [100]),
        .Q(\^core_control_regs[3] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [101]),
        .Q(\^core_control_regs[3] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [102]),
        .Q(\^core_control_regs[3] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [103]),
        .Q(\^core_control_regs[3] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [104]),
        .Q(\^core_control_regs[3] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [105]),
        .Q(\^core_control_regs[3] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [128]),
        .Q(\^core_control_regs[4] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [138]),
        .Q(\^core_control_regs[4] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [139]),
        .Q(\^core_control_regs[4] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [144]),
        .Q(\^core_control_regs[4] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [145]),
        .Q(\^core_control_regs[4] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [146]),
        .Q(\^core_control_regs[4] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [147]),
        .Q(\^core_control_regs[4] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [129]),
        .Q(\^core_control_regs[4] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [148]),
        .Q(\^core_control_regs[4] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [149]),
        .Q(\^core_control_regs[4] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [150]),
        .Q(\^core_control_regs[4] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [151]),
        .Q(\^core_control_regs[4] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [152]),
        .Q(\^core_control_regs[4] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [153]),
        .Q(\^core_control_regs[4] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [154]),
        .Q(\^core_control_regs[4] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [155]),
        .Q(\^core_control_regs[4] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [130]),
        .Q(\^core_control_regs[4] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [131]),
        .Q(\^core_control_regs[4] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [132]),
        .Q(\^core_control_regs[4] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [133]),
        .Q(\^core_control_regs[4] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [134]),
        .Q(\^core_control_regs[4] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [135]),
        .Q(\^core_control_regs[4] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [136]),
        .Q(\^core_control_regs[4] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [137]),
        .Q(\^core_control_regs[4] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [160]),
        .Q(\^core_control_regs[5] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [170]),
        .Q(\^core_control_regs[5] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [171]),
        .Q(\^core_control_regs[5] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [176]),
        .Q(\^core_control_regs[5] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [177]),
        .Q(\^core_control_regs[5] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [178]),
        .Q(\^core_control_regs[5] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [179]),
        .Q(\^core_control_regs[5] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [161]),
        .Q(\^core_control_regs[5] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [180]),
        .Q(\^core_control_regs[5] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [181]),
        .Q(\^core_control_regs[5] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [182]),
        .Q(\^core_control_regs[5] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [183]),
        .Q(\^core_control_regs[5] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [184]),
        .Q(\^core_control_regs[5] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [185]),
        .Q(\^core_control_regs[5] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [186]),
        .Q(\^core_control_regs[5] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [187]),
        .Q(\^core_control_regs[5] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [162]),
        .Q(\^core_control_regs[5] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [163]),
        .Q(\^core_control_regs[5] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [164]),
        .Q(\^core_control_regs[5] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [165]),
        .Q(\^core_control_regs[5] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [166]),
        .Q(\^core_control_regs[5] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [167]),
        .Q(\^core_control_regs[5] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [168]),
        .Q(\^core_control_regs[5] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [169]),
        .Q(\^core_control_regs[5] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [192]),
        .Q(\^core_control_regs[6] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [202]),
        .Q(\^core_control_regs[6] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [203]),
        .Q(\^core_control_regs[6] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [208]),
        .Q(\^core_control_regs[6] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [209]),
        .Q(\^core_control_regs[6] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [210]),
        .Q(\^core_control_regs[6] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [211]),
        .Q(\^core_control_regs[6] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [193]),
        .Q(\^core_control_regs[6] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [212]),
        .Q(\^core_control_regs[6] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [213]),
        .Q(\^core_control_regs[6] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [214]),
        .Q(\^core_control_regs[6] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [215]),
        .Q(\^core_control_regs[6] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [216]),
        .Q(\^core_control_regs[6] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [217]),
        .Q(\^core_control_regs[6] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [218]),
        .Q(\^core_control_regs[6] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [219]),
        .Q(\^core_control_regs[6] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [194]),
        .Q(\^core_control_regs[6] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [195]),
        .Q(\^core_control_regs[6] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [196]),
        .Q(\^core_control_regs[6] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [197]),
        .Q(\^core_control_regs[6] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [198]),
        .Q(\^core_control_regs[6] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [199]),
        .Q(\^core_control_regs[6] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [200]),
        .Q(\^core_control_regs[6] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [201]),
        .Q(\^core_control_regs[6] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [224]),
        .Q(\^core_control_regs[7] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [234]),
        .Q(\^core_control_regs[7] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [235]),
        .Q(\^core_control_regs[7] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [240]),
        .Q(\^core_control_regs[7] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [241]),
        .Q(\^core_control_regs[7] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [242]),
        .Q(\^core_control_regs[7] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [243]),
        .Q(\^core_control_regs[7] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [225]),
        .Q(\^core_control_regs[7] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [244]),
        .Q(\^core_control_regs[7] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [245]),
        .Q(\^core_control_regs[7] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [246]),
        .Q(\^core_control_regs[7] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [247]),
        .Q(\^core_control_regs[7] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [248]),
        .Q(\^core_control_regs[7] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [249]),
        .Q(\^core_control_regs[7] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [250]),
        .Q(\^core_control_regs[7] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [251]),
        .Q(\^core_control_regs[7] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [226]),
        .Q(\^core_control_regs[7] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [227]),
        .Q(\^core_control_regs[7] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [228]),
        .Q(\^core_control_regs[7] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [229]),
        .Q(\^core_control_regs[7] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [230]),
        .Q(\^core_control_regs[7] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [231]),
        .Q(\^core_control_regs[7] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [232]),
        .Q(\^core_control_regs[7] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [233]),
        .Q(\^core_control_regs[7] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [256]),
        .Q(\^core_control_regs[8] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [266]),
        .Q(\^core_control_regs[8] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [267]),
        .Q(\^core_control_regs[8] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [272]),
        .Q(\^core_control_regs[8] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [273]),
        .Q(\^core_control_regs[8] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [274]),
        .Q(\^core_control_regs[8] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [275]),
        .Q(\^core_control_regs[8] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [257]),
        .Q(\^core_control_regs[8] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [276]),
        .Q(\^core_control_regs[8] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [277]),
        .Q(\^core_control_regs[8] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [278]),
        .Q(\^core_control_regs[8] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [279]),
        .Q(\^core_control_regs[8] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [280]),
        .Q(\^core_control_regs[8] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [281]),
        .Q(\^core_control_regs[8] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [282]),
        .Q(\^core_control_regs[8] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [283]),
        .Q(\^core_control_regs[8] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [258]),
        .Q(\^core_control_regs[8] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [259]),
        .Q(\^core_control_regs[8] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [260]),
        .Q(\^core_control_regs[8] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [261]),
        .Q(\^core_control_regs[8] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [262]),
        .Q(\^core_control_regs[8] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [263]),
        .Q(\^core_control_regs[8] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [264]),
        .Q(\^core_control_regs[8] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [265]),
        .Q(\^core_control_regs[8] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [288]),
        .Q(\^core_control_regs[9] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [298]),
        .Q(\^core_control_regs[9] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [299]),
        .Q(\^core_control_regs[9] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [304]),
        .Q(\^core_control_regs[9] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [305]),
        .Q(\^core_control_regs[9] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [306]),
        .Q(\^core_control_regs[9] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [307]),
        .Q(\^core_control_regs[9] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [289]),
        .Q(\^core_control_regs[9] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [308]),
        .Q(\^core_control_regs[9] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [309]),
        .Q(\^core_control_regs[9] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [310]),
        .Q(\^core_control_regs[9] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [311]),
        .Q(\^core_control_regs[9] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [312]),
        .Q(\^core_control_regs[9] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [313]),
        .Q(\^core_control_regs[9] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [314]),
        .Q(\^core_control_regs[9] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [315]),
        .Q(\^core_control_regs[9] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [290]),
        .Q(\^core_control_regs[9] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [291]),
        .Q(\^core_control_regs[9] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [292]),
        .Q(\^core_control_regs[9] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [293]),
        .Q(\^core_control_regs[9] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [294]),
        .Q(\^core_control_regs[9] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [295]),
        .Q(\^core_control_regs[9] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [296]),
        .Q(\^core_control_regs[9] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\AXI4_LITE_INTERFACE.core_regs_reg [297]),
        .Q(\^core_control_regs[9] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[0]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][10] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[10]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][11] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[11]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][16] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[16]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][17] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[17]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][18] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[18]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][19] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[19]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][1] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[1]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][20] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[20]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][21] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[21]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][22] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[22]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][23] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[23]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][24] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[24]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][25] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[25]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][26] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[26]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][27] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[27]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][2] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[2]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][3] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[3]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][4] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[4]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][5] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[5]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][6] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[6]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][7] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[7]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][8] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[8]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][9] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[0] ),
        .D(ipif_data_out[9]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[0]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [320]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][10] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[10]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [330]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][11] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[11]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [331]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][16] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[16]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [336]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[17]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [337]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][18] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[18]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [338]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][19] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[19]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [339]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][1] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[1]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [321]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][20] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[20]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [340]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][21] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[21]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [341]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][22] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[22]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [342]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][23] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[23]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [343]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][24] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[24]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [344]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][25] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[25]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [345]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][26] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[26]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [346]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][27] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[27]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [347]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][2] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[2]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [322]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][3] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[3]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [323]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][4] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[4]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [324]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][5] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[5]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [325]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][6] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[6]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [326]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][7] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[7]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [327]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][8] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[8]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [328]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][9] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[10] ),
        .D(ipif_data_out[9]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [329]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[0]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [352]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][10] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[10]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [362]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][11] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[11]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [363]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][16] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[16]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [368]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[17]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [369]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][18] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[18]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [370]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][19] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[19]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [371]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][1] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[1]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [353]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][20] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[20]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [372]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][21] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[21]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [373]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][22] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[22]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [374]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][23] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[23]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [375]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][24] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[24]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [376]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][25] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[25]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [377]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][26] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[26]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [378]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][27] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[27]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [379]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][2] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[2]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [354]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][3] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[3]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [355]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][4] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[4]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [356]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][5] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[5]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [357]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][6] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[6]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [358]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][7] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[7]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [359]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][8] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[8]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [360]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][9] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[11] ),
        .D(ipif_data_out[9]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [361]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[0]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [384]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][10] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[10]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [394]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][11] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[11]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [395]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][16] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[16]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [400]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[17]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [401]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][18] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[18]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [402]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][19] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[19]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [403]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][1] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[1]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [385]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][20] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[20]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [404]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][21] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[21]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [405]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][22] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[22]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [406]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][23] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[23]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [407]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][24] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[24]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [408]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][25] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[25]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [409]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][26] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[26]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [410]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][27] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[27]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [411]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[2]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [386]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][3] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[3]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [387]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][4] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[4]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [388]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][5] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[5]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [389]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][6] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[6]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [390]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][7] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[7]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [391]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][8] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[8]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [392]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][9] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[12] ),
        .D(ipif_data_out[9]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [393]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[0]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [416]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][10] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[10]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [426]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][11] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[11]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [427]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][16] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[16]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [432]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][17] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[17]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [433]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][18] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[18]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [434]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][19] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[19]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [435]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][1] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[1]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [417]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][20] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[20]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [436]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][21] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[21]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [437]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][22] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[22]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [438]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][23] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[23]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [439]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][24] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[24]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [440]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][25] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[25]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [441]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][26] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[26]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [442]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][27] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[27]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [443]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][2] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[2]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [418]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][3] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[3]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [419]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][4] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[4]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [420]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][5] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[5]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [421]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][6] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[6]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [422]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][7] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[7]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [423]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][8] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[8]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [424]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][9] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[13] ),
        .D(ipif_data_out[9]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [425]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[0]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [448]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][10] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[10]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [458]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][11] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[11]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [459]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][16] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[16]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [464]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][17] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[17]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [465]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][18] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[18]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [466]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][19] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[19]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [467]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][1] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[1]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [449]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][20] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[20]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [468]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][21] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[21]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [469]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][22] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[22]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [470]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][23] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[23]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [471]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][24] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[24]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [472]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][25] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[25]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [473]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][26] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[26]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [474]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][27] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[27]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [475]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][2] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[2]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [450]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][3] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[3]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [451]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][4] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[4]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [452]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][5] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[5]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [453]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][6] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[6]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [454]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][7] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[7]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [455]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][8] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[8]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [456]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][9] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[14] ),
        .D(ipif_data_out[9]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [457]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[0]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [480]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][10] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[10]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [490]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][11] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[11]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [491]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][16] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[16]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [496]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][17] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[17]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [497]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][18] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[18]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [498]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][19] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[19]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [499]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][1] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[1]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [481]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][20] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[20]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [500]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][21] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[21]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [501]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][22] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[22]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [502]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][23] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[23]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [503]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][24] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[24]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [504]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][25] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[25]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [505]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][26] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[26]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [506]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][27] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[27]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [507]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][2] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[2]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [482]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][3] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[3]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [483]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][4] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[4]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [484]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][5] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[5]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [485]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][6] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[6]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [486]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][7] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[7]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [487]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][8] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[8]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [488]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][9] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[15] ),
        .D(ipif_data_out[9]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [489]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[0]),
        .Q(\^core_control_regs[16] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][10] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[10]),
        .Q(\^core_control_regs[16] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][11] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[11]),
        .Q(\^core_control_regs[16] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][16] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[16]),
        .Q(\^core_control_regs[16] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][17] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[17]),
        .Q(\^core_control_regs[16] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][18] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[18]),
        .Q(\^core_control_regs[16] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][19] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[19]),
        .Q(\^core_control_regs[16] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][1] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[1]),
        .Q(\^core_control_regs[16] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][20] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[20]),
        .Q(\^core_control_regs[16] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][21] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[21]),
        .Q(\^core_control_regs[16] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][22] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[22]),
        .Q(\^core_control_regs[16] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][23] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[23]),
        .Q(\^core_control_regs[16] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][24] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[24]),
        .Q(\^core_control_regs[16] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][25] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[25]),
        .Q(\^core_control_regs[16] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][26] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[26]),
        .Q(\^core_control_regs[16] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][27] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[27]),
        .Q(\^core_control_regs[16] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][2] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[2]),
        .Q(\^core_control_regs[16] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][3] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[3]),
        .Q(\^core_control_regs[16] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][4] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[4]),
        .Q(\^core_control_regs[16] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][5] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[5]),
        .Q(\^core_control_regs[16] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][6] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[6]),
        .Q(\^core_control_regs[16] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][7] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[7]),
        .Q(\^core_control_regs[16] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][8] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[8]),
        .Q(\^core_control_regs[16] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][9] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[16] ),
        .D(ipif_data_out[9]),
        .Q(\^core_control_regs[16] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[0]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [32]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][10] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[10]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [42]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][11] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[11]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [43]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][16] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[16]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [48]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][17] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[17]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [49]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][18] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[18]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [50]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][19] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[19]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [51]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][1] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[1]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [33]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][20] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[20]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [52]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][21] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[21]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [53]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][22] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[22]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [54]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][23] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[23]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [55]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][24] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[24]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [56]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][25] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[25]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [57]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][26] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[26]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [58]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][27] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[27]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [59]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][2] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[2]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [34]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][3] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[3]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [35]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][4] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[4]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [36]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][5] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[5]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [37]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][6] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[6]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [38]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][7] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[7]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [39]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][8] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[8]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [40]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][9] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[1] ),
        .D(ipif_data_out[9]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [41]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[0]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [64]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][10] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[10]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [74]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][11] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[11]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [75]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][16] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[16]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [80]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][17] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[17]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [81]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][18] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[18]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [82]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][19] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[19]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [83]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][1] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[1]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [65]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][20] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[20]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [84]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][21] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[21]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [85]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][22] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[22]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [86]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][23] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[23]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [87]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][24] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[24]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [88]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][25] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[25]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [89]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][26] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[26]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [90]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][27] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[27]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [91]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][2] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[2]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [66]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][3] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[3]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [67]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][4] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[4]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [68]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][5] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[5]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [69]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][6] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[6]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [70]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][7] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[7]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [71]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][8] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[8]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [72]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][9] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[2] ),
        .D(ipif_data_out[9]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [73]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[0]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [96]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][10] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[10]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [106]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][11] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[11]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [107]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][16] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[16]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [112]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][17] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[17]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [113]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][18] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[18]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [114]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][19] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[19]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [115]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][1] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[1]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [97]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][20] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[20]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [116]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][21] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[21]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [117]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][22] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[22]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [118]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][23] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[23]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [119]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][24] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[24]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [120]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][25] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[25]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [121]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][26] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[26]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [122]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][27] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[27]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [123]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][2] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[2]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [98]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][3] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[3]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [99]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][4] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[4]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [100]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][5] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[5]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [101]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][6] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[6]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [102]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][7] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[7]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [103]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][8] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[8]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [104]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][9] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[3] ),
        .D(ipif_data_out[9]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [105]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[0]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [128]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][10] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[10]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [138]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][11] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[11]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [139]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][16] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[16]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [144]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][17] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[17]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [145]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][18] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[18]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [146]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][19] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[19]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [147]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][1] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[1]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [129]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][20] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[20]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [148]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][21] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[21]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [149]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][22] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[22]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [150]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][23] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[23]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [151]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][24] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[24]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [152]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][25] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[25]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [153]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][26] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[26]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [154]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][27] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[27]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [155]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][2] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[2]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [130]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][3] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[3]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [131]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][4] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[4]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [132]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][5] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[5]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [133]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][6] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[6]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [134]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][7] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[7]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [135]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][8] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[8]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [136]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][9] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[4] ),
        .D(ipif_data_out[9]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [137]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[0]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [160]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][10] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[10]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [170]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][11] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[11]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [171]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][16] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[16]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [176]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][17] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[17]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [177]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][18] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[18]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [178]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][19] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[19]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [179]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][1] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[1]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [161]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][20] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[20]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [180]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][21] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[21]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [181]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][22] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[22]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [182]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][23] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[23]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [183]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][24] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[24]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [184]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][25] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[25]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [185]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][26] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[26]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [186]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][27] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[27]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [187]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][2] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[2]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [162]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][3] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[3]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [163]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][4] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[4]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [164]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][5] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[5]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [165]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][6] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[6]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [166]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][7] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[7]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [167]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][8] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[8]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [168]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][9] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[5] ),
        .D(ipif_data_out[9]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [169]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[0]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [192]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][10] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[10]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [202]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][11] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[11]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [203]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][16] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[16]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [208]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][17] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[17]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [209]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][18] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[18]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [210]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][19] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[19]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [211]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][1] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[1]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [193]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][20] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[20]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [212]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][21] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[21]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [213]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][22] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[22]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [214]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][23] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[23]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [215]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][24] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[24]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [216]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][25] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[25]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [217]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][26] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[26]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [218]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][27] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[27]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [219]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][2] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[2]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [194]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][3] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[3]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [195]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][4] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[4]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [196]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][5] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[5]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [197]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][6] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[6]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [198]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][7] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[7]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [199]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][8] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[8]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [200]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][9] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[6] ),
        .D(ipif_data_out[9]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [201]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[0]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [224]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][10] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[10]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [234]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][11] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[11]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [235]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][16] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[16]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [240]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][17] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[17]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [241]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][18] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[18]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [242]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][19] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[19]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [243]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][1] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[1]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [225]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][20] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[20]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [244]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][21] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[21]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [245]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][22] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[22]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [246]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][23] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[23]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [247]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][24] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[24]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [248]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][25] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[25]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [249]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][26] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[26]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [250]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][27] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[27]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [251]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][2] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[2]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [226]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][3] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[3]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [227]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][4] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[4]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [228]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][5] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[5]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [229]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][6] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[6]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [230]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][7] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[7]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [231]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][8] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[8]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [232]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][9] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[7] ),
        .D(ipif_data_out[9]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [233]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[0]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [256]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][10] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[10]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [266]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][11] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[11]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [267]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][16] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[16]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [272]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][17] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[17]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [273]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][18] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[18]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [274]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][19] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[19]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [275]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][1] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[1]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [257]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][20] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[20]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [276]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][21] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[21]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [277]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][22] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[22]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [278]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][23] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[23]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [279]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][24] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[24]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [280]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][25] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[25]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [281]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][26] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[26]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [282]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][27] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[27]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [283]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][2] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[2]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [258]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][3] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[3]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [259]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][4] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[4]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [260]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][5] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[5]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [261]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][6] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[6]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [262]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][7] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[7]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [263]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][8] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[8]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [264]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][9] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[8] ),
        .D(ipif_data_out[9]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [265]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[0]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [288]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][10] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[10]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [298]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][11] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[11]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [299]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][16] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[16]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [304]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[17]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [305]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][18] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[18]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [306]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][19] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[19]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [307]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][1] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[1]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [289]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][20] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[20]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [308]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][21] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[21]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [309]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][22] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[22]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [310]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][23] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[23]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [311]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][24] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[24]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [312]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][25] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[25]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [313]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][26] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[26]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [314]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][27] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[27]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [315]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][2] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[2]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [290]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][3] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[3]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [291]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][4] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[4]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [292]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][5] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[5]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [293]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][6] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[6]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [294]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][7] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[7]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [295]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][8] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[8]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [296]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][9] 
       (.C(vid_aclk),
        .CE(\core_control_regs_int[9] ),
        .D(ipif_data_out[9]),
        .Q(\AXI4_LITE_INTERFACE.core_regs_reg [297]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[0]),
        .Q(\^genr_control_regs[0] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][10] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[10]),
        .Q(\^genr_control_regs[0] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][11] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[11]),
        .Q(\^genr_control_regs[0] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][13] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[13]),
        .Q(\^genr_control_regs[0] [13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][14] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[14]),
        .Q(\^genr_control_regs[0] [14]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][15] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[15]),
        .Q(\^genr_control_regs[0] [15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][16] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[16]),
        .Q(\^genr_control_regs[0] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][17] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[17]),
        .Q(\^genr_control_regs[0] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][18] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[18]),
        .Q(\^genr_control_regs[0] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][19] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[19]),
        .Q(\^genr_control_regs[0] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][1] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[1]),
        .Q(\^genr_control_regs[0] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][20] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[20]),
        .Q(\^genr_control_regs[0] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][21] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[21]),
        .Q(\^genr_control_regs[0] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][22] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[22]),
        .Q(\^genr_control_regs[0] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][23] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[23]),
        .Q(\^genr_control_regs[0] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][24] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[24]),
        .Q(\^genr_control_regs[0] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][25] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[25]),
        .Q(\^genr_control_regs[0] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][26] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[26]),
        .Q(\^genr_control_regs[0] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][2] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[2]),
        .Q(\^genr_control_regs[0] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][30] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[30]),
        .Q(\^genr_control_regs[0] [30]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][31] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[31]),
        .Q(\^genr_control_regs[0] [31]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][3] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[3]),
        .Q(\^genr_control_regs[0] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][5] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[5]),
        .Q(\^genr_control_regs[0] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][8] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[8]),
        .Q(\^genr_control_regs[0] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][9] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[9]),
        .Q(\^genr_control_regs[0] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61 ),
        .Q(\^genr_control_regs[1] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60 ),
        .Q(\^genr_control_regs[1] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59 ),
        .Q(\^genr_control_regs[1] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_58 ),
        .Q(\^genr_control_regs[1] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_57 ),
        .Q(\^genr_control_regs[1] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_56 ),
        .Q(\^genr_control_regs[1] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55 ),
        .Q(\^genr_control_regs[1] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_54 ),
        .Q(\^genr_control_regs[1] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_53 ),
        .Q(\^genr_control_regs[1] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_52 ),
        .Q(\^genr_control_regs[1] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_51 ),
        .Q(\^genr_control_regs[1] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_50 ),
        .Q(\^genr_control_regs[1] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_49 ),
        .Q(\^genr_control_regs[1] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_48 ),
        .Q(\^genr_control_regs[1] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_47 ),
        .Q(\^genr_control_regs[1] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_46 ),
        .Q(\^genr_control_regs[1] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_45 ),
        .Q(\^genr_control_regs[1] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_44 ),
        .Q(\^genr_control_regs[1] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_43 ),
        .Q(\^genr_control_regs[1] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_0 ),
        .Q(\^genr_control_regs[1] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63 ),
        .Q(\^genr_control_regs[1] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62 ),
        .Q(\^genr_control_regs[1] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_69 ),
        .Q(\^genr_control_regs[2] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_68 ),
        .Q(\^genr_control_regs[2] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_67 ),
        .Q(\^genr_control_regs[2] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66 ),
        .Q(\^genr_control_regs[2] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65 ),
        .Q(\^genr_control_regs[2] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64 ),
        .Q(\^genr_control_regs[2] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][10] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[10]),
        .Q(\^genr_control_regs[3] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][11] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[11]),
        .Q(\^genr_control_regs[3] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][12] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[12]),
        .Q(\^genr_control_regs[3] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][13] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[13]),
        .Q(\^genr_control_regs[3] [13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][16] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[16]),
        .Q(\^genr_control_regs[3] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][17] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[17]),
        .Q(\^genr_control_regs[3] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][18] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[18]),
        .Q(\^genr_control_regs[3] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][19] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[19]),
        .Q(\^genr_control_regs[3] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][20] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[20]),
        .Q(\^genr_control_regs[3] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][21] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[21]),
        .Q(\^genr_control_regs[3] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][22] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[22]),
        .Q(\^genr_control_regs[3] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][23] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[23]),
        .Q(\^genr_control_regs[3] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][24] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[24]),
        .Q(\^genr_control_regs[3] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][25] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[25]),
        .Q(\^genr_control_regs[3] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][26] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[26]),
        .Q(\^genr_control_regs[3] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][27] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[27]),
        .Q(\^genr_control_regs[3] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][28] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[28]),
        .Q(\^genr_control_regs[3] [28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][29] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[29]),
        .Q(\^genr_control_regs[3] [29]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][30] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[30]),
        .Q(\^genr_control_regs[3] [30]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][31] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[31]),
        .Q(\^genr_control_regs[3] [31]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[8]),
        .Q(\^genr_control_regs[3] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][9] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[9]),
        .Q(\^genr_control_regs[3] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.ipif_Error_reg 
       (.C(aclk),
        .CE(aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2PROCCLK_I_n_36 ),
        .Q(ipif_Error),
        .S(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdAck_reg 
       (.C(aclk),
        .CE(aclk_en),
        .D(p_528_out),
        .Q(ipif_RdAck),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[0] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_101 ),
        .Q(ipif_RdData[0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[10] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_91 ),
        .Q(ipif_RdData[10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[11] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_90 ),
        .Q(ipif_RdData[11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[12] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_89 ),
        .Q(ipif_RdData[12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[13] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_88 ),
        .Q(ipif_RdData[13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[14] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_87 ),
        .Q(ipif_RdData[14]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[15] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_86 ),
        .Q(ipif_RdData[15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[16] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_85 ),
        .Q(ipif_RdData[16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[17] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_84 ),
        .Q(ipif_RdData[17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[18] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_83 ),
        .Q(ipif_RdData[18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[19] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_82 ),
        .Q(ipif_RdData[19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[1] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_100 ),
        .Q(ipif_RdData[1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[20] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_81 ),
        .Q(ipif_RdData[20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[21] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_80 ),
        .Q(ipif_RdData[21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[22] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_79 ),
        .Q(ipif_RdData[22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[23] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_78 ),
        .Q(ipif_RdData[23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[24] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_77 ),
        .Q(ipif_RdData[24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[25] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_76 ),
        .Q(ipif_RdData[25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[26] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_75 ),
        .Q(ipif_RdData[26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[27] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_74 ),
        .Q(ipif_RdData[27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[28] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_73 ),
        .Q(ipif_RdData[28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[29] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_72 ),
        .Q(ipif_RdData[29]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[2] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_99 ),
        .Q(ipif_RdData[2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[30] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_71 ),
        .Q(ipif_RdData[30]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[31] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_70 ),
        .Q(ipif_RdData[31]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[3] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_98 ),
        .Q(ipif_RdData[3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[4] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_97 ),
        .Q(ipif_RdData[4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[5] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_96 ),
        .Q(ipif_RdData[5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[6] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_95 ),
        .Q(ipif_RdData[6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[7] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_94 ),
        .Q(ipif_RdData[7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[8] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_93 ),
        .Q(ipif_RdData[8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[9] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_92 ),
        .Q(ipif_RdData[9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_WrAck_reg 
       (.C(aclk),
        .CE(aclk_en),
        .D(p_526_out),
        .Q(ipif_WrAck),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[0]),
        .Q(proc_sync1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[10]),
        .Q(proc_sync1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[11]),
        .Q(proc_sync1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[12]),
        .Q(proc_sync1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[13]),
        .Q(proc_sync1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[14]),
        .Q(proc_sync1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[15]),
        .Q(proc_sync1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[16]),
        .Q(proc_sync1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[17]),
        .Q(proc_sync1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[18]),
        .Q(proc_sync1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[19]),
        .Q(proc_sync1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[1]),
        .Q(proc_sync1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[20] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[20]),
        .Q(proc_sync1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[21]),
        .Q(proc_sync1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[22] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[22]),
        .Q(proc_sync1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[23] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[23]),
        .Q(proc_sync1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[24]),
        .Q(proc_sync1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[25]),
        .Q(proc_sync1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[26] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[26]),
        .Q(proc_sync1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[27] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[27]),
        .Q(proc_sync1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[28] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[28]),
        .Q(proc_sync1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[29] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[29]),
        .Q(proc_sync1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[2]),
        .Q(proc_sync1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[30] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[30]),
        .Q(proc_sync1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[31] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[31]),
        .Q(proc_sync1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[32] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_Addr_int[0]),
        .Q(proc_sync1[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[33] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_Addr_int[1]),
        .Q(proc_sync1[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[34] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_Addr_int[2]),
        .Q(proc_sync1[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[35] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_Addr_int[3]),
        .Q(proc_sync1[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[36] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_Addr_int[4]),
        .Q(proc_sync1[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[37] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_Addr_int[5]),
        .Q(proc_sync1[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[38] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_Addr_int[6]),
        .Q(proc_sync1[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[39] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_Addr_int[7]),
        .Q(proc_sync1[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[3]),
        .Q(proc_sync1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[40] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_Addr_int[8]),
        .Q(proc_sync1[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[41] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_CS[0]),
        .Q(proc_sync1[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[42] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_CS[1]),
        .Q(proc_sync1[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[43] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_RNW),
        .Q(proc_sync1[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[44] 
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(proc_sync1[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[4]),
        .Q(proc_sync1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[5]),
        .Q(proc_sync1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[6]),
        .Q(proc_sync1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[7]),
        .Q(proc_sync1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[8]),
        .Q(proc_sync1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[9]),
        .Q(proc_sync1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.read_ack_d1_reg 
       (.C(aclk),
        .CE(aclk_en),
        .D(p_144_out[32]),
        .Q(read_ack_d1),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.read_ack_d2_reg 
       (.C(aclk),
        .CE(aclk_en),
        .D(read_ack_d1),
        .Q(read_ack_d2),
        .R(p_0_in_0));
  (* srl_bus_name = "U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.read_ack_d_reg " *) 
  (* srl_name = "U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(vid_aclk_en),
        .CLK(vid_aclk),
        .D(p_535_out),
        .Q(\AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.read_ack_d_reg[3]_AXI4_LITE_INTERFACE.read_ack_d_reg_r_2 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1_n_0 ),
        .Q(\AXI4_LITE_INTERFACE.read_ack_d_reg[3]_AXI4_LITE_INTERFACE.read_ack_d_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.read_ack_d_reg[4] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.read_ack_d_reg_gate_n_0 ),
        .Q(read_ack_d),
        .R(\AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AXI4_LITE_INTERFACE.read_ack_d_reg_gate 
       (.I0(\AXI4_LITE_INTERFACE.read_ack_d_reg[3]_AXI4_LITE_INTERFACE.read_ack_d_reg_r_2_n_0 ),
        .I1(\AXI4_LITE_INTERFACE.read_ack_d_reg_r_2_n_0 ),
        .O(\AXI4_LITE_INTERFACE.read_ack_d_reg_gate_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.read_ack_d_reg_r 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.read_ack_reg_r_n_0 ),
        .Q(\AXI4_LITE_INTERFACE.read_ack_d_reg_r_n_0 ),
        .R(\AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.read_ack_d_reg_r_0 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.read_ack_d_reg_r_n_0 ),
        .Q(\AXI4_LITE_INTERFACE.read_ack_d_reg_r_0_n_0 ),
        .R(\AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.read_ack_d_reg_r_1 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.read_ack_d_reg_r_0_n_0 ),
        .Q(\AXI4_LITE_INTERFACE.read_ack_d_reg_r_1_n_0 ),
        .R(\AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.read_ack_d_reg_r_2 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.read_ack_d_reg_r_1_n_0 ),
        .Q(\AXI4_LITE_INTERFACE.read_ack_d_reg_r_2_n_0 ),
        .R(\AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.read_ack_reg_r 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(1'b1),
        .Q(\AXI4_LITE_INTERFACE.read_ack_reg_r_n_0 ),
        .R(\AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.soft_resetn_reg 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(p_456_out),
        .Q(resetn_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1 
       (.I0(\^genr_control_regs[0] [1]),
        .I1(reg_update),
        .I2(vid_aclk_en),
        .O(\time_control_regs2_int[16] ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[768]),
        .Q(\^time_control_regs[16] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[778]),
        .Q(\^time_control_regs[16] [10]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[779]),
        .Q(\^time_control_regs[16] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][12] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[780]),
        .Q(\^time_control_regs[16] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[784]),
        .Q(\^time_control_regs[16] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[785]),
        .Q(\^time_control_regs[16] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[786]),
        .Q(\^time_control_regs[16] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[787]),
        .Q(\^time_control_regs[16] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[769]),
        .Q(\^time_control_regs[16] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[788]),
        .Q(\^time_control_regs[16] [20]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[789]),
        .Q(\^time_control_regs[16] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[790]),
        .Q(\^time_control_regs[16] [22]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[791]),
        .Q(\^time_control_regs[16] [23]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[792]),
        .Q(\^time_control_regs[16] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[793]),
        .Q(\^time_control_regs[16] [25]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[794]),
        .Q(\^time_control_regs[16] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(p_24_in),
        .Q(\^time_control_regs[16] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][28] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[796]),
        .Q(\^time_control_regs[16] [28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[770]),
        .Q(\^time_control_regs[16] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[771]),
        .Q(\^time_control_regs[16] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[772]),
        .Q(\^time_control_regs[16] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[773]),
        .Q(\^time_control_regs[16] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[774]),
        .Q(\^time_control_regs[16] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[775]),
        .Q(\^time_control_regs[16] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[776]),
        .Q(\^time_control_regs[16] [8]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[777]),
        .Q(\^time_control_regs[16] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(p_0_in),
        .Q(\^time_control_regs[18] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[840]),
        .Q(\^time_control_regs[18] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[18][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(genr_regs[841]),
        .Q(\^time_control_regs[18] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(p_6_out[0]),
        .Q(\^time_control_regs[19] [0]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(p_6_out[1]),
        .Q(\^time_control_regs[19] [1]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(p_6_out[2]),
        .Q(\^time_control_regs[19] [2]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(p_6_out[3]),
        .Q(\^time_control_regs[19] [3]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(p_6_out[4]),
        .Q(\^time_control_regs[19] [4]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[19][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(p_6_out[5]),
        .Q(\^time_control_regs[19] [5]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [0]),
        .Q(\^time_control_regs[20] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [10]),
        .Q(\^time_control_regs[20] [10]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [11]),
        .Q(\^time_control_regs[20] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][12] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [12]),
        .Q(\^time_control_regs[20] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [16]),
        .Q(\^time_control_regs[20] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [17]),
        .Q(\^time_control_regs[20] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [18]),
        .Q(\^time_control_regs[20] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [19]),
        .Q(\^time_control_regs[20] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [1]),
        .Q(\^time_control_regs[20] [1]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [20]),
        .Q(\^time_control_regs[20] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [21]),
        .Q(\^time_control_regs[20] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [22]),
        .Q(\^time_control_regs[20] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [23]),
        .Q(\^time_control_regs[20] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [24]),
        .Q(\^time_control_regs[20] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [25]),
        .Q(\^time_control_regs[20] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [26]),
        .Q(\^time_control_regs[20] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [27]),
        .Q(\^time_control_regs[20] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][28] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [28]),
        .Q(\^time_control_regs[20] [28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [2]),
        .Q(\^time_control_regs[20] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [3]),
        .Q(\^time_control_regs[20] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [4]),
        .Q(\^time_control_regs[20] [4]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [5]),
        .Q(\^time_control_regs[20] [5]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [6]),
        .Q(\^time_control_regs[20] [6]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [7]),
        .Q(\^time_control_regs[20] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [8]),
        .Q(\^time_control_regs[20] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[20] [9]),
        .Q(\^time_control_regs[20] [9]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [0]),
        .Q(\^time_control_regs[21] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [10]),
        .Q(\^time_control_regs[21] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [11]),
        .Q(\^time_control_regs[21] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][12] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [12]),
        .Q(\^time_control_regs[21] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [16]),
        .Q(\^time_control_regs[21] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [17]),
        .Q(\^time_control_regs[21] [17]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [18]),
        .Q(\^time_control_regs[21] [18]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [19]),
        .Q(\^time_control_regs[21] [19]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [1]),
        .Q(\^time_control_regs[21] [1]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [20]),
        .Q(\^time_control_regs[21] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [21]),
        .Q(\^time_control_regs[21] [21]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [22]),
        .Q(\^time_control_regs[21] [22]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [23]),
        .Q(\^time_control_regs[21] [23]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [24]),
        .Q(\^time_control_regs[21] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [25]),
        .Q(\^time_control_regs[21] [25]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [26]),
        .Q(\^time_control_regs[21] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [27]),
        .Q(\^time_control_regs[21] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][28] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [28]),
        .Q(\^time_control_regs[21] [28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [2]),
        .Q(\^time_control_regs[21] [2]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [3]),
        .Q(\^time_control_regs[21] [3]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [4]),
        .Q(\^time_control_regs[21] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [5]),
        .Q(\^time_control_regs[21] [5]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [6]),
        .Q(\^time_control_regs[21] [6]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [7]),
        .Q(\^time_control_regs[21] [7]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [8]),
        .Q(\^time_control_regs[21] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[21] [9]),
        .Q(\^time_control_regs[21] [9]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [0]),
        .Q(\^time_control_regs[22] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [10]),
        .Q(\^time_control_regs[22] [10]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [11]),
        .Q(\^time_control_regs[22] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][12] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [12]),
        .Q(\^time_control_regs[22] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [16]),
        .Q(\^time_control_regs[22] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [17]),
        .Q(\^time_control_regs[22] [17]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [18]),
        .Q(\^time_control_regs[22] [18]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [19]),
        .Q(\^time_control_regs[22] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [1]),
        .Q(\^time_control_regs[22] [1]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [20]),
        .Q(\^time_control_regs[22] [20]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [21]),
        .Q(\^time_control_regs[22] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [22]),
        .Q(\^time_control_regs[22] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [23]),
        .Q(\^time_control_regs[22] [23]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [24]),
        .Q(\^time_control_regs[22] [24]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [25]),
        .Q(\^time_control_regs[22] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [26]),
        .Q(\^time_control_regs[22] [26]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [27]),
        .Q(\^time_control_regs[22] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][28] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [28]),
        .Q(\^time_control_regs[22] [28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [2]),
        .Q(\^time_control_regs[22] [2]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [3]),
        .Q(\^time_control_regs[22] [3]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [4]),
        .Q(\^time_control_regs[22] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [5]),
        .Q(\^time_control_regs[22] [5]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [6]),
        .Q(\^time_control_regs[22] [6]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [7]),
        .Q(\^time_control_regs[22] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [8]),
        .Q(\^time_control_regs[22] [8]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[22] [9]),
        .Q(\^time_control_regs[22] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [0]),
        .Q(\^time_control_regs[23] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [10]),
        .Q(\^time_control_regs[23] [10]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [11]),
        .Q(\^time_control_regs[23] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][12] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [12]),
        .Q(\^time_control_regs[23] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [16]),
        .Q(\^time_control_regs[23] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [17]),
        .Q(\^time_control_regs[23] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [18]),
        .Q(\^time_control_regs[23] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [19]),
        .Q(\^time_control_regs[23] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [1]),
        .Q(\^time_control_regs[23] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [20]),
        .Q(\^time_control_regs[23] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [21]),
        .Q(\^time_control_regs[23] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [22]),
        .Q(\^time_control_regs[23] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [23]),
        .Q(\^time_control_regs[23] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [24]),
        .Q(\^time_control_regs[23] [24]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [25]),
        .Q(\^time_control_regs[23] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [26]),
        .Q(\^time_control_regs[23] [26]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [27]),
        .Q(\^time_control_regs[23] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][28] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [28]),
        .Q(\^time_control_regs[23] [28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [2]),
        .Q(\^time_control_regs[23] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [3]),
        .Q(\^time_control_regs[23] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [4]),
        .Q(\^time_control_regs[23] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [5]),
        .Q(\^time_control_regs[23] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [6]),
        .Q(\^time_control_regs[23] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [7]),
        .Q(\^time_control_regs[23] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [8]),
        .Q(\^time_control_regs[23] [8]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[23] [9]),
        .Q(\^time_control_regs[23] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [0]),
        .Q(\^time_control_regs[24] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [10]),
        .Q(\^time_control_regs[24] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [11]),
        .Q(\^time_control_regs[24] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][12] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [12]),
        .Q(\^time_control_regs[24] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [16]),
        .Q(\^time_control_regs[24] [16]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [17]),
        .Q(\^time_control_regs[24] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [18]),
        .Q(\^time_control_regs[24] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [19]),
        .Q(\^time_control_regs[24] [19]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [1]),
        .Q(\^time_control_regs[24] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [20]),
        .Q(\^time_control_regs[24] [20]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [21]),
        .Q(\^time_control_regs[24] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [22]),
        .Q(\^time_control_regs[24] [22]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [23]),
        .Q(\^time_control_regs[24] [23]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [24]),
        .Q(\^time_control_regs[24] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [25]),
        .Q(\^time_control_regs[24] [25]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [26]),
        .Q(\^time_control_regs[24] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [27]),
        .Q(\^time_control_regs[24] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][28] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [28]),
        .Q(\^time_control_regs[24] [28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [2]),
        .Q(\^time_control_regs[24] [2]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [3]),
        .Q(\^time_control_regs[24] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [4]),
        .Q(\^time_control_regs[24] [4]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [5]),
        .Q(\^time_control_regs[24] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [6]),
        .Q(\^time_control_regs[24] [6]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [7]),
        .Q(\^time_control_regs[24] [7]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [8]),
        .Q(\^time_control_regs[24] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[24] [9]),
        .Q(\^time_control_regs[24] [9]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [0]),
        .Q(\^time_control_regs[25] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [10]),
        .Q(\^time_control_regs[25] [10]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [11]),
        .Q(\^time_control_regs[25] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][12] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [12]),
        .Q(\^time_control_regs[25] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [16]),
        .Q(\^time_control_regs[25] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [17]),
        .Q(\^time_control_regs[25] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [18]),
        .Q(\^time_control_regs[25] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [19]),
        .Q(\^time_control_regs[25] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [1]),
        .Q(\^time_control_regs[25] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [20]),
        .Q(\^time_control_regs[25] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [21]),
        .Q(\^time_control_regs[25] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [22]),
        .Q(\^time_control_regs[25] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [23]),
        .Q(\^time_control_regs[25] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [24]),
        .Q(\^time_control_regs[25] [24]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [25]),
        .Q(\^time_control_regs[25] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [26]),
        .Q(\^time_control_regs[25] [26]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [27]),
        .Q(\^time_control_regs[25] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][28] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [28]),
        .Q(\^time_control_regs[25] [28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [2]),
        .Q(\^time_control_regs[25] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [3]),
        .Q(\^time_control_regs[25] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [4]),
        .Q(\^time_control_regs[25] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [5]),
        .Q(\^time_control_regs[25] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [6]),
        .Q(\^time_control_regs[25] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [7]),
        .Q(\^time_control_regs[25] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [8]),
        .Q(\^time_control_regs[25] [8]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[25] [9]),
        .Q(\^time_control_regs[25] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [0]),
        .Q(\^time_control_regs[26] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [10]),
        .Q(\^time_control_regs[26] [10]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [11]),
        .Q(\^time_control_regs[26] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][12] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [12]),
        .Q(\^time_control_regs[26] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [16]),
        .Q(\^time_control_regs[26] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [17]),
        .Q(\^time_control_regs[26] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [18]),
        .Q(\^time_control_regs[26] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [19]),
        .Q(\^time_control_regs[26] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [1]),
        .Q(\^time_control_regs[26] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [20]),
        .Q(\^time_control_regs[26] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [21]),
        .Q(\^time_control_regs[26] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [22]),
        .Q(\^time_control_regs[26] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [23]),
        .Q(\^time_control_regs[26] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [24]),
        .Q(\^time_control_regs[26] [24]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [25]),
        .Q(\^time_control_regs[26] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [26]),
        .Q(\^time_control_regs[26] [26]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [27]),
        .Q(\^time_control_regs[26] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][28] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [28]),
        .Q(\^time_control_regs[26] [28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [2]),
        .Q(\^time_control_regs[26] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [3]),
        .Q(\^time_control_regs[26] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [4]),
        .Q(\^time_control_regs[26] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [5]),
        .Q(\^time_control_regs[26] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [6]),
        .Q(\^time_control_regs[26] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [7]),
        .Q(\^time_control_regs[26] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [8]),
        .Q(\^time_control_regs[26] [8]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[26] [9]),
        .Q(\^time_control_regs[26] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [0]),
        .Q(\^time_control_regs[27] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [10]),
        .Q(\^time_control_regs[27] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [11]),
        .Q(\^time_control_regs[27] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][12] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [12]),
        .Q(\^time_control_regs[27] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [16]),
        .Q(\^time_control_regs[27] [16]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [17]),
        .Q(\^time_control_regs[27] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [18]),
        .Q(\^time_control_regs[27] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [19]),
        .Q(\^time_control_regs[27] [19]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [1]),
        .Q(\^time_control_regs[27] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [20]),
        .Q(\^time_control_regs[27] [20]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [21]),
        .Q(\^time_control_regs[27] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [22]),
        .Q(\^time_control_regs[27] [22]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [23]),
        .Q(\^time_control_regs[27] [23]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [24]),
        .Q(\^time_control_regs[27] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [25]),
        .Q(\^time_control_regs[27] [25]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [26]),
        .Q(\^time_control_regs[27] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [27]),
        .Q(\^time_control_regs[27] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][28] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [28]),
        .Q(\^time_control_regs[27] [28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [2]),
        .Q(\^time_control_regs[27] [2]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [3]),
        .Q(\^time_control_regs[27] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [4]),
        .Q(\^time_control_regs[27] [4]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [5]),
        .Q(\^time_control_regs[27] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [6]),
        .Q(\^time_control_regs[27] [6]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [7]),
        .Q(\^time_control_regs[27] [7]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [8]),
        .Q(\^time_control_regs[27] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[27] [9]),
        .Q(\^time_control_regs[27] [9]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [0]),
        .Q(\^time_control_regs[28] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [10]),
        .Q(\^time_control_regs[28] [10]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [11]),
        .Q(\^time_control_regs[28] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][12] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [12]),
        .Q(\^time_control_regs[28] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [16]),
        .Q(\^time_control_regs[28] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [17]),
        .Q(\^time_control_regs[28] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [18]),
        .Q(\^time_control_regs[28] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [19]),
        .Q(\^time_control_regs[28] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [1]),
        .Q(\^time_control_regs[28] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [20]),
        .Q(\^time_control_regs[28] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [21]),
        .Q(\^time_control_regs[28] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [22]),
        .Q(\^time_control_regs[28] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [23]),
        .Q(\^time_control_regs[28] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [24]),
        .Q(\^time_control_regs[28] [24]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [25]),
        .Q(\^time_control_regs[28] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [26]),
        .Q(\^time_control_regs[28] [26]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [27]),
        .Q(\^time_control_regs[28] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][28] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [28]),
        .Q(\^time_control_regs[28] [28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [2]),
        .Q(\^time_control_regs[28] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [3]),
        .Q(\^time_control_regs[28] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [4]),
        .Q(\^time_control_regs[28] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [5]),
        .Q(\^time_control_regs[28] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [6]),
        .Q(\^time_control_regs[28] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [7]),
        .Q(\^time_control_regs[28] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [8]),
        .Q(\^time_control_regs[28] [8]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs2_int[16] ),
        .D(\time_control_regs2_int[28] [9]),
        .Q(\^time_control_regs[28] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[0]),
        .Q(genr_regs[768]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[10]),
        .Q(genr_regs[778]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[11]),
        .Q(genr_regs[779]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][12] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[12]),
        .Q(genr_regs[780]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[16]),
        .Q(genr_regs[784]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[17]),
        .Q(genr_regs[785]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[18]),
        .Q(genr_regs[786]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[19]),
        .Q(genr_regs[787]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[1]),
        .Q(genr_regs[769]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[20]),
        .Q(genr_regs[788]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[21]),
        .Q(genr_regs[789]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[22]),
        .Q(genr_regs[790]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[23]),
        .Q(genr_regs[791]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[24]),
        .Q(genr_regs[792]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[25]),
        .Q(genr_regs[793]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[26]),
        .Q(genr_regs[794]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[27]),
        .Q(p_24_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[28]),
        .Q(genr_regs[796]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[2]),
        .Q(genr_regs[770]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[3]),
        .Q(genr_regs[771]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[4]),
        .Q(genr_regs[772]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[5]),
        .Q(genr_regs[773]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[6]),
        .Q(genr_regs[774]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[7]),
        .Q(genr_regs[775]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[8]),
        .Q(genr_regs[776]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[16] ),
        .D(ipif_data_out[9]),
        .Q(genr_regs[777]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[18] ),
        .D(ipif_data_out[0]),
        .Q(\^time_control_regs[18] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[18] ),
        .D(ipif_data_out[1]),
        .Q(\^time_control_regs[18] [1]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[18] ),
        .D(ipif_data_out[2]),
        .Q(\^time_control_regs[18] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[18] ),
        .D(ipif_data_out[3]),
        .Q(\^time_control_regs[18] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[18] ),
        .D(ipif_data_out[6]),
        .Q(\^time_control_regs[18] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[18] ),
        .D(ipif_data_out[7]),
        .Q(p_0_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[18] ),
        .D(ipif_data_out[8]),
        .Q(genr_regs[840]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[18] ),
        .D(ipif_data_out[9]),
        .Q(genr_regs[841]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0] 
       (.C(vid_aclk),
        .CE(p_2_out),
        .D(ipif_data_out[0]),
        .Q(p_6_out[0]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][1] 
       (.C(vid_aclk),
        .CE(p_2_out),
        .D(ipif_data_out[1]),
        .Q(p_6_out[1]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][2] 
       (.C(vid_aclk),
        .CE(p_2_out),
        .D(ipif_data_out[2]),
        .Q(p_6_out[2]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][3] 
       (.C(vid_aclk),
        .CE(p_2_out),
        .D(ipif_data_out[3]),
        .Q(p_6_out[3]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][4] 
       (.C(vid_aclk),
        .CE(p_2_out),
        .D(ipif_data_out[4]),
        .Q(p_6_out[4]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][5] 
       (.C(vid_aclk),
        .CE(p_2_out),
        .D(ipif_data_out[5]),
        .Q(p_6_out[5]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6] 
       (.C(vid_aclk),
        .CE(p_2_out),
        .D(ipif_data_out[6]),
        .Q(\^time_control_regs[19] [6]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[0]),
        .Q(\time_control_regs2_int[20] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[10]),
        .Q(\time_control_regs2_int[20] [10]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[11]),
        .Q(\time_control_regs2_int[20] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][12] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[12]),
        .Q(\time_control_regs2_int[20] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[16]),
        .Q(\time_control_regs2_int[20] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[17]),
        .Q(\time_control_regs2_int[20] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[18]),
        .Q(\time_control_regs2_int[20] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[19]),
        .Q(\time_control_regs2_int[20] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[1]),
        .Q(\time_control_regs2_int[20] [1]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[20]),
        .Q(\time_control_regs2_int[20] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[21]),
        .Q(\time_control_regs2_int[20] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[22]),
        .Q(\time_control_regs2_int[20] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[23]),
        .Q(\time_control_regs2_int[20] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[24]),
        .Q(\time_control_regs2_int[20] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[25]),
        .Q(\time_control_regs2_int[20] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[26]),
        .Q(\time_control_regs2_int[20] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[27]),
        .Q(\time_control_regs2_int[20] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[28]),
        .Q(\time_control_regs2_int[20] [28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[2]),
        .Q(\time_control_regs2_int[20] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[3]),
        .Q(\time_control_regs2_int[20] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[4]),
        .Q(\time_control_regs2_int[20] [4]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[5]),
        .Q(\time_control_regs2_int[20] [5]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[6]),
        .Q(\time_control_regs2_int[20] [6]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[7]),
        .Q(\time_control_regs2_int[20] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[8]),
        .Q(\time_control_regs2_int[20] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[20] ),
        .D(ipif_data_out[9]),
        .Q(\time_control_regs2_int[20] [9]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[0]),
        .Q(\time_control_regs2_int[21] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[10]),
        .Q(\time_control_regs2_int[21] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[11]),
        .Q(\time_control_regs2_int[21] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][12] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[12]),
        .Q(\time_control_regs2_int[21] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[16]),
        .Q(\time_control_regs2_int[21] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[17]),
        .Q(\time_control_regs2_int[21] [17]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[18]),
        .Q(\time_control_regs2_int[21] [18]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[19]),
        .Q(\time_control_regs2_int[21] [19]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[1]),
        .Q(\time_control_regs2_int[21] [1]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[20]),
        .Q(\time_control_regs2_int[21] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[21]),
        .Q(\time_control_regs2_int[21] [21]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[22]),
        .Q(\time_control_regs2_int[21] [22]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[23]),
        .Q(\time_control_regs2_int[21] [23]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[24]),
        .Q(\time_control_regs2_int[21] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[25]),
        .Q(\time_control_regs2_int[21] [25]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[26]),
        .Q(\time_control_regs2_int[21] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[27]),
        .Q(\time_control_regs2_int[21] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[28]),
        .Q(\time_control_regs2_int[21] [28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[2]),
        .Q(\time_control_regs2_int[21] [2]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[3]),
        .Q(\time_control_regs2_int[21] [3]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[4]),
        .Q(\time_control_regs2_int[21] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[5]),
        .Q(\time_control_regs2_int[21] [5]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[6]),
        .Q(\time_control_regs2_int[21] [6]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[7]),
        .Q(\time_control_regs2_int[21] [7]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[8]),
        .Q(\time_control_regs2_int[21] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[21] ),
        .D(ipif_data_out[9]),
        .Q(\time_control_regs2_int[21] [9]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[0]),
        .Q(\time_control_regs2_int[22] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[10]),
        .Q(\time_control_regs2_int[22] [10]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[11]),
        .Q(\time_control_regs2_int[22] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][12] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[12]),
        .Q(\time_control_regs2_int[22] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[16]),
        .Q(\time_control_regs2_int[22] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[17]),
        .Q(\time_control_regs2_int[22] [17]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[18]),
        .Q(\time_control_regs2_int[22] [18]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[19]),
        .Q(\time_control_regs2_int[22] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[1]),
        .Q(\time_control_regs2_int[22] [1]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[20]),
        .Q(\time_control_regs2_int[22] [20]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[21]),
        .Q(\time_control_regs2_int[22] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[22]),
        .Q(\time_control_regs2_int[22] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[23]),
        .Q(\time_control_regs2_int[22] [23]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[24]),
        .Q(\time_control_regs2_int[22] [24]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[25]),
        .Q(\time_control_regs2_int[22] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[26]),
        .Q(\time_control_regs2_int[22] [26]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[27]),
        .Q(\time_control_regs2_int[22] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[28]),
        .Q(\time_control_regs2_int[22] [28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[2]),
        .Q(\time_control_regs2_int[22] [2]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[3]),
        .Q(\time_control_regs2_int[22] [3]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[4]),
        .Q(\time_control_regs2_int[22] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[5]),
        .Q(\time_control_regs2_int[22] [5]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[6]),
        .Q(\time_control_regs2_int[22] [6]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[7]),
        .Q(\time_control_regs2_int[22] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[8]),
        .Q(\time_control_regs2_int[22] [8]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[22] ),
        .D(ipif_data_out[9]),
        .Q(\time_control_regs2_int[22] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[0]),
        .Q(\time_control_regs2_int[23] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[10]),
        .Q(\time_control_regs2_int[23] [10]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[11]),
        .Q(\time_control_regs2_int[23] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][12] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[12]),
        .Q(\time_control_regs2_int[23] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[16]),
        .Q(\time_control_regs2_int[23] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[17]),
        .Q(\time_control_regs2_int[23] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[18]),
        .Q(\time_control_regs2_int[23] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[19]),
        .Q(\time_control_regs2_int[23] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[1]),
        .Q(\time_control_regs2_int[23] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[20]),
        .Q(\time_control_regs2_int[23] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[21]),
        .Q(\time_control_regs2_int[23] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[22]),
        .Q(\time_control_regs2_int[23] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[23]),
        .Q(\time_control_regs2_int[23] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[24]),
        .Q(\time_control_regs2_int[23] [24]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[25]),
        .Q(\time_control_regs2_int[23] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[26]),
        .Q(\time_control_regs2_int[23] [26]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[27]),
        .Q(\time_control_regs2_int[23] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[28]),
        .Q(\time_control_regs2_int[23] [28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[2]),
        .Q(\time_control_regs2_int[23] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[3]),
        .Q(\time_control_regs2_int[23] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[4]),
        .Q(\time_control_regs2_int[23] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[5]),
        .Q(\time_control_regs2_int[23] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[6]),
        .Q(\time_control_regs2_int[23] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[7]),
        .Q(\time_control_regs2_int[23] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[8]),
        .Q(\time_control_regs2_int[23] [8]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[23] ),
        .D(ipif_data_out[9]),
        .Q(\time_control_regs2_int[23] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[0]),
        .Q(\time_control_regs2_int[24] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[10]),
        .Q(\time_control_regs2_int[24] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[11]),
        .Q(\time_control_regs2_int[24] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][12] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[12]),
        .Q(\time_control_regs2_int[24] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[16]),
        .Q(\time_control_regs2_int[24] [16]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[17]),
        .Q(\time_control_regs2_int[24] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[18]),
        .Q(\time_control_regs2_int[24] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[19]),
        .Q(\time_control_regs2_int[24] [19]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[1]),
        .Q(\time_control_regs2_int[24] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[20]),
        .Q(\time_control_regs2_int[24] [20]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[21]),
        .Q(\time_control_regs2_int[24] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[22]),
        .Q(\time_control_regs2_int[24] [22]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[23]),
        .Q(\time_control_regs2_int[24] [23]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[24]),
        .Q(\time_control_regs2_int[24] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[25]),
        .Q(\time_control_regs2_int[24] [25]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[26]),
        .Q(\time_control_regs2_int[24] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[27]),
        .Q(\time_control_regs2_int[24] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[28]),
        .Q(\time_control_regs2_int[24] [28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[2]),
        .Q(\time_control_regs2_int[24] [2]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[3]),
        .Q(\time_control_regs2_int[24] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[4]),
        .Q(\time_control_regs2_int[24] [4]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[5]),
        .Q(\time_control_regs2_int[24] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[6]),
        .Q(\time_control_regs2_int[24] [6]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[7]),
        .Q(\time_control_regs2_int[24] [7]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[8]),
        .Q(\time_control_regs2_int[24] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[24] ),
        .D(ipif_data_out[9]),
        .Q(\time_control_regs2_int[24] [9]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[0]),
        .Q(\time_control_regs2_int[25] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[10]),
        .Q(\time_control_regs2_int[25] [10]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[11]),
        .Q(\time_control_regs2_int[25] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][12] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[12]),
        .Q(\time_control_regs2_int[25] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[16]),
        .Q(\time_control_regs2_int[25] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[17]),
        .Q(\time_control_regs2_int[25] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[18]),
        .Q(\time_control_regs2_int[25] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[19]),
        .Q(\time_control_regs2_int[25] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[1]),
        .Q(\time_control_regs2_int[25] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[20]),
        .Q(\time_control_regs2_int[25] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[21]),
        .Q(\time_control_regs2_int[25] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[22]),
        .Q(\time_control_regs2_int[25] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[23]),
        .Q(\time_control_regs2_int[25] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[24]),
        .Q(\time_control_regs2_int[25] [24]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[25]),
        .Q(\time_control_regs2_int[25] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[26]),
        .Q(\time_control_regs2_int[25] [26]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[27]),
        .Q(\time_control_regs2_int[25] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][28] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[28]),
        .Q(\time_control_regs2_int[25] [28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[2]),
        .Q(\time_control_regs2_int[25] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[3]),
        .Q(\time_control_regs2_int[25] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[4]),
        .Q(\time_control_regs2_int[25] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[5]),
        .Q(\time_control_regs2_int[25] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[6]),
        .Q(\time_control_regs2_int[25] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[7]),
        .Q(\time_control_regs2_int[25] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[8]),
        .Q(\time_control_regs2_int[25] [8]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[25] ),
        .D(ipif_data_out[9]),
        .Q(\time_control_regs2_int[25] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[0]),
        .Q(\time_control_regs2_int[26] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[10]),
        .Q(\time_control_regs2_int[26] [10]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[11]),
        .Q(\time_control_regs2_int[26] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][12] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[12]),
        .Q(\time_control_regs2_int[26] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[16]),
        .Q(\time_control_regs2_int[26] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[17]),
        .Q(\time_control_regs2_int[26] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[18]),
        .Q(\time_control_regs2_int[26] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[19]),
        .Q(\time_control_regs2_int[26] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[1]),
        .Q(\time_control_regs2_int[26] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[20]),
        .Q(\time_control_regs2_int[26] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[21]),
        .Q(\time_control_regs2_int[26] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[22]),
        .Q(\time_control_regs2_int[26] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[23]),
        .Q(\time_control_regs2_int[26] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[24]),
        .Q(\time_control_regs2_int[26] [24]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[25]),
        .Q(\time_control_regs2_int[26] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[26]),
        .Q(\time_control_regs2_int[26] [26]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[27]),
        .Q(\time_control_regs2_int[26] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[28]),
        .Q(\time_control_regs2_int[26] [28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[2]),
        .Q(\time_control_regs2_int[26] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[3]),
        .Q(\time_control_regs2_int[26] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[4]),
        .Q(\time_control_regs2_int[26] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[5]),
        .Q(\time_control_regs2_int[26] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[6]),
        .Q(\time_control_regs2_int[26] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[7]),
        .Q(\time_control_regs2_int[26] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[8]),
        .Q(\time_control_regs2_int[26] [8]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[26] ),
        .D(ipif_data_out[9]),
        .Q(\time_control_regs2_int[26] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[0]),
        .Q(\time_control_regs2_int[27] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[10]),
        .Q(\time_control_regs2_int[27] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[11]),
        .Q(\time_control_regs2_int[27] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][12] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[12]),
        .Q(\time_control_regs2_int[27] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[16]),
        .Q(\time_control_regs2_int[27] [16]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[17]),
        .Q(\time_control_regs2_int[27] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[18]),
        .Q(\time_control_regs2_int[27] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[19]),
        .Q(\time_control_regs2_int[27] [19]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[1]),
        .Q(\time_control_regs2_int[27] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[20]),
        .Q(\time_control_regs2_int[27] [20]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[21]),
        .Q(\time_control_regs2_int[27] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[22]),
        .Q(\time_control_regs2_int[27] [22]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[23]),
        .Q(\time_control_regs2_int[27] [23]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[24]),
        .Q(\time_control_regs2_int[27] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[25]),
        .Q(\time_control_regs2_int[27] [25]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[26]),
        .Q(\time_control_regs2_int[27] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[27]),
        .Q(\time_control_regs2_int[27] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][28] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[28]),
        .Q(\time_control_regs2_int[27] [28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[2]),
        .Q(\time_control_regs2_int[27] [2]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[3]),
        .Q(\time_control_regs2_int[27] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[4]),
        .Q(\time_control_regs2_int[27] [4]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[5]),
        .Q(\time_control_regs2_int[27] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[6]),
        .Q(\time_control_regs2_int[27] [6]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[7]),
        .Q(\time_control_regs2_int[27] [7]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[8]),
        .Q(\time_control_regs2_int[27] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[27] ),
        .D(ipif_data_out[9]),
        .Q(\time_control_regs2_int[27] [9]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[0]),
        .Q(\time_control_regs2_int[28] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[10]),
        .Q(\time_control_regs2_int[28] [10]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[11]),
        .Q(\time_control_regs2_int[28] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][12] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[12]),
        .Q(\time_control_regs2_int[28] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[16]),
        .Q(\time_control_regs2_int[28] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[17]),
        .Q(\time_control_regs2_int[28] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[18]),
        .Q(\time_control_regs2_int[28] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[19]),
        .Q(\time_control_regs2_int[28] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[1]),
        .Q(\time_control_regs2_int[28] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[20]),
        .Q(\time_control_regs2_int[28] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[21]),
        .Q(\time_control_regs2_int[28] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[22]),
        .Q(\time_control_regs2_int[28] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[23]),
        .Q(\time_control_regs2_int[28] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[24]),
        .Q(\time_control_regs2_int[28] [24]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[25]),
        .Q(\time_control_regs2_int[28] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[26]),
        .Q(\time_control_regs2_int[28] [26]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[27]),
        .Q(\time_control_regs2_int[28] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][28] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[28]),
        .Q(\time_control_regs2_int[28] [28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[2]),
        .Q(\time_control_regs2_int[28] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[3]),
        .Q(\time_control_regs2_int[28] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[4]),
        .Q(\time_control_regs2_int[28] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[5]),
        .Q(\time_control_regs2_int[28] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[6]),
        .Q(\time_control_regs2_int[28] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[7]),
        .Q(\time_control_regs2_int[28] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[8]),
        .Q(\time_control_regs2_int[28] [8]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[28] ),
        .D(ipif_data_out[9]),
        .Q(\time_control_regs2_int[28] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.write_ack_d1_reg 
       (.C(aclk),
        .CE(aclk_en),
        .D(p_144_out[33]),
        .Q(write_ack_d1),
        .R(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.write_ack_d2_reg 
       (.C(aclk),
        .CE(aclk_en),
        .D(write_ack_d1),
        .Q(write_ack_d2),
        .R(p_0_in_0));
  LUT1 #(
    .INIT(2'h1)) 
    \AXI4_LITE_INTERFACE.write_ack_e1_i_1 
       (.I0(vid_aresetn),
        .O(\AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.write_ack_e1_reg 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(p_533_out),
        .Q(write_ack_e1),
        .R(\AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.write_ack_e2_reg 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(write_ack_e1),
        .Q(write_ack_e2),
        .R(\AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \AXI4_LITE_INTERFACE.write_ack_i_1 
       (.I0(write_ack_e1),
        .I1(write_ack_e2),
        .O(p_534_out));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \AXI4_LITE_INTERFACE.write_ack_int_i_1 
       (.I0(write_ack_e2),
        .I1(write_ack_e1),
        .I2(write_ack),
        .O(\AXI4_LITE_INTERFACE.write_ack_int_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.write_ack_int_reg 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.write_ack_int_i_1_n_0 ),
        .Q(write_ack_int),
        .R(\AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.write_ack_reg 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(p_534_out),
        .Q(write_ack),
        .R(\AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[0]_i_1 
       (.I0(intr_err_set_d[0]),
        .I1(\genr_status_regs[2] [0]),
        .I2(vid_aclk_en),
        .I3(intr_err[0]),
        .O(\GEN_HAS_IRQ.intr_err[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[10]_i_1 
       (.I0(intr_err_set_d[10]),
        .I1(\genr_status_regs[2] [10]),
        .I2(vid_aclk_en),
        .I3(intr_err[10]),
        .O(\GEN_HAS_IRQ.intr_err[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[11]_i_1 
       (.I0(intr_err_set_d[11]),
        .I1(\genr_status_regs[2] [11]),
        .I2(vid_aclk_en),
        .I3(intr_err[11]),
        .O(\GEN_HAS_IRQ.intr_err[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[12]_i_1 
       (.I0(intr_err_set_d[12]),
        .I1(\genr_status_regs[2] [12]),
        .I2(vid_aclk_en),
        .I3(intr_err[12]),
        .O(\GEN_HAS_IRQ.intr_err[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[13]_i_1 
       (.I0(intr_err_set_d[13]),
        .I1(\genr_status_regs[2] [13]),
        .I2(vid_aclk_en),
        .I3(intr_err[13]),
        .O(\GEN_HAS_IRQ.intr_err[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[14]_i_1 
       (.I0(intr_err_set_d[14]),
        .I1(\genr_status_regs[2] [14]),
        .I2(vid_aclk_en),
        .I3(intr_err[14]),
        .O(\GEN_HAS_IRQ.intr_err[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[15]_i_1 
       (.I0(intr_err_set_d[15]),
        .I1(\genr_status_regs[2] [15]),
        .I2(vid_aclk_en),
        .I3(intr_err[15]),
        .O(\GEN_HAS_IRQ.intr_err[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_err[16]_i_1 
       (.I0(intr_err[16]),
        .I1(intr_err_set_d[16]),
        .I2(\genr_status_regs[2] [16]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_err[16]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_err[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_err[16]_i_2 
       (.I0(intr_err_clr_d[16]),
        .I1(\^genr_control_regs[2] [16]),
        .O(\GEN_HAS_IRQ.intr_err[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_err[17]_i_1 
       (.I0(intr_err[17]),
        .I1(intr_err_set_d[17]),
        .I2(\genr_status_regs[2] [17]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_err[17]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_err[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_err[17]_i_2 
       (.I0(intr_err_clr_d[17]),
        .I1(\^genr_control_regs[2] [17]),
        .O(\GEN_HAS_IRQ.intr_err[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_err[18]_i_1 
       (.I0(intr_err[18]),
        .I1(intr_err_set_d[18]),
        .I2(\genr_status_regs[2] [18]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_err[18]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_err[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_err[18]_i_2 
       (.I0(intr_err_clr_d[18]),
        .I1(\^genr_control_regs[2] [18]),
        .O(\GEN_HAS_IRQ.intr_err[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_err[19]_i_1 
       (.I0(intr_err[19]),
        .I1(intr_err_set_d[19]),
        .I2(\genr_status_regs[2] [19]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_err[19]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_err[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_err[19]_i_2 
       (.I0(intr_err_clr_d[19]),
        .I1(\^genr_control_regs[2] [19]),
        .O(\GEN_HAS_IRQ.intr_err[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[1]_i_1 
       (.I0(intr_err_set_d[1]),
        .I1(\genr_status_regs[2] [1]),
        .I2(vid_aclk_en),
        .I3(intr_err[1]),
        .O(\GEN_HAS_IRQ.intr_err[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_err[20]_i_1 
       (.I0(intr_err[20]),
        .I1(intr_err_set_d[20]),
        .I2(\genr_status_regs[2] [20]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_err[20]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_err[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_err[20]_i_2 
       (.I0(intr_err_clr_d[20]),
        .I1(\^genr_control_regs[2] [20]),
        .O(\GEN_HAS_IRQ.intr_err[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_err[21]_i_1 
       (.I0(intr_err[21]),
        .I1(intr_err_set_d[21]),
        .I2(\genr_status_regs[2] [21]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_err[21]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_err[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_err[21]_i_2 
       (.I0(intr_err_clr_d[21]),
        .I1(\^genr_control_regs[2] [21]),
        .O(\GEN_HAS_IRQ.intr_err[21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[22]_i_1 
       (.I0(intr_err_set_d[22]),
        .I1(\genr_status_regs[2] [22]),
        .I2(vid_aclk_en),
        .I3(intr_err[22]),
        .O(\GEN_HAS_IRQ.intr_err[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[23]_i_1 
       (.I0(intr_err_set_d[23]),
        .I1(\genr_status_regs[2] [23]),
        .I2(vid_aclk_en),
        .I3(intr_err[23]),
        .O(\GEN_HAS_IRQ.intr_err[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[24]_i_1 
       (.I0(intr_err_set_d[24]),
        .I1(\genr_status_regs[2] [24]),
        .I2(vid_aclk_en),
        .I3(intr_err[24]),
        .O(\GEN_HAS_IRQ.intr_err[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[25]_i_1 
       (.I0(intr_err_set_d[25]),
        .I1(\genr_status_regs[2] [25]),
        .I2(vid_aclk_en),
        .I3(intr_err[25]),
        .O(\GEN_HAS_IRQ.intr_err[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[26]_i_1 
       (.I0(intr_err_set_d[26]),
        .I1(\genr_status_regs[2] [26]),
        .I2(vid_aclk_en),
        .I3(intr_err[26]),
        .O(\GEN_HAS_IRQ.intr_err[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[27]_i_1 
       (.I0(intr_err_set_d[27]),
        .I1(\genr_status_regs[2] [27]),
        .I2(vid_aclk_en),
        .I3(intr_err[27]),
        .O(\GEN_HAS_IRQ.intr_err[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[28]_i_1 
       (.I0(intr_err_set_d[28]),
        .I1(\genr_status_regs[2] [28]),
        .I2(vid_aclk_en),
        .I3(intr_err[28]),
        .O(\GEN_HAS_IRQ.intr_err[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[29]_i_1 
       (.I0(intr_err_set_d[29]),
        .I1(\genr_status_regs[2] [29]),
        .I2(vid_aclk_en),
        .I3(intr_err[29]),
        .O(\GEN_HAS_IRQ.intr_err[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[2]_i_1 
       (.I0(intr_err_set_d[2]),
        .I1(\genr_status_regs[2] [2]),
        .I2(vid_aclk_en),
        .I3(intr_err[2]),
        .O(\GEN_HAS_IRQ.intr_err[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[30]_i_1 
       (.I0(intr_err_set_d[30]),
        .I1(\genr_status_regs[2] [30]),
        .I2(vid_aclk_en),
        .I3(intr_err[30]),
        .O(\GEN_HAS_IRQ.intr_err[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[31]_i_1 
       (.I0(intr_err_set_d[31]),
        .I1(\genr_status_regs[2] [31]),
        .I2(vid_aclk_en),
        .I3(intr_err[31]),
        .O(\GEN_HAS_IRQ.intr_err[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[3]_i_1 
       (.I0(intr_err_set_d[3]),
        .I1(\genr_status_regs[2] [3]),
        .I2(vid_aclk_en),
        .I3(intr_err[3]),
        .O(\GEN_HAS_IRQ.intr_err[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[4]_i_1 
       (.I0(intr_err_set_d[4]),
        .I1(\genr_status_regs[2] [4]),
        .I2(vid_aclk_en),
        .I3(intr_err[4]),
        .O(\GEN_HAS_IRQ.intr_err[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[5]_i_1 
       (.I0(intr_err_set_d[5]),
        .I1(\genr_status_regs[2] [5]),
        .I2(vid_aclk_en),
        .I3(intr_err[5]),
        .O(\GEN_HAS_IRQ.intr_err[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[6]_i_1 
       (.I0(intr_err_set_d[6]),
        .I1(\genr_status_regs[2] [6]),
        .I2(vid_aclk_en),
        .I3(intr_err[6]),
        .O(\GEN_HAS_IRQ.intr_err[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[7]_i_1 
       (.I0(intr_err_set_d[7]),
        .I1(\genr_status_regs[2] [7]),
        .I2(vid_aclk_en),
        .I3(intr_err[7]),
        .O(\GEN_HAS_IRQ.intr_err[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[8]_i_1 
       (.I0(intr_err_set_d[8]),
        .I1(\genr_status_regs[2] [8]),
        .I2(vid_aclk_en),
        .I3(intr_err[8]),
        .O(\GEN_HAS_IRQ.intr_err[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_err[9]_i_1 
       (.I0(intr_err_set_d[9]),
        .I1(\genr_status_regs[2] [9]),
        .I2(vid_aclk_en),
        .I3(intr_err[9]),
        .O(\GEN_HAS_IRQ.intr_err[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_clr_d_reg[16] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[2] [16]),
        .Q(intr_err_clr_d[16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_clr_d_reg[17] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[2] [17]),
        .Q(intr_err_clr_d[17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_clr_d_reg[18] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[2] [18]),
        .Q(intr_err_clr_d[18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_clr_d_reg[19] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[2] [19]),
        .Q(intr_err_clr_d[19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_clr_d_reg[20] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[2] [20]),
        .Q(intr_err_clr_d[20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_clr_d_reg[21] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[2] [21]),
        .Q(intr_err_clr_d[21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[0]_i_1_n_0 ),
        .Q(intr_err[0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[10]_i_1_n_0 ),
        .Q(intr_err[10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[11]_i_1_n_0 ),
        .Q(intr_err[11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[12]_i_1_n_0 ),
        .Q(intr_err[12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[13]_i_1_n_0 ),
        .Q(intr_err[13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[14]_i_1_n_0 ),
        .Q(intr_err[14]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[15]_i_1_n_0 ),
        .Q(intr_err[15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[16]_i_1_n_0 ),
        .Q(intr_err[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[17]_i_1_n_0 ),
        .Q(intr_err[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[18]_i_1_n_0 ),
        .Q(intr_err[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[19]_i_1_n_0 ),
        .Q(intr_err[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[1]_i_1_n_0 ),
        .Q(intr_err[1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[20]_i_1_n_0 ),
        .Q(intr_err[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[21]_i_1_n_0 ),
        .Q(intr_err[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[22]_i_1_n_0 ),
        .Q(intr_err[22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[23]_i_1_n_0 ),
        .Q(intr_err[23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[24]_i_1_n_0 ),
        .Q(intr_err[24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[25]_i_1_n_0 ),
        .Q(intr_err[25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[26]_i_1_n_0 ),
        .Q(intr_err[26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[27]_i_1_n_0 ),
        .Q(intr_err[27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[28]_i_1_n_0 ),
        .Q(intr_err[28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[29]_i_1_n_0 ),
        .Q(intr_err[29]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[2]_i_1_n_0 ),
        .Q(intr_err[2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[30]_i_1_n_0 ),
        .Q(intr_err[30]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[31]_i_1_n_0 ),
        .Q(intr_err[31]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[3]_i_1_n_0 ),
        .Q(intr_err[3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[4]_i_1_n_0 ),
        .Q(intr_err[4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[5]_i_1_n_0 ),
        .Q(intr_err[5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[6]_i_1_n_0 ),
        .Q(intr_err[6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[7]_i_1_n_0 ),
        .Q(intr_err[7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[8]_i_1_n_0 ),
        .Q(intr_err[8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[9]_i_1_n_0 ),
        .Q(intr_err[9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[0] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [0]),
        .Q(intr_err_set_d[0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[10] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [10]),
        .Q(intr_err_set_d[10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[11] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [11]),
        .Q(intr_err_set_d[11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[12] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [12]),
        .Q(intr_err_set_d[12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[13] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [13]),
        .Q(intr_err_set_d[13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[14] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [14]),
        .Q(intr_err_set_d[14]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[15] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [15]),
        .Q(intr_err_set_d[15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[16] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [16]),
        .Q(intr_err_set_d[16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[17] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [17]),
        .Q(intr_err_set_d[17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[18] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [18]),
        .Q(intr_err_set_d[18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[19] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [19]),
        .Q(intr_err_set_d[19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[1] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [1]),
        .Q(intr_err_set_d[1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[20] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [20]),
        .Q(intr_err_set_d[20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[21] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [21]),
        .Q(intr_err_set_d[21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[22] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [22]),
        .Q(intr_err_set_d[22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[23] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [23]),
        .Q(intr_err_set_d[23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[24] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [24]),
        .Q(intr_err_set_d[24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[25] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [25]),
        .Q(intr_err_set_d[25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[26] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [26]),
        .Q(intr_err_set_d[26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[27] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [27]),
        .Q(intr_err_set_d[27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[28] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [28]),
        .Q(intr_err_set_d[28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[29] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [29]),
        .Q(intr_err_set_d[29]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[2] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [2]),
        .Q(intr_err_set_d[2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[30] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [30]),
        .Q(intr_err_set_d[30]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[31] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [31]),
        .Q(intr_err_set_d[31]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[3] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [3]),
        .Q(intr_err_set_d[3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[4] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [4]),
        .Q(intr_err_set_d[4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[5] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [5]),
        .Q(intr_err_set_d[5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[6] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [6]),
        .Q(intr_err_set_d[6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[7] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [7]),
        .Q(intr_err_set_d[7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[8] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [8]),
        .Q(intr_err_set_d[8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[9] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [9]),
        .Q(intr_err_set_d[9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_stat[0]_i_1 
       (.I0(intr_stat_set_d[0]),
        .I1(\genr_status_regs[1] [0]),
        .I2(vid_aclk_en),
        .I3(\genr_status_regs_int_reg[1] [0]),
        .O(\GEN_HAS_IRQ.intr_stat[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_stat[10]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [10]),
        .I1(intr_stat_set_d[10]),
        .I2(\genr_status_regs[1] [10]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_stat[10]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_stat[10]_i_2 
       (.I0(intr_stat_clr_d[10]),
        .I1(\^genr_control_regs[1] [10]),
        .O(\GEN_HAS_IRQ.intr_stat[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_stat[11]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [11]),
        .I1(intr_stat_set_d[11]),
        .I2(\genr_status_regs[1] [11]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_stat[11]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_stat[11]_i_2 
       (.I0(intr_stat_clr_d[11]),
        .I1(\^genr_control_regs[1] [11]),
        .O(\GEN_HAS_IRQ.intr_stat[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_stat[12]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [12]),
        .I1(intr_stat_set_d[12]),
        .I2(\genr_status_regs[1] [12]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_stat[12]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_stat[12]_i_2 
       (.I0(intr_stat_clr_d[12]),
        .I1(\^genr_control_regs[1] [12]),
        .O(\GEN_HAS_IRQ.intr_stat[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_stat[13]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [13]),
        .I1(intr_stat_set_d[13]),
        .I2(\genr_status_regs[1] [13]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_stat[13]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_stat[13]_i_2 
       (.I0(intr_stat_clr_d[13]),
        .I1(\^genr_control_regs[1] [13]),
        .O(\GEN_HAS_IRQ.intr_stat[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_stat[14]_i_1 
       (.I0(intr_stat_set_d[14]),
        .I1(\genr_status_regs[1] [14]),
        .I2(vid_aclk_en),
        .I3(\genr_status_regs_int_reg[1] [14]),
        .O(\GEN_HAS_IRQ.intr_stat[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_stat[15]_i_1 
       (.I0(intr_stat_set_d[15]),
        .I1(\genr_status_regs[1] [15]),
        .I2(vid_aclk_en),
        .I3(\genr_status_regs_int_reg[1] [15]),
        .O(\GEN_HAS_IRQ.intr_stat[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_stat[16]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [16]),
        .I1(intr_stat_set_d[16]),
        .I2(\genr_status_regs[1] [16]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_stat[16]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_stat[16]_i_2 
       (.I0(intr_stat_clr_d[16]),
        .I1(\^genr_control_regs[1] [16]),
        .O(\GEN_HAS_IRQ.intr_stat[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_stat[17]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [17]),
        .I1(intr_stat_set_d[17]),
        .I2(\genr_status_regs[1] [17]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_stat[17]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_stat[17]_i_2 
       (.I0(intr_stat_clr_d[17]),
        .I1(\^genr_control_regs[1] [17]),
        .O(\GEN_HAS_IRQ.intr_stat[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_stat[18]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [18]),
        .I1(intr_stat_set_d[18]),
        .I2(\genr_status_regs[1] [18]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_stat[18]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_stat[18]_i_2 
       (.I0(intr_stat_clr_d[18]),
        .I1(\^genr_control_regs[1] [18]),
        .O(\GEN_HAS_IRQ.intr_stat[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_stat[19]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [19]),
        .I1(intr_stat_set_d[19]),
        .I2(\genr_status_regs[1] [19]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_stat[19]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_stat[19]_i_2 
       (.I0(intr_stat_clr_d[19]),
        .I1(\^genr_control_regs[1] [19]),
        .O(\GEN_HAS_IRQ.intr_stat[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_stat[1]_i_1 
       (.I0(intr_stat_set_d[1]),
        .I1(\genr_status_regs[1] [1]),
        .I2(vid_aclk_en),
        .I3(\genr_status_regs_int_reg[1] [1]),
        .O(\GEN_HAS_IRQ.intr_stat[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_stat[20]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [20]),
        .I1(intr_stat_set_d[20]),
        .I2(\genr_status_regs[1] [20]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_stat[20]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_stat[20]_i_2 
       (.I0(intr_stat_clr_d[20]),
        .I1(\^genr_control_regs[1] [20]),
        .O(\GEN_HAS_IRQ.intr_stat[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_stat[21]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [21]),
        .I1(intr_stat_set_d[21]),
        .I2(\genr_status_regs[1] [21]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_stat[21]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_stat[21]_i_2 
       (.I0(intr_stat_clr_d[21]),
        .I1(\^genr_control_regs[1] [21]),
        .O(\GEN_HAS_IRQ.intr_stat[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_stat[22]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [22]),
        .I1(intr_stat_set_d[22]),
        .I2(\genr_status_regs[1] [22]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_stat[22]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_stat[22]_i_2 
       (.I0(intr_stat_clr_d[22]),
        .I1(\^genr_control_regs[1] [22]),
        .O(\GEN_HAS_IRQ.intr_stat[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_stat[23]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [23]),
        .I1(intr_stat_set_d[23]),
        .I2(\genr_status_regs[1] [23]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_stat[23]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_stat[23]_i_2 
       (.I0(intr_stat_clr_d[23]),
        .I1(\^genr_control_regs[1] [23]),
        .O(\GEN_HAS_IRQ.intr_stat[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_stat[24]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [24]),
        .I1(intr_stat_set_d[24]),
        .I2(\genr_status_regs[1] [24]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_stat[24]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_stat[24]_i_2 
       (.I0(intr_stat_clr_d[24]),
        .I1(\^genr_control_regs[1] [24]),
        .O(\GEN_HAS_IRQ.intr_stat[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_stat[25]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [25]),
        .I1(intr_stat_set_d[25]),
        .I2(\genr_status_regs[1] [25]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_stat[25]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_stat[25]_i_2 
       (.I0(intr_stat_clr_d[25]),
        .I1(\^genr_control_regs[1] [25]),
        .O(\GEN_HAS_IRQ.intr_stat[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_stat[26]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [26]),
        .I1(intr_stat_set_d[26]),
        .I2(\genr_status_regs[1] [26]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_stat[26]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_stat[26]_i_2 
       (.I0(intr_stat_clr_d[26]),
        .I1(\^genr_control_regs[1] [26]),
        .O(\GEN_HAS_IRQ.intr_stat[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_stat[27]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [27]),
        .I1(intr_stat_set_d[27]),
        .I2(\genr_status_regs[1] [27]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_stat[27]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_stat[27]_i_2 
       (.I0(intr_stat_clr_d[27]),
        .I1(\^genr_control_regs[1] [27]),
        .O(\GEN_HAS_IRQ.intr_stat[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_stat[28]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [28]),
        .I1(intr_stat_set_d[28]),
        .I2(\genr_status_regs[1] [28]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_stat[28]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_stat[28]_i_2 
       (.I0(intr_stat_clr_d[28]),
        .I1(\^genr_control_regs[1] [28]),
        .O(\GEN_HAS_IRQ.intr_stat[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_stat[29]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [29]),
        .I1(intr_stat_set_d[29]),
        .I2(\genr_status_regs[1] [29]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_stat[29]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_stat[29]_i_2 
       (.I0(intr_stat_clr_d[29]),
        .I1(\^genr_control_regs[1] [29]),
        .O(\GEN_HAS_IRQ.intr_stat[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_stat[2]_i_1 
       (.I0(intr_stat_set_d[2]),
        .I1(\genr_status_regs[1] [2]),
        .I2(vid_aclk_en),
        .I3(\genr_status_regs_int_reg[1] [2]),
        .O(\GEN_HAS_IRQ.intr_stat[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_stat[30]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [30]),
        .I1(intr_stat_set_d[30]),
        .I2(\genr_status_regs[1] [30]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_stat[30]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_stat[30]_i_2 
       (.I0(intr_stat_clr_d[30]),
        .I1(\^genr_control_regs[1] [30]),
        .O(\GEN_HAS_IRQ.intr_stat[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_stat[31]_i_1 
       (.I0(\GEN_HAS_IRQ.intr_stat_reg_n_0_[31] ),
        .I1(intr_stat_set_d[31]),
        .I2(\genr_status_regs[1] [31]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_stat[31]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_stat[31]_i_2 
       (.I0(intr_stat_clr_d[31]),
        .I1(\^genr_control_regs[1] [31]),
        .O(\GEN_HAS_IRQ.intr_stat[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_stat[3]_i_1 
       (.I0(intr_stat_set_d[3]),
        .I1(\genr_status_regs[1] [3]),
        .I2(vid_aclk_en),
        .I3(\genr_status_regs_int_reg[1] [3]),
        .O(\GEN_HAS_IRQ.intr_stat[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_stat[4]_i_1 
       (.I0(intr_stat_set_d[4]),
        .I1(\genr_status_regs[1] [4]),
        .I2(vid_aclk_en),
        .I3(\genr_status_regs_int_reg[1] [4]),
        .O(\GEN_HAS_IRQ.intr_stat[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_stat[5]_i_1 
       (.I0(intr_stat_set_d[5]),
        .I1(\genr_status_regs[1] [5]),
        .I2(vid_aclk_en),
        .I3(\genr_status_regs_int_reg[1] [5]),
        .O(\GEN_HAS_IRQ.intr_stat[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_stat[6]_i_1 
       (.I0(intr_stat_set_d[6]),
        .I1(\genr_status_regs[1] [6]),
        .I2(vid_aclk_en),
        .I3(\genr_status_regs_int_reg[1] [6]),
        .O(\GEN_HAS_IRQ.intr_stat[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_HAS_IRQ.intr_stat[7]_i_1 
       (.I0(intr_stat_set_d[7]),
        .I1(\genr_status_regs[1] [7]),
        .I2(vid_aclk_en),
        .I3(\genr_status_regs_int_reg[1] [7]),
        .O(\GEN_HAS_IRQ.intr_stat[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_stat[8]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [8]),
        .I1(intr_stat_set_d[8]),
        .I2(\genr_status_regs[1] [8]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_stat[8]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_stat[8]_i_2 
       (.I0(intr_stat_clr_d[8]),
        .I1(\^genr_control_regs[1] [8]),
        .O(\GEN_HAS_IRQ.intr_stat[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_HAS_IRQ.intr_stat[9]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [9]),
        .I1(intr_stat_set_d[9]),
        .I2(\genr_status_regs[1] [9]),
        .I3(resetn_out),
        .I4(vid_aclk_en),
        .I5(\GEN_HAS_IRQ.intr_stat[9]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_HAS_IRQ.intr_stat[9]_i_2 
       (.I0(intr_stat_clr_d[9]),
        .I1(\^genr_control_regs[1] [9]),
        .O(\GEN_HAS_IRQ.intr_stat[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[10] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [10]),
        .Q(intr_stat_clr_d[10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[11] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [11]),
        .Q(intr_stat_clr_d[11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[12] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [12]),
        .Q(intr_stat_clr_d[12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[13] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [13]),
        .Q(intr_stat_clr_d[13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[16] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [16]),
        .Q(intr_stat_clr_d[16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[17] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [17]),
        .Q(intr_stat_clr_d[17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[18] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [18]),
        .Q(intr_stat_clr_d[18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[19] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [19]),
        .Q(intr_stat_clr_d[19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[20] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [20]),
        .Q(intr_stat_clr_d[20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[21] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [21]),
        .Q(intr_stat_clr_d[21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[22] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [22]),
        .Q(intr_stat_clr_d[22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[23] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [23]),
        .Q(intr_stat_clr_d[23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[24] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [24]),
        .Q(intr_stat_clr_d[24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[25] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [25]),
        .Q(intr_stat_clr_d[25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[26] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [26]),
        .Q(intr_stat_clr_d[26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[27] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [27]),
        .Q(intr_stat_clr_d[27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[28] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [28]),
        .Q(intr_stat_clr_d[28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[29] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [29]),
        .Q(intr_stat_clr_d[29]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[30] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [30]),
        .Q(intr_stat_clr_d[30]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[31] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [31]),
        .Q(intr_stat_clr_d[31]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[8] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [8]),
        .Q(intr_stat_clr_d[8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[9] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [9]),
        .Q(intr_stat_clr_d[9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[0]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[10]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[11]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[12]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[13]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[14]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [14]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[15]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[16]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[17]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[18]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[19]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[1]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[20]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[21]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[22]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[23]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[24]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[25]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[26]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[27]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[28]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[29]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[2]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[30]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[31]_i_1_n_0 ),
        .Q(\GEN_HAS_IRQ.intr_stat_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[3]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[4]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[5]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[6]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[7]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[8]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[9]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[0] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [0]),
        .Q(intr_stat_set_d[0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[10] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [10]),
        .Q(intr_stat_set_d[10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[11] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [11]),
        .Q(intr_stat_set_d[11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[12] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [12]),
        .Q(intr_stat_set_d[12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[13] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [13]),
        .Q(intr_stat_set_d[13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[14] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [14]),
        .Q(intr_stat_set_d[14]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[15] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [15]),
        .Q(intr_stat_set_d[15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[16] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [16]),
        .Q(intr_stat_set_d[16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[17] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [17]),
        .Q(intr_stat_set_d[17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[18] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [18]),
        .Q(intr_stat_set_d[18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[19] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [19]),
        .Q(intr_stat_set_d[19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[1] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [1]),
        .Q(intr_stat_set_d[1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[20] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [20]),
        .Q(intr_stat_set_d[20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[21] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [21]),
        .Q(intr_stat_set_d[21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[22] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [22]),
        .Q(intr_stat_set_d[22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[23] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [23]),
        .Q(intr_stat_set_d[23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[24] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [24]),
        .Q(intr_stat_set_d[24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[25] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [25]),
        .Q(intr_stat_set_d[25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[26] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [26]),
        .Q(intr_stat_set_d[26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[27] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [27]),
        .Q(intr_stat_set_d[27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[28] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [28]),
        .Q(intr_stat_set_d[28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[29] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [29]),
        .Q(intr_stat_set_d[29]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[2] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [2]),
        .Q(intr_stat_set_d[2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[30] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [30]),
        .Q(intr_stat_set_d[30]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[31] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [31]),
        .Q(intr_stat_set_d[31]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[3] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [3]),
        .Q(intr_stat_set_d[3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[4] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [4]),
        .Q(intr_stat_set_d[4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[5] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [5]),
        .Q(intr_stat_set_d[5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[6] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [6]),
        .Q(intr_stat_set_d[6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[7] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [7]),
        .Q(intr_stat_set_d[7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[8] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [8]),
        .Q(intr_stat_set_d[8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[9] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [9]),
        .Q(intr_stat_set_d[9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_HAS_IRQ.irq_i_1 
       (.I0(resetn_out),
        .O(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_HAS_IRQ.irq_i_10 
       (.I0(\genr_status_regs_int_reg[1] [22]),
        .I1(\^genr_control_regs[3] [22]),
        .I2(\genr_status_regs_int_reg[1] [21]),
        .I3(\^genr_control_regs[3] [21]),
        .I4(\^genr_control_regs[3] [20]),
        .I5(\genr_status_regs_int_reg[1] [20]),
        .O(\GEN_HAS_IRQ.irq_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_HAS_IRQ.irq_i_2 
       (.I0(\GEN_HAS_IRQ.irq_i_3_n_0 ),
        .I1(\GEN_HAS_IRQ.irq_i_4_n_0 ),
        .I2(\GEN_HAS_IRQ.irq_i_5_n_0 ),
        .I3(\GEN_HAS_IRQ.irq_i_6_n_0 ),
        .O(\GEN_HAS_IRQ.irq_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_HAS_IRQ.irq_i_3 
       (.I0(\genr_status_regs_int_reg[1] [11]),
        .I1(\^genr_control_regs[3] [11]),
        .I2(\genr_status_regs_int_reg[1] [10]),
        .I3(\^genr_control_regs[3] [10]),
        .I4(\^genr_control_regs[3] [9]),
        .I5(\genr_status_regs_int_reg[1] [9]),
        .O(\GEN_HAS_IRQ.irq_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_HAS_IRQ.irq_i_4 
       (.I0(\genr_status_regs_int_reg[1] [16]),
        .I1(\^genr_control_regs[3] [16]),
        .I2(\genr_status_regs_int_reg[1] [13]),
        .I3(\^genr_control_regs[3] [13]),
        .I4(\^genr_control_regs[3] [12]),
        .I5(\genr_status_regs_int_reg[1] [12]),
        .O(\GEN_HAS_IRQ.irq_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_HAS_IRQ.irq_i_5 
       (.I0(\genr_status_regs_int_reg[1] [19]),
        .I1(\^genr_control_regs[3] [19]),
        .I2(\genr_status_regs_int_reg[1] [18]),
        .I3(\^genr_control_regs[3] [18]),
        .I4(\^genr_control_regs[3] [17]),
        .I5(\genr_status_regs_int_reg[1] [17]),
        .O(\GEN_HAS_IRQ.irq_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \GEN_HAS_IRQ.irq_i_6 
       (.I0(\genr_status_regs_int_reg[1] [8]),
        .I1(\^genr_control_regs[3] [8]),
        .I2(\GEN_HAS_IRQ.irq_i_7_n_0 ),
        .I3(\GEN_HAS_IRQ.irq_i_8_n_0 ),
        .I4(\GEN_HAS_IRQ.irq_i_9_n_0 ),
        .I5(\GEN_HAS_IRQ.irq_i_10_n_0 ),
        .O(\GEN_HAS_IRQ.irq_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_HAS_IRQ.irq_i_7 
       (.I0(\genr_status_regs_int_reg[1] [28]),
        .I1(\^genr_control_regs[3] [28]),
        .I2(\genr_status_regs_int_reg[1] [27]),
        .I3(\^genr_control_regs[3] [27]),
        .I4(\^genr_control_regs[3] [26]),
        .I5(\genr_status_regs_int_reg[1] [26]),
        .O(\GEN_HAS_IRQ.irq_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_HAS_IRQ.irq_i_8 
       (.I0(\GEN_HAS_IRQ.intr_stat_reg_n_0_[31] ),
        .I1(\^genr_control_regs[3] [31]),
        .I2(\genr_status_regs_int_reg[1] [30]),
        .I3(\^genr_control_regs[3] [30]),
        .I4(\^genr_control_regs[3] [29]),
        .I5(\genr_status_regs_int_reg[1] [29]),
        .O(\GEN_HAS_IRQ.irq_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_HAS_IRQ.irq_i_9 
       (.I0(\genr_status_regs_int_reg[1] [25]),
        .I1(\^genr_control_regs[3] [25]),
        .I2(\genr_status_regs_int_reg[1] [24]),
        .I3(\^genr_control_regs[3] [24]),
        .I4(\^genr_control_regs[3] [23]),
        .I5(\genr_status_regs_int_reg[1] [23]),
        .O(\GEN_HAS_IRQ.irq_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.irq_reg 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\GEN_HAS_IRQ.irq_i_2_n_0 ),
        .Q(irq),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    ipif_rnw_out_INST_0
       (.I0(write_ack_int),
        .O(ipif_rnw_out));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
