[ START MERGED ]
n4061 VSYNC_c
n4063 HSYNC_c
cm/configCM/n8897 cm/configCM/RXD_Data_reg_2
cm/configCM/n8852 cm/configCM/State_reg_0
c_valid_N_786 c_valid
uart/UART_STATE/n4056 data
[ END MERGED ]
[ START CLIPPED ]
GND_net
n9131
VCC_net
sub_1062_add_2_3/S1
sub_1062_add_2_3/S0
sub_1062_add_2_5/S1
sub_1062_add_2_5/S0
sub_1062_add_2_7/S1
sub_1062_add_2_7/S0
cd/CNT_DB/sub_1044_add_2_cout/S1
cd/CNT_DB/sub_1044_add_2_cout/CO
cd/CNT_DB/counter_1276_add_4_33/S1
cd/CNT_DB/counter_1276_add_4_33/CO
cd/CNT_DB/counter_1276_add_4_1/S0
cd/CNT_DB/counter_1276_add_4_1/CI
cd/CNT_DB/sub_1044_add_2_2/S1
cd/CNT_DB/sub_1044_add_2_2/S0
cd/CNT_DB/sub_1044_add_2_2/CI
cd/CNT_DB/sub_1044_add_2_4/S1
cd/CNT_DB/sub_1044_add_2_4/S0
cd/CNT_DB/sub_1044_add_2_6/S1
cd/CNT_DB/sub_1044_add_2_6/S0
cd/CNT_DB/sub_1044_add_2_8/S1
cd/CNT_DB/sub_1044_add_2_8/S0
cd/CNT_DB/sub_1044_add_2_10/S1
cd/CNT_DB/sub_1044_add_2_10/S0
cd/CNT_DB/sub_1044_add_2_12/S1
cd/CNT_DB/sub_1044_add_2_12/S0
cd/CNT_DB/sub_1044_add_2_14/S1
cd/CNT_DB/sub_1044_add_2_14/S0
cd/CNT_DB/sub_1044_add_2_16/S1
cd/CNT_DB/sub_1044_add_2_16/S0
cd/CNT_DB/sub_1044_add_2_18/S1
cd/CNT_DB/sub_1044_add_2_18/S0
cd/CNT_DB/sub_1044_add_2_20/S1
cd/CNT_DB/sub_1044_add_2_20/S0
cd/CNT_DB/sub_1044_add_2_22/S1
cd/CNT_DB/sub_1044_add_2_22/S0
cd/CNT_DB/sub_1044_add_2_24/S1
cd/CNT_DB/sub_1044_add_2_24/S0
cd/CNT_DB/sub_1044_add_2_26/S1
cd/CNT_DB/sub_1044_add_2_26/S0
cd/CNT_DB/sub_1044_add_2_28/S1
cd/CNT_DB/sub_1044_add_2_28/S0
cd/CNT_DB/sub_1044_add_2_30/S1
cd/CNT_DB/sub_1044_add_2_30/S0
cd/CNT_DB/sub_1044_add_2_32/S1
cd/CNT_DB/sub_1044_add_2_32/S0
cd/CNT_LM/sub_1043_add_2_2/S1
cd/CNT_LM/sub_1043_add_2_2/S0
cd/CNT_LM/sub_1043_add_2_2/CI
cd/CNT_LM/sub_1043_add_2_4/S1
cd/CNT_LM/sub_1043_add_2_4/S0
cd/CNT_LM/sub_1043_add_2_6/S1
cd/CNT_LM/sub_1043_add_2_6/S0
cd/CNT_LM/counter_1275_add_4_1/S0
cd/CNT_LM/counter_1275_add_4_1/CI
cd/CNT_LM/sub_1043_add_2_8/S1
cd/CNT_LM/sub_1043_add_2_8/S0
cd/CNT_LM/sub_1043_add_2_10/S1
cd/CNT_LM/sub_1043_add_2_10/S0
cd/CNT_LM/sub_1043_add_2_12/S1
cd/CNT_LM/sub_1043_add_2_12/S0
cd/CNT_LM/sub_1043_add_2_14/S1
cd/CNT_LM/sub_1043_add_2_14/S0
cd/CNT_LM/sub_1043_add_2_16/S1
cd/CNT_LM/sub_1043_add_2_16/S0
cd/CNT_LM/sub_1043_add_2_18/S1
cd/CNT_LM/sub_1043_add_2_18/S0
cd/CNT_LM/sub_1043_add_2_20/S1
cd/CNT_LM/sub_1043_add_2_20/S0
cd/CNT_LM/sub_1043_add_2_22/S1
cd/CNT_LM/sub_1043_add_2_22/S0
cd/CNT_LM/sub_1043_add_2_24/S1
cd/CNT_LM/sub_1043_add_2_24/S0
cd/CNT_LM/sub_1043_add_2_26/S1
cd/CNT_LM/sub_1043_add_2_26/S0
cd/CNT_LM/sub_1043_add_2_28/S1
cd/CNT_LM/sub_1043_add_2_28/S0
cd/CNT_LM/sub_1043_add_2_30/S1
cd/CNT_LM/sub_1043_add_2_30/S0
cd/CNT_LM/sub_1043_add_2_32/S1
cd/CNT_LM/sub_1043_add_2_32/S0
cd/CNT_LM/counter_1275_add_4_33/S1
cd/CNT_LM/counter_1275_add_4_33/CO
cd/CNT_LM/sub_1043_add_2_cout/S1
cd/CNT_LM/sub_1043_add_2_cout/CO
cd/CNT_UART/limit_23__I_0_add_2_1/S0
cd/CNT_UART/limit_23__I_0_add_2_1/CI
cd/CNT_UART/counter_1274_add_4_1/S0
cd/CNT_UART/counter_1274_add_4_1/CI
cd/CNT_UART/counter_1274_add_4_25/S1
cd/CNT_UART/counter_1274_add_4_25/CO
cd/CNT_UART/limit_23__I_0_add_2_15/CO
cd/CNT_VGA/sub_1042_add_2_1/S1
cd/CNT_VGA/sub_1042_add_2_1/S0
cd/CNT_VGA/sub_1042_add_2_1/CI
cd/CNT_VGA/sub_1042_add_2_3/S1
cd/CNT_VGA/sub_1042_add_2_3/S0
cd/CNT_VGA/sub_1042_add_2_5/S1
cd/CNT_VGA/sub_1042_add_2_5/S0
cd/CNT_VGA/sub_1042_add_2_7/S1
cd/CNT_VGA/sub_1042_add_2_7/S0
cd/CNT_VGA/sub_1042_add_2_9/S1
cd/CNT_VGA/sub_1042_add_2_9/S0
cd/CNT_VGA/sub_1042_add_2_11/S1
cd/CNT_VGA/sub_1042_add_2_11/S0
cd/CNT_VGA/sub_1042_add_2_13/S1
cd/CNT_VGA/sub_1042_add_2_13/S0
cd/CNT_VGA/sub_1042_add_2_15/S1
cd/CNT_VGA/sub_1042_add_2_15/S0
cd/CNT_VGA/sub_1042_add_2_17/S1
cd/CNT_VGA/sub_1042_add_2_17/S0
cd/CNT_VGA/sub_1042_add_2_19/S1
cd/CNT_VGA/sub_1042_add_2_19/S0
cd/CNT_VGA/sub_1042_add_2_21/S1
cd/CNT_VGA/sub_1042_add_2_21/S0
cd/CNT_VGA/sub_1042_add_2_23/S1
cd/CNT_VGA/sub_1042_add_2_23/S0
cd/CNT_VGA/sub_1042_add_2_25/S1
cd/CNT_VGA/sub_1042_add_2_25/S0
cd/CNT_VGA/sub_1042_add_2_27/S1
cd/CNT_VGA/sub_1042_add_2_27/S0
cd/CNT_VGA/sub_1042_add_2_29/S1
cd/CNT_VGA/sub_1042_add_2_29/S0
cd/CNT_VGA/sub_1042_add_2_31/S1
cd/CNT_VGA/sub_1042_add_2_31/S0
cd/CNT_VGA/sub_1042_add_2_33/S0
cd/CNT_VGA/sub_1042_add_2_33/CO
cd/CNT_VGA/counter_1273_add_4_1/S0
cd/CNT_VGA/counter_1273_add_4_1/CI
cd/CNT_VGA/counter_1273_add_4_33/S1
cd/CNT_VGA/counter_1273_add_4_33/CO
sub_1062_add_2_9/S1
sub_1062_add_2_9/S0
sub_1062_add_2_11/S1
sub_1062_add_2_11/S0
sub_1062_add_2_13/S1
sub_1062_add_2_13/S0
sub_1062_add_2_15/S1
sub_1062_add_2_15/S0
sub_1062_add_2_17/S1
sub_1062_add_2_17/S0
vga/CounterH/sub_1056_add_2_1/S1
vga/CounterH/sub_1056_add_2_1/S0
vga/CounterH/sub_1056_add_2_1/CI
vga/CounterH/sub_1056_add_2_3/S1
vga/CounterH/sub_1056_add_2_3/S0
vga/CounterH/sub_1056_add_2_5/S1
vga/CounterH/sub_1056_add_2_5/S0
vga/CounterH/sub_1056_add_2_7/S1
vga/CounterH/sub_1056_add_2_7/S0
vga/CounterH/sub_1056_add_2_9/S1
vga/CounterH/sub_1056_add_2_9/S0
vga/CounterH/sub_1056_add_2_11/S1
vga/CounterH/sub_1056_add_2_11/S0
vga/CounterH/sub_1056_add_2_13/S0
vga/CounterH/sub_1056_add_2_13/CO
vga/CounterH/Count_reg_1297_add_4_1/S0
vga/CounterH/Count_reg_1297_add_4_1/CI
vga/CounterH/Count_reg_1297_add_4_13/S1
vga/CounterH/Count_reg_1297_add_4_13/CO
vga/CounterV/sub_1058_add_2_1/S1
vga/CounterV/sub_1058_add_2_1/S0
vga/CounterV/sub_1058_add_2_1/CI
vga/CounterV/sub_1058_add_2_3/S1
vga/CounterV/sub_1058_add_2_3/S0
vga/CounterV/sub_1058_add_2_5/S1
vga/CounterV/sub_1058_add_2_5/S0
vga/CounterV/sub_1058_add_2_7/S1
vga/CounterV/sub_1058_add_2_7/S0
vga/CounterV/sub_1058_add_2_9/S1
vga/CounterV/sub_1058_add_2_9/S0
vga/CounterV/sub_1058_add_2_11/S1
vga/CounterV/sub_1058_add_2_11/S0
vga/CounterV/sub_1058_add_2_13/S0
vga/CounterV/sub_1058_add_2_13/CO
vga/CounterV/Count_reg_1298_add_4_1/S0
vga/CounterV/Count_reg_1298_add_4_1/CI
vga/CounterV/Count_reg_1298_add_4_13/S1
vga/CounterV/Count_reg_1298_add_4_13/CO
vga/assgncolor/sub_1061_add_2_1/S1
vga/assgncolor/sub_1061_add_2_1/S0
vga/assgncolor/sub_1061_add_2_1/CI
vga/assgncolor/sub_1061_add_2_3/S1
vga/assgncolor/sub_1061_add_2_3/S0
vga/assgncolor/sub_1061_add_2_5/S1
vga/assgncolor/sub_1061_add_2_5/S0
vga/assgncolor/sub_1061_add_2_7/S1
vga/assgncolor/sub_1061_add_2_7/S0
vga/assgncolor/sub_1061_add_2_9/S1
vga/assgncolor/sub_1061_add_2_9/S0
vga/assgncolor/sub_1061_add_2_11/S1
vga/assgncolor/sub_1061_add_2_11/S0
vga/assgncolor/sub_1061_add_2_13/S0
vga/assgncolor/sub_1061_add_2_13/CO
vga/assgncolor/sub_1060_add_2_1/S1
vga/assgncolor/sub_1060_add_2_1/S0
vga/assgncolor/sub_1060_add_2_1/CI
vga/assgncolor/sub_1060_add_2_3/S1
vga/assgncolor/sub_1060_add_2_3/S0
vga/assgncolor/sub_1060_add_2_5/S1
vga/assgncolor/sub_1060_add_2_5/S0
vga/assgncolor/sub_1060_add_2_7/S1
vga/assgncolor/sub_1060_add_2_7/S0
vga/assgncolor/sub_1060_add_2_9/S1
vga/assgncolor/sub_1060_add_2_9/S0
vga/assgncolor/sub_1060_add_2_11/S1
vga/assgncolor/sub_1060_add_2_11/S0
vga/assgncolor/sub_1060_add_2_13/S0
vga/assgncolor/sub_1060_add_2_13/CO
sub_1062_add_2_19/S1
sub_1062_add_2_19/S0
sub_1062_add_2_21/S1
sub_1062_add_2_21/S0
sub_1063_add_2_cout/S1
sub_1063_add_2_cout/CO
sub_1063_add_2_7/S1
sub_1063_add_2_7/S0
cm/assignCM/sub_1047_add_2_2/S1
cm/assignCM/sub_1047_add_2_2/S0
cm/assignCM/sub_1047_add_2_2/CI
cm/assignCM/sub_1047_add_2_4/S1
cm/assignCM/sub_1047_add_2_4/S0
cm/assignCM/sub_1047_add_2_6/S1
cm/assignCM/sub_1047_add_2_6/S0
cm/assignCM/sub_1047_add_2_8/S1
cm/assignCM/sub_1047_add_2_8/S0
cm/assignCM/sub_1047_add_2_10/S1
cm/assignCM/sub_1047_add_2_10/S0
cm/assignCM/sub_1047_add_2_cout/S1
cm/assignCM/sub_1047_add_2_cout/CO
cm/assignCM/sub_1045_add_2_2/S1
cm/assignCM/sub_1045_add_2_2/S0
cm/assignCM/sub_1045_add_2_2/CI
cm/assignCM/sub_1045_add_2_4/S1
cm/assignCM/sub_1045_add_2_4/S0
cm/assignCM/sub_1045_add_2_6/S1
cm/assignCM/sub_1045_add_2_6/S0
cm/assignCM/sub_1045_add_2_8/S1
cm/assignCM/sub_1045_add_2_8/S0
cm/assignCM/sub_1045_add_2_10/S1
cm/assignCM/sub_1045_add_2_10/S0
cm/assignCM/sub_1045_add_2_cout/S1
cm/assignCM/sub_1045_add_2_cout/CO
cm/counterH/sub_1048_add_2_2/S1
cm/counterH/sub_1048_add_2_2/S0
cm/counterH/sub_1048_add_2_2/CI
cm/counterH/sub_1048_add_2_4/S1
cm/counterH/sub_1048_add_2_4/S0
cm/counterH/sub_1048_add_2_6/S1
cm/counterH/sub_1048_add_2_6/S0
cm/counterH/sub_1048_add_2_8/S1
cm/counterH/sub_1048_add_2_8/S0
cm/counterH/sub_1048_add_2_10/S1
cm/counterH/sub_1048_add_2_10/S0
cm/counterH/sub_1048_add_2_cout/S1
cm/counterH/sub_1048_add_2_cout/CO
cm/counterH/sub_1050_add_2_1/S1
cm/counterH/sub_1050_add_2_1/S0
cm/counterH/sub_1050_add_2_1/CI
cm/counterH/sub_1050_add_2_3/S1
cm/counterH/sub_1050_add_2_3/S0
cm/counterH/sub_1050_add_2_5/S1
cm/counterH/sub_1050_add_2_5/S0
cm/counterH/Count_reg_1292_add_4_1/S0
cm/counterH/Count_reg_1292_add_4_1/CI
cm/counterH/Count_reg_1292_add_4_11/S1
cm/counterH/Count_reg_1292_add_4_11/CO
cm/counterH/Count_intern_reg_1290_add_4_1/S0
cm/counterH/Count_intern_reg_1290_add_4_1/CI
cm/counterH/Count_intern_reg_1290_add_4_11/S1
cm/counterH/Count_intern_reg_1290_add_4_11/CO
cm/counterH/sub_1050_add_2_7/S1
cm/counterH/sub_1050_add_2_7/S0
cm/counterH/sub_1050_add_2_cout/S1
cm/counterH/sub_1050_add_2_cout/CO
cm/counterV/sub_1054_add_2_1/S1
cm/counterV/sub_1054_add_2_1/S0
cm/counterV/sub_1054_add_2_1/CI
cm/counterV/sub_1054_add_2_3/S1
cm/counterV/sub_1054_add_2_3/S0
cm/counterV/sub_1054_add_2_5/S1
cm/counterV/sub_1054_add_2_5/S0
cm/counterV/sub_1054_add_2_7/S1
cm/counterV/sub_1054_add_2_7/S0
cm/counterV/sub_1054_add_2_9/S1
cm/counterV/sub_1054_add_2_9/S0
cm/counterV/sub_1054_add_2_11/S0
cm/counterV/sub_1054_add_2_11/CO
cm/counterV/sub_1052_add_2_2/S1
cm/counterV/sub_1052_add_2_2/S0
cm/counterV/sub_1052_add_2_2/CI
cm/counterV/sub_1052_add_2_4/S1
cm/counterV/sub_1052_add_2_4/S0
cm/counterV/sub_1052_add_2_6/S1
cm/counterV/sub_1052_add_2_6/S0
cm/counterV/sub_1052_add_2_8/S1
cm/counterV/sub_1052_add_2_8/S0
cm/counterV/sub_1052_add_2_10/S1
cm/counterV/sub_1052_add_2_10/S0
cm/counterV/sub_1052_add_2_cout/S1
cm/counterV/sub_1052_add_2_cout/CO
cm/counterV/Count_reg_1296_add_4_1/S0
cm/counterV/Count_reg_1296_add_4_1/CI
cm/counterV/Count_reg_1296_add_4_11/S1
cm/counterV/Count_reg_1296_add_4_11/CO
cm/counterV/Count_intern_reg_1294_add_4_1/S0
cm/counterV/Count_intern_reg_1294_add_4_1/CI
cm/counterV/Count_intern_reg_1294_add_4_11/S1
cm/counterV/Count_intern_reg_1294_add_4_11/CO
sub_1062_add_2_23/S1
sub_1062_add_2_23/S0
sub_1062_add_2_25/S0
sub_1062_add_2_25/CO
sub_1063_add_2_3/S1
sub_1063_add_2_3/S0
sub_1063_add_2_9/S1
sub_1063_add_2_9/S0
sub_1063_add_2_5/S1
sub_1063_add_2_5/S0
sub_1063_add_2_1/S1
sub_1063_add_2_1/S0
sub_1063_add_2_1/CI
sub_1062_add_2_1/S1
sub_1062_add_2_1/S0
sub_1062_add_2_1/CI
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.13.0.56.2 -- WARNING: Map write only section -- Mon Jun 17 23:26:52 2024

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=ENABLE I2C_PORT=DISABLE I2C_GLITCH_FILTER=DISABLE I2C_GLITCH_FILTER_RANGE=R_16_50NS MASTER_SPI_PORT=DISABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE BACKGROUND_RECONFIG=OFF BACKGROUND_RECONFIG_SECURITY=OFF SPIM_ADDRESS_32BIT=DISABLE SFDP_CHECK=DISABLE PRIMARY_BOOT=IMAGE_0 SECONDARY_BOOT=NONE SLAVE_IDLE_TIMER=0 MASTER_PREAMBLE_DETECTION_TIMER=0 MASTER_PREAMBLE_DETECTION_RETRY=0 CUR_DESIGN_BOOT_LOCATION=IMAGE_0 INBUF=ON ROLLBACK_CONTROL=DISABLE ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
