
---------- Begin Simulation Statistics ----------
final_tick                                 1099142400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184735                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406852                       # Number of bytes of host memory used
host_op_rate                                   321977                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.25                       # Real time elapsed on the host
host_tick_rate                               97691933                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2078454                       # Number of instructions simulated
sim_ops                                       3622588                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001099                       # Number of seconds simulated
sim_ticks                                  1099142400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               438601                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24418                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            464321                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             239318                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          438601                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           199283                       # Number of indirect misses.
system.cpu.branchPred.lookups                  490747                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11507                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12327                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2382267                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1939036                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24530                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     347592                       # Number of branches committed
system.cpu.commit.bw_lim_events                601867                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          884206                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2078454                       # Number of instructions committed
system.cpu.commit.committedOps                3622588                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2344417                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.545198                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.724570                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1159996     49.48%     49.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       180045      7.68%     57.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       172452      7.36%     64.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       230057      9.81%     74.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       601867     25.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2344417                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      77641                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9634                       # Number of function calls committed.
system.cpu.commit.int_insts                   3564541                       # Number of committed integer instructions.
system.cpu.commit.loads                        496019                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20823      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2846478     78.58%     79.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1426      0.04%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38160      1.05%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3028      0.08%     80.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6274      0.17%     80.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11857      0.33%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12774      0.35%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7815      0.22%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1242      0.03%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          476241     13.15%     94.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         163097      4.50%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19778      0.55%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12347      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3622588                       # Class of committed instruction
system.cpu.commit.refs                         671463                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2078454                       # Number of Instructions Simulated
system.cpu.committedOps                       3622588                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.322068                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.322068                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8171                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34919                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50645                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4531                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1025202                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4724103                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   299097                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1147328                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24589                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89357                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      578957                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2040                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      194977                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           165                       # TLB misses on write requests
system.cpu.fetch.Branches                      490747                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    240942                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2227318                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4673                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2847017                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  119                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           771                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49178                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178593                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             332753                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             250825                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.036086                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2585573                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.934127                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930937                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1230573     47.59%     47.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    74628      2.89%     50.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59516      2.30%     52.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    76258      2.95%     55.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1144598     44.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2585573                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    127683                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    70177                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    218167600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    218167600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    218167200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    218167200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    218167200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    218167200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8751200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8750800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       588400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       588400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       587600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       587600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4621600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4791600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4988000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4809200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     78806000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     78821600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     78862400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     78850000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1663408400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          162284                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29008                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   377295                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.510522                       # Inst execution rate
system.cpu.iew.exec_refs                       775407                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     194964                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  695527                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                611158                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                951                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               549                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               205209                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4506749                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                580443                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34817                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4150698                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3410                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8476                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24589                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14779                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           628                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40062                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          244                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115137                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29764                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             71                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20776                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8232                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5809642                       # num instructions consuming a value
system.cpu.iew.wb_count                       4128332                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567126                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3294801                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.502382                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4135273                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6429717                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3563395                       # number of integer regfile writes
system.cpu.ipc                               0.756391                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.756391                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26994      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3272512     78.19%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1462      0.03%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42293      1.01%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4594      0.11%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1286      0.03%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6952      0.17%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15666      0.37%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14670      0.35%     80.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8426      0.20%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2312      0.06%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               564663     13.49%     94.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              183932      4.39%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26076      0.62%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13681      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4185519                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   95099                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              191556                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        91531                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             138925                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4063426                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10783011                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4036801                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5252044                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4505629                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4185519                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1120                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          884150                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17960                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            360                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1324073                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2585573                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.618797                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669328                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1171469     45.31%     45.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              174457      6.75%     52.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              302241     11.69%     63.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              343044     13.27%     77.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              594362     22.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2585573                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.523194                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      241071                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           381                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              7835                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2439                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               611158                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              205209                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1565147                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2747857                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  842389                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4953571                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               54                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46793                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   349771                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  13881                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4586                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12146513                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4648612                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6346939                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1177548                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72399                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24589                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                170817                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1393342                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            165237                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7379632                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20459                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                902                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    208197                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            957                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6249344                       # The number of ROB reads
system.cpu.rob.rob_writes                     9255643                       # The number of ROB writes
system.cpu.timesIdled                            1639                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18574                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          439                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38428                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              439                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          661                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            661                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               91                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9447                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23016                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1099142400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12242                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1349                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8098                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1327                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1327                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12242                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       954752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       954752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  954752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13569                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13569    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13569                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11389029                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29468471                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1099142400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17764                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4124                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23983                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                934                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2090                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2090                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17764                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8447                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49830                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58277                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       185664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1262272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1447936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10472                       # Total snoops (count)
system.l2bus.snoopTraffic                       86656                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30321                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014907                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121183                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29869     98.51%     98.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                      452      1.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30321                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20343198                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19021014                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3482799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1099142400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1099142400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       237344                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           237344                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       237344                       # number of overall hits
system.cpu.icache.overall_hits::total          237344                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3598                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3598                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3598                       # number of overall misses
system.cpu.icache.overall_misses::total          3598                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    177735199                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    177735199                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    177735199                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    177735199                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       240942                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       240942                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       240942                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       240942                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014933                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014933                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014933                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014933                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49398.332129                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49398.332129                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49398.332129                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49398.332129                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           52                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          696                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          696                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          696                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          696                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2902                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2902                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2902                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2902                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143324399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143324399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143324399                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143324399                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012044                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012044                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49388.145762                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49388.145762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49388.145762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49388.145762                       # average overall mshr miss latency
system.cpu.icache.replacements                   2646                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       237344                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          237344                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3598                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3598                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    177735199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    177735199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       240942                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       240942                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014933                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014933                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49398.332129                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49398.332129                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          696                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          696                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2902                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2902                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143324399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143324399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49388.145762                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49388.145762                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1099142400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1099142400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.498611                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              233574                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2646                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.274376                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.498611                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990229                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990229                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            484786                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           484786                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1099142400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1099142400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1099142400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       678255                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           678255                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       678255                       # number of overall hits
system.cpu.dcache.overall_hits::total          678255                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34975                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34975                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34975                       # number of overall misses
system.cpu.dcache.overall_misses::total         34975                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1690578399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1690578399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1690578399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1690578399                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       713230                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       713230                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       713230                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       713230                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049037                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049037                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48336.766233                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48336.766233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48336.766233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48336.766233                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28599                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          181                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               784                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.478316                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    90.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1767                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2773                       # number of writebacks
system.cpu.dcache.writebacks::total              2773                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22362                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22362                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22362                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22362                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12613                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4339                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16952                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    579287999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    579287999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    579287999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    248466103                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    827754102                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017684                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017684                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017684                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023768                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45927.852137                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45927.852137                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45927.852137                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57263.448490                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48829.288697                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15928                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       504931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          504931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32847                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32847                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1586284800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1586284800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       537778                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       537778                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061079                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061079                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48293.140926                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48293.140926                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22323                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22323                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10524                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10524                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    478130800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    478130800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019569                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019569                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45432.421133                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45432.421133                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       173324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         173324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104293599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104293599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       175452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       175452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012129                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012129                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49010.149906                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49010.149906                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2089                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2089                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101157199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101157199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011906                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011906                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48423.742939                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48423.742939                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4339                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4339                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    248466103                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    248466103                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57263.448490                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57263.448490                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1099142400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1099142400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.999126                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633435                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15928                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.768646                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   741.691813                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   236.307313                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.724308                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.230769                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955077                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          211                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          813                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          463                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          284                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.206055                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.793945                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1443412                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1443412                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1099142400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             937                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4960                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          905                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6802                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            937                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4960                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          905                       # number of overall hits
system.l2cache.overall_hits::total               6802                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1962                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7651                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3434                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13047                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1962                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7651                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3434                       # number of overall misses
system.l2cache.overall_misses::total            13047                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    131942400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    522198400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238480368                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    892621168                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    131942400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    522198400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238480368                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    892621168                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2899                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12611                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4339                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19849                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2899                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12611                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4339                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19849                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.676785                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606693                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.791427                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.657313                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.676785                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606693                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.791427                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.657313                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67248.929664                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68252.306888                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69446.816540                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68415.817276                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67248.929664                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68252.306888                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69446.816540                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68415.817276                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    7                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1349                       # number of writebacks
system.l2cache.writebacks::total                 1349                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             30                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           18                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            30                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1962                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7639                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3416                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13017                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1962                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7639                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3416                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          552                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13569                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116246400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    460703600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210573986                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    787523986                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116246400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    460703600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210573986                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32829091                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    820353077                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.676785                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.605741                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.787278                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655801                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.676785                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.605741                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.787278                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.683611                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59248.929664                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60309.412227                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61643.438525                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60499.653223                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59248.929664                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60309.412227                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61643.438525                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59472.990942                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60457.887611                       # average overall mshr miss latency
system.l2cache.replacements                      9533                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2775                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2775                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2775                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2775                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          353                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          353                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          552                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          552                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32829091                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32829091                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59472.990942                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59472.990942                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          758                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              758                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1332                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1332                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92290400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92290400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2090                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2090                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.637321                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.637321                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69287.087087                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69287.087087                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1327                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1327                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81518400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81518400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.634928                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.634928                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61430.595328                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61430.595328                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          937                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4202                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          905                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6044                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1962                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6319                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3434                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11715                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    131942400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    429908000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238480368                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    800330768                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2899                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10521                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4339                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17759                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.676785                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.600608                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.791427                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.659666                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67248.929664                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68034.182624                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69446.816540                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68316.753564                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1962                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6312                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3416                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11690                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116246400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    379185200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210573986                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    706005586                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.676785                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.599943                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.787278                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.658258                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59248.929664                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60073.700887                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61643.438525                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60393.976561                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1099142400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1099142400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3716.732146                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26083                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9533                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.736075                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.647256                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   287.646997                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2370.838904                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   903.827329                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   140.771660                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003332                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.070226                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.578818                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.220661                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034368                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.907405                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1139                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2957                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          120                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1013                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          910                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1940                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.278076                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.721924                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               320941                       # Number of tag accesses
system.l2cache.tags.data_accesses              320941                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1099142400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125568                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          488896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       218624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              868416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125568                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125568                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86336                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86336                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1962                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7639                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3416                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          552                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13569                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1349                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1349                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          114241794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          444797690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    198904164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32141422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              790085070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     114241794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         114241794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78548512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78548512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78548512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         114241794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         444797690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    198904164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32141422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             868633582                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1104290000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               48702031                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407876                       # Number of bytes of host memory used
host_op_rate                                 84818121                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.04                       # Real time elapsed on the host
host_tick_rate                              120216077                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2082032                       # Number of instructions simulated
sim_ops                                       3630678                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000005                       # Number of seconds simulated
sim_ticks                                     5147600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1584                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               189                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1534                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                488                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1584                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1096                       # Number of indirect misses.
system.cpu.branchPred.lookups                    1710                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      69                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          140                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      6072                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     3102                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               189                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        852                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1138                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            4677                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 3578                       # Number of instructions committed
system.cpu.commit.committedOps                   8090                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         8050                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.004969                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.482402                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         4944     61.42%     61.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          864     10.73%     72.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          638      7.93%     80.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          466      5.79%     85.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1138     14.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         8050                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        659                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   45                       # Number of function calls committed.
system.cpu.commit.int_insts                      7593                       # Number of committed integer instructions.
system.cpu.commit.loads                          1184                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          239      2.95%      2.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             5613     69.38%     72.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     72.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.74%     73.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.36%     73.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.59%     74.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              44      0.54%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.80%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              88      1.09%     76.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             44      0.54%     77.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            35      0.43%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             990     12.24%     89.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            533      6.59%     96.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          194      2.40%     98.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          108      1.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              8090                       # Class of committed instruction
system.cpu.commit.refs                           1825                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        3578                       # Number of Instructions Simulated
system.cpu.committedOps                          8090                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.596702                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.596702                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           20                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            6                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           28                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  3796                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  14465                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1590                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      3434                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    189                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   346                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1613                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            18                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         810                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        1710                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       994                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          7222                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    65                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                           7530                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     378                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.132877                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1944                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                557                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.585127                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples               9355                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.719936                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.910109                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     4943     52.84%     52.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      258      2.76%     55.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      284      3.04%     58.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      216      2.31%     60.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3654     39.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 9355                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1162                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      716                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       521600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       521600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       522000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       522000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       521600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       521600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        14000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        12400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        12400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        12800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        12800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        42800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        41600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       253200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       252800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       252400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       251600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        4390000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            3514                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  239                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1044                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.857409                       # Inst execution rate
system.cpu.iew.exec_refs                         2418                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        810                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2420                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  1799                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 30                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                14                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  890                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               12767                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1608                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               297                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 11034                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    189                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    19                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               94                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          615                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          250                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          198                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             41                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     12518                       # num instructions consuming a value
system.cpu.iew.wb_count                         10898                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.604330                       # average fanout of values written-back
system.cpu.iew.wb_producers                      7565                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.846841                       # insts written-back per cycle
system.cpu.iew.wb_sent                          10946                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    15705                       # number of integer regfile reads
system.cpu.int_regfile_writes                    8328                       # number of integer regfile writes
system.cpu.ipc                               0.278032                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.278032                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               356      3.14%      3.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  7826     69.07%     72.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     72.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    70      0.62%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  68      0.60%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  58      0.51%     73.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   56      0.49%     74.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  127      1.12%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  122      1.08%     76.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  52      0.46%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 71      0.63%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1363     12.03%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 722      6.37%     96.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             321      2.83%     98.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            118      1.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  11330                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1001                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2011                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          931                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1729                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                   9973                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              30104                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses         9967                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             15715                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      12736                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     11330                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  31                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            4677                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                99                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         6015                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples          9355                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.211117                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.565000                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                5231     55.92%     55.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 853      9.12%     65.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 846      9.04%     74.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 915      9.78%     83.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1510     16.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            9355                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.880410                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         994                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             2                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                25                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               20                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 1799                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 890                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    4340                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                            12869                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2708                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                  9098                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     70                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     1783                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     53                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     4                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 35694                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  13892                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               15748                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      3563                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    455                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    189                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   650                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     6655                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1736                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            20255                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            462                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 31                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       640                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             32                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        19679                       # The number of ROB reads
system.cpu.rob.rob_writes                       26842                       # The number of ROB writes
system.cpu.timesIdled                              31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          106                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            213                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                8                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           52                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           108                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      5147600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 51                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               50                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            52                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                56                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      56    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  56                       # Request fanout histogram
system.membus.reqLayer2.occupancy               46400                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy             117700                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      5147600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 101                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            14                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               148                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 5                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            102                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          175                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          144                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     319                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     7552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                56                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                163                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.049080                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.216700                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      155     95.09%     95.09% # Request fanout histogram
system.l2bus.snoop_fanout::1                        8      4.91%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  163                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               57600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                95598                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               69600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.4                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         5147600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      5147600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          922                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              922                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          922                       # number of overall hits
system.cpu.icache.overall_hits::total             922                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           72                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             72                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           72                       # number of overall misses
system.cpu.icache.overall_misses::total            72                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3140000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3140000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3140000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3140000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          994                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          994                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          994                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          994                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.072435                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.072435                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.072435                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.072435                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43611.111111                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43611.111111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43611.111111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43611.111111                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           59                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           59                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2629600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2629600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2629600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2629600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.059356                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.059356                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.059356                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.059356                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44569.491525                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44569.491525                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44569.491525                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44569.491525                       # average overall mshr miss latency
system.cpu.icache.replacements                     58                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          922                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             922                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           72                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            72                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3140000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3140000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          994                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          994                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.072435                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.072435                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43611.111111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43611.111111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           59                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2629600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2629600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.059356                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.059356                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44569.491525                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44569.491525                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5147600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      5147600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 690                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                58                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.896552                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              2046                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             2046                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      5147600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      5147600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      5147600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2057                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2057                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2057                       # number of overall hits
system.cpu.dcache.overall_hits::total            2057                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           96                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             96                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           96                       # number of overall misses
system.cpu.dcache.overall_misses::total            96                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3658000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3658000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3658000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3658000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2153                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2153                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2153                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2153                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.044589                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044589                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.044589                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044589                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38104.166667                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38104.166667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38104.166667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38104.166667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 5                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           12                       # number of writebacks
system.cpu.dcache.writebacks::total                12                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           52                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           52                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           44                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           44                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1866000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1866000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1866000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        38396                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1904396                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020437                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020437                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020437                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022294                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42409.090909                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42409.090909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42409.090909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39674.916667                       # average overall mshr miss latency
system.cpu.dcache.replacements                     48                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1421                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1421                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           91                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            91                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3379200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3379200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1512                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1512                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060185                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060185                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37134.065934                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37134.065934                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           52                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           39                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1591200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1591200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025794                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025794                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        40800                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        40800                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          636                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            636                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            5                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       278800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       278800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007800                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007800                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        55760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        55760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       274800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       274800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007800                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007800                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        54960                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        54960                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        38396                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        38396                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9599                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9599                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5147600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      5147600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2491                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                48                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.895833                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   819.580155                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   204.419845                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.800371                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.199629                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          201                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          823                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          442                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          306                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.196289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              4354                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             4354                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      5147600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              25                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              22                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  51                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             25                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             22                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                 51                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            34                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            22                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                56                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           34                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           22                       # number of overall misses
system.l2cache.overall_misses::total               56                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2349600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1626400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3976000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2349600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1626400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3976000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           59                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           44                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             107                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           59                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           44                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            4                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            107                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.576271                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.523364                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.576271                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.523364                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 69105.882353                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 73927.272727                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        71000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 69105.882353                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 73927.272727                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        71000                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           34                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           22                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           34                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           22                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      2085600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1450400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3536000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      2085600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1450400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3536000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.576271                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.523364                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.576271                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.523364                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 61341.176471                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 65927.272727                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63142.857143                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 61341.176471                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 65927.272727                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63142.857143                       # average overall mshr miss latency
system.l2cache.replacements                        56                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           12                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           12                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           12                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           12                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            4                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              4                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       260400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       260400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            5                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.800000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        65100                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        65100                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       228400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       228400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        57100                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        57100                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           25                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           21                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           50                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           34                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           52                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2349600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1366000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3715600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           59                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           39                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          102                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.576271                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.461538                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.509804                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69105.882353                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 75888.888889                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 71453.846154                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           34                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           52                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      2085600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1222000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3307600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.576271                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.461538                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.509804                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 61341.176471                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67888.888889                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63607.692308                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5147600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      5147600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    156                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   56                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.785714                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.637035                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1056.319997                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1871.099619                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1003.943350                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          125                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009677                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.257891                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.456811                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.245103                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030518                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1119                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2977                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          110                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1003                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          892                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1948                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.273193                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.726807                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1760                       # Number of tag accesses
system.l2cache.tags.data_accesses                1760                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      5147600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            2112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           2112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               33                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               22                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   55                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          410288290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          273525526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              683813816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     410288290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         410288290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        24865957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              24865957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        24865957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         410288290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         273525526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             708679773                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1131810800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                7729353                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412996                       # Number of bytes of host memory used
host_op_rate                                 13494372                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.27                       # Real time elapsed on the host
host_tick_rate                              101153907                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2102189                       # Number of instructions simulated
sim_ops                                       3671143                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    27520800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 7172                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               978                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              6789                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2194                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7172                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4978                       # Number of indirect misses.
system.cpu.branchPred.lookups                    7751                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     375                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          817                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     26191                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    17422                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1000                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3995                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5929                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           19586                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                20157                       # Number of instructions committed
system.cpu.commit.committedOps                  40465                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        40725                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.993616                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.507229                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        25985     63.81%     63.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3489      8.57%     72.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2706      6.64%     79.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2616      6.42%     85.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5929     14.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        40725                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2780                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  226                       # Number of function calls committed.
system.cpu.commit.int_insts                     39314                       # Number of committed integer instructions.
system.cpu.commit.loads                          6050                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          284      0.70%      0.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            29362     72.56%     73.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              13      0.03%     73.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.56%     73.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.35%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.55%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.27%     75.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             204      0.50%     75.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.76%     76.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.64%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            81      0.20%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5200     12.85%     89.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2641      6.53%     96.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      2.10%     98.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.39%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             40465                       # Class of committed instruction
system.cpu.commit.refs                           9253                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       20157                       # Number of Instructions Simulated
system.cpu.committedOps                         40465                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.413306                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.413306                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           71                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          173                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          312                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            40                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 16692                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  67535                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11003                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     16355                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1007                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1388                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7855                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            90                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3901                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        7751                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4304                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         32751                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   357                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          36767                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           142                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2014                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.112657                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12514                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2569                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.534389                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              46445                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.603746                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.897610                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26142     56.29%     56.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1123      2.42%     58.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1097      2.36%     61.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1163      2.50%     63.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    16920     36.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                46445                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3964                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2410                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2608000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2608000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2608000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2608000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2608400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2608000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        58000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        58000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        44000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        44000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       134000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       132400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       134400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       136400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1216800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1221600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1215600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1220000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       21350800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1216                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4819                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.763612                       # Inst execution rate
system.cpu.iew.exec_refs                        11721                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3891                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    9698                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8796                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                200                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                41                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4373                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               60041                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7830                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1459                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 52538                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     32                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   152                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1007                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   210                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              358                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2748                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1170                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1075                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            141                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     60597                       # num instructions consuming a value
system.cpu.iew.wb_count                         51873                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.607307                       # average fanout of values written-back
system.cpu.iew.wb_producers                     36801                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.753946                       # insts written-back per cycle
system.cpu.iew.wb_sent                          52149                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    75698                       # number of integer regfile reads
system.cpu.int_regfile_writes                   40980                       # number of integer regfile writes
system.cpu.ipc                               0.292971                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.292971                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               620      1.15%      1.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 39119     72.45%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   14      0.03%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   276      0.51%     74.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 202      0.37%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.44%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  151      0.28%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  329      0.61%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  429      0.79%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 301      0.56%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                133      0.25%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7017     13.00%     90.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3418      6.33%     96.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1141      2.11%     98.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            608      1.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  53994                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3582                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7195                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3434                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5262                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  49792                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             147570                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        48439                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             74372                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      59736                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     53994                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 305                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           19586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               329                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            177                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        25589                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         46445                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.162536                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.560455                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27136     58.43%     58.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3613      7.78%     66.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3967      8.54%     74.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4469      9.62%     84.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7260     15.63%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           46445                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.784774                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4329                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            57                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               162                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              190                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8796                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4373                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   22489                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            68802                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   11567                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 48285                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    529                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    11942                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    397                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    46                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                165054                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  64978                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               76522                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     16714                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1378                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1007                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2576                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    28258                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5304                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            96417                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2639                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                147                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2601                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            161                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        94847                       # The number of ROB reads
system.cpu.rob.rob_writes                      125873                       # The number of ROB writes
system.cpu.timesIdled                             260                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          719                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           46                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1432                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               46                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          358                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           743                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27520800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                380                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           20                       # Transaction distribution
system.membus.trans_dist::CleanEvict              338                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           379                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        25984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        25984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   25984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               385                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     385    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 385                       # Request fanout histogram
system.membus.reqLayer2.occupancy              329641                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             832759                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27520800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 706                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           101                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1010                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 10                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                10                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            706                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1323                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          825                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2148                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        22784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    51008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               398                       # Total snoops (count)
system.l2bus.snoopTraffic                        1280                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1114                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.045781                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.209104                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1063     95.42%     95.42% # Request fanout histogram
system.l2bus.snoop_fanout::1                       51      4.58%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1114                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              330399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               653151                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              529200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27520800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27520800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3764                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3764                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3764                       # number of overall hits
system.cpu.icache.overall_hits::total            3764                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          540                       # number of overall misses
system.cpu.icache.overall_misses::total           540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23548000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23548000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23548000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23548000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4304                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4304                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4304                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4304                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.125465                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.125465                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.125465                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.125465                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43607.407407                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43607.407407                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43607.407407                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43607.407407                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           99                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          441                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          441                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          441                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          441                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18303600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18303600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18303600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18303600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.102463                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.102463                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.102463                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.102463                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41504.761905                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41504.761905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41504.761905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41504.761905                       # average overall mshr miss latency
system.cpu.icache.replacements                    441                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3764                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3764                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23548000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23548000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.125465                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.125465                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43607.407407                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43607.407407                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           99                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           99                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          441                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          441                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18303600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18303600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.102463                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.102463                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41504.761905                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41504.761905                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27520800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27520800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               11167                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               697                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.021521                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9049                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9049                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27520800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27520800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27520800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10218                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10218                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10218                       # number of overall hits
system.cpu.dcache.overall_hits::total           10218                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          454                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            454                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          454                       # number of overall misses
system.cpu.dcache.overall_misses::total           454                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     18850000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     18850000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     18850000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     18850000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10672                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10672                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10672                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10672                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042541                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042541                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042541                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042541                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41519.823789                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41519.823789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41519.823789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41519.823789                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          122                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                23                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           81                       # number of writebacks
system.cpu.dcache.writebacks::total                81                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          228                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          228                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          226                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           49                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          275                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8958800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8958800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8958800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2778748                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11737548                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021177                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021177                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021177                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025768                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39640.707965                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39640.707965                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39640.707965                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56709.142857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42681.992727                       # average overall mshr miss latency
system.cpu.dcache.replacements                    275                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7018                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7018                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          444                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           444                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18386400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18386400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7462                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7462                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059501                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059501                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41410.810811                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41410.810811                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          228                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          228                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8503200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8503200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028947                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028947                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39366.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39366.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       463600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       463600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3210                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3210                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        46360                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        46360                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       455600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       455600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        45560                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        45560                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           49                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           49                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2778748                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2778748                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56709.142857                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56709.142857                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27520800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27520800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               71879                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1299                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.334103                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   836.795428                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   187.204572                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.817183                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.182817                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          173                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          851                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          461                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          296                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.168945                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.831055                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             21619                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            21619                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27520800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             210                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             113                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            8                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 331                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            210                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            113                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            8                       # number of overall hits
system.l2cache.overall_hits::total                331                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           231                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           113                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           41                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               385                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          231                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          113                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           41                       # number of overall misses
system.l2cache.overall_misses::total              385                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16007200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7722400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2685957                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     26415557                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16007200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7722400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2685957                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     26415557                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          441                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          226                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           49                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             716                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          441                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          226                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           49                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            716                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.523810                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.836735                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.537709                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.523810                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.836735                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.537709                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 69295.238095                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68339.823009                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 65511.146341                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68611.836364                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 69295.238095                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68339.823009                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 65511.146341                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68611.836364                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             20                       # number of writebacks
system.l2cache.writebacks::total                   20                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          231                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          113                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           40                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          384                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          231                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          113                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           40                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          386                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14159200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      6818400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2354358                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     23331958                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14159200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      6818400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2354358                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       129997                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     23461955                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.523810                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.816327                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.536313                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.523810                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.816327                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.539106                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 61295.238095                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60339.823009                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58858.950000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60760.307292                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 61295.238095                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60339.823009                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58858.950000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 64998.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60782.266839                       # average overall mshr miss latency
system.l2cache.replacements                       395                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           81                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           81                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           81                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           81                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       129997                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       129997                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 64998.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 64998.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       408800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       408800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.600000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.600000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68133.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68133.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       360800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       360800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.600000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60133.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60133.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          210                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          109                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          327                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          231                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          107                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           41                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          379                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16007200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7313600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2685957                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     26006757                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          441                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          216                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           49                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          706                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.523810                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.495370                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.836735                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.536827                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69295.238095                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68351.401869                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 65511.146341                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68619.411609                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          231                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          107                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           40                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          378                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14159200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6457600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2354358                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22971158                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.523810                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.495370                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.816327                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.535411                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 61295.238095                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60351.401869                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58858.950000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60770.259259                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27520800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27520800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13974                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4491                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.111556                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    42.370614                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1144.387725                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1829.357982                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   959.869101                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   120.014578                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010344                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.279392                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.446621                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.234343                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.029300                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1023                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3073                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          106                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          902                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          930                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1933                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.249756                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.750244                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                11835                       # Number of tag accesses
system.l2cache.tags.data_accesses               11835                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27520800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           14784                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               24704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        14784                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          14784                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1280                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1280                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              231                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              113                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           40                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  386                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            20                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  20                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          537193686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          262783059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     93020552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      4651028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              897648324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     537193686                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         537193686                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        46510276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              46510276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        46510276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         537193686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         262783059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     93020552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      4651028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             944158600                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
