0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/Alan/Desktop/fast/solution1/sim/verilog/AESL_automem_img_in.v,1668248009,systemVerilog,,,,AESL_automem_img_in,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Alan/Desktop/fast/solution1/sim/verilog/AESL_automem_img_out.v,1668248009,systemVerilog,,,,AESL_automem_img_out,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Alan/Desktop/fast/solution1/sim/verilog/csv_file_dump.svh,1668248009,verilog,,,,,,,,,,,,
C:/Users/Alan/Desktop/fast/solution1/sim/verilog/dataflow_monitor.sv,1668248009,systemVerilog,C:/Users/Alan/Desktop/fast/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/Alan/Desktop/fast/solution1/sim/verilog/upc_loop_interface.svh,,C:/Users/Alan/Desktop/fast/solution1/sim/verilog/dump_file_agent.svh;C:/Users/Alan/Desktop/fast/solution1/sim/verilog/csv_file_dump.svh;C:/Users/Alan/Desktop/fast/solution1/sim/verilog/sample_agent.svh;C:/Users/Alan/Desktop/fast/solution1/sim/verilog/loop_sample_agent.svh;C:/Users/Alan/Desktop/fast/solution1/sim/verilog/sample_manager.svh;C:/Users/Alan/Desktop/fast/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/Alan/Desktop/fast/solution1/sim/verilog/nodf_module_monitor.svh;C:/Users/Alan/Desktop/fast/solution1/sim/verilog/upc_loop_interface.svh;C:/Users/Alan/Desktop/fast/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Alan/Desktop/fast/solution1/sim/verilog/dump_file_agent.svh,1668248009,verilog,,,,,,,,,,,,
C:/Users/Alan/Desktop/fast/solution1/sim/verilog/fast_accel.autotb.v,1668248009,systemVerilog,,,C:/Users/Alan/Desktop/fast/solution1/sim/verilog/fifo_para.vh,apatb_fast_accel_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Alan/Desktop/fast/solution1/sim/verilog/fast_accel.v,1668247808,systemVerilog,,,,fast_accel,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Alan/Desktop/fast/solution1/sim/verilog/fast_accel_fast_accel_Pipeline_Compute_Loop.v,1668247805,systemVerilog,,,,fast_accel_fast_accel_Pipeline_Compute_Loop,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Alan/Desktop/fast/solution1/sim/verilog/fast_accel_flow_control_loop_pipe_sequential_init.v,1668247809,systemVerilog,,,,fast_accel_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Alan/Desktop/fast/solution1/sim/verilog/fast_accel_mac_muladd_15s_10s_7ns_15_4_1.v,1668247809,systemVerilog,,,,fast_accel_mac_muladd_15s_10s_7ns_15_4_1;fast_accel_mac_muladd_15s_10s_7ns_15_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Alan/Desktop/fast/solution1/sim/verilog/fast_accel_mac_muladd_7ns_15s_7ns_15_4_1.v,1668247809,systemVerilog,,,,fast_accel_mac_muladd_7ns_15s_7ns_15_4_1;fast_accel_mac_muladd_7ns_15s_7ns_15_4_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Alan/Desktop/fast/solution1/sim/verilog/fifo_para.vh,1668248009,verilog,,,,,,,,,,,,
C:/Users/Alan/Desktop/fast/solution1/sim/verilog/loop_sample_agent.svh,1668248009,verilog,,,,,,,,,,,,
C:/Users/Alan/Desktop/fast/solution1/sim/verilog/nodf_module_interface.svh,1668248009,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/Alan/Desktop/fast/solution1/sim/verilog/nodf_module_monitor.svh,1668248009,verilog,,,,,,,,,,,,
C:/Users/Alan/Desktop/fast/solution1/sim/verilog/sample_agent.svh,1668248009,verilog,,,,,,,,,,,,
C:/Users/Alan/Desktop/fast/solution1/sim/verilog/sample_manager.svh,1668248009,verilog,,,,,,,,,,,,
C:/Users/Alan/Desktop/fast/solution1/sim/verilog/upc_loop_interface.svh,1668248009,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/Alan/Desktop/fast/solution1/sim/verilog/upc_loop_monitor.svh,1668248009,verilog,,,,,,,,,,,,
