Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
| Date         : Wed Apr 30 18:13:08 2014
| Host         : raghu-office running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_control_sets -verbose -file dma3_wrapper_control_sets_placed.rpt
| Design       : dma3_wrapper
| Device       : xc7z045
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   381 |
| Minimum Number of register sites lost to control set restrictions |  1063 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1203 |          479 |
| No           | No                    | Yes                    |              78 |           43 |
| No           | Yes                   | No                     |             494 |          206 |
| Yes          | No                    | No                     |            1926 |          688 |
| Yes          | No                    | Yes                    |             120 |           29 |
| Yes          | Yes                   | No                     |            2964 |          926 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                                                                                               Enable Signal                                                                                               |                                                                                                               Set/Reset Signal                                                                                                               | Slice Load Count | Bel Load Count |
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkA/bram_ctrl_in_blk/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                    | dma3_i/blkA/bram_ctrl_in_blk/n_2_GEN_WR_NO_ECC.bram_we_int[3]_i_1                                                                                                                                                                            |                1 |              1 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                       |                1 |              1 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkB/bram_ctrl_in_blk/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                    | dma3_i/blkB/bram_ctrl_in_blk/n_2_GEN_WR_NO_ECC.bram_we_int[3]_i_1                                                                                                                                                                            |                1 |              1 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkAB/bram_ctrl_outblk/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                   | dma3_i/blkAB/bram_ctrl_outblk/n_2_GEN_WR_NO_ECC.bram_we_int[3]_i_1                                                                                                                                                                           |                1 |              1 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_axi_por2rst_out                                                                                                                                                             |                1 |              1 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                    |                                                                                                                                                                                                                                              |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_ngwrdrst.grst.wr_rst_reg[1]_i_1                                                                                                                                                             |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/RST_FULL_FF                                                                                                                                                                                     |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_ngwrdrst.grst.wr_rst_reg[1]_i_1__0                                                                                                                                                          |                2 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[0]           |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_ngwrdrst.grst.wr_rst_reg[1]_i_1__1                                                                                                                                                          |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[0]   |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_ngwrdrst.grst.rd_rst_reg[2]_i_1                                                                                                                                                             |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkA/bram_ctrl_in_blk/n_2_GEN_RID_SNG.axi_rid_int[2]_i_2                                                                                                                                           | dma3_i/blkA/bram_ctrl_in_blk/n_2_GEN_RID_SNG.axi_rid_int[2]_i_1                                                                                                                                                                              |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_ngwrdrst.grst.rd_rst_reg[2]_i_1__0                                                                                                                                                        |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_ngwrdrst.grst.wr_rst_reg[1]_i_1                                                                                                                                                           |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/RST_FULL_FF                                                                                                                                                                                   |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_ngwrdrst.grst.rd_rst_reg[2]_i_1__1                                                                                                                                                          |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_gen_axi.s_axi_bid_i[2]_i_1                                                                                                                                         | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                         |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_ngwrdrst.grst.rd_rst_reg[2]_i_1__0                                                                                                                                                          |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkA/bram_ctrl_in_blk/n_2_ADDR_SNG_PORT.bram_addr_int[16]_i_2                                                                                                                                      | dma3_i/blkA/bram_ctrl_in_blk/n_2_ADDR_SNG_PORT.bram_addr_int[16]_i_1                                                                                                                                                                         |                2 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                          | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                         |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push                                                                                     |                                                                                                                                                                                                                                              |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_m_payload_i[4]_i_1                                                                                                                                                 |                                                                                                                                                                                                                                              |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                    |                                                                                                                                                                                                                                              |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_wr_fifo                                                           |                                                                                                                                                                                                                                              |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out   |                                                                                                                                                                                                                                              |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                    |                                                                                                                                                                                                                                              |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                            |                                                                                                                                                                                                                                              |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out |                                                                                                                                                                                                                                              |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkAB/bram_ctrl_outblk/n_2_GEN_RID_SNG.axi_rid_int[2]_i_2                                                                                                                                          | dma3_i/blkAB/bram_ctrl_outblk/n_2_GEN_RID_SNG.axi_rid_int[2]_i_1                                                                                                                                                                             |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkB/bram_ctrl_in_blk/n_2_ADDR_SNG_PORT.bram_addr_int[16]_i_2                                                                                                                                      | dma3_i/blkB/bram_ctrl_in_blk/n_2_ADDR_SNG_PORT.bram_addr_int[16]_i_1                                                                                                                                                                         |                2 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkB/bram_ctrl_in_blk/n_2_GEN_RID_SNG.axi_rid_int[2]_i_2                                                                                                                                           | dma3_i/blkB/bram_ctrl_in_blk/n_2_GEN_RID_SNG.axi_rid_int[2]_i_1                                                                                                                                                                              |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_wr_fifo                                      |                                                                                                                                                                                                                                              |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                    |                                                                                                                                                                                                                                              |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_ngwrdrst.grst.rd_rst_reg[2]_i_1__1                                                                                                                                                        |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkAB/bram_ctrl_outblk/n_2_ADDR_SNG_PORT.bram_addr_int[16]_i_2                                                                                                                                     | dma3_i/blkAB/bram_ctrl_outblk/n_2_ADDR_SNG_PORT.bram_addr_int[16]_i_1                                                                                                                                                                        |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_ngwrdrst.grst.rd_rst_reg[2]_i_1                                                                                                                                                           |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[0] |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_ngwrdrst.grst.wr_rst_reg[1]_i_1__0                                                                                                                                                        |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[0]         |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_ngwrdrst.grst.wr_rst_reg[1]_i_1__1                                                                                                                                                        |                1 |              2 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                     |                                                                                                                                                                                                                                              |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                        |                                                                                                                                                                                                                                              |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                     |                                                                                                                                                                                                                                              |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkB/bram_ctrl_in_blk/n_2_Addr_Counters[0].MUXCY_L_I_i_2                                                                                                                                           |                                                                                                                                                                                                                                              |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_m_payload_i[5]_i_1__1                                                                                                                                              |                                                                                                                                                                                                                                              |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkB/bram_ctrl_in_blk/n_2_bvalid_cnt[2]_i_1                                                                                                                                                        | dma3_i/blkB/bram_ctrl_in_blk/bram_rst_a                                                                                                                                                                                                      |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkB/bram_ctrl_in_blk/n_2_axi_bid_int[2]_i_1                                                                                                                                                       | dma3_i/blkB/bram_ctrl_in_blk/bram_rst_a                                                                                                                                                                                                      |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_ld_dm_status_reg                                                                                                                           | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_dm_status_reg1                                                                                                                                                                |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_sig_addr_posted_cntr[2]_i_1__1                                                                                                                                                   | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                 |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/s_axi_rvalid                                                                                                                                                 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg1                                                                                        |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_m_payload_i[5]_i_1__0                                                                                                                                              |                                                                                                                                                                                                                                              |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_sig_addr_posted_cntr[2]_i_1__0                                                                                                                                                   | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                 |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                       | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                            |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/p_1_in                                                                                                 |                                                                                                                                                                                                                                              |                3 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/xbar/n_2_gen_no_arbiter.m_target_hot_i[2]_i_1__0                                                                                                                                |                                                                                                                                                                                                                                              |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/xbar/n_2_gen_no_arbiter.m_target_hot_i[2]_i_1                                                                                                                                   |                                                                                                                                                                                                                                              |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_m_payload_i[5]_i_1                                                                                                                                                 |                                                                                                                                                                                                                                              |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_sig_wdc_statcnt[2]_i_1                                                                                                                                                           | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                            |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkAB/bram_ctrl_outblk/n_2_bvalid_cnt[2]_i_1                                                                                                                                                       | dma3_i/blkAB/bram_ctrl_outblk/bram_rst_a                                                                                                                                                                                                     |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkAB/bram_ctrl_outblk/n_2_axi_bid_int[2]_i_1                                                                                                                                                      | dma3_i/blkAB/bram_ctrl_outblk/bram_rst_a                                                                                                                                                                                                     |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                     |                                                                                                                                                                                                                                              |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo               |                                                                                                                                                                                                                                              |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkAB/bram_ctrl_outblk/n_2_Addr_Counters[0].MUXCY_L_I_i_2                                                                                                                                          |                                                                                                                                                                                                                                              |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                        |                                                                                                                                                                                                                                              |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                        |                                                                                                                                                                                                                                              |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                     |                                                                                                                                                                                                                                              |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_sig_addr_posted_cntr[2]_i_1                                                                                                                                                      | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                            |                2 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_sig_data2wsc_cmd_cmplt_i_2                                                                                                                                                       | dma3_i/axi_cdma_0/U0/n_2_sig_data2wsc_cmd_cmplt_i_1                                                                                                                                                                                          |                2 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                        |                                                                                                                                                                                                                                              |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkA/bram_ctrl_in_blk/n_2_Addr_Counters[0].MUXCY_L_I_i_2                                                                                                                                           |                                                                                                                                                                                                                                              |                1 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkA/bram_ctrl_in_blk/n_2_axi_bid_int[2]_i_1                                                                                                                                                       | dma3_i/blkA/bram_ctrl_in_blk/bram_rst_a                                                                                                                                                                                                      |                2 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkA/bram_ctrl_in_blk/n_2_bvalid_cnt[2]_i_1                                                                                                                                                        | dma3_i/blkA/bram_ctrl_in_blk/bram_rst_a                                                                                                                                                                                                      |                2 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/ctrl_axilite_intercon/xbar/n_2_m_ready_d[2]_i_1                                                                                                                                                                                       |                2 |              3 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/s_axi_awready[3]                                                                                                                                                       | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                         |                2 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/arvalid_re                                                                                                                 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                     |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_gen_arbiter.last_rr_hot[3]_i_1__0                                                                                                                                  | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_gen_arbiter.grant_hot[3]_i_1__0                                                                                                                                                                       |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_sig_ftch_limit_cntr[3]_i_1                                                                                                                                                       | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_sgcntlr_reset                                                                                                                                                     |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_sig_addr_posted_cntr[3]_i_1                                                                                                                                                      | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                 |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/s_axi_awready[2]                                                                                                                                                       | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                         |                2 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                       | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                            |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_sig_wdc_statcnt[3]_i_1                                                                                                                                                           | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                 |                2 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_CONTROL_if_U/aw_hs                                                                                                                                                          |                                                                                                                                                                                                                                              |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_pushed_commands[3]_i_1                                                                                                                                                                    |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/s_axi_awready[0]                                                                                                                                                       | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                         |                2 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_gen_arbiter.last_rr_hot[3]_i_1                                                                                                                                     | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_gen_arbiter.grant_hot[3]_i_1                                                                                                                                                                          |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_goreg_dm.dout_i[3]_i_1                                                                                                                                 |                                                                                                                                                                                                                                              |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                   | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_pushed_commands[3]_i_1                                                                                                                                                                      |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_goreg_dm.dout_i[3]_i_1                                                                                                                                   |                                                                                                                                                                                                                                              |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_gpr1.dout_i[3]_i_1                                                                                                                                       |                                                                                                                                                                                                                                              |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_s2mm_cmd_valid                                                                                                                             | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_sg_run_reg0                                                                                                                                                                   |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/n_2_axlen_cnt[3]_i_1__0                                                                                                                                 |                                                                                                                                                                                                                                              |                2 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/n_2_axlen_cnt[3]_i_1__0                                                                                                                                 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/n_2_axlen_cnt[7]_i_1__0                                                                                                                                                                    |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/n_2_axlen_cnt[3]_i_1__2                                                                                                                                 |                                                                                                                                                                                                                                              |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/n_2_axlen_cnt[3]_i_1__2                                                                                                                                 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/n_2_axlen_cnt[7]_i_1                                                                                                                                                                       |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/n_2_axlen_cnt[3]_i_1__1                                                                                                                                 |                                                                                                                                                                                                                                              |                2 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/n_2_axlen_cnt[3]_i_1                                                                                                                                    |                                                                                                                                                                                                                                              |                2 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkA/bram_ctrl_in_blk/n_2_rd_data_sm_cs[3]_i_1                                                                                                                                                     | dma3_i/blkA/bram_ctrl_in_blk/bram_rst_a                                                                                                                                                                                                      |                2 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkA/bram_ctrl_in_blk/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_not_empty                                                                                               | dma3_i/blkA/bram_ctrl_in_blk/bram_rst_a                                                                                                                                                                                                      |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkAB/bram_ctrl_outblk/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_not_empty                                                                                              | dma3_i/blkAB/bram_ctrl_outblk/bram_rst_a                                                                                                                                                                                                     |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_gen_arbiter.s_ready_i[3]_i_1                                                                                                                                                                          |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_gen_arbiter.s_ready_i[3]_i_1__0                                                                                                                                                                       |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkAB/bram_ctrl_outblk/n_2_rd_data_sm_cs[3]_i_1                                                                                                                                                    | dma3_i/blkAB/bram_ctrl_outblk/bram_rst_a                                                                                                                                                                                                     |                3 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkB/bram_ctrl_in_blk/n_2_rd_data_sm_cs[3]_i_1                                                                                                                                                     | dma3_i/blkB/bram_ctrl_in_blk/bram_rst_a                                                                                                                                                                                                      |                2 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkB/bram_ctrl_in_blk/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_not_empty                                                                                               | dma3_i/blkB/bram_ctrl_in_blk/bram_rst_a                                                                                                                                                                                                      |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                       | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_pushed_commands[3]_i_1__0                                                                                                                                                                 |                2 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_gpr1.dout_i[3]_i_1                                                                                                                                     |                                                                                                                                                                                                                                              |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                         | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_pushed_commands[3]_i_1__0                                                                                                                                                                   |                1 |              4 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_FSM_onehot_state[4]_i_1__1                                                                                                                                         | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                      |                3 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/RD_RST                                                                                                                                                                                          |                2 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]           |                3 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]   |                2 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_FSM_onehot_state[4]_i_1__4                                                                                                                                         | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                  |                2 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                  | dma3_i/axi_cdma_0/U0/n_2_sig_rd_sts_decerr_reg_i_1__0                                                                                                                                                                                        |                1 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_CONTROL_if_U/ar_hs                                                                                                                                                          |                                                                                                                                                                                                                                              |                2 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]         |                1 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/RD_RST                                                                                                                                                                                        |                3 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_FSM_onehot_state[4]_i_1__3                                                                                                                                         | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                  |                2 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2] |                1 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/xbar/n_2_FSM_onehot_state[4]_i_1                                                                                                                                                | dma3_i/cdma_bram_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                          |                2 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                    | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                 |                2 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_goreg_dm.dout_i[4]_i_1                                                                                                                                 |                                                                                                                                                                                                                                              |                1 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_FSM_onehot_state[4]_i_1__2                                                                                                                                         | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                      |                2 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkAB/bram_ctrl_outblk/n_2_FSM_onehot_rlast_sm_cs[4]_i_1                                                                                                                                           | dma3_i/blkAB/bram_ctrl_outblk/bram_rst_a                                                                                                                                                                                                     |                2 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkB/bram_ctrl_in_blk/n_2_FSM_onehot_rlast_sm_cs[4]_i_1                                                                                                                                            | dma3_i/blkB/bram_ctrl_in_blk/bram_rst_a                                                                                                                                                                                                      |                2 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_gpr1.dout_i[4]_i_1                                                                                                                                     |                                                                                                                                                                                                                                              |                1 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_pout[4]_i_1__0                                                                                                                                                                       | dma3_i/bmm_top_0/inst/sig_bmm_top_ap_rst                                                                                                                                                                                                     |                2 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_pout[4]_i_1                                                                                                                                                                          | dma3_i/bmm_top_0/inst/sig_bmm_top_ap_rst                                                                                                                                                                                                     |                2 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_FSM_onehot_state[4]_i_1__5                                                                                                                                         | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                  |                3 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_gpr1.dout_i[4]_i_1                                                                                                                                       |                                                                                                                                                                                                                                              |                1 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_FSM_onehot_state[4]_i_1__6                                                                                                                                         | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                  |                2 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_sig_ftch_updt_cntr[4]_i_1                                                                                                                                                        | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_sgcntlr_reset                                                                                                                                                     |                1 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_pout[4]_i_1__2                                                                                                                                                                       | dma3_i/bmm_top_0/inst/sig_bmm_top_ap_rst                                                                                                                                                                                                     |                2 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_pout[4]_i_1__1                                                                                                                                                                       | dma3_i/bmm_top_0/inst/sig_bmm_top_ap_rst                                                                                                                                                                                                     |                2 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_FSM_onehot_state[4]_i_1                                                                                                                                            | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                      |                2 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_pout[4]_i_1__3                                                                                                                                                                       | dma3_i/bmm_top_0/inst/sig_bmm_top_ap_rst                                                                                                                                                                                                     |                2 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_goreg_dm.dout_i[4]_i_1                                                                                                                                   |                                                                                                                                                                                                                                              |                1 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_pout[4]_i_1__4                                                                                                                                                                       | dma3_i/bmm_top_0/inst/sig_bmm_top_ap_rst                                                                                                                                                                                                     |                2 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_FSM_onehot_state[4]_i_1__0                                                                                                                                         | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                      |                3 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkA/bram_ctrl_in_blk/n_2_FSM_onehot_rlast_sm_cs[4]_i_1                                                                                                                                            | dma3_i/blkA/bram_ctrl_in_blk/bram_rst_a                                                                                                                                                                                                      |                3 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                        | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                 |                3 |              5 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                   | dma3_i/proc_sys_reset/U0/clear                                                                                                                                                                                                               |                1 |              6 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_j_reg_101[6]_i_1                                                                                                                                                                     |                                                                                                                                                                                                                                              |                2 |              6 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/s_axi_arready[0]                                                                                                                                                       | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                         |                2 |              6 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_m_payload_i[37]_i_1                                                                                                                                                |                                                                                                                                                                                                                                              |                1 |              6 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/s_axi_arready[1]                                                                                                                                                       | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                         |                4 |              6 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/s_axi_arready[2]                                                                                                                                                       | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                         |                5 |              6 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/s_axi_arready[3]                                                                                                                                                       | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                         |                4 |              6 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/s_axi_awready[1]                                                                                                                                                       | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                         |                4 |              6 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_mm2s_status_reg0                                                                                                                                                      |                2 |              6 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                                      |                6 |              6 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                                        |                6 |              6 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/ctrl_axilite_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                        |                3 |              6 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                  | dma3_i/axi_cdma_0/U0/n_2_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1                                                                                                                                                                        |                1 |              6 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_data2mstr_cmd_ready                                                                | dma3_i/axi_cdma_0/U0/n_2_sig_next_calc_error_reg_i_1                                                                                                                                                                                         |                3 |              6 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                         | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                           |                3 |              6 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg12_out                                                         | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg0                                                                                           |                4 |              6 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_wren                                                                  | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                              |                3 |              6 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/s_axi_rvalid                                                                                                                                                 | dma3_i/axi_cdma_0/U0/n_2_counter[7]_i_1                                                                                                                                                                                                      |                2 |              7 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                            | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                 |                1 |              7 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                               | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                                        |                3 |              7 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/xbar/s_axi_arready[0]                                                                                                                                                           | dma3_i/cdma_bram_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |                3 |              7 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                            | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                 |                2 |              7 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/xbar/s_axi_awready[0]                                                                                                                                                           | dma3_i/cdma_bram_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |                3 |              7 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_sig_data2wsc_cmd_cmplt_i_2__0                                                                                                                                                    | dma3_i/axi_cdma_0/U0/n_2_sig_data2wsc_cmd_cmplt_i_1__0                                                                                                                                                                                       |                1 |              7 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                             | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                                      |                3 |              7 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_b3_if_U/request_preprocessor/req_data[96]                                                                                                                                   | dma3_i/bmm_top_0/n_2_j_reg_101[6]_i_1                                                                                                                                                                                                        |                1 |              7 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_k_reg_112[6]_i_1                                                                                                                                                                     |                                                                                                                                                                                                                                              |                1 |              7 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_U/i_reg_900                                                                                                                                                                 | dma3_i/bmm_top_0/inst/bmm_top_U/i_reg_90                                                                                                                                                                                                     |                1 |              7 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_j_1_reg_280[6]_i_1                                                                                                                                                                   |                                                                                                                                                                                                                                              |                2 |              7 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_k_1_reg_294[6]_i_1                                                                                                                                                                   |                                                                                                                                                                                                                                              |                2 |              7 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_i_1_reg_266[6]_i_1                                                                                                                                                                   |                                                                                                                                                                                                                                              |                2 |              7 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_sts_sm_pop_mm2s_sts                                                                                                                        | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_mm2s_status_reg0                                                                                                                                                              |                1 |              7 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_sts_sm_pop_s2mm_sts                                                                                                                        | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_mm2s_status_reg0                                                                                                                                                              |                1 |              7 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                                    |                                                                                                                                                                                                                                              |                1 |              7 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out                                                                                                                                      |                2 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_bram_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |                3 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/n_2_areset_d1_i_1                                                                                                                                                                          |                3 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/n_2_axaddr_incr[0]_i_1                                                                                                                                  |                                                                                                                                                                                                                                              |                2 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/n_2_axaddr_incr[0]_i_1__0                                                                                                                               |                                                                                                                                                                                                                                              |                2 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_sig_dbeat_cntr[7]_i_1                                                                                                                                                            | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                            |                2 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg                   | dma3_i/axi_cdma_0/U0/n_2_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1                                                                                                                                                     |                2 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_sig_dbeat_cntr[7]_i_1__0                                                                                                                                                         | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                 |                3 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_sig_dbeat_cntr[7]_i_1__1                                                                                                                                                         | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                 |                4 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/n_2_axaddr_wrap[11]_i_1                                                                                                                                 |                                                                                                                                                                                                                                              |                2 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                   | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                                                                                                      |                2 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/n_2_axaddr_wrap[11]_i_1__0                                                                                                                              |                                                                                                                                                                                                                                              |                2 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out              |                                                                                                                                                                                                                                              |                1 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out         |                                                                                                                                                                                                                                              |                1 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/p_3_in                                                                                         | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                                      |                4 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/n_2_wrap_boundary_axaddr_r[11]_i_1__0                                                                                                                   |                                                                                                                                                                                                                                              |                4 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/xbar/n_2_gen_axi.read_cnt[7]_i_1                                                                                                                                                | dma3_i/cdma_bram_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |                2 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/n_2_wrap_boundary_axaddr_r[11]_i_1                                                                                                                      |                                                                                                                                                                                                                                              |                6 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out           |                                                                                                                                                                                                                                              |                1 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/p_3_in                                                                                           | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                                        |                3 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                          | dma3_i/axi_cdma_0/U0/n_2_sig_coelsc_reg_full_i_1                                                                                                                                                                                             |                2 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                |                                                                                                                                                                                                                                              |                1 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1                                                                                                                                         | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                              |                3 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_gen_axi.read_cnt[7]_i_1                                                                                                                                            | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                         |                4 |              8 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                     |                5 |              9 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                       | dma3_i/axi_cdma_0/U0/n_2_sig_rd_sts_interr_reg_i_1                                                                                                                                                                                           |                2 |              9 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_loop_beats[8]_i_1__2                                                                                                                                                                 |                                                                                                                                                                                                                                              |                4 |              9 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_loop_beats[8]_i_1__1                                                                                                                                                                 |                                                                                                                                                                                                                                              |                7 |              9 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                       | dma3_i/axi_cdma_0/U0/n_2_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0                                                                                                                                                                     |                1 |              9 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_loop_beats[8]_i_1__0                                                                                                                                                                 |                                                                                                                                                                                                                                              |                4 |              9 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_loop_beats[8]_i_1__4                                                                                                                                                                 |                                                                                                                                                                                                                                              |                4 |              9 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_loop_beats[8]_i_1__3                                                                                                                                                                 |                                                                                                                                                                                                                                              |                5 |              9 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_loop_beats[8]_i_1                                                                                                                                                                    |                                                                                                                                                                                                                                              |                6 |              9 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                              | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                  |                3 |             10 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_gc0.count_d1[4]_i_1__1                                                                                                                                   | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]   |                2 |             10 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_gc0.count_d1[4]_i_1__0                                                                                                                                 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]         |                2 |             10 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_gc0.count_d1[4]_i_1                                                                                                                                    | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/RD_RST                                                                                                                                                                                        |                2 |             10 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out         | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]         |                2 |             10 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_gen_arbiter.last_rr_hot[3]_i_1__0                                                                                                                                  | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                         |                4 |             10 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_gc0.count_d1[4]_i_1                                                                                                                                      | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/RD_RST                                                                                                                                                                                          |                2 |             10 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_gc0.count_d1[4]_i_1__0                                                                                                                                   | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]           |                3 |             10 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out              | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/RST                                                                                                                                                                                           |                3 |             10 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_gc0.count_d1[4]_i_1__1                                                                                                                                 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2] |                3 |             10 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_gen_arbiter.last_rr_hot[3]_i_1                                                                                                                                     | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                         |                4 |             10 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1] |                2 |             10 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out   | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]   |                2 |             10 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                              | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                                                |                6 |             10 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/RST                                                                                                                                                                                             |                4 |             10 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out           | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]           |                2 |             10 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                 |                5 |             11 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_U/tmp_4_reg_3090                                                                                                                                                            |                                                                                                                                                                                                                                              |                3 |             12 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_b3_addr_reg_341[11]_i_1                                                                                                                                                              |                                                                                                                                                                                                                                              |                3 |             12 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                            |                7 |             12 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/cdma_bram_intercon/xbar/reset                                                                                                                                                                                                         |                4 |             12 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                  |                5 |             13 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                                                |                4 |             13 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                       |                                                                                                                                                                                                                                              |                4 |             13 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkAB/bram_ctrl_outblk/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_re                                                                                                    | dma3_i/blkAB/bram_ctrl_outblk/bram_rst_a                                                                                                                                                                                                     |                6 |             14 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkB/bram_ctrl_in_blk/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_re                                                                                                     | dma3_i/blkB/bram_ctrl_in_blk/bram_rst_a                                                                                                                                                                                                      |                7 |             14 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                          |                                                                                                                                                                                                                                              |                3 |             14 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_bready                                                                                                  |                                                                                                                                                                                                                                              |                4 |             14 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkA/bram_ctrl_in_blk/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_re                                                                                                     | dma3_i/blkA/bram_ctrl_in_blk/bram_rst_a                                                                                                                                                                                                      |                6 |             14 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_local_hw_reset_reg                                                                                                                                                          |                3 |             14 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/sig_axi2ip_wrce[0]                                                                                                                    | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_reg_reset                                                                                                                                                         |                5 |             15 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_sm_state0                                                                                                                                                             |                3 |             15 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_reg_reset                                                                                                                                                         |                7 |             15 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkB/bram_ctrl_in_blk/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_re                                                                                                     | dma3_i/blkB/bram_ctrl_in_blk/bram_rst_a                                                                                                                                                                                                      |                8 |             16 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_sig_addr_cntr_lsh_im0[15]_i_1__0                                                                                                                                                 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                  |                6 |             16 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_dqual_reg                                                                           | dma3_i/axi_cdma_0/U0/n_2_sig_next_calc_error_reg_i_1__0                                                                                                                                                                                      |                1 |             16 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_sig_addr_cntr_im0_msh[0]_i_1                                                                                                                                                     | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                                                |                4 |             16 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_sig_addr_cntr_lsh_im0[15]_i_1                                                                                                                                                    | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                                                |                4 |             16 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg                                                                           | dma3_i/axi_cdma_0/U0/n_2_sig_next_cmd_cmplt_reg_i_1                                                                                                                                                                                          |                1 |             16 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkA/bram_ctrl_in_blk/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_re                                                                                                     | dma3_i/blkA/bram_ctrl_in_blk/bram_rst_a                                                                                                                                                                                                      |                8 |             16 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/reset                                                                                                                                        |                8 |             16 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_sig_addr_cntr_im0_msh[0]_i_1__0                                                                                                                                                  | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                  |                4 |             16 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkAB/bram_ctrl_outblk/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_re                                                                                                    | dma3_i/blkAB/bram_ctrl_outblk/bram_rst_a                                                                                                                                                                                                     |                8 |             16 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                              | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                                                |                7 |             17 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/blkB/bram_ctrl_in_blk/bram_rst_a                                                                                                                                                                                                      |               11 |             17 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/blkAB/bram_ctrl_outblk/bram_rst_a                                                                                                                                                                                                     |                9 |             17 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/blkA/bram_ctrl_in_blk/bram_rst_a                                                                                                                                                                                                      |                9 |             17 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                              | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                  |                5 |             17 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                                                                                                        |                                                                                                                                                                                                                                              |                3 |             20 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_0_in                                                                                                                     | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                         |               11 |             20 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                 |                7 |             20 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                              | dma3_i/ctrl_axilite_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                        |                7 |             22 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_sig_btt_cntr_im0[22]_i_1__0                                                                                                                                                      | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                  |                7 |             23 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_sgcntlr_reset                                                                                                                                                     |                8 |             23 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/sig_axi2ip_wrce[10]                                                                                                                   | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_reg_reset                                                                                                                                                         |                7 |             23 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_sig_btt_cntr_im0[22]_i_1                                                                                                                                                         | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                                                |                6 |             23 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                              |                                                                                                                                                                                                                                              |                3 |             24 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                              |                                                                                                                                                                                                                                              |                7 |             24 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                              | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                                                |                7 |             24 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_0_in                                                                                                                     | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                         |                9 |             24 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg                                                              | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                  |                6 |             24 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_tmp_8_reg_299[11]_i_1                                                                                                                                                                |                                                                                                                                                                                                                                              |                5 |             24 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_nxtdesc_int[31]_i_1                                                                                                                                                              | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                              |                5 |             26 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_curdesc_lsb_i[31]_i_2                                                                                                                                                            | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/dly_irq0                                                                                                                                                |               10 |             26 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/current_bd0                                                                                           | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                              |                4 |             26 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_ld_fetch_update_reg                                                                                                                        | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/p_0_in1_in                                                                                                                                                                        |                6 |             26 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_wren                                                                  | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                              |                4 |             26 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/p_0_in1_in                                                                                                                            | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/dly_irq0                                                                                                                                                |                7 |             26 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/updt_cmnd_wr                                                                                                 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                              |                6 |             26 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/ftch_cmnd_wr                                                                                                                                  | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                              |                5 |             26 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/p_14_out                                                                                                                                      | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                              |                7 |             27 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                          | dma3_i/axi_cdma_0/U0/n_2_sig_cmd_addr_reg[31]_i_1                                                                                                                                                                                            |                5 |             27 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                               | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                            |                7 |             29 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/bmm_bram_cdma_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                         |               19 |             30 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                          | dma3_i/axi_cdma_0/U0/n_2_sig_cmd_addr_reg[31]_i_1__0                                                                                                                                                                                         |                7 |             30 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                               | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                            |                9 |             31 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/sig_bmm_top_b3_rsp_read                                                                                                                                                             |                                                                                                                                                                                                                                              |                7 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkA/bram_ctrl_in_blk/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                   | dma3_i/blkA/bram_ctrl_in_blk/bram_rst_a                                                                                                                                                                                                      |               16 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkA/bram_ctrl_in_blk/n_2_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_2                                                                                                                     | dma3_i/blkA/bram_ctrl_in_blk/n_2_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1                                                                                                                                                        |                8 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_total_beats[31]_i_1                                                                                                                                                                  |                                                                                                                                                                                                                                              |                6 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_narrow_to_wide.data_buf[31]_i_1                                                                                                                                                      |                                                                                                                                                                                                                                              |               10 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_b1_if_U/bus_read/data_align/rs1/load_p2                                                                                                                                     |                                                                                                                                                                                                                                              |                9 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_narrow_to_wide.total_beats[0]_i_1                                                                                                                                                    | dma3_i/bmm_top_0/inst/sig_bmm_top_ap_rst                                                                                                                                                                                                     |                8 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_b1_if_U/bus_read/data_align/rs0/load_p1                                                                                                                                     |                                                                                                                                                                                                                                              |                8 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkA/bram_ctrl_in_blk/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                    |                                                                                                                                                                                                                                              |               16 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_len_buf[0]_i_1__0                                                                                                                                                                    |                                                                                                                                                                                                                                              |                8 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_b1_if_U/bus_read/data_align/rs0/load_p2                                                                                                                                     |                                                                                                                                                                                                                                              |                9 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                         | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                                                |                7 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_b1_if_U/bus_read/data_align/data_fifo/push                                                                                                                                  |                                                                                                                                                                                                                                              |                8 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_wide_to_narrow.data_buf[31]_i_2                                                                                                                                                      | dma3_i/bmm_top_0/n_2_wide_to_narrow.data_buf[31]_i_1                                                                                                                                                                                         |                9 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkAB/bram_ctrl_outblk/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                  | dma3_i/blkAB/bram_ctrl_outblk/bram_rst_a                                                                                                                                                                                                     |               18 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkAB/bram_ctrl_outblk/n_2_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_2                                                                                                                    | dma3_i/blkAB/bram_ctrl_outblk/n_2_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1                                                                                                                                                       |               12 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[8]                                                                                      | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_reg_reset                                                                                                                                                         |                8 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_b2_if_U/bus_read/data_align/data_fifo/push                                                                                                                                  |                                                                                                                                                                                                                                              |                9 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[2]                                                                                                                   | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                              |               12 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_b2_if_U/bus_read/data_align/rs0/load_p2                                                                                                                                     |                                                                                                                                                                                                                                              |               10 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_total_beats[31]_i_1__0                                                                                                                                                               |                                                                                                                                                                                                                                              |                7 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/rvalid                                                                                                                                | dma3_i/axi_cdma_0/U0/n_2_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1                                                                                                                                                                              |               12 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_b2_if_U/bus_read/data_align/rs0/load_p1                                                                                                                                     |                                                                                                                                                                                                                                              |               10 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_narrow_to_wide.total_beats[0]_i_1__0                                                                                                                                                 | dma3_i/bmm_top_0/inst/sig_bmm_top_ap_rst                                                                                                                                                                                                     |                8 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_wide_to_narrow.data_buf[31]_i_2__1                                                                                                                                                   | dma3_i/bmm_top_0/n_2_wide_to_narrow.data_buf[31]_i_1__1                                                                                                                                                                                      |               14 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_narrow_to_wide.total_beats[0]_i_1__1                                                                                                                                                 | dma3_i/bmm_top_0/inst/sig_bmm_top_ap_rst                                                                                                                                                                                                     |                8 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_b3_if_U/bus_read/data_align/rs1/load_p1                                                                                                                                     |                                                                                                                                                                                                                                              |               11 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkB/bram_ctrl_in_blk/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                    |                                                                                                                                                                                                                                              |               14 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_narrow_to_wide.data_buf[31]_i_1__1                                                                                                                                                   |                                                                                                                                                                                                                                              |                8 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_len_buf[0]_i_1                                                                                                                                                                       |                                                                                                                                                                                                                                              |                8 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_b3_if_U/bus_read/data_align/rs1/load_p2                                                                                                                                     |                                                                                                                                                                                                                                              |                8 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_b3_if_U/bus_read/data_align/rs0/load_p1                                                                                                                                     |                                                                                                                                                                                                                                              |                8 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_b3_if_U/bus_read/data_align/rs0/load_p2                                                                                                                                     |                                                                                                                                                                                                                                              |                9 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_total_beats[31]_i_1__3                                                                                                                                                               |                                                                                                                                                                                                                                              |                6 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_b3_if_U/bus_read/data_align/data_fifo/push                                                                                                                                  |                                                                                                                                                                                                                                              |                9 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_total_beats[31]_i_1__4                                                                                                                                                               |                                                                                                                                                                                                                                              |                8 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_b1_if_U/bus_read/data_align/rs1/load_p1                                                                                                                                     |                                                                                                                                                                                                                                              |               10 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_tmp_3_reg_352[31]_i_1                                                                                                                                                                |                                                                                                                                                                                                                                              |                8 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_total_beats[31]_i_1__2                                                                                                                                                               |                                                                                                                                                                                                                                              |                8 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_b2_if_U/bus_read/data_align/rs1/load_p2                                                                                                                                     |                                                                                                                                                                                                                                              |                8 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_narrow_to_wide.data_buf[31]_i_1__0                                                                                                                                                   |                                                                                                                                                                                                                                              |                8 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkAB/bram_ctrl_outblk/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                   |                                                                                                                                                                                                                                              |               18 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkB/bram_ctrl_in_blk/n_2_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_2                                                                                                                     | dma3_i/blkB/bram_ctrl_in_blk/n_2_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1                                                                                                                                                        |               14 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                        |                                                                                                                                                                                                                                              |               11 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/blkB/bram_ctrl_in_blk/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                   | dma3_i/blkB/bram_ctrl_in_blk/bram_rst_a                                                                                                                                                                                                      |               18 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[4]                                                                                                                   | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                              |               10 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                    |                                                                                                                                                                                                                                              |               12 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_total_beats[31]_i_1__1                                                                                                                                                               |                                                                                                                                                                                                                                              |                8 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_b2_if_U/bus_read/data_align/rs1/load_p1                                                                                                                                     |                                                                                                                                                                                                                                              |                9 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]                                                                                      | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_reg_reset                                                                                                                                                         |                9 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_wide_to_narrow.data_buf[31]_i_2__0                                                                                                                                                   | dma3_i/bmm_top_0/n_2_wide_to_narrow.data_buf[31]_i_1__0                                                                                                                                                                                      |               10 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_len_buf[0]_i_1__1                                                                                                                                                                    |                                                                                                                                                                                                                                              |                8 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg12_out                                                         | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                  |                8 |             32 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                     | dma3_i/axi_cdma_0/U0/n_2_sig_addr_valid_reg_i_1__0                                                                                                                                                                                           |                8 |             33 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                     | dma3_i/axi_cdma_0/U0/n_2_sig_addr_valid_reg_i_1                                                                                                                                                                                              |               12 |             33 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                                      |                9 |             33 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                       | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                                      |                9 |             33 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                        | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                              |               21 |             34 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0                                                                                         |                                                                                                                                                                                                                                              |                9 |             34 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/s_axi_awready                                                                                                                                                | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                                        |                8 |             34 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/s_axi_arready                                                                                                                                                | dma3_i/cdma_sg_intercon/s00_couplers/auto_pc/n_2_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                                        |               14 |             34 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in                                                                                                 |                                                                                                                                                                                                                                              |                9 |             35 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/xbar/n_2_m_payload_i[34]_i_1                                                                                                                                                 |                                                                                                                                                                                                                                              |               12 |             35 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/p_1_in                                                                                                 |                                                                                                                                                                                                                                              |                9 |             35 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/xbar/m_axi_rready[0]                                                                                                                                                            |                                                                                                                                                                                                                                              |                9 |             35 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/xbar/m_axi_rready[1]                                                                                                                                                            |                                                                                                                                                                                                                                              |               14 |             35 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_m_payload_i[38]_i_1__0                                                                                                                                             |                                                                                                                                                                                                                                              |                7 |             38 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_m_payload_i[38]_i_1__1                                                                                                                                             |                                                                                                                                                                                                                                              |               17 |             38 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_bram_cdma_intercon/xbar/n_2_m_payload_i[38]_i_1                                                                                                                                                |                                                                                                                                                                                                                                              |               11 |             38 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/n_2_k_reg_112[6]_i_2                                                                                                                                                                     | dma3_i/bmm_top_0/n_2_k_reg_112[6]_i_1                                                                                                                                                                                                        |               10 |             39 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in                                                                                         |                                                                                                                                                                                                                                              |               10 |             44 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/s_axi_arready                                                                                                                                           |                                                                                                                                                                                                                                              |                9 |             44 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/s_axi_awready                                                                                                                                           |                                                                                                                                                                                                                                              |                7 |             44 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                                         |                                                                                                                                                                                                                                              |                7 |             44 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                                      |                                                                                                                                                                                                                                              |                6 |             46 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                                      |                                                                                                                                                                                                                                              |                6 |             46 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/n_2_sig_addr_valid_reg_i_2__2                                                                                                                                                        | dma3_i/axi_cdma_0/U0/n_2_sig_addr_valid_reg_i_1__1                                                                                                                                                                                           |                2 |             47 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                                                                                                  |                                                                                                                                                                                                                                              |                9 |             47 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                          |                                                                                                                                                                                                                                              |               10 |             47 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                     | dma3_i/cdma_bram_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |               14 |             47 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                     | dma3_i/cdma_bram_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |               11 |             47 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                          | dma3_i/axi_cdma_0/U0/n_2_sig_addr_valid_reg_i_1__2                                                                                                                                                                                           |                2 |             47 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                              |               18 |             52 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                    | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                 |               22 |             61 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                    | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                 |               21 |             61 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/sig_bmm_top_b2_rsp_read                                                                                                                                                             |                                                                                                                                                                                                                                              |               19 |             64 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/bmm_top_0/inst/sig_bmm_top_ap_rst                                                                                                                                                                                                     |               36 |             68 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | dma3_i/ctrl_axilite_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                        |               19 |             71 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_b3_if_U/request_preprocessor/req_fifo/push                                                                                                                                  |                                                                                                                                                                                                                                              |               11 |             95 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_b1_if_U/request_preprocessor/req_fifo/push                                                                                                                                  |                                                                                                                                                                                                                                              |               18 |             95 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/bmm_top_0/inst/bmm_top_b2_if_U/request_preprocessor/req_fifo/push                                                                                                                                  |                                                                                                                                                                                                                                              |               18 |             95 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/s_axi_arready                                                                                                                                              | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                                      |               34 |            100 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/s_axi_awready                                                                                                                                              | dma3_i/cdma_bram_intercon/m00_couplers/auto_pc/n_2_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                                      |               24 |            100 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new                                                                                        | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit                                                                                                                              |               28 |            122 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                        | dma3_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit                                                                                                                              |               29 |            122 |
|  dma3_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           |                                                                                                                                                                                                                                              |              479 |           1221 |
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


