# 4-bit-alu-verilog
4-bit alu design using Verilog HDL and simulated in Xilinx Vivado with waveform verification
# 4-bit ALU Verilog

This project implements a 4-bit Arithmetic Logic Unit (ALU) using Verilog HDL and simulated in Xilinx Vivado.

## Features
- 4-bit Arithmetic and Logic Operations
- Designed using Verilog HDL
- Simulated and verified in Xilinx Vivado

## Operations Supported
- Addition
- Subtraction
- AND
- OR
- XOR

## Tools Used
- Verilog HDL
- Xilinx Vivado Simulator

## RTL Design
RTL schematic generated using Vivado:
![RTL Design](rtl_design.png)

## Simulation Waveform
Functional verification waveform:
![Waveform](waveform.png)
## How to Run the Project
1. Open Xilinx Vivado
2. Create a new RTL project
3. Add alu4bit.v and tb.v files
4. Run Behavioral Simulation
5. View waveform in simulation window
