
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /home/vinayak/Desktop/CS220/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/home/vinayak/Desktop/CS220/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/vinayak/Desktop/CS220/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/vinayak/Desktop/CS220/4.3/game/pa.fromHdl.tcl
# create_project -name game -dir "/home/vinayak/Desktop/CS220/4.3/game/planAhead_run_1" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "top_module.ucf" [current_fileset -constrset]
Adding file '/home/vinayak/Desktop/CS220/4.3/game/top_module.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {full_adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {four_bit_adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {five_bit_adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {check.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {top_module.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top top_module $srcset
# add_files [list {top_module.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "/home/vinayak/Desktop/CS220/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/vinayak/Desktop/CS220/4.3/game/full_adder.v" into library work
Analyzing Verilog file "/home/vinayak/Desktop/CS220/4.3/game/four_bit_adder.v" into library work
Analyzing Verilog file "/home/vinayak/Desktop/CS220/4.3/game/five_bit_adder.v" into library work
Analyzing Verilog file "/home/vinayak/Desktop/CS220/4.3/game/check.v" into library work
Analyzing Verilog file "/home/vinayak/Desktop/CS220/4.3/game/top_module.v" into library work
INFO: [Designutils 20-910] Reading macro library /home/vinayak/Desktop/CS220/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/home/vinayak/Desktop/CS220/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/home/vinayak/Desktop/CS220/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /home/vinayak/Desktop/CS220/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from /home/vinayak/Desktop/CS220/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from /home/vinayak/Desktop/CS220/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from /home/vinayak/Desktop/CS220/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /home/vinayak/Desktop/CS220/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : /home/vinayak/Desktop/CS220/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /home/vinayak/Desktop/CS220/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /home/vinayak/Desktop/CS220/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/home/vinayak/Desktop/CS220/4.3/game/top_module.ucf]
Finished Parsing UCF File [/home/vinayak/Desktop/CS220/4.3/game/top_module.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: e92c68fb
open_rtl_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2873.008 ; gain = 134.625
update_compile_order -fileset sim_1
startgroup
set_property package_pin C9 [get_ports rot_a]
endgroup
set_property iostandard LVCMOS33 [get_ports [list rot_a]]
set_property package_pin "" [get_ports [list  rot_a]]
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk]]
set_property package_pin "" [get_ports [list  rot_a]]
startgroup
set_property package_pin H18 [get_ports {direction[0]}]
endgroup
startgroup
set_property package_pin N17 [get_ports {direction[1]}]
endgroup
set_property iostandard LVTTL [get_ports [list {direction[1]} {direction[0]}]]
set_property pulltype PULLUP [get_ports [list {direction[1]} {direction[0]}]]
startgroup
set_property package_pin L14 [get_ports {steps[1]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {steps[0]}]
endgroup
set_property iostandard LVTTL [get_ports [list {steps[1]} {steps[0]}]]
set_property pulltype PULLUP [get_ports [list {steps[1]} {steps[0]}]]
MEvent. CASE!
MEvent. CASE!
startgroup
set_property package_pin F12 [get_ports {X[0]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {X[1]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {X[2]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {X[3]}]
endgroup
set_property iostandard LVTTL [get_ports [list {X[3]} {X[2]} {X[1]} {X[0]}]]
set_property drive 8 [get_ports [list {X[3]} {X[2]} {X[1]} {X[0]}]]
startgroup
set_property package_pin C11 [get_ports {Y[0]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {Y[1]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {Y[2]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {Y[3]}]
endgroup
set_property iostandard LVTTL [get_ports [list {Y[3]} {Y[2]} {Y[1]} {Y[0]}]]
set_property drive 8 [get_ports [list {Y[3]} {Y[2]} {Y[1]} {Y[0]}]]
startgroup
set_property package_pin K18 [get_ports rot_a]
endgroup
startgroup
set_property package_pin G18 [get_ports rot_b]
endgroup
set_property iostandard LVTTL [get_ports [list rot_a]]
set_property iostandard LVTTL [get_ports [list rot_b]]
set_property pulltype PULLDOWN [get_ports [list rot_a]]
set_property pulltype PULLUP [get_ports [list rot_b]]
set_property pulltype PULLUP [get_ports [list rot_a]]
save_constraints
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Feb 13 18:34:32 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
