

================================================================
== Vitis HLS Report for 'rtl_kernel_wizard_0_Pipeline_3'
================================================================
* Date:           Wed Mar 22 20:08:37 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      455|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       54|     -|
|Register             |        -|      -|      533|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      533|      509|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |empty_22_fu_122_p2         |         +|   0|  0|   20|          13|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|    2|           1|           1|
    |empty_25_fu_137_p2         |      icmp|   0|  0|    9|           4|           2|
    |exitcond3_fu_116_p2        |      icmp|   0|  0|   12|          13|          14|
    |empty_23_fu_184_p3         |    select|   0|  0|  408|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  455|          34|          22|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_load  |   9|          2|   13|         26|
    |loop_index_fu_68                  |   9|          2|   13|         26|
    |m00_axi_blk_n_W                   |   9|          2|    1|          2|
    |shiftreg_fu_64                    |   9|          2|  480|        960|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  54|         12|  509|       1018|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |    1|   0|    1|          0|
    |empty_25_reg_225                    |    1|   0|    1|          0|
    |empty_25_reg_225_pp0_iter1_reg      |    1|   0|    1|          0|
    |exitcond3_reg_216                   |    1|   0|    1|          0|
    |loop_index_fu_68                    |   13|   0|   13|          0|
    |m00_axi_output_buffer_load_reg_235  |   32|   0|   32|          0|
    |shiftreg_fu_64                      |  480|   0|  480|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               |  533|   0|  533|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+--------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+--------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  rtl_kernel_wizard_0_Pipeline_3|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  rtl_kernel_wizard_0_Pipeline_3|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  rtl_kernel_wizard_0_Pipeline_3|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  rtl_kernel_wizard_0_Pipeline_3|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  rtl_kernel_wizard_0_Pipeline_3|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  rtl_kernel_wizard_0_Pipeline_3|  return value|
|m_axi_m00_axi_AWVALID           |  out|    1|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_AWREADY           |   in|    1|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_AWADDR            |  out|   64|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_AWID              |  out|    1|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_AWLEN             |  out|   32|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_AWSIZE            |  out|    3|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_AWBURST           |  out|    2|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_AWLOCK            |  out|    2|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_AWCACHE           |  out|    4|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_AWPROT            |  out|    3|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_AWQOS             |  out|    4|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_AWREGION          |  out|    4|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_AWUSER            |  out|    1|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_WVALID            |  out|    1|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_WREADY            |   in|    1|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_WDATA             |  out|  512|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_WSTRB             |  out|   64|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_WLAST             |  out|    1|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_WID               |  out|    1|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_WUSER             |  out|    1|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_ARVALID           |  out|    1|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_ARREADY           |   in|    1|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_ARADDR            |  out|   64|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_ARID              |  out|    1|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_ARLEN             |  out|   32|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_ARSIZE            |  out|    3|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_ARBURST           |  out|    2|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_ARLOCK            |  out|    2|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_ARCACHE           |  out|    4|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_ARPROT            |  out|    3|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_ARQOS             |  out|    4|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_ARREGION          |  out|    4|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_ARUSER            |  out|    1|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_RVALID            |   in|    1|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_RREADY            |  out|    1|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_RDATA             |   in|  512|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_RLAST             |   in|    1|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_RID               |   in|    1|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_RFIFONUM          |   in|    9|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_RUSER             |   in|    1|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_RRESP             |   in|    2|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_BVALID            |   in|    1|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_BREADY            |  out|    1|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_BRESP             |   in|    2|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_BID               |   in|    1|       m_axi|                         m00_axi|       pointer|
|m_axi_m00_axi_BUSER             |   in|    1|       m_axi|                         m00_axi|       pointer|
|sext_ln49                       |   in|   58|     ap_none|                       sext_ln49|        scalar|
|m00_axi_output_buffer_address0  |  out|   13|   ap_memory|           m00_axi_output_buffer|         array|
|m00_axi_output_buffer_ce0       |  out|    1|   ap_memory|           m00_axi_output_buffer|         array|
|m00_axi_output_buffer_q0        |   in|   32|   ap_memory|           m00_axi_output_buffer|         array|
+--------------------------------+-----+-----+------------+--------------------------------+--------------+

