Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ency_tb_behav xil_defaultlib.ency_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.DNA_PORT(SIM_DNA_VALUE=57'b10010...
Compiling module xil_defaultlib.DNA_capture
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_rcon
Compiling module xil_defaultlib.aes_key_expand_128
Compiling module xil_defaultlib.aes_cipher_top
Compiling module xil_defaultlib.iic_control
Compiling module xil_defaultlib.iic
Compiling module xil_defaultlib.eeprom
Compiling module xil_defaultlib.encpy
Compiling module xil_defaultlib.M24FC04
Compiling module xil_defaultlib.ency_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ency_tb_behav
