{"vcs1":{"timestamp_begin":1731406013.042006829, "rt":1.70, "ut":0.84, "st":0.26}}
{"vcselab":{"timestamp_begin":1731406014.822487198, "rt":1.03, "ut":0.30, "st":0.15}}
{"link":{"timestamp_begin":1731406015.923001041, "rt":0.44, "ut":0.15, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731406012.436962356}
{"VCS_COMP_START_TIME": 1731406012.436962356}
{"VCS_COMP_END_TIME": 1731406018.248902861}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334528}}
{"stitch_vcselab": {"peak_mem": 231596}}
