{
  "module_name": "memory.json",
  "hash_id": "202cdfb45428fec6fe41747feb9c5748401b435d437b8ae5eed8a46f23c542b1",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/broadwellde/memory.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Number of times HLE abort was triggered\",\n        \"EventCode\": \"0xc8\",\n        \"EventName\": \"HLE_RETIRED.ABORTED\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Number of times HLE abort was triggered.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).\",\n        \"EventCode\": \"0xc8\",\n        \"EventName\": \"HLE_RETIRED.ABORTED_MISC1\",\n        \"PublicDescription\": \"Number of times an HLE abort was attributed to a Memory condition (See TSX_Memory event for additional details).\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE execution aborted due to uncommon conditions\",\n        \"EventCode\": \"0xc8\",\n        \"EventName\": \"HLE_RETIRED.ABORTED_MISC2\",\n        \"PublicDescription\": \"Number of times the TSX watchdog signaled an HLE abort.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE execution aborted due to HLE-unfriendly instructions\",\n        \"EventCode\": \"0xc8\",\n        \"EventName\": \"HLE_RETIRED.ABORTED_MISC3\",\n        \"PublicDescription\": \"Number of times a disallowed operation caused an HLE abort.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE execution aborted due to incompatible memory type\",\n        \"EventCode\": \"0xc8\",\n        \"EventName\": \"HLE_RETIRED.ABORTED_MISC4\",\n        \"PublicDescription\": \"Number of times HLE caused a fault.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an HLE execution aborted due to none of the previous 4 categories (e.g. interrupts)\",\n        \"EventCode\": \"0xc8\",\n        \"EventName\": \"HLE_RETIRED.ABORTED_MISC5\",\n        \"PublicDescription\": \"Number of times HLE aborted and was not due to the abort conditions in subevents 3-6.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"Number of times HLE commit succeeded\",\n        \"EventCode\": \"0xc8\",\n        \"EventName\": \"HLE_RETIRED.COMMIT\",\n        \"PublicDescription\": \"Number of times HLE commit succeeded.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Number of times we entered an HLE region; does not count nested transactions\",\n        \"EventCode\": \"0xc8\",\n        \"EventName\": \"HLE_RETIRED.START\",\n        \"PublicDescription\": \"Number of times we entered an HLE region\\n does not count nested transactions.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of machine clears due to memory order conflicts.\",\n        \"EventCode\": \"0xC3\",\n        \"EventName\": \"MACHINE_CLEARS.MEMORY_ORDERING\",\n        \"PublicDescription\": \"This event counts the number of memory ordering Machine Clears detected. Memory Ordering Machine Clears can result from one of the following:\\n1. memory disambiguation,\\n2. external snoop, or\\n3. cross SMT-HW-thread snoop (stores) hitting load buffer.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Randomly selected loads with latency value being above 128\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"BDM100, BDM35\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x80\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads with latency value being above 128.\",\n        \"SampleAfterValue\": \"1009\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Randomly selected loads with latency value being above 16\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"BDM100, BDM35\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x10\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads with latency value being above 16.\",\n        \"SampleAfterValue\": \"20011\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Randomly selected loads with latency value being above 256\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"BDM100, BDM35\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x100\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads with latency value being above 256.\",\n        \"SampleAfterValue\": \"503\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Randomly selected loads with latency value being above 32\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"BDM100, BDM35\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x20\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads with latency value being above 32.\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Randomly selected loads with latency value being above 4\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"BDM100, BDM35\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x4\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads with latency value being above four.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Randomly selected loads with latency value being above 512\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"BDM100, BDM35\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x200\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads with latency value being above 512.\",\n        \"SampleAfterValue\": \"101\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Randomly selected loads with latency value being above 64\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"BDM100, BDM35\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x40\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads with latency value being above 64.\",\n        \"SampleAfterValue\": \"2003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Randomly selected loads with latency value being above 8\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"BDM100, BDM35\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x8\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads with latency value being above eight.\",\n        \"SampleAfterValue\": \"50021\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Speculative cache line split load uops dispatched to L1 cache\",\n        \"EventCode\": \"0x05\",\n        \"EventName\": \"MISALIGN_MEM_REF.LOADS\",\n        \"PublicDescription\": \"This event counts speculative cache-line split load uops dispatched to the L1 cache.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Speculative cache line split STA uops dispatched to L1 cache\",\n        \"EventCode\": \"0x05\",\n        \"EventName\": \"MISALIGN_MEM_REF.STORES\",\n        \"PublicDescription\": \"This event counts speculative cache line split store-address (STA) uops dispatched to the L1 cache.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Number of times RTM abort was triggered\",\n        \"EventCode\": \"0xc9\",\n        \"EventName\": \"RTM_RETIRED.ABORTED\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Number of times RTM abort was triggered .\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)\",\n        \"EventCode\": \"0xc9\",\n        \"EventName\": \"RTM_RETIRED.ABORTED_MISC1\",\n        \"PublicDescription\": \"Number of times an RTM abort was attributed to a Memory condition (See TSX_Memory event for additional details).\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution aborted due to various memory events (e.g., read/write capacity and conflicts).\",\n        \"EventCode\": \"0xc9\",\n        \"EventName\": \"RTM_RETIRED.ABORTED_MISC2\",\n        \"PublicDescription\": \"Number of times the TSX watchdog signaled an RTM abort.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution aborted due to HLE-unfriendly instructions\",\n        \"EventCode\": \"0xc9\",\n        \"EventName\": \"RTM_RETIRED.ABORTED_MISC3\",\n        \"PublicDescription\": \"Number of times a disallowed operation caused an RTM abort.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution aborted due to incompatible memory type\",\n        \"EventCode\": \"0xc9\",\n        \"EventName\": \"RTM_RETIRED.ABORTED_MISC4\",\n        \"PublicDescription\": \"Number of times a RTM caused a fault.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)\",\n        \"EventCode\": \"0xc9\",\n        \"EventName\": \"RTM_RETIRED.ABORTED_MISC5\",\n        \"PublicDescription\": \"Number of times RTM aborted and was not due to the abort conditions in subevents 3-6.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"Number of times RTM commit succeeded\",\n        \"EventCode\": \"0xc9\",\n        \"EventName\": \"RTM_RETIRED.COMMIT\",\n        \"PublicDescription\": \"Number of times RTM commit succeeded.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Number of times we entered an RTM region; does not count nested transactions\",\n        \"EventCode\": \"0xc9\",\n        \"EventName\": \"RTM_RETIRED.START\",\n        \"PublicDescription\": \"Number of times we entered an RTM region\\n does not count nested transactions.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution, it may not always cause a transactional abort.\",\n        \"EventCode\": \"0x5d\",\n        \"EventName\": \"TX_EXEC.MISC1\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of times a class of instructions (e.g., vzeroupper) that may cause a transactional abort was executed inside a transactional region\",\n        \"EventCode\": \"0x5d\",\n        \"EventName\": \"TX_EXEC.MISC2\",\n        \"PublicDescription\": \"Unfriendly TSX abort triggered by  a vzeroupper instruction.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of times an instruction execution caused the transactional nest count supported to be exceeded\",\n        \"EventCode\": \"0x5d\",\n        \"EventName\": \"TX_EXEC.MISC3\",\n        \"PublicDescription\": \"Unfriendly TSX abort triggered by a nest count that is too deep.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of times a XBEGIN instruction was executed inside an HLE transactional region.\",\n        \"EventCode\": \"0x5d\",\n        \"EventName\": \"TX_EXEC.MISC4\",\n        \"PublicDescription\": \"RTM region detected inside HLE.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of times an HLE XACQUIRE instruction was executed inside an RTM transactional region.\",\n        \"EventCode\": \"0x5d\",\n        \"EventName\": \"TX_EXEC.MISC5\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Number of times a TSX Abort was triggered due to an evicted line caused by a transaction overflow\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.ABORT_CAPACITY_WRITE\",\n        \"PublicDescription\": \"Number of times a TSX Abort was triggered due to an evicted line caused by a transaction overflow.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Number of times a TSX line had a cache conflict\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.ABORT_CONFLICT\",\n        \"PublicDescription\": \"Number of times a TSX line had a cache conflict.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Number of times a TSX Abort was triggered due to release/commit but data and address mismatch\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH\",\n        \"PublicDescription\": \"Number of times a TSX Abort was triggered due to release/commit but data and address mismatch.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Number of times a TSX Abort was triggered due to commit but Lock Buffer not empty\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY\",\n        \"PublicDescription\": \"Number of times a TSX Abort was triggered due to commit but Lock Buffer not empty.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Number of times a TSX Abort was triggered due to attempting an unsupported alignment from Lock Buffer\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT\",\n        \"PublicDescription\": \"Number of times a TSX Abort was triggered due to attempting an unsupported alignment from Lock Buffer.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Number of times a TSX Abort was triggered due to a non-release/commit store to lock\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK\",\n        \"PublicDescription\": \"Number of times a TSX Abort was triggered due to a non-release/commit store to lock.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Number of times we could not allocate Lock Buffer\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.HLE_ELISION_BUFFER_FULL\",\n        \"PublicDescription\": \"Number of times we could not allocate Lock Buffer.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x40\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}