<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../../desktop/uart2bus/vhdl/syn/xilinx/uart2bus.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../../desktop/uart2bus/vhdl/syn/xilinx/ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="topLevel.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="topLevel.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="topLevel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="topLevel.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="topLevel.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="topLevel.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="topLevel.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="topLevel.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="topLevel.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="topLevel.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="topLevel.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="topLevel.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="topLevel.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="topLevel.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="topLevel.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="topLevel.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="topLevel.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="topLevel.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="topLevel.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="topLevel.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="topLevel_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="topLevel_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="topLevel_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="topLevel_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="topLevel_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="topLevel_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="topLevel_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="topLevel_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topLevel_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topLevel_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="topLevel_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="topLevel_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topLevel_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="topLevel_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="topLevel_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="topLevel_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topLevel_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="toplevel.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="toplevel.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="toplevel.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="toplevel.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1513315110" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1513315110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513135253" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8327678556100543820" xil_pn:start_ts="1513135253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513558397" xil_pn:in_ck="923327909614224443" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1744228979004075716" xil_pn:start_ts="1513558396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../desktop/uart2bus/vhdl/syn/xilinx/ipcore_dir/saturn_lpddr_100MHz_nodebug/user_design/rtl/iodrp_controller.vhd"/>
      <outfile xil_pn:name="../../desktop/uart2bus/vhdl/syn/xilinx/ipcore_dir/saturn_lpddr_100MHz_nodebug/user_design/rtl/iodrp_mcb_controller.vhd"/>
      <outfile xil_pn:name="../../desktop/uart2bus/vhdl/syn/xilinx/ipcore_dir/saturn_lpddr_100MHz_nodebug/user_design/rtl/mcb_raw_wrapper.vhd"/>
      <outfile xil_pn:name="../../desktop/uart2bus/vhdl/syn/xilinx/ipcore_dir/saturn_lpddr_100MHz_nodebug/user_design/rtl/mcb_soft_calibration.vhd"/>
      <outfile xil_pn:name="../../desktop/uart2bus/vhdl/syn/xilinx/ipcore_dir/saturn_lpddr_100MHz_nodebug/user_design/rtl/mcb_soft_calibration_top.vhd"/>
      <outfile xil_pn:name="../../desktop/uart2bus/vhdl/syn/xilinx/ipcore_dir/saturn_lpddr_100MHz_nodebug/user_design/rtl/memc3_infrastructure.vhd"/>
      <outfile xil_pn:name="../../desktop/uart2bus/vhdl/syn/xilinx/ipcore_dir/saturn_lpddr_100MHz_nodebug/user_design/rtl/memc3_wrapper.vhd"/>
      <outfile xil_pn:name="../../desktop/uart2bus/vhdl/syn/xilinx/ipcore_dir/saturn_lpddr_100MHz_nodebug/user_design/rtl/saturn_lpddr_100MHz_nodebug.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1513135253" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1513135253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513135253" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7195223404975357234" xil_pn:start_ts="1513135253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513135253" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1513135253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513315110" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6752404306512590790" xil_pn:start_ts="1513315110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513560468" xil_pn:in_ck="6537385669480453749" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3186708820524772055" xil_pn:start_ts="1513560456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="topLevel.lso"/>
      <outfile xil_pn:name="topLevel.ngc"/>
      <outfile xil_pn:name="topLevel.ngr"/>
      <outfile xil_pn:name="topLevel.prj"/>
      <outfile xil_pn:name="topLevel.stx"/>
      <outfile xil_pn:name="topLevel.syr"/>
      <outfile xil_pn:name="topLevel.xst"/>
      <outfile xil_pn:name="topLevel_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1513560883" xil_pn:in_ck="-9045287562670877971" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4251680136627062595" xil_pn:start_ts="1513560883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513560892" xil_pn:in_ck="7197689073199490368" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7491854456646610055" xil_pn:start_ts="1513560883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="topLevel.bld"/>
      <outfile xil_pn:name="topLevel.ngd"/>
      <outfile xil_pn:name="topLevel_cs.blc"/>
      <outfile xil_pn:name="topLevel_cs.ngc"/>
      <outfile xil_pn:name="topLevel_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1513560904" xil_pn:in_ck="5860237186415780445" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-398923363910175968" xil_pn:start_ts="1513560892">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="topLevel.pcf"/>
      <outfile xil_pn:name="topLevel_map.map"/>
      <outfile xil_pn:name="topLevel_map.mrp"/>
      <outfile xil_pn:name="topLevel_map.ncd"/>
      <outfile xil_pn:name="topLevel_map.ngm"/>
      <outfile xil_pn:name="topLevel_map.xrpt"/>
      <outfile xil_pn:name="topLevel_summary.xml"/>
      <outfile xil_pn:name="topLevel_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1513560917" xil_pn:in_ck="-6466707939828934090" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1341781424080070028" xil_pn:start_ts="1513560904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="topLevel.ncd"/>
      <outfile xil_pn:name="topLevel.pad"/>
      <outfile xil_pn:name="topLevel.par"/>
      <outfile xil_pn:name="topLevel.ptwx"/>
      <outfile xil_pn:name="topLevel.unroutes"/>
      <outfile xil_pn:name="topLevel.xpi"/>
      <outfile xil_pn:name="topLevel_pad.csv"/>
      <outfile xil_pn:name="topLevel_pad.txt"/>
      <outfile xil_pn:name="topLevel_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1513560929" xil_pn:in_ck="-5626586734589748969" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="6587536580693756888" xil_pn:start_ts="1513560917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="topLevel.ut"/>
      <outfile xil_pn:name="toplevel.bgn"/>
      <outfile xil_pn:name="toplevel.bin"/>
      <outfile xil_pn:name="toplevel.bit"/>
      <outfile xil_pn:name="toplevel.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1513209805" xil_pn:in_ck="-3621698607339618270" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2952480720428527058" xil_pn:start_ts="1513209803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1513306453" xil_pn:in_ck="-5626541729513978111" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-7984344893448670040" xil_pn:start_ts="1513306453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1513560917" xil_pn:in_ck="5658068760360873177" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1513560912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="topLevel.twr"/>
      <outfile xil_pn:name="topLevel.twx"/>
    </transform>
  </transforms>

</generated_project>
