Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Jan 25 14:30:38 2019
| Host         : princeling-HP-Compaq-Pro-6380-MT running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file hellobasys3_control_sets_placed.rpt
| Design       : hellobasys3
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      8 |            1 |
|     10 |            3 |
|     14 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            5 |
| No           | No                    | Yes                    |              10 |            4 |
| No           | Yes                   | No                     |              30 |            5 |
| Yes          | No                    | No                     |              38 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  Clock Signal  |                  Enable Signal                  |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  clk_9600_BUFG |                                                 | u1_uart_tx/FSM_onehot_current_state_reg_n_0_[3] |                1 |              2 |
|  clk_9600_BUFG | u1_uart_tx/txd_i_1_n_0                          | u1_uart_tx/FSM_onehot_current_state_reg_n_0_[1] |                1 |              2 |
|  clk_9600_BUFG | u1_uart_tx/FSM_onehot_current_state[3]_i_1_n_0  |                                                 |                1 |              8 |
|  clk_9600_BUFG |                                                 | rst_IBUF                                        |                4 |             10 |
|  clk_9600_BUFG | u1_uart_tx/FSM_onehot_current_state_reg_n_0_[2] | u1_uart_tx/count                                |                1 |             10 |
|  clk_9600_BUFG | u1_uart_tx/E[0]                                 | clear                                           |                1 |             10 |
|  clk_9600_BUFG | u1_uart_tx/data_o_tmp[0]                        |                                                 |                2 |             14 |
|  clk_9600_BUFG | u1_uart_rx/FSM_onehot_current_state_reg_n_0_[1] |                                                 |                2 |             16 |
|  clk_9600_BUFG |                                                 |                                                 |                5 |             20 |
|  clk_IBUF_BUFG |                                                 | counter_mod_9600/regN[0]_i_1_n_0                |                4 |             28 |
+----------------+-------------------------------------------------+-------------------------------------------------+------------------+----------------+


