==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'poly8.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:02:20 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34486 ; free virtual = 44934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:02:20 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34486 ; free virtual = 44934
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:02:21 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34485 ; free virtual = 44933
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:02:21 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34486 ; free virtual = 44933
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:02:21 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34470 ; free virtual = 44918
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:02:21 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34470 ; free virtual = 44918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'poly8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 141.63 seconds; current allocated memory: 96.828 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 97.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'poly8/idx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'poly8' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'poly8_mac_muladd_24ns_10ns_15s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly8_mul_24ns_32s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly8_mul_28s_24ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly8_mul_32s_24ns_32_5_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly8'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 98.210 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'poly8_mul_28s_24ns_32_5_1_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'poly8_mul_32s_24ns_32_5_1_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'poly8_mul_24ns_32s_32_5_1_MulnS_2'
INFO: [RTMG 210-278] Implementing memory 'poly8_a_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly8_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:02:23 . Memory (MB): peak = 902.391 ; gain = 202.070 ; free physical = 34459 ; free virtual = 44908
INFO: [VHDL 208-304] Generating VHDL RTL for poly8.
INFO: [VLOG 209-307] Generating Verilog RTL for poly8.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/vivado/ready/Qspline/proj'.
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/vivado/ready/Qspline/proj/sol'.
