digraph "CFG for '_Z4scanPfS_i' function" {
	label="CFG for '_Z4scanPfS_i' function";

	Node0x4db4ec0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !5, !invariant.load !6\l  %9 = zext i16 %8 to i32\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = mul i32 %10, %9\l  %12 = add i32 %11, %4\l  %13 = icmp slt i32 %12, %2\l  br i1 %13, label %14, label %18\l|{<s0>T|<s1>F}}"];
	Node0x4db4ec0:s0 -> Node0x4db6da0;
	Node0x4db4ec0:s1 -> Node0x4db6e30;
	Node0x4db6da0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%14:\l14:                                               \l  %15 = sext i32 %12 to i64\l  %16 = getelementptr inbounds float, float addrspace(1)* %0, i64 %15\l  %17 = load float, float addrspace(1)* %16, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  br label %18\l}"];
	Node0x4db6da0 -> Node0x4db6e30;
	Node0x4db6e30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%18:\l18:                                               \l  %19 = phi float [ %17, %14 ], [ 0.000000e+00, %3 ]\l  %20 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %4\l  store float %19, float addrspace(3)* %20, align 4\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %21 = shl nuw nsw i32 %4, 1\l  %22 = add nuw nsw i32 %21, 2\l  %23 = add nuw nsw i32 %21, 1\l  %24 = icmp ult i32 %4, 64\l  br i1 %24, label %25, label %31\l|{<s0>T|<s1>F}}"];
	Node0x4db6e30:s0 -> Node0x4db8b80;
	Node0x4db6e30:s1 -> Node0x4db8c10;
	Node0x4db8b80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%25:\l25:                                               \l  %26 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %21\l  %27 = load float, float addrspace(3)* %26, align 8, !tbaa !7\l  %28 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %23\l  %29 = load float, float addrspace(3)* %28, align 4, !tbaa !7\l  %30 = fadd contract float %27, %29\l  store float %30, float addrspace(3)* %28, align 4, !tbaa !7\l  br label %31\l}"];
	Node0x4db8b80 -> Node0x4db8c10;
	Node0x4db8c10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%31:\l31:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %32 = shl nuw nsw i32 %22, 1\l  %33 = add nsw i32 %32, -1\l  %34 = icmp ult i32 %4, 32\l  br i1 %34, label %35, label %42\l|{<s0>T|<s1>F}}"];
	Node0x4db8c10:s0 -> Node0x4db7140;
	Node0x4db8c10:s1 -> Node0x4db9c30;
	Node0x4db7140 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%35:\l35:                                               \l  %36 = add nsw i32 %32, -3\l  %37 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %36\l  %38 = load float, float addrspace(3)* %37, align 4, !tbaa !7\l  %39 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %33\l  %40 = load float, float addrspace(3)* %39, align 4, !tbaa !7\l  %41 = fadd contract float %38, %40\l  store float %41, float addrspace(3)* %39, align 4, !tbaa !7\l  br label %42\l}"];
	Node0x4db7140 -> Node0x4db9c30;
	Node0x4db9c30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%42:\l42:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %43 = shl nuw nsw i32 %22, 2\l  %44 = add nsw i32 %43, -1\l  %45 = icmp ult i32 %4, 16\l  br i1 %45, label %46, label %53\l|{<s0>T|<s1>F}}"];
	Node0x4db9c30:s0 -> Node0x4dba530;
	Node0x4db9c30:s1 -> Node0x4dba580;
	Node0x4dba530 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%46:\l46:                                               \l  %47 = add nsw i32 %43, -5\l  %48 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %47\l  %49 = load float, float addrspace(3)* %48, align 4, !tbaa !7\l  %50 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %44\l  %51 = load float, float addrspace(3)* %50, align 4, !tbaa !7\l  %52 = fadd contract float %49, %51\l  store float %52, float addrspace(3)* %50, align 4, !tbaa !7\l  br label %53\l}"];
	Node0x4dba530 -> Node0x4dba580;
	Node0x4dba580 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%53:\l53:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %54 = shl nuw nsw i32 %22, 3\l  %55 = add nsw i32 %54, -1\l  %56 = icmp ult i32 %4, 8\l  br i1 %56, label %57, label %64\l|{<s0>T|<s1>F}}"];
	Node0x4dba580:s0 -> Node0x4dbaeb0;
	Node0x4dba580:s1 -> Node0x4dbaf00;
	Node0x4dbaeb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%57:\l57:                                               \l  %58 = add nsw i32 %54, -9\l  %59 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %58\l  %60 = load float, float addrspace(3)* %59, align 4, !tbaa !7\l  %61 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %55\l  %62 = load float, float addrspace(3)* %61, align 4, !tbaa !7\l  %63 = fadd contract float %60, %62\l  store float %63, float addrspace(3)* %61, align 4, !tbaa !7\l  br label %64\l}"];
	Node0x4dbaeb0 -> Node0x4dbaf00;
	Node0x4dbaf00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%64:\l64:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %65 = shl nuw nsw i32 %22, 4\l  %66 = add nsw i32 %65, -1\l  %67 = icmp ult i32 %4, 4\l  br i1 %67, label %68, label %75\l|{<s0>T|<s1>F}}"];
	Node0x4dbaf00:s0 -> Node0x4dbba10;
	Node0x4dbaf00:s1 -> Node0x4dbba60;
	Node0x4dbba10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%68:\l68:                                               \l  %69 = add nsw i32 %65, -17\l  %70 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %69\l  %71 = load float, float addrspace(3)* %70, align 4, !tbaa !7\l  %72 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %66\l  %73 = load float, float addrspace(3)* %72, align 4, !tbaa !7\l  %74 = fadd contract float %71, %73\l  store float %74, float addrspace(3)* %72, align 4, !tbaa !7\l  br label %75\l}"];
	Node0x4dbba10 -> Node0x4dbba60;
	Node0x4dbba60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%75:\l75:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %76 = shl nuw nsw i32 %22, 5\l  %77 = add nsw i32 %76, -1\l  %78 = icmp ult i32 %4, 2\l  br i1 %78, label %79, label %86\l|{<s0>T|<s1>F}}"];
	Node0x4dbba60:s0 -> Node0x4dbc360;
	Node0x4dbba60:s1 -> Node0x4dbc3b0;
	Node0x4dbc360 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%79:\l79:                                               \l  %80 = add nsw i32 %76, -33\l  %81 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %80\l  %82 = load float, float addrspace(3)* %81, align 4, !tbaa !7\l  %83 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %77\l  %84 = load float, float addrspace(3)* %83, align 4, !tbaa !7\l  %85 = fadd contract float %82, %84\l  store float %85, float addrspace(3)* %83, align 4, !tbaa !7\l  br label %86\l}"];
	Node0x4dbc360 -> Node0x4dbc3b0;
	Node0x4dbc3b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%86:\l86:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %87 = shl nuw nsw i32 %22, 6\l  %88 = icmp eq i32 %4, 0\l  br i1 %88, label %89, label %97\l|{<s0>T|<s1>F}}"];
	Node0x4dbc3b0:s0 -> Node0x4dbcc20;
	Node0x4dbc3b0:s1 -> Node0x4dbcc70;
	Node0x4dbcc20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%89:\l89:                                               \l  %90 = add nsw i32 %87, -1\l  %91 = add nsw i32 %87, -65\l  %92 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %91\l  %93 = load float, float addrspace(3)* %92, align 4, !tbaa !7\l  %94 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %90\l  %95 = load float, float addrspace(3)* %94, align 4, !tbaa !7\l  %96 = fadd contract float %93, %95\l  store float %96, float addrspace(3)* %94, align 4, !tbaa !7\l  br label %97\l}"];
	Node0x4dbcc20 -> Node0x4dbcc70;
	Node0x4dbcc70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%97:\l97:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %98 = icmp eq i32 %4, 0\l  br i1 %98, label %99, label %106\l|{<s0>T|<s1>F}}"];
	Node0x4dbcc70:s0 -> Node0x4dbd7c0;
	Node0x4dbcc70:s1 -> Node0x4dbd810;
	Node0x4dbd7c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%99:\l99:                                               \l  %100 = add nuw nsw i32 %76, 31\l  %101 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %77\l  %102 = load float, float addrspace(3)* %101, align 4, !tbaa !7\l  %103 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %100\l  %104 = load float, float addrspace(3)* %103, align 4, !tbaa !7\l  %105 = fadd contract float %102, %104\l  store float %105, float addrspace(3)* %103, align 4, !tbaa !7\l  br label %106\l}"];
	Node0x4dbd7c0 -> Node0x4dbd810;
	Node0x4dbd810 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%106:\l106:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %107 = icmp ult i32 %4, 3\l  br i1 %107, label %108, label %115\l|{<s0>T|<s1>F}}"];
	Node0x4dbd810:s0 -> Node0x4dbdfc0;
	Node0x4dbd810:s1 -> Node0x4dbe010;
	Node0x4dbdfc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%108:\l108:                                              \l  %109 = add nuw nsw i32 %65, 15\l  %110 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %66\l  %111 = load float, float addrspace(3)* %110, align 4, !tbaa !7\l  %112 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %109\l  %113 = load float, float addrspace(3)* %112, align 4, !tbaa !7\l  %114 = fadd contract float %111, %113\l  store float %114, float addrspace(3)* %112, align 4, !tbaa !7\l  br label %115\l}"];
	Node0x4dbdfc0 -> Node0x4dbe010;
	Node0x4dbe010 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%115:\l115:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %116 = icmp ult i32 %4, 7\l  br i1 %116, label %117, label %124\l|{<s0>T|<s1>F}}"];
	Node0x4dbe010:s0 -> Node0x4dbe7c0;
	Node0x4dbe010:s1 -> Node0x4dbe810;
	Node0x4dbe7c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%117:\l117:                                              \l  %118 = add nuw nsw i32 %54, 7\l  %119 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %55\l  %120 = load float, float addrspace(3)* %119, align 4, !tbaa !7\l  %121 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %118\l  %122 = load float, float addrspace(3)* %121, align 4, !tbaa !7\l  %123 = fadd contract float %120, %122\l  store float %123, float addrspace(3)* %121, align 4, !tbaa !7\l  br label %124\l}"];
	Node0x4dbe7c0 -> Node0x4dbe810;
	Node0x4dbe810 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%124:\l124:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %125 = icmp ult i32 %4, 15\l  br i1 %125, label %126, label %133\l|{<s0>T|<s1>F}}"];
	Node0x4dbe810:s0 -> Node0x4dbefc0;
	Node0x4dbe810:s1 -> Node0x4dbf010;
	Node0x4dbefc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%126:\l126:                                              \l  %127 = add nuw nsw i32 %43, 3\l  %128 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %44\l  %129 = load float, float addrspace(3)* %128, align 4, !tbaa !7\l  %130 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %127\l  %131 = load float, float addrspace(3)* %130, align 4, !tbaa !7\l  %132 = fadd contract float %129, %131\l  store float %132, float addrspace(3)* %130, align 4, !tbaa !7\l  br label %133\l}"];
	Node0x4dbefc0 -> Node0x4dbf010;
	Node0x4dbf010 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%133:\l133:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %134 = icmp ult i32 %4, 31\l  br i1 %134, label %135, label %142\l|{<s0>T|<s1>F}}"];
	Node0x4dbf010:s0 -> Node0x4dbfba0;
	Node0x4dbf010:s1 -> Node0x4dbfbf0;
	Node0x4dbfba0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%135:\l135:                                              \l  %136 = add nuw nsw i32 %32, 1\l  %137 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %33\l  %138 = load float, float addrspace(3)* %137, align 4, !tbaa !7\l  %139 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %136\l  %140 = load float, float addrspace(3)* %139, align 4, !tbaa !7\l  %141 = fadd contract float %138, %140\l  store float %141, float addrspace(3)* %139, align 4, !tbaa !7\l  br label %142\l}"];
	Node0x4dbfba0 -> Node0x4dbfbf0;
	Node0x4dbfbf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%142:\l142:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %143 = icmp ult i32 %4, 63\l  br i1 %143, label %144, label %150\l|{<s0>T|<s1>F}}"];
	Node0x4dbfbf0:s0 -> Node0x4dc0370;
	Node0x4dbfbf0:s1 -> Node0x4dc03c0;
	Node0x4dc0370 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%144:\l144:                                              \l  %145 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %23\l  %146 = load float, float addrspace(3)* %145, align 4, !tbaa !7\l  %147 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE10scan_array, i32 0, i32 %22\l  %148 = load float, float addrspace(3)* %147, align 8, !tbaa !7\l  %149 = fadd contract float %146, %148\l  store float %149, float addrspace(3)* %147, align 8, !tbaa !7\l  br label %150\l}"];
	Node0x4dc0370 -> Node0x4dc03c0;
	Node0x4dc03c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%150:\l150:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %13, label %151, label %155\l|{<s0>T|<s1>F}}"];
	Node0x4dc03c0:s0 -> Node0x4dc0a50;
	Node0x4dc03c0:s1 -> Node0x4dc0aa0;
	Node0x4dc0a50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%151:\l151:                                              \l  %152 = load float, float addrspace(3)* %20, align 4, !tbaa !7\l  %153 = sext i32 %12 to i64\l  %154 = getelementptr inbounds float, float addrspace(1)* %1, i64 %153\l  store float %152, float addrspace(1)* %154, align 4, !tbaa !7\l  br label %155\l}"];
	Node0x4dc0a50 -> Node0x4dc0aa0;
	Node0x4dc0aa0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%155:\l155:                                              \l  %156 = icmp slt i32 %12, 128\l  br i1 %156, label %157, label %179\l|{<s0>T|<s1>F}}"];
	Node0x4dc0aa0:s0 -> Node0x4dc0eb0;
	Node0x4dc0aa0:s1 -> Node0x4dc0f00;
	Node0x4dc0eb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%157:\l157:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %158 = icmp slt i32 %2, 128\l  br i1 %158, label %179, label %159\l|{<s0>T|<s1>F}}"];
	Node0x4dc0eb0:s0 -> Node0x4dc0f00;
	Node0x4dc0eb0:s1 -> Node0x4dc1230;
	Node0x4dc1230 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%159:\l159:                                              \l  %160 = lshr i32 %2, 7\l  br label %161\l}"];
	Node0x4dc1230 -> Node0x4dc13c0;
	Node0x4dc13c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%161:\l161:                                              \l  %162 = phi i32 [ %177, %176 ], [ 1, %159 ]\l  %163 = mul i32 %162, %9\l  %164 = add i32 %163, %4\l  %165 = icmp ult i32 %164, %2\l  br i1 %165, label %166, label %176\l|{<s0>T|<s1>F}}"];
	Node0x4dc13c0:s0 -> Node0x4dc1770;
	Node0x4dc13c0:s1 -> Node0x4dc1480;
	Node0x4dc1770 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%166:\l166:                                              \l  %167 = shl nsw i32 %162, 7\l  %168 = add nsw i32 %167, -1\l  %169 = sext i32 %168 to i64\l  %170 = getelementptr inbounds float, float addrspace(1)* %1, i64 %169\l  %171 = load float, float addrspace(1)* %170, align 4, !tbaa !7\l  %172 = zext i32 %164 to i64\l  %173 = getelementptr inbounds float, float addrspace(1)* %1, i64 %172\l  %174 = load float, float addrspace(1)* %173, align 4, !tbaa !7\l  %175 = fadd contract float %171, %174\l  store float %175, float addrspace(1)* %173, align 4, !tbaa !7\l  br label %176\l}"];
	Node0x4dc1770 -> Node0x4dc1480;
	Node0x4dc1480 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%176:\l176:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %177 = add nuw nsw i32 %162, 1\l  %178 = icmp eq i32 %162, %160\l  br i1 %178, label %179, label %161, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x4dc1480:s0 -> Node0x4dc0f00;
	Node0x4dc1480:s1 -> Node0x4dc13c0;
	Node0x4dc0f00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%179:\l179:                                              \l  ret void\l}"];
}
