 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : proc
Version: V-2023.12-SP5
Date   : Thu Apr 24 06:25:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt0p85v25c   Library: saed32rvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: iINSTR_MEM_CACHE/iL1_CACHE_CONTROLLER/iFSM_BUSY_REG/iREG[0]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iIF_ID/iPC_INST_REG/iREG[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  proc               1000000               saed32rvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iINSTR_MEM_CACHE/iL1_CACHE_CONTROLLER/iFSM_BUSY_REG/iREG[0]/state_reg/CLK (DFFX2_RVT)
                                                          0.00 #     0.00 r
  iINSTR_MEM_CACHE/iL1_CACHE_CONTROLLER/iFSM_BUSY_REG/iREG[0]/state_reg/QN (DFFX2_RVT)
                                                          0.13       0.13 r
  U44086/Y (NBUFFX2_RVT)                                  0.33       0.45 r
  U44083/Y (MUX21X1_RVT)                                  0.61       1.07 f
  U44082/Y (INVX1_RVT)                                    0.32       1.39 r
  U44084/Y (AND2X1_RVT)                                   0.25       1.64 r
  U44090/Y (AND2X1_RVT)                                   0.31       1.95 r
  U44093/Y (NAND2X0_RVT)                                  0.26       2.21 f
  U62544/Y (INVX1_RVT)                                    0.24       2.45 r
  U61714/Y (INVX0_RVT)                                    0.21       2.65 f
  U61254/Y (INVX4_RVT)                                    0.94       3.60 r
  iINSTR_MEM_CACHE/iL1_CACHE/iMDA/set[19]/Mblk_second_way/mc[7]/Dout_tri/Y (TNBUFFX32_RVT)
                                                          3.17       6.77 r
  U48616/Y (DELLN2X2_RVT)                               728.96     735.72 r
  U44048/Y (XOR2X1_RVT)                                   0.37     736.10 r
  U43967/Y (OR2X2_RVT)                                    0.22     736.32 r
  U44056/Y (NAND2X0_RVT)                                  0.27     736.59 f
  U44055/Y (INVX0_RVT)                                    0.22     736.81 r
  U44057/Y (NAND2X0_RVT)                                  0.20     737.01 f
  U44063/Y (INVX0_RVT)                                    0.25     737.27 r
  U43964/Y (NOR3X2_RVT)                                   0.28     737.54 f
  U43965/Y (IBUFFX2_RVT)                                  0.34     737.88 r
  U49597/Y (INVX1_RVT)                                    0.36     738.24 f
  U44076/Y (INVX1_RVT)                                    0.59     738.83 r
  U49444/Y (INVX0_RVT)                                    0.28     739.11 f
  U53748/Y (INVX1_RVT)                                    0.33     739.45 r
  U83804/Y (NAND2X0_RVT)                                  0.31     739.75 f
  U50532/Y (INVX1_RVT)                                    0.38     740.13 r
  iINSTR_MEM_CACHE/iL1_CACHE/iDA/set[63]/blk_first_way/dw[7]/dc[0]/Dout_tri/Y (TNBUFFX32_RVT)
                                                          4.03     744.16 r
  U62412/Y (DELLN1X2_RVT)                             58646.89   59391.05 r
  U44045/Y (OA22X1_RVT)                                   0.21   59391.27 r
  U44041/Y (NAND3X0_RVT)                                  0.19   59391.45 f
  iIF_ID/iPC_INST_REG/iREG[0]/U3/Y (NOR2X0_RVT)           0.26   59391.71 r
  iIF_ID/iPC_INST_REG/iREG[0]/state_reg/D (DFFX1_RVT)     0.15   59391.86 r
  data arrival time                                              59391.86

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  iIF_ID/iPC_INST_REG/iREG[0]/state_reg/CLK (DFFX1_RVT)
                                                          0.00       2.35 r
  library setup time                                     -0.05       2.30
  data required time                                                 2.30
  --------------------------------------------------------------------------
  data required time                                                 2.30
  data arrival time                                              -59391.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -59389.56


1
