

================================================================
== Vitis HLS Report for 'SCIG_5u_1u_28u_20u_24u_0u_s'
================================================================
* Date:           Sun Nov  3 13:42:14 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                               |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6_fu_58  |SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67  |SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     45|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|    2|     608|   4433|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    155|    -|
|Register         |        -|    -|     275|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    2|     883|   4633|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|   ~0|      ~0|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+------+-----+
    |                            Instance                           |                        Module                       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+------+-----+
    |grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67  |SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1  |        8|   0|  408|  1119|    0|
    |grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6_fu_58  |SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6  |        0|   0|   35|   138|    0|
    |mul_32s_15ns_32_2_1_U24                                        |mul_32s_15ns_32_2_1                                  |        0|   2|  165|    50|    0|
    |mul_32s_32s_32_1_1_U25                                         |mul_32s_32s_32_1_1                                   |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U26                                         |mul_32s_32s_32_1_1                                   |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U27                                         |mul_32s_32s_32_1_1                                   |        0|   0|    0|  1042|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                          |                                                     |        8|   2|  608|  4433|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state12_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln100_fu_82_p2               |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2                   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  45|          35|           4|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  65|         15|    1|         15|
    |ap_done          |   9|          2|    1|          2|
    |connect_0_blk_n  |   9|          2|    1|          2|
    |connect_0_read   |  20|          4|    1|          4|
    |connect_1_blk_n  |   9|          2|    1|          2|
    |connect_1_din    |  14|          3|   32|         96|
    |connect_1_write  |  20|          4|    1|          4|
    |real_start       |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 155|         34|   39|        127|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |KER_bound_reg_135                                                           |  32|   0|   32|          0|
    |KER_size_0_reg_125                                                          |  32|   0|   32|          0|
    |KER_size_1_reg_130                                                          |  32|   0|   32|          0|
    |ap_CS_fsm                                                                   |  14|   0|   14|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67_ap_start_reg  |   1|   0|    1|          0|
    |grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6_fu_58_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln100_reg_100                                                          |   1|   0|    1|          0|
    |mul36_reg_140                                                               |  32|   0|   32|          0|
    |start_once_reg                                                              |   1|   0|    1|          0|
    |valIn_31_reg_104                                                            |  32|   0|   32|          0|
    |valIn_32_reg_109                                                            |  32|   0|   32|          0|
    |valIn_33_reg_115                                                            |  32|   0|   32|          0|
    |valIn_34_reg_120                                                            |  32|   0|   32|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 275|   0|  275|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  SCIG<5u, 1u, 28u, 20u, 24u, 0u>|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  SCIG<5u, 1u, 28u, 20u, 24u, 0u>|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  SCIG<5u, 1u, 28u, 20u, 24u, 0u>|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  SCIG<5u, 1u, 28u, 20u, 24u, 0u>|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  SCIG<5u, 1u, 28u, 20u, 24u, 0u>|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  SCIG<5u, 1u, 28u, 20u, 24u, 0u>|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  SCIG<5u, 1u, 28u, 20u, 24u, 0u>|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  SCIG<5u, 1u, 28u, 20u, 24u, 0u>|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  SCIG<5u, 1u, 28u, 20u, 24u, 0u>|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  SCIG<5u, 1u, 28u, 20u, 24u, 0u>|  return value|
|connect_0_dout            |   in|   32|     ap_fifo|                        connect_0|       pointer|
|connect_0_num_data_valid  |   in|    7|     ap_fifo|                        connect_0|       pointer|
|connect_0_fifo_cap        |   in|    7|     ap_fifo|                        connect_0|       pointer|
|connect_0_empty_n         |   in|    1|     ap_fifo|                        connect_0|       pointer|
|connect_0_read            |  out|    1|     ap_fifo|                        connect_0|       pointer|
|connect_1_din             |  out|   32|     ap_fifo|                        connect_1|       pointer|
|connect_1_num_data_valid  |   in|    7|     ap_fifo|                        connect_1|       pointer|
|connect_1_fifo_cap        |   in|    7|     ap_fifo|                        connect_1|       pointer|
|connect_1_full_n          |   in|    1|     ap_fifo|                        connect_1|       pointer|
|connect_1_write           |  out|    1|     ap_fifo|                        connect_1|       pointer|
+--------------------------+-----+-----+------------+---------------------------------+--------------+

