
Projekt_DOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f68  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00011e78  080090f0  080090f0  0000a0f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801af68  0801af68  0001c01c  2**0
                  CONTENTS
  4 .ARM          00000008  0801af68  0801af68  0001bf68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801af70  0801af70  0001c01c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801af70  0801af70  0001bf70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801af74  0801af74  0001bf74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  0801af78  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0001c01c  2**0
                  CONTENTS
 10 .bss          00003928  2000001c  2000001c  0001c01c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20003944  20003944  0001c01c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001c01c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000238b1  00000000  00000000  0001c04c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000567b  00000000  00000000  0003f8fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b58  00000000  00000000  00044f78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000013e9  00000000  00000000  00046ad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026bdb  00000000  00000000  00047eb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00024414  00000000  00000000  0006ea94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e3e91  00000000  00000000  00092ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000b3  00000000  00000000  00176d39  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006fcc  00000000  00000000  00176dec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  0017ddb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    0000513b  00000000  00000000  0017de1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 00000178  00000000  00000000  00182f56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000001c 	.word	0x2000001c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080090d8 	.word	0x080090d8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000020 	.word	0x20000020
 80001c4:	080090d8 	.word	0x080090d8

080001c8 <arm_bitreversal_32>:
 80001c8:	1c4b      	adds	r3, r1, #1
 80001ca:	2b01      	cmp	r3, #1
 80001cc:	bf98      	it	ls
 80001ce:	4770      	bxls	lr
 80001d0:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001d4:	1c91      	adds	r1, r2, #2
 80001d6:	089b      	lsrs	r3, r3, #2

080001d8 <arm_bitreversal_32_0>:
 80001d8:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001dc:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001e0:	880a      	ldrh	r2, [r1, #0]
 80001e2:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001e6:	4480      	add	r8, r0
 80001e8:	4481      	add	r9, r0
 80001ea:	4402      	add	r2, r0
 80001ec:	4484      	add	ip, r0
 80001ee:	f8d9 7000 	ldr.w	r7, [r9]
 80001f2:	f8d8 6000 	ldr.w	r6, [r8]
 80001f6:	6815      	ldr	r5, [r2, #0]
 80001f8:	f8dc 4000 	ldr.w	r4, [ip]
 80001fc:	f8c9 6000 	str.w	r6, [r9]
 8000200:	f8c8 7000 	str.w	r7, [r8]
 8000204:	f8cc 5000 	str.w	r5, [ip]
 8000208:	6014      	str	r4, [r2, #0]
 800020a:	f8d9 7004 	ldr.w	r7, [r9, #4]
 800020e:	f8d8 6004 	ldr.w	r6, [r8, #4]
 8000212:	6855      	ldr	r5, [r2, #4]
 8000214:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000218:	f8c9 6004 	str.w	r6, [r9, #4]
 800021c:	f8c8 7004 	str.w	r7, [r8, #4]
 8000220:	f8cc 5004 	str.w	r5, [ip, #4]
 8000224:	6054      	str	r4, [r2, #4]
 8000226:	3108      	adds	r1, #8
 8000228:	3b01      	subs	r3, #1
 800022a:	d1d5      	bne.n	80001d8 <arm_bitreversal_32_0>
 800022c:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000230:	4770      	bx	lr

08000232 <arm_bitreversal_16>:
 8000232:	1c4b      	adds	r3, r1, #1
 8000234:	2b01      	cmp	r3, #1
 8000236:	bf98      	it	ls
 8000238:	4770      	bxls	lr
 800023a:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800023e:	1c91      	adds	r1, r2, #2
 8000240:	089b      	lsrs	r3, r3, #2

08000242 <arm_bitreversal_16_0>:
 8000242:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000246:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 800024a:	880a      	ldrh	r2, [r1, #0]
 800024c:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000250:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 8000254:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000258:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 800025c:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000260:	f8d9 7000 	ldr.w	r7, [r9]
 8000264:	f8d8 6000 	ldr.w	r6, [r8]
 8000268:	6815      	ldr	r5, [r2, #0]
 800026a:	f8dc 4000 	ldr.w	r4, [ip]
 800026e:	f8c9 6000 	str.w	r6, [r9]
 8000272:	f8c8 7000 	str.w	r7, [r8]
 8000276:	f8cc 5000 	str.w	r5, [ip]
 800027a:	6014      	str	r4, [r2, #0]
 800027c:	3108      	adds	r1, #8
 800027e:	3b01      	subs	r3, #1
 8000280:	d1df      	bne.n	8000242 <arm_bitreversal_16_0>
 8000282:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000286:	4770      	bx	lr

08000288 <__aeabi_uldivmod>:
 8000288:	b953      	cbnz	r3, 80002a0 <__aeabi_uldivmod+0x18>
 800028a:	b94a      	cbnz	r2, 80002a0 <__aeabi_uldivmod+0x18>
 800028c:	2900      	cmp	r1, #0
 800028e:	bf08      	it	eq
 8000290:	2800      	cmpeq	r0, #0
 8000292:	bf1c      	itt	ne
 8000294:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000298:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800029c:	f000 b96a 	b.w	8000574 <__aeabi_idiv0>
 80002a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a8:	f000 f806 	bl	80002b8 <__udivmoddi4>
 80002ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002b4:	b004      	add	sp, #16
 80002b6:	4770      	bx	lr

080002b8 <__udivmoddi4>:
 80002b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002bc:	9d08      	ldr	r5, [sp, #32]
 80002be:	460c      	mov	r4, r1
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d14e      	bne.n	8000362 <__udivmoddi4+0xaa>
 80002c4:	4694      	mov	ip, r2
 80002c6:	458c      	cmp	ip, r1
 80002c8:	4686      	mov	lr, r0
 80002ca:	fab2 f282 	clz	r2, r2
 80002ce:	d962      	bls.n	8000396 <__udivmoddi4+0xde>
 80002d0:	b14a      	cbz	r2, 80002e6 <__udivmoddi4+0x2e>
 80002d2:	f1c2 0320 	rsb	r3, r2, #32
 80002d6:	4091      	lsls	r1, r2
 80002d8:	fa20 f303 	lsr.w	r3, r0, r3
 80002dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e0:	4319      	orrs	r1, r3
 80002e2:	fa00 fe02 	lsl.w	lr, r0, r2
 80002e6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ea:	fa1f f68c 	uxth.w	r6, ip
 80002ee:	fbb1 f4f7 	udiv	r4, r1, r7
 80002f2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f6:	fb07 1114 	mls	r1, r7, r4, r1
 80002fa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002fe:	fb04 f106 	mul.w	r1, r4, r6
 8000302:	4299      	cmp	r1, r3
 8000304:	d90a      	bls.n	800031c <__udivmoddi4+0x64>
 8000306:	eb1c 0303 	adds.w	r3, ip, r3
 800030a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 800030e:	f080 8112 	bcs.w	8000536 <__udivmoddi4+0x27e>
 8000312:	4299      	cmp	r1, r3
 8000314:	f240 810f 	bls.w	8000536 <__udivmoddi4+0x27e>
 8000318:	3c02      	subs	r4, #2
 800031a:	4463      	add	r3, ip
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	fa1f f38e 	uxth.w	r3, lr
 8000322:	fbb1 f0f7 	udiv	r0, r1, r7
 8000326:	fb07 1110 	mls	r1, r7, r0, r1
 800032a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800032e:	fb00 f606 	mul.w	r6, r0, r6
 8000332:	429e      	cmp	r6, r3
 8000334:	d90a      	bls.n	800034c <__udivmoddi4+0x94>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 800033e:	f080 80fc 	bcs.w	800053a <__udivmoddi4+0x282>
 8000342:	429e      	cmp	r6, r3
 8000344:	f240 80f9 	bls.w	800053a <__udivmoddi4+0x282>
 8000348:	4463      	add	r3, ip
 800034a:	3802      	subs	r0, #2
 800034c:	1b9b      	subs	r3, r3, r6
 800034e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000352:	2100      	movs	r1, #0
 8000354:	b11d      	cbz	r5, 800035e <__udivmoddi4+0xa6>
 8000356:	40d3      	lsrs	r3, r2
 8000358:	2200      	movs	r2, #0
 800035a:	e9c5 3200 	strd	r3, r2, [r5]
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	428b      	cmp	r3, r1
 8000364:	d905      	bls.n	8000372 <__udivmoddi4+0xba>
 8000366:	b10d      	cbz	r5, 800036c <__udivmoddi4+0xb4>
 8000368:	e9c5 0100 	strd	r0, r1, [r5]
 800036c:	2100      	movs	r1, #0
 800036e:	4608      	mov	r0, r1
 8000370:	e7f5      	b.n	800035e <__udivmoddi4+0xa6>
 8000372:	fab3 f183 	clz	r1, r3
 8000376:	2900      	cmp	r1, #0
 8000378:	d146      	bne.n	8000408 <__udivmoddi4+0x150>
 800037a:	42a3      	cmp	r3, r4
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xcc>
 800037e:	4290      	cmp	r0, r2
 8000380:	f0c0 80f0 	bcc.w	8000564 <__udivmoddi4+0x2ac>
 8000384:	1a86      	subs	r6, r0, r2
 8000386:	eb64 0303 	sbc.w	r3, r4, r3
 800038a:	2001      	movs	r0, #1
 800038c:	2d00      	cmp	r5, #0
 800038e:	d0e6      	beq.n	800035e <__udivmoddi4+0xa6>
 8000390:	e9c5 6300 	strd	r6, r3, [r5]
 8000394:	e7e3      	b.n	800035e <__udivmoddi4+0xa6>
 8000396:	2a00      	cmp	r2, #0
 8000398:	f040 8090 	bne.w	80004bc <__udivmoddi4+0x204>
 800039c:	eba1 040c 	sub.w	r4, r1, ip
 80003a0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003a4:	fa1f f78c 	uxth.w	r7, ip
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb4 f6f8 	udiv	r6, r4, r8
 80003ae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003b2:	fb08 4416 	mls	r4, r8, r6, r4
 80003b6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ba:	fb07 f006 	mul.w	r0, r7, r6
 80003be:	4298      	cmp	r0, r3
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x11c>
 80003c2:	eb1c 0303 	adds.w	r3, ip, r3
 80003c6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x11a>
 80003cc:	4298      	cmp	r0, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2b4>
 80003d2:	4626      	mov	r6, r4
 80003d4:	1a1c      	subs	r4, r3, r0
 80003d6:	fa1f f38e 	uxth.w	r3, lr
 80003da:	fbb4 f0f8 	udiv	r0, r4, r8
 80003de:	fb08 4410 	mls	r4, r8, r0, r4
 80003e2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e6:	fb00 f707 	mul.w	r7, r0, r7
 80003ea:	429f      	cmp	r7, r3
 80003ec:	d908      	bls.n	8000400 <__udivmoddi4+0x148>
 80003ee:	eb1c 0303 	adds.w	r3, ip, r3
 80003f2:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003f6:	d202      	bcs.n	80003fe <__udivmoddi4+0x146>
 80003f8:	429f      	cmp	r7, r3
 80003fa:	f200 80b0 	bhi.w	800055e <__udivmoddi4+0x2a6>
 80003fe:	4620      	mov	r0, r4
 8000400:	1bdb      	subs	r3, r3, r7
 8000402:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000406:	e7a5      	b.n	8000354 <__udivmoddi4+0x9c>
 8000408:	f1c1 0620 	rsb	r6, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 f706 	lsr.w	r7, r2, r6
 8000412:	431f      	orrs	r7, r3
 8000414:	fa20 fc06 	lsr.w	ip, r0, r6
 8000418:	fa04 f301 	lsl.w	r3, r4, r1
 800041c:	ea43 030c 	orr.w	r3, r3, ip
 8000420:	40f4      	lsrs	r4, r6
 8000422:	fa00 f801 	lsl.w	r8, r0, r1
 8000426:	0c38      	lsrs	r0, r7, #16
 8000428:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800042c:	fbb4 fef0 	udiv	lr, r4, r0
 8000430:	fa1f fc87 	uxth.w	ip, r7
 8000434:	fb00 441e 	mls	r4, r0, lr, r4
 8000438:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800043c:	fb0e f90c 	mul.w	r9, lr, ip
 8000440:	45a1      	cmp	r9, r4
 8000442:	fa02 f201 	lsl.w	r2, r2, r1
 8000446:	d90a      	bls.n	800045e <__udivmoddi4+0x1a6>
 8000448:	193c      	adds	r4, r7, r4
 800044a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 800044e:	f080 8084 	bcs.w	800055a <__udivmoddi4+0x2a2>
 8000452:	45a1      	cmp	r9, r4
 8000454:	f240 8081 	bls.w	800055a <__udivmoddi4+0x2a2>
 8000458:	f1ae 0e02 	sub.w	lr, lr, #2
 800045c:	443c      	add	r4, r7
 800045e:	eba4 0409 	sub.w	r4, r4, r9
 8000462:	fa1f f983 	uxth.w	r9, r3
 8000466:	fbb4 f3f0 	udiv	r3, r4, r0
 800046a:	fb00 4413 	mls	r4, r0, r3, r4
 800046e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000472:	fb03 fc0c 	mul.w	ip, r3, ip
 8000476:	45a4      	cmp	ip, r4
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x1d2>
 800047a:	193c      	adds	r4, r7, r4
 800047c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000480:	d267      	bcs.n	8000552 <__udivmoddi4+0x29a>
 8000482:	45a4      	cmp	ip, r4
 8000484:	d965      	bls.n	8000552 <__udivmoddi4+0x29a>
 8000486:	3b02      	subs	r3, #2
 8000488:	443c      	add	r4, r7
 800048a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800048e:	fba0 9302 	umull	r9, r3, r0, r2
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	429c      	cmp	r4, r3
 8000498:	46ce      	mov	lr, r9
 800049a:	469c      	mov	ip, r3
 800049c:	d351      	bcc.n	8000542 <__udivmoddi4+0x28a>
 800049e:	d04e      	beq.n	800053e <__udivmoddi4+0x286>
 80004a0:	b155      	cbz	r5, 80004b8 <__udivmoddi4+0x200>
 80004a2:	ebb8 030e 	subs.w	r3, r8, lr
 80004a6:	eb64 040c 	sbc.w	r4, r4, ip
 80004aa:	fa04 f606 	lsl.w	r6, r4, r6
 80004ae:	40cb      	lsrs	r3, r1
 80004b0:	431e      	orrs	r6, r3
 80004b2:	40cc      	lsrs	r4, r1
 80004b4:	e9c5 6400 	strd	r6, r4, [r5]
 80004b8:	2100      	movs	r1, #0
 80004ba:	e750      	b.n	800035e <__udivmoddi4+0xa6>
 80004bc:	f1c2 0320 	rsb	r3, r2, #32
 80004c0:	fa20 f103 	lsr.w	r1, r0, r3
 80004c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c8:	fa24 f303 	lsr.w	r3, r4, r3
 80004cc:	4094      	lsls	r4, r2
 80004ce:	430c      	orrs	r4, r1
 80004d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004d4:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d8:	fa1f f78c 	uxth.w	r7, ip
 80004dc:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e0:	fb08 3110 	mls	r1, r8, r0, r3
 80004e4:	0c23      	lsrs	r3, r4, #16
 80004e6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004ea:	fb00 f107 	mul.w	r1, r0, r7
 80004ee:	4299      	cmp	r1, r3
 80004f0:	d908      	bls.n	8000504 <__udivmoddi4+0x24c>
 80004f2:	eb1c 0303 	adds.w	r3, ip, r3
 80004f6:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004fa:	d22c      	bcs.n	8000556 <__udivmoddi4+0x29e>
 80004fc:	4299      	cmp	r1, r3
 80004fe:	d92a      	bls.n	8000556 <__udivmoddi4+0x29e>
 8000500:	3802      	subs	r0, #2
 8000502:	4463      	add	r3, ip
 8000504:	1a5b      	subs	r3, r3, r1
 8000506:	b2a4      	uxth	r4, r4
 8000508:	fbb3 f1f8 	udiv	r1, r3, r8
 800050c:	fb08 3311 	mls	r3, r8, r1, r3
 8000510:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000514:	fb01 f307 	mul.w	r3, r1, r7
 8000518:	42a3      	cmp	r3, r4
 800051a:	d908      	bls.n	800052e <__udivmoddi4+0x276>
 800051c:	eb1c 0404 	adds.w	r4, ip, r4
 8000520:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000524:	d213      	bcs.n	800054e <__udivmoddi4+0x296>
 8000526:	42a3      	cmp	r3, r4
 8000528:	d911      	bls.n	800054e <__udivmoddi4+0x296>
 800052a:	3902      	subs	r1, #2
 800052c:	4464      	add	r4, ip
 800052e:	1ae4      	subs	r4, r4, r3
 8000530:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000534:	e739      	b.n	80003aa <__udivmoddi4+0xf2>
 8000536:	4604      	mov	r4, r0
 8000538:	e6f0      	b.n	800031c <__udivmoddi4+0x64>
 800053a:	4608      	mov	r0, r1
 800053c:	e706      	b.n	800034c <__udivmoddi4+0x94>
 800053e:	45c8      	cmp	r8, r9
 8000540:	d2ae      	bcs.n	80004a0 <__udivmoddi4+0x1e8>
 8000542:	ebb9 0e02 	subs.w	lr, r9, r2
 8000546:	eb63 0c07 	sbc.w	ip, r3, r7
 800054a:	3801      	subs	r0, #1
 800054c:	e7a8      	b.n	80004a0 <__udivmoddi4+0x1e8>
 800054e:	4631      	mov	r1, r6
 8000550:	e7ed      	b.n	800052e <__udivmoddi4+0x276>
 8000552:	4603      	mov	r3, r0
 8000554:	e799      	b.n	800048a <__udivmoddi4+0x1d2>
 8000556:	4630      	mov	r0, r6
 8000558:	e7d4      	b.n	8000504 <__udivmoddi4+0x24c>
 800055a:	46d6      	mov	lr, sl
 800055c:	e77f      	b.n	800045e <__udivmoddi4+0x1a6>
 800055e:	4463      	add	r3, ip
 8000560:	3802      	subs	r0, #2
 8000562:	e74d      	b.n	8000400 <__udivmoddi4+0x148>
 8000564:	4606      	mov	r6, r0
 8000566:	4623      	mov	r3, r4
 8000568:	4608      	mov	r0, r1
 800056a:	e70f      	b.n	800038c <__udivmoddi4+0xd4>
 800056c:	3e02      	subs	r6, #2
 800056e:	4463      	add	r3, ip
 8000570:	e730      	b.n	80003d4 <__udivmoddi4+0x11c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b084      	sub	sp, #16
 800057c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800057e:	463b      	mov	r3, r7
 8000580:	2200      	movs	r2, #0
 8000582:	601a      	str	r2, [r3, #0]
 8000584:	605a      	str	r2, [r3, #4]
 8000586:	609a      	str	r2, [r3, #8]
 8000588:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800058a:	4b22      	ldr	r3, [pc, #136]	@ (8000614 <MX_ADC1_Init+0x9c>)
 800058c:	4a22      	ldr	r2, [pc, #136]	@ (8000618 <MX_ADC1_Init+0xa0>)
 800058e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000590:	4b20      	ldr	r3, [pc, #128]	@ (8000614 <MX_ADC1_Init+0x9c>)
 8000592:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000596:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000598:	4b1e      	ldr	r3, [pc, #120]	@ (8000614 <MX_ADC1_Init+0x9c>)
 800059a:	2200      	movs	r2, #0
 800059c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800059e:	4b1d      	ldr	r3, [pc, #116]	@ (8000614 <MX_ADC1_Init+0x9c>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005a4:	4b1b      	ldr	r3, [pc, #108]	@ (8000614 <MX_ADC1_Init+0x9c>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005aa:	4b1a      	ldr	r3, [pc, #104]	@ (8000614 <MX_ADC1_Init+0x9c>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80005b2:	4b18      	ldr	r3, [pc, #96]	@ (8000614 <MX_ADC1_Init+0x9c>)
 80005b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80005b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80005ba:	4b16      	ldr	r3, [pc, #88]	@ (8000614 <MX_ADC1_Init+0x9c>)
 80005bc:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80005c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005c2:	4b14      	ldr	r3, [pc, #80]	@ (8000614 <MX_ADC1_Init+0x9c>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005c8:	4b12      	ldr	r3, [pc, #72]	@ (8000614 <MX_ADC1_Init+0x9c>)
 80005ca:	2201      	movs	r2, #1
 80005cc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80005ce:	4b11      	ldr	r3, [pc, #68]	@ (8000614 <MX_ADC1_Init+0x9c>)
 80005d0:	2201      	movs	r2, #1
 80005d2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000614 <MX_ADC1_Init+0x9c>)
 80005d8:	2201      	movs	r2, #1
 80005da:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005dc:	480d      	ldr	r0, [pc, #52]	@ (8000614 <MX_ADC1_Init+0x9c>)
 80005de:	f001 fa1f 	bl	8001a20 <HAL_ADC_Init>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d001      	beq.n	80005ec <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80005e8:	f000 ff54 	bl	8001494 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80005ec:	2301      	movs	r3, #1
 80005ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005f0:	2301      	movs	r3, #1
 80005f2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80005f4:	2300      	movs	r3, #0
 80005f6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005f8:	463b      	mov	r3, r7
 80005fa:	4619      	mov	r1, r3
 80005fc:	4805      	ldr	r0, [pc, #20]	@ (8000614 <MX_ADC1_Init+0x9c>)
 80005fe:	f001 fb6d 	bl	8001cdc <HAL_ADC_ConfigChannel>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000608:	f000 ff44 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800060c:	bf00      	nop
 800060e:	3710      	adds	r7, #16
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	20000038 	.word	0x20000038
 8000618:	40012000 	.word	0x40012000

0800061c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b08a      	sub	sp, #40	@ 0x28
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000624:	f107 0314 	add.w	r3, r7, #20
 8000628:	2200      	movs	r2, #0
 800062a:	601a      	str	r2, [r3, #0]
 800062c:	605a      	str	r2, [r3, #4]
 800062e:	609a      	str	r2, [r3, #8]
 8000630:	60da      	str	r2, [r3, #12]
 8000632:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4a2f      	ldr	r2, [pc, #188]	@ (80006f8 <HAL_ADC_MspInit+0xdc>)
 800063a:	4293      	cmp	r3, r2
 800063c:	d157      	bne.n	80006ee <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800063e:	2300      	movs	r3, #0
 8000640:	613b      	str	r3, [r7, #16]
 8000642:	4b2e      	ldr	r3, [pc, #184]	@ (80006fc <HAL_ADC_MspInit+0xe0>)
 8000644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000646:	4a2d      	ldr	r2, [pc, #180]	@ (80006fc <HAL_ADC_MspInit+0xe0>)
 8000648:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800064c:	6453      	str	r3, [r2, #68]	@ 0x44
 800064e:	4b2b      	ldr	r3, [pc, #172]	@ (80006fc <HAL_ADC_MspInit+0xe0>)
 8000650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000652:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000656:	613b      	str	r3, [r7, #16]
 8000658:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800065a:	2300      	movs	r3, #0
 800065c:	60fb      	str	r3, [r7, #12]
 800065e:	4b27      	ldr	r3, [pc, #156]	@ (80006fc <HAL_ADC_MspInit+0xe0>)
 8000660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000662:	4a26      	ldr	r2, [pc, #152]	@ (80006fc <HAL_ADC_MspInit+0xe0>)
 8000664:	f043 0301 	orr.w	r3, r3, #1
 8000668:	6313      	str	r3, [r2, #48]	@ 0x30
 800066a:	4b24      	ldr	r3, [pc, #144]	@ (80006fc <HAL_ADC_MspInit+0xe0>)
 800066c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066e:	f003 0301 	and.w	r3, r3, #1
 8000672:	60fb      	str	r3, [r7, #12]
 8000674:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000676:	2302      	movs	r3, #2
 8000678:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800067a:	2303      	movs	r3, #3
 800067c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067e:	2300      	movs	r3, #0
 8000680:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000682:	f107 0314 	add.w	r3, r7, #20
 8000686:	4619      	mov	r1, r3
 8000688:	481d      	ldr	r0, [pc, #116]	@ (8000700 <HAL_ADC_MspInit+0xe4>)
 800068a:	f002 fa49 	bl	8002b20 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800068e:	4b1d      	ldr	r3, [pc, #116]	@ (8000704 <HAL_ADC_MspInit+0xe8>)
 8000690:	4a1d      	ldr	r2, [pc, #116]	@ (8000708 <HAL_ADC_MspInit+0xec>)
 8000692:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000694:	4b1b      	ldr	r3, [pc, #108]	@ (8000704 <HAL_ADC_MspInit+0xe8>)
 8000696:	2200      	movs	r2, #0
 8000698:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800069a:	4b1a      	ldr	r3, [pc, #104]	@ (8000704 <HAL_ADC_MspInit+0xe8>)
 800069c:	2200      	movs	r2, #0
 800069e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80006a0:	4b18      	ldr	r3, [pc, #96]	@ (8000704 <HAL_ADC_MspInit+0xe8>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80006a6:	4b17      	ldr	r3, [pc, #92]	@ (8000704 <HAL_ADC_MspInit+0xe8>)
 80006a8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80006ac:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80006ae:	4b15      	ldr	r3, [pc, #84]	@ (8000704 <HAL_ADC_MspInit+0xe8>)
 80006b0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80006b4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006b6:	4b13      	ldr	r3, [pc, #76]	@ (8000704 <HAL_ADC_MspInit+0xe8>)
 80006b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80006bc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80006be:	4b11      	ldr	r3, [pc, #68]	@ (8000704 <HAL_ADC_MspInit+0xe8>)
 80006c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006c4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80006c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000704 <HAL_ADC_MspInit+0xe8>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80006cc:	4b0d      	ldr	r3, [pc, #52]	@ (8000704 <HAL_ADC_MspInit+0xe8>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006d2:	480c      	ldr	r0, [pc, #48]	@ (8000704 <HAL_ADC_MspInit+0xe8>)
 80006d4:	f001 feb4 	bl	8002440 <HAL_DMA_Init>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80006de:	f000 fed9 	bl	8001494 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	4a07      	ldr	r2, [pc, #28]	@ (8000704 <HAL_ADC_MspInit+0xe8>)
 80006e6:	639a      	str	r2, [r3, #56]	@ 0x38
 80006e8:	4a06      	ldr	r2, [pc, #24]	@ (8000704 <HAL_ADC_MspInit+0xe8>)
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006ee:	bf00      	nop
 80006f0:	3728      	adds	r7, #40	@ 0x28
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	40012000 	.word	0x40012000
 80006fc:	40023800 	.word	0x40023800
 8000700:	40020000 	.word	0x40020000
 8000704:	20000080 	.word	0x20000080
 8000708:	40026410 	.word	0x40026410

0800070c <init_AudioReset>:
#include "i2s.h"
#include "spi.h"
#include "usb_host.h"
#include "gpio.h"
#include "audio.h"
void init_AudioReset() {
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8000710:	2201      	movs	r2, #1
 8000712:	2110      	movs	r1, #16
 8000714:	4802      	ldr	r0, [pc, #8]	@ (8000720 <init_AudioReset+0x14>)
 8000716:	f002 fb9f 	bl	8002e58 <HAL_GPIO_WritePin>
}
 800071a:	bf00      	nop
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	40020c00 	.word	0x40020c00

08000724 <configAudio>:
void configAudio() {
 8000724:	b580      	push	{r7, lr}
 8000726:	b084      	sub	sp, #16
 8000728:	af02      	add	r7, sp, #8
    uint8_t bytes[2];
    init_AudioReset();
 800072a:	f7ff ffef 	bl	800070c <init_AudioReset>

    /* Power sequence */
    // Set Power Control Register to "on" state
    bytes[0] = 0x02;
 800072e:	2302      	movs	r3, #2
 8000730:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x01;
 8000732:	2301      	movs	r3, #1
 8000734:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000736:	1d3a      	adds	r2, r7, #4
 8000738:	2364      	movs	r3, #100	@ 0x64
 800073a:	9300      	str	r3, [sp, #0]
 800073c:	2302      	movs	r3, #2
 800073e:	2194      	movs	r1, #148	@ 0x94
 8000740:	486f      	ldr	r0, [pc, #444]	@ (8000900 <configAudio+0x1dc>)
 8000742:	f004 fa8d 	bl	8004c60 <HAL_I2C_Master_Transmit>

    /* Initialization sequence */
    bytes[0] = 0x00;
 8000746:	2300      	movs	r3, #0
 8000748:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x99;
 800074a:	2399      	movs	r3, #153	@ 0x99
 800074c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 800074e:	1d3a      	adds	r2, r7, #4
 8000750:	2364      	movs	r3, #100	@ 0x64
 8000752:	9300      	str	r3, [sp, #0]
 8000754:	2302      	movs	r3, #2
 8000756:	2194      	movs	r1, #148	@ 0x94
 8000758:	4869      	ldr	r0, [pc, #420]	@ (8000900 <configAudio+0x1dc>)
 800075a:	f004 fa81 	bl	8004c60 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x47;
 800075e:	2347      	movs	r3, #71	@ 0x47
 8000760:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x80;
 8000762:	2380      	movs	r3, #128	@ 0x80
 8000764:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000766:	1d3a      	adds	r2, r7, #4
 8000768:	2364      	movs	r3, #100	@ 0x64
 800076a:	9300      	str	r3, [sp, #0]
 800076c:	2302      	movs	r3, #2
 800076e:	2194      	movs	r1, #148	@ 0x94
 8000770:	4863      	ldr	r0, [pc, #396]	@ (8000900 <configAudio+0x1dc>)
 8000772:	f004 fa75 	bl	8004c60 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x32;
 8000776:	2332      	movs	r3, #50	@ 0x32
 8000778:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x80;
 800077a:	2380      	movs	r3, #128	@ 0x80
 800077c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 800077e:	1d3a      	adds	r2, r7, #4
 8000780:	2364      	movs	r3, #100	@ 0x64
 8000782:	9300      	str	r3, [sp, #0]
 8000784:	2302      	movs	r3, #2
 8000786:	2194      	movs	r1, #148	@ 0x94
 8000788:	485d      	ldr	r0, [pc, #372]	@ (8000900 <configAudio+0x1dc>)
 800078a:	f004 fa69 	bl	8004c60 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x32;
 800078e:	2332      	movs	r3, #50	@ 0x32
 8000790:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x00;
 8000792:	2300      	movs	r3, #0
 8000794:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000796:	1d3a      	adds	r2, r7, #4
 8000798:	2364      	movs	r3, #100	@ 0x64
 800079a:	9300      	str	r3, [sp, #0]
 800079c:	2302      	movs	r3, #2
 800079e:	2194      	movs	r1, #148	@ 0x94
 80007a0:	4857      	ldr	r0, [pc, #348]	@ (8000900 <configAudio+0x1dc>)
 80007a2:	f004 fa5d 	bl	8004c60 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x00;
 80007a6:	2300      	movs	r3, #0
 80007a8:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x00;
 80007aa:	2300      	movs	r3, #0
 80007ac:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 80007ae:	1d3a      	adds	r2, r7, #4
 80007b0:	2364      	movs	r3, #100	@ 0x64
 80007b2:	9300      	str	r3, [sp, #0]
 80007b4:	2302      	movs	r3, #2
 80007b6:	2194      	movs	r1, #148	@ 0x94
 80007b8:	4851      	ldr	r0, [pc, #324]	@ (8000900 <configAudio+0x1dc>)
 80007ba:	f004 fa51 	bl	8004c60 <HAL_I2C_Master_Transmit>

    /* Ctl registers configuration */
    bytes[0] = 0x04;
 80007be:	2304      	movs	r3, #4
 80007c0:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0xAF;
 80007c2:	23af      	movs	r3, #175	@ 0xaf
 80007c4:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 80007c6:	1d3a      	adds	r2, r7, #4
 80007c8:	2364      	movs	r3, #100	@ 0x64
 80007ca:	9300      	str	r3, [sp, #0]
 80007cc:	2302      	movs	r3, #2
 80007ce:	2194      	movs	r1, #148	@ 0x94
 80007d0:	484b      	ldr	r0, [pc, #300]	@ (8000900 <configAudio+0x1dc>)
 80007d2:	f004 fa45 	bl	8004c60 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x0D;
 80007d6:	230d      	movs	r3, #13
 80007d8:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x70;
 80007da:	2370      	movs	r3, #112	@ 0x70
 80007dc:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 80007de:	1d3a      	adds	r2, r7, #4
 80007e0:	2364      	movs	r3, #100	@ 0x64
 80007e2:	9300      	str	r3, [sp, #0]
 80007e4:	2302      	movs	r3, #2
 80007e6:	2194      	movs	r1, #148	@ 0x94
 80007e8:	4845      	ldr	r0, [pc, #276]	@ (8000900 <configAudio+0x1dc>)
 80007ea:	f004 fa39 	bl	8004c60 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x05;
 80007ee:	2305      	movs	r3, #5
 80007f0:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x81;
 80007f2:	2381      	movs	r3, #129	@ 0x81
 80007f4:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 80007f6:	1d3a      	adds	r2, r7, #4
 80007f8:	2364      	movs	r3, #100	@ 0x64
 80007fa:	9300      	str	r3, [sp, #0]
 80007fc:	2302      	movs	r3, #2
 80007fe:	2194      	movs	r1, #148	@ 0x94
 8000800:	483f      	ldr	r0, [pc, #252]	@ (8000900 <configAudio+0x1dc>)
 8000802:	f004 fa2d 	bl	8004c60 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x06;
 8000806:	2306      	movs	r3, #6
 8000808:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x07;
 800080a:	2307      	movs	r3, #7
 800080c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 800080e:	1d3a      	adds	r2, r7, #4
 8000810:	2364      	movs	r3, #100	@ 0x64
 8000812:	9300      	str	r3, [sp, #0]
 8000814:	2302      	movs	r3, #2
 8000816:	2194      	movs	r1, #148	@ 0x94
 8000818:	4839      	ldr	r0, [pc, #228]	@ (8000900 <configAudio+0x1dc>)
 800081a:	f004 fa21 	bl	8004c60 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x0A;
 800081e:	230a      	movs	r3, #10
 8000820:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x00;
 8000822:	2300      	movs	r3, #0
 8000824:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000826:	1d3a      	adds	r2, r7, #4
 8000828:	2364      	movs	r3, #100	@ 0x64
 800082a:	9300      	str	r3, [sp, #0]
 800082c:	2302      	movs	r3, #2
 800082e:	2194      	movs	r1, #148	@ 0x94
 8000830:	4833      	ldr	r0, [pc, #204]	@ (8000900 <configAudio+0x1dc>)
 8000832:	f004 fa15 	bl	8004c60 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x27;
 8000836:	2327      	movs	r3, #39	@ 0x27
 8000838:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x00;
 800083a:	2300      	movs	r3, #0
 800083c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 800083e:	1d3a      	adds	r2, r7, #4
 8000840:	2364      	movs	r3, #100	@ 0x64
 8000842:	9300      	str	r3, [sp, #0]
 8000844:	2302      	movs	r3, #2
 8000846:	2194      	movs	r1, #148	@ 0x94
 8000848:	482d      	ldr	r0, [pc, #180]	@ (8000900 <configAudio+0x1dc>)
 800084a:	f004 fa09 	bl	8004c60 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x1F;
 800084e:	231f      	movs	r3, #31
 8000850:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x0F;
 8000852:	230f      	movs	r3, #15
 8000854:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000856:	1d3a      	adds	r2, r7, #4
 8000858:	2364      	movs	r3, #100	@ 0x64
 800085a:	9300      	str	r3, [sp, #0]
 800085c:	2302      	movs	r3, #2
 800085e:	2194      	movs	r1, #148	@ 0x94
 8000860:	4827      	ldr	r0, [pc, #156]	@ (8000900 <configAudio+0x1dc>)
 8000862:	f004 f9fd 	bl	8004c60 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x22;
 8000866:	2322      	movs	r3, #34	@ 0x22
 8000868:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0xC0;
 800086a:	23c0      	movs	r3, #192	@ 0xc0
 800086c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 800086e:	1d3a      	adds	r2, r7, #4
 8000870:	2364      	movs	r3, #100	@ 0x64
 8000872:	9300      	str	r3, [sp, #0]
 8000874:	2302      	movs	r3, #2
 8000876:	2194      	movs	r1, #148	@ 0x94
 8000878:	4821      	ldr	r0, [pc, #132]	@ (8000900 <configAudio+0x1dc>)
 800087a:	f004 f9f1 	bl	8004c60 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x14;
 800087e:	2314      	movs	r3, #20
 8000880:	713b      	strb	r3, [r7, #4]
    bytes[1] = 2;
 8000882:	2302      	movs	r3, #2
 8000884:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000886:	1d3a      	adds	r2, r7, #4
 8000888:	2364      	movs	r3, #100	@ 0x64
 800088a:	9300      	str	r3, [sp, #0]
 800088c:	2302      	movs	r3, #2
 800088e:	2194      	movs	r1, #148	@ 0x94
 8000890:	481b      	ldr	r0, [pc, #108]	@ (8000900 <configAudio+0x1dc>)
 8000892:	f004 f9e5 	bl	8004c60 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x15;
 8000896:	2315      	movs	r3, #21
 8000898:	713b      	strb	r3, [r7, #4]
    bytes[1] = 2;
 800089a:	2302      	movs	r3, #2
 800089c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 800089e:	1d3a      	adds	r2, r7, #4
 80008a0:	2364      	movs	r3, #100	@ 0x64
 80008a2:	9300      	str	r3, [sp, #0]
 80008a4:	2302      	movs	r3, #2
 80008a6:	2194      	movs	r1, #148	@ 0x94
 80008a8:	4815      	ldr	r0, [pc, #84]	@ (8000900 <configAudio+0x1dc>)
 80008aa:	f004 f9d9 	bl	8004c60 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x20;
 80008ae:	2320      	movs	r3, #32
 80008b0:	713b      	strb	r3, [r7, #4]
    bytes[1] = 24;
 80008b2:	2318      	movs	r3, #24
 80008b4:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 80008b6:	1d3a      	adds	r2, r7, #4
 80008b8:	2364      	movs	r3, #100	@ 0x64
 80008ba:	9300      	str	r3, [sp, #0]
 80008bc:	2302      	movs	r3, #2
 80008be:	2194      	movs	r1, #148	@ 0x94
 80008c0:	480f      	ldr	r0, [pc, #60]	@ (8000900 <configAudio+0x1dc>)
 80008c2:	f004 f9cd 	bl	8004c60 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x21;
 80008c6:	2321      	movs	r3, #33	@ 0x21
 80008c8:	713b      	strb	r3, [r7, #4]
    bytes[1] = 24;
 80008ca:	2318      	movs	r3, #24
 80008cc:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 80008ce:	1d3a      	adds	r2, r7, #4
 80008d0:	2364      	movs	r3, #100	@ 0x64
 80008d2:	9300      	str	r3, [sp, #0]
 80008d4:	2302      	movs	r3, #2
 80008d6:	2194      	movs	r1, #148	@ 0x94
 80008d8:	4809      	ldr	r0, [pc, #36]	@ (8000900 <configAudio+0x1dc>)
 80008da:	f004 f9c1 	bl	8004c60 <HAL_I2C_Master_Transmit>

    /* Power up */
    bytes[0] = 0x02;
 80008de:	2302      	movs	r3, #2
 80008e0:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x9E;
 80008e2:	239e      	movs	r3, #158	@ 0x9e
 80008e4:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 80008e6:	1d3a      	adds	r2, r7, #4
 80008e8:	2364      	movs	r3, #100	@ 0x64
 80008ea:	9300      	str	r3, [sp, #0]
 80008ec:	2302      	movs	r3, #2
 80008ee:	2194      	movs	r1, #148	@ 0x94
 80008f0:	4803      	ldr	r0, [pc, #12]	@ (8000900 <configAudio+0x1dc>)
 80008f2:	f004 f9b5 	bl	8004c60 <HAL_I2C_Master_Transmit>
}
 80008f6:	bf00      	nop
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	200000e0 	.word	0x200000e0

08000904 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800090a:	2300      	movs	r3, #0
 800090c:	607b      	str	r3, [r7, #4]
 800090e:	4b1b      	ldr	r3, [pc, #108]	@ (800097c <MX_DMA_Init+0x78>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000912:	4a1a      	ldr	r2, [pc, #104]	@ (800097c <MX_DMA_Init+0x78>)
 8000914:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000918:	6313      	str	r3, [r2, #48]	@ 0x30
 800091a:	4b18      	ldr	r3, [pc, #96]	@ (800097c <MX_DMA_Init+0x78>)
 800091c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000922:	607b      	str	r3, [r7, #4]
 8000924:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	603b      	str	r3, [r7, #0]
 800092a:	4b14      	ldr	r3, [pc, #80]	@ (800097c <MX_DMA_Init+0x78>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800092e:	4a13      	ldr	r2, [pc, #76]	@ (800097c <MX_DMA_Init+0x78>)
 8000930:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000934:	6313      	str	r3, [r2, #48]	@ 0x30
 8000936:	4b11      	ldr	r3, [pc, #68]	@ (800097c <MX_DMA_Init+0x78>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800093e:	603b      	str	r3, [r7, #0]
 8000940:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000942:	2200      	movs	r2, #0
 8000944:	2100      	movs	r1, #0
 8000946:	2011      	movs	r0, #17
 8000948:	f001 fd43 	bl	80023d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800094c:	2011      	movs	r0, #17
 800094e:	f001 fd5c 	bl	800240a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8000952:	2200      	movs	r2, #0
 8000954:	2100      	movs	r1, #0
 8000956:	202f      	movs	r0, #47	@ 0x2f
 8000958:	f001 fd3b 	bl	80023d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 800095c:	202f      	movs	r0, #47	@ 0x2f
 800095e:	f001 fd54 	bl	800240a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000962:	2200      	movs	r2, #0
 8000964:	2100      	movs	r1, #0
 8000966:	2038      	movs	r0, #56	@ 0x38
 8000968:	f001 fd33 	bl	80023d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800096c:	2038      	movs	r0, #56	@ 0x38
 800096e:	f001 fd4c 	bl	800240a <HAL_NVIC_EnableIRQ>

}
 8000972:	bf00      	nop
 8000974:	3708      	adds	r7, #8
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	40023800 	.word	0x40023800

08000980 <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b08c      	sub	sp, #48	@ 0x30
 8000984:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000986:	f107 031c 	add.w	r3, r7, #28
 800098a:	2200      	movs	r2, #0
 800098c:	601a      	str	r2, [r3, #0]
 800098e:	605a      	str	r2, [r3, #4]
 8000990:	609a      	str	r2, [r3, #8]
 8000992:	60da      	str	r2, [r3, #12]
 8000994:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000996:	2300      	movs	r3, #0
 8000998:	61bb      	str	r3, [r7, #24]
 800099a:	4b72      	ldr	r3, [pc, #456]	@ (8000b64 <MX_GPIO_Init+0x1e4>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099e:	4a71      	ldr	r2, [pc, #452]	@ (8000b64 <MX_GPIO_Init+0x1e4>)
 80009a0:	f043 0310 	orr.w	r3, r3, #16
 80009a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009a6:	4b6f      	ldr	r3, [pc, #444]	@ (8000b64 <MX_GPIO_Init+0x1e4>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009aa:	f003 0310 	and.w	r3, r3, #16
 80009ae:	61bb      	str	r3, [r7, #24]
 80009b0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009b2:	2300      	movs	r3, #0
 80009b4:	617b      	str	r3, [r7, #20]
 80009b6:	4b6b      	ldr	r3, [pc, #428]	@ (8000b64 <MX_GPIO_Init+0x1e4>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ba:	4a6a      	ldr	r2, [pc, #424]	@ (8000b64 <MX_GPIO_Init+0x1e4>)
 80009bc:	f043 0304 	orr.w	r3, r3, #4
 80009c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009c2:	4b68      	ldr	r3, [pc, #416]	@ (8000b64 <MX_GPIO_Init+0x1e4>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c6:	f003 0304 	and.w	r3, r3, #4
 80009ca:	617b      	str	r3, [r7, #20]
 80009cc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009ce:	2300      	movs	r3, #0
 80009d0:	613b      	str	r3, [r7, #16]
 80009d2:	4b64      	ldr	r3, [pc, #400]	@ (8000b64 <MX_GPIO_Init+0x1e4>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d6:	4a63      	ldr	r2, [pc, #396]	@ (8000b64 <MX_GPIO_Init+0x1e4>)
 80009d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009de:	4b61      	ldr	r3, [pc, #388]	@ (8000b64 <MX_GPIO_Init+0x1e4>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009e6:	613b      	str	r3, [r7, #16]
 80009e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ea:	2300      	movs	r3, #0
 80009ec:	60fb      	str	r3, [r7, #12]
 80009ee:	4b5d      	ldr	r3, [pc, #372]	@ (8000b64 <MX_GPIO_Init+0x1e4>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f2:	4a5c      	ldr	r2, [pc, #368]	@ (8000b64 <MX_GPIO_Init+0x1e4>)
 80009f4:	f043 0301 	orr.w	r3, r3, #1
 80009f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009fa:	4b5a      	ldr	r3, [pc, #360]	@ (8000b64 <MX_GPIO_Init+0x1e4>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fe:	f003 0301 	and.w	r3, r3, #1
 8000a02:	60fb      	str	r3, [r7, #12]
 8000a04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	60bb      	str	r3, [r7, #8]
 8000a0a:	4b56      	ldr	r3, [pc, #344]	@ (8000b64 <MX_GPIO_Init+0x1e4>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0e:	4a55      	ldr	r2, [pc, #340]	@ (8000b64 <MX_GPIO_Init+0x1e4>)
 8000a10:	f043 0302 	orr.w	r3, r3, #2
 8000a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a16:	4b53      	ldr	r3, [pc, #332]	@ (8000b64 <MX_GPIO_Init+0x1e4>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1a:	f003 0302 	and.w	r3, r3, #2
 8000a1e:	60bb      	str	r3, [r7, #8]
 8000a20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	607b      	str	r3, [r7, #4]
 8000a26:	4b4f      	ldr	r3, [pc, #316]	@ (8000b64 <MX_GPIO_Init+0x1e4>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a2a:	4a4e      	ldr	r2, [pc, #312]	@ (8000b64 <MX_GPIO_Init+0x1e4>)
 8000a2c:	f043 0308 	orr.w	r3, r3, #8
 8000a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a32:	4b4c      	ldr	r3, [pc, #304]	@ (8000b64 <MX_GPIO_Init+0x1e4>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a36:	f003 0308 	and.w	r3, r3, #8
 8000a3a:	607b      	str	r3, [r7, #4]
 8000a3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	2108      	movs	r1, #8
 8000a42:	4849      	ldr	r0, [pc, #292]	@ (8000b68 <MX_GPIO_Init+0x1e8>)
 8000a44:	f002 fa08 	bl	8002e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000a48:	2201      	movs	r2, #1
 8000a4a:	2101      	movs	r1, #1
 8000a4c:	4847      	ldr	r0, [pc, #284]	@ (8000b6c <MX_GPIO_Init+0x1ec>)
 8000a4e:	f002 fa03 	bl	8002e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a52:	2200      	movs	r2, #0
 8000a54:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000a58:	4845      	ldr	r0, [pc, #276]	@ (8000b70 <MX_GPIO_Init+0x1f0>)
 8000a5a:	f002 f9fd 	bl	8002e58 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000a5e:	2308      	movs	r3, #8
 8000a60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a62:	2301      	movs	r3, #1
 8000a64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	2300      	movs	r3, #0
 8000a68:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000a6e:	f107 031c 	add.w	r3, r7, #28
 8000a72:	4619      	mov	r1, r3
 8000a74:	483c      	ldr	r0, [pc, #240]	@ (8000b68 <MX_GPIO_Init+0x1e8>)
 8000a76:	f002 f853 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a82:	2300      	movs	r3, #0
 8000a84:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a86:	2300      	movs	r3, #0
 8000a88:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a8a:	f107 031c 	add.w	r3, r7, #28
 8000a8e:	4619      	mov	r1, r3
 8000a90:	4836      	ldr	r0, [pc, #216]	@ (8000b6c <MX_GPIO_Init+0x1ec>)
 8000a92:	f002 f845 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000a96:	2308      	movs	r3, #8
 8000a98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a9a:	2302      	movs	r3, #2
 8000a9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000aa6:	2305      	movs	r3, #5
 8000aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000aaa:	f107 031c 	add.w	r3, r7, #28
 8000aae:	4619      	mov	r1, r3
 8000ab0:	482e      	ldr	r0, [pc, #184]	@ (8000b6c <MX_GPIO_Init+0x1ec>)
 8000ab2:	f002 f835 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000aba:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000abe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ac4:	f107 031c 	add.w	r3, r7, #28
 8000ac8:	4619      	mov	r1, r3
 8000aca:	482a      	ldr	r0, [pc, #168]	@ (8000b74 <MX_GPIO_Init+0x1f4>)
 8000acc:	f002 f828 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000ad0:	2304      	movs	r3, #4
 8000ad2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000adc:	f107 031c 	add.w	r3, r7, #28
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4825      	ldr	r0, [pc, #148]	@ (8000b78 <MX_GPIO_Init+0x1f8>)
 8000ae4:	f002 f81c 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000ae8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000aec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aee:	2302      	movs	r3, #2
 8000af0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af2:	2300      	movs	r3, #0
 8000af4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af6:	2300      	movs	r3, #0
 8000af8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000afa:	2305      	movs	r3, #5
 8000afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000afe:	f107 031c 	add.w	r3, r7, #28
 8000b02:	4619      	mov	r1, r3
 8000b04:	481c      	ldr	r0, [pc, #112]	@ (8000b78 <MX_GPIO_Init+0x1f8>)
 8000b06:	f002 f80b 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000b0a:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000b0e:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b10:	2301      	movs	r3, #1
 8000b12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b14:	2300      	movs	r3, #0
 8000b16:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b1c:	f107 031c 	add.w	r3, r7, #28
 8000b20:	4619      	mov	r1, r3
 8000b22:	4813      	ldr	r0, [pc, #76]	@ (8000b70 <MX_GPIO_Init+0x1f0>)
 8000b24:	f001 fffc 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000b28:	2320      	movs	r3, #32
 8000b2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b30:	2300      	movs	r3, #0
 8000b32:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b34:	f107 031c 	add.w	r3, r7, #28
 8000b38:	4619      	mov	r1, r3
 8000b3a:	480d      	ldr	r0, [pc, #52]	@ (8000b70 <MX_GPIO_Init+0x1f0>)
 8000b3c:	f001 fff0 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000b40:	2302      	movs	r3, #2
 8000b42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000b44:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000b48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000b4e:	f107 031c 	add.w	r3, r7, #28
 8000b52:	4619      	mov	r1, r3
 8000b54:	4804      	ldr	r0, [pc, #16]	@ (8000b68 <MX_GPIO_Init+0x1e8>)
 8000b56:	f001 ffe3 	bl	8002b20 <HAL_GPIO_Init>

}
 8000b5a:	bf00      	nop
 8000b5c:	3730      	adds	r7, #48	@ 0x30
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	40023800 	.word	0x40023800
 8000b68:	40021000 	.word	0x40021000
 8000b6c:	40020800 	.word	0x40020800
 8000b70:	40020c00 	.word	0x40020c00
 8000b74:	40020000 	.word	0x40020000
 8000b78:	40020400 	.word	0x40020400

08000b7c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b80:	4b12      	ldr	r3, [pc, #72]	@ (8000bcc <MX_I2C1_Init+0x50>)
 8000b82:	4a13      	ldr	r2, [pc, #76]	@ (8000bd0 <MX_I2C1_Init+0x54>)
 8000b84:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b86:	4b11      	ldr	r3, [pc, #68]	@ (8000bcc <MX_I2C1_Init+0x50>)
 8000b88:	4a12      	ldr	r2, [pc, #72]	@ (8000bd4 <MX_I2C1_Init+0x58>)
 8000b8a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000bcc <MX_I2C1_Init+0x50>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b92:	4b0e      	ldr	r3, [pc, #56]	@ (8000bcc <MX_I2C1_Init+0x50>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b98:	4b0c      	ldr	r3, [pc, #48]	@ (8000bcc <MX_I2C1_Init+0x50>)
 8000b9a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000b9e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ba0:	4b0a      	ldr	r3, [pc, #40]	@ (8000bcc <MX_I2C1_Init+0x50>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000ba6:	4b09      	ldr	r3, [pc, #36]	@ (8000bcc <MX_I2C1_Init+0x50>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bac:	4b07      	ldr	r3, [pc, #28]	@ (8000bcc <MX_I2C1_Init+0x50>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bb2:	4b06      	ldr	r3, [pc, #24]	@ (8000bcc <MX_I2C1_Init+0x50>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000bb8:	4804      	ldr	r0, [pc, #16]	@ (8000bcc <MX_I2C1_Init+0x50>)
 8000bba:	f003 ff0d 	bl	80049d8 <HAL_I2C_Init>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d001      	beq.n	8000bc8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000bc4:	f000 fc66 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000bc8:	bf00      	nop
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	200000e0 	.word	0x200000e0
 8000bd0:	40005400 	.word	0x40005400
 8000bd4:	000186a0 	.word	0x000186a0

08000bd8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b08a      	sub	sp, #40	@ 0x28
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be0:	f107 0314 	add.w	r3, r7, #20
 8000be4:	2200      	movs	r2, #0
 8000be6:	601a      	str	r2, [r3, #0]
 8000be8:	605a      	str	r2, [r3, #4]
 8000bea:	609a      	str	r2, [r3, #8]
 8000bec:	60da      	str	r2, [r3, #12]
 8000bee:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a19      	ldr	r2, [pc, #100]	@ (8000c5c <HAL_I2C_MspInit+0x84>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d12c      	bne.n	8000c54 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	613b      	str	r3, [r7, #16]
 8000bfe:	4b18      	ldr	r3, [pc, #96]	@ (8000c60 <HAL_I2C_MspInit+0x88>)
 8000c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c02:	4a17      	ldr	r2, [pc, #92]	@ (8000c60 <HAL_I2C_MspInit+0x88>)
 8000c04:	f043 0302 	orr.w	r3, r3, #2
 8000c08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c0a:	4b15      	ldr	r3, [pc, #84]	@ (8000c60 <HAL_I2C_MspInit+0x88>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0e:	f003 0302 	and.w	r3, r3, #2
 8000c12:	613b      	str	r3, [r7, #16]
 8000c14:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000c16:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000c1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c1c:	2312      	movs	r3, #18
 8000c1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c20:	2301      	movs	r3, #1
 8000c22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c24:	2300      	movs	r3, #0
 8000c26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c28:	2304      	movs	r3, #4
 8000c2a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c2c:	f107 0314 	add.w	r3, r7, #20
 8000c30:	4619      	mov	r1, r3
 8000c32:	480c      	ldr	r0, [pc, #48]	@ (8000c64 <HAL_I2C_MspInit+0x8c>)
 8000c34:	f001 ff74 	bl	8002b20 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c38:	2300      	movs	r3, #0
 8000c3a:	60fb      	str	r3, [r7, #12]
 8000c3c:	4b08      	ldr	r3, [pc, #32]	@ (8000c60 <HAL_I2C_MspInit+0x88>)
 8000c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c40:	4a07      	ldr	r2, [pc, #28]	@ (8000c60 <HAL_I2C_MspInit+0x88>)
 8000c42:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c46:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c48:	4b05      	ldr	r3, [pc, #20]	@ (8000c60 <HAL_I2C_MspInit+0x88>)
 8000c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000c54:	bf00      	nop
 8000c56:	3728      	adds	r7, #40	@ 0x28
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	40005400 	.word	0x40005400
 8000c60:	40023800 	.word	0x40023800
 8000c64:	40020400 	.word	0x40020400

08000c68 <MX_I2S3_Init>:
I2S_HandleTypeDef hi2s3;
DMA_HandleTypeDef hdma_spi3_tx;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000c6c:	4b13      	ldr	r3, [pc, #76]	@ (8000cbc <MX_I2S3_Init+0x54>)
 8000c6e:	4a14      	ldr	r2, [pc, #80]	@ (8000cc0 <MX_I2S3_Init+0x58>)
 8000c70:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000c72:	4b12      	ldr	r3, [pc, #72]	@ (8000cbc <MX_I2S3_Init+0x54>)
 8000c74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c78:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000c7a:	4b10      	ldr	r3, [pc, #64]	@ (8000cbc <MX_I2S3_Init+0x54>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000c80:	4b0e      	ldr	r3, [pc, #56]	@ (8000cbc <MX_I2S3_Init+0x54>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000c86:	4b0d      	ldr	r3, [pc, #52]	@ (8000cbc <MX_I2S3_Init+0x54>)
 8000c88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c8c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8000c8e:	4b0b      	ldr	r3, [pc, #44]	@ (8000cbc <MX_I2S3_Init+0x54>)
 8000c90:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8000c94:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000c96:	4b09      	ldr	r3, [pc, #36]	@ (8000cbc <MX_I2S3_Init+0x54>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000c9c:	4b07      	ldr	r3, [pc, #28]	@ (8000cbc <MX_I2S3_Init+0x54>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000ca2:	4b06      	ldr	r3, [pc, #24]	@ (8000cbc <MX_I2S3_Init+0x54>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000ca8:	4804      	ldr	r0, [pc, #16]	@ (8000cbc <MX_I2S3_Init+0x54>)
 8000caa:	f004 fb33 	bl	8005314 <HAL_I2S_Init>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8000cb4:	f000 fbee 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000cb8:	bf00      	nop
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	20000134 	.word	0x20000134
 8000cc0:	40003c00 	.word	0x40003c00

08000cc4 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b08e      	sub	sp, #56	@ 0x38
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ccc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	605a      	str	r2, [r3, #4]
 8000cd6:	609a      	str	r2, [r3, #8]
 8000cd8:	60da      	str	r2, [r3, #12]
 8000cda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cdc:	f107 0314 	add.w	r3, r7, #20
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	601a      	str	r2, [r3, #0]
 8000ce4:	605a      	str	r2, [r3, #4]
 8000ce6:	609a      	str	r2, [r3, #8]
 8000ce8:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4a49      	ldr	r2, [pc, #292]	@ (8000e14 <HAL_I2S_MspInit+0x150>)
 8000cf0:	4293      	cmp	r3, r2
 8000cf2:	f040 808b 	bne.w	8000e0c <HAL_I2S_MspInit+0x148>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000cfa:	23c0      	movs	r3, #192	@ 0xc0
 8000cfc:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000cfe:	2302      	movs	r3, #2
 8000d00:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d02:	f107 0314 	add.w	r3, r7, #20
 8000d06:	4618      	mov	r0, r3
 8000d08:	f005 fd34 	bl	8006774 <HAL_RCCEx_PeriphCLKConfig>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8000d12:	f000 fbbf 	bl	8001494 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000d16:	2300      	movs	r3, #0
 8000d18:	613b      	str	r3, [r7, #16]
 8000d1a:	4b3f      	ldr	r3, [pc, #252]	@ (8000e18 <HAL_I2S_MspInit+0x154>)
 8000d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d1e:	4a3e      	ldr	r2, [pc, #248]	@ (8000e18 <HAL_I2S_MspInit+0x154>)
 8000d20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d24:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d26:	4b3c      	ldr	r3, [pc, #240]	@ (8000e18 <HAL_I2S_MspInit+0x154>)
 8000d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d2a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d2e:	613b      	str	r3, [r7, #16]
 8000d30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	60fb      	str	r3, [r7, #12]
 8000d36:	4b38      	ldr	r3, [pc, #224]	@ (8000e18 <HAL_I2S_MspInit+0x154>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d3a:	4a37      	ldr	r2, [pc, #220]	@ (8000e18 <HAL_I2S_MspInit+0x154>)
 8000d3c:	f043 0301 	orr.w	r3, r3, #1
 8000d40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d42:	4b35      	ldr	r3, [pc, #212]	@ (8000e18 <HAL_I2S_MspInit+0x154>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d46:	f003 0301 	and.w	r3, r3, #1
 8000d4a:	60fb      	str	r3, [r7, #12]
 8000d4c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d4e:	2300      	movs	r3, #0
 8000d50:	60bb      	str	r3, [r7, #8]
 8000d52:	4b31      	ldr	r3, [pc, #196]	@ (8000e18 <HAL_I2S_MspInit+0x154>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d56:	4a30      	ldr	r2, [pc, #192]	@ (8000e18 <HAL_I2S_MspInit+0x154>)
 8000d58:	f043 0304 	orr.w	r3, r3, #4
 8000d5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d5e:	4b2e      	ldr	r3, [pc, #184]	@ (8000e18 <HAL_I2S_MspInit+0x154>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d62:	f003 0304 	and.w	r3, r3, #4
 8000d66:	60bb      	str	r3, [r7, #8]
 8000d68:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000d6a:	2310      	movs	r3, #16
 8000d6c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d6e:	2302      	movs	r3, #2
 8000d70:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d72:	2300      	movs	r3, #0
 8000d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d76:	2300      	movs	r3, #0
 8000d78:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d7a:	2306      	movs	r3, #6
 8000d7c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000d7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d82:	4619      	mov	r1, r3
 8000d84:	4825      	ldr	r0, [pc, #148]	@ (8000e1c <HAL_I2S_MspInit+0x158>)
 8000d86:	f001 fecb 	bl	8002b20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000d8a:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000d8e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d90:	2302      	movs	r3, #2
 8000d92:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d94:	2300      	movs	r3, #0
 8000d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d9c:	2306      	movs	r3, #6
 8000d9e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000da0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000da4:	4619      	mov	r1, r3
 8000da6:	481e      	ldr	r0, [pc, #120]	@ (8000e20 <HAL_I2S_MspInit+0x15c>)
 8000da8:	f001 feba 	bl	8002b20 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream7;
 8000dac:	4b1d      	ldr	r3, [pc, #116]	@ (8000e24 <HAL_I2S_MspInit+0x160>)
 8000dae:	4a1e      	ldr	r2, [pc, #120]	@ (8000e28 <HAL_I2S_MspInit+0x164>)
 8000db0:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8000db2:	4b1c      	ldr	r3, [pc, #112]	@ (8000e24 <HAL_I2S_MspInit+0x160>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000db8:	4b1a      	ldr	r3, [pc, #104]	@ (8000e24 <HAL_I2S_MspInit+0x160>)
 8000dba:	2240      	movs	r2, #64	@ 0x40
 8000dbc:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dbe:	4b19      	ldr	r3, [pc, #100]	@ (8000e24 <HAL_I2S_MspInit+0x160>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000dc4:	4b17      	ldr	r3, [pc, #92]	@ (8000e24 <HAL_I2S_MspInit+0x160>)
 8000dc6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000dca:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000dcc:	4b15      	ldr	r3, [pc, #84]	@ (8000e24 <HAL_I2S_MspInit+0x160>)
 8000dce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000dd2:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000dd4:	4b13      	ldr	r3, [pc, #76]	@ (8000e24 <HAL_I2S_MspInit+0x160>)
 8000dd6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000dda:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8000ddc:	4b11      	ldr	r3, [pc, #68]	@ (8000e24 <HAL_I2S_MspInit+0x160>)
 8000dde:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000de2:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000de4:	4b0f      	ldr	r3, [pc, #60]	@ (8000e24 <HAL_I2S_MspInit+0x160>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000dea:	4b0e      	ldr	r3, [pc, #56]	@ (8000e24 <HAL_I2S_MspInit+0x160>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8000df0:	480c      	ldr	r0, [pc, #48]	@ (8000e24 <HAL_I2S_MspInit+0x160>)
 8000df2:	f001 fb25 	bl	8002440 <HAL_DMA_Init>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <HAL_I2S_MspInit+0x13c>
    {
      Error_Handler();
 8000dfc:	f000 fb4a 	bl	8001494 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi3_tx);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	4a08      	ldr	r2, [pc, #32]	@ (8000e24 <HAL_I2S_MspInit+0x160>)
 8000e04:	639a      	str	r2, [r3, #56]	@ 0x38
 8000e06:	4a07      	ldr	r2, [pc, #28]	@ (8000e24 <HAL_I2S_MspInit+0x160>)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000e0c:	bf00      	nop
 8000e0e:	3738      	adds	r7, #56	@ 0x38
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	40003c00 	.word	0x40003c00
 8000e18:	40023800 	.word	0x40023800
 8000e1c:	40020000 	.word	0x40020000
 8000e20:	40020800 	.word	0x40020800
 8000e24:	2000017c 	.word	0x2000017c
 8000e28:	400260b8 	.word	0x400260b8

08000e2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b084      	sub	sp, #16
 8000e30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	q15_t number = 394;
 8000e32:	f44f 73c5 	mov.w	r3, #394	@ 0x18a
 8000e36:	81fb      	strh	r3, [r7, #14]
	int num = 2;
 8000e38:	2302      	movs	r3, #2
 8000e3a:	60bb      	str	r3, [r7, #8]
	q15_t output = number * 2;
 8000e3c:	89fb      	ldrh	r3, [r7, #14]
 8000e3e:	005b      	lsls	r3, r3, #1
 8000e40:	b29b      	uxth	r3, r3
 8000e42:	80fb      	strh	r3, [r7, #6]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e44:	f000 fd7a 	bl	800193c <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e48:	f000 f8e4 	bl	8001014 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e4c:	f7ff fd98 	bl	8000980 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e50:	f7ff fd58 	bl	8000904 <MX_DMA_Init>
  MX_I2C1_Init();
 8000e54:	f7ff fe92 	bl	8000b7c <MX_I2C1_Init>
  MX_I2S3_Init();
 8000e58:	f7ff ff06 	bl	8000c68 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000e5c:	f000 fb20 	bl	80014a0 <MX_SPI1_Init>
//  MX_USB_HOST_Init();
  MX_TIM2_Init();
 8000e60:	f000 fc2e 	bl	80016c0 <MX_TIM2_Init>
  MX_ADC1_Init();
 8000e64:	f7ff fb88 	bl	8000578 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000e68:	f000 fc96 	bl	8001798 <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */
  configAudio();
 8000e6c:	f7ff fc5a 	bl	8000724 <configAudio>
  init_highpass_filter();
 8000e70:	f000 fa4c 	bl	800130c <init_highpass_filter>
  arm_rfft_init_q15(&rfft_instance, FFT_SIZE, 0, 1);
 8000e74:	2301      	movs	r3, #1
 8000e76:	2200      	movs	r2, #0
 8000e78:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e7c:	4854      	ldr	r0, [pc, #336]	@ (8000fd0 <main+0x1a4>)
 8000e7e:	f007 fb3d 	bl	80084fc <arm_rfft_init_q15>

  HAL_TIM_Base_Start(&htim2);
 8000e82:	4854      	ldr	r0, [pc, #336]	@ (8000fd4 <main+0x1a8>)
 8000e84:	f005 fe90 	bl	8006ba8 <HAL_TIM_Base_Start>
  HAL_ADC_Start_DMA(&hadc1, adc_buffer, ADC_SIZE);
 8000e88:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e8c:	4952      	ldr	r1, [pc, #328]	@ (8000fd8 <main+0x1ac>)
 8000e8e:	4853      	ldr	r0, [pc, #332]	@ (8000fdc <main+0x1b0>)
 8000e90:	f000 fe0a 	bl	8001aa8 <HAL_ADC_Start_DMA>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (adc_half_flag == 1) {
 8000e94:	4b52      	ldr	r3, [pc, #328]	@ (8000fe0 <main+0x1b4>)
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	2b01      	cmp	r3, #1
 8000e9c:	d145      	bne.n	8000f2a <main+0xfe>
    	adc_half_flag = 0;
 8000e9e:	4b50      	ldr	r3, [pc, #320]	@ (8000fe0 <main+0x1b4>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	701a      	strb	r2, [r3, #0]
    	conv_flag = 0;
 8000ea4:	4b4f      	ldr	r3, [pc, #316]	@ (8000fe4 <main+0x1b8>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	701a      	strb	r2, [r3, #0]
    	last_systick = HAL_GetTick();
 8000eaa:	f000 fdad 	bl	8001a08 <HAL_GetTick>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	4a4d      	ldr	r2, [pc, #308]	@ (8000fe8 <main+0x1bc>)
 8000eb2:	6013      	str	r3, [r2, #0]

    	convert_to_q15(adc_buffer, conv_signal, ADC_SIZE);
 8000eb4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000eb8:	494c      	ldr	r1, [pc, #304]	@ (8000fec <main+0x1c0>)
 8000eba:	4847      	ldr	r0, [pc, #284]	@ (8000fd8 <main+0x1ac>)
 8000ebc:	f000 f914 	bl	80010e8 <convert_to_q15>
    	center_signal(conv_signal, ADC_SIZE/2);
 8000ec0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ec4:	4849      	ldr	r0, [pc, #292]	@ (8000fec <main+0x1c0>)
 8000ec6:	f000 f965 	bl	8001194 <center_signal>
    	apply_highpass_filter(conv_signal, filtered_signal, ADC_SIZE/2);
 8000eca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ece:	4948      	ldr	r1, [pc, #288]	@ (8000ff0 <main+0x1c4>)
 8000ed0:	4846      	ldr	r0, [pc, #280]	@ (8000fec <main+0x1c0>)
 8000ed2:	f000 fa09 	bl	80012e8 <apply_highpass_filter>
    	center_signal(filtered_signal, ADC_SIZE/2);
 8000ed6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000eda:	4845      	ldr	r0, [pc, #276]	@ (8000ff0 <main+0x1c4>)
 8000edc:	f000 f95a 	bl	8001194 <center_signal>

    	memcpy(fft_signal, filtered_signal, FFT_SIZE*sizeof(q15_t));
 8000ee0:	4a44      	ldr	r2, [pc, #272]	@ (8000ff4 <main+0x1c8>)
 8000ee2:	4b43      	ldr	r3, [pc, #268]	@ (8000ff0 <main+0x1c4>)
 8000ee4:	4610      	mov	r0, r2
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000eec:	461a      	mov	r2, r3
 8000eee:	f008 f8e5 	bl	80090bc <memcpy>
		rfft(fft_signal, fftOutput, magnitudeSpectrum);
 8000ef2:	4a41      	ldr	r2, [pc, #260]	@ (8000ff8 <main+0x1cc>)
 8000ef4:	4941      	ldr	r1, [pc, #260]	@ (8000ffc <main+0x1d0>)
 8000ef6:	483f      	ldr	r0, [pc, #252]	@ (8000ff4 <main+0x1c8>)
 8000ef8:	f000 fa1c 	bl	8001334 <rfft>
    	last_systick = HAL_GetTick();
 8000efc:	f000 fd84 	bl	8001a08 <HAL_GetTick>
 8000f00:	4603      	mov	r3, r0
 8000f02:	4a39      	ldr	r2, [pc, #228]	@ (8000fe8 <main+0x1bc>)
 8000f04:	6013      	str	r3, [r2, #0]
		peak_values_fft(magnitudeSpectrum);
 8000f06:	483c      	ldr	r0, [pc, #240]	@ (8000ff8 <main+0x1cc>)
 8000f08:	f000 fa32 	bl	8001370 <peak_values_fft>
    	offset_signal(filtered_signal, output_signal, ADC_SIZE/2);
 8000f0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f10:	493b      	ldr	r1, [pc, #236]	@ (8001000 <main+0x1d4>)
 8000f12:	4837      	ldr	r0, [pc, #220]	@ (8000ff0 <main+0x1c4>)
 8000f14:	f000 f96c 	bl	80011f0 <offset_signal>

//    	amplify_by_integer(output_signal, 4, ADC_SIZE/2);


		i2s_send_flag = 0; //DA KRENE PRVU POLOVICU
 8000f18:	4b3a      	ldr	r3, [pc, #232]	@ (8001004 <main+0x1d8>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	701a      	strb	r2, [r3, #0]

		convert_to_i2s(output_signal, i2s_signal, ADC_SIZE);
 8000f1e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f22:	4939      	ldr	r1, [pc, #228]	@ (8001008 <main+0x1dc>)
 8000f24:	4836      	ldr	r0, [pc, #216]	@ (8001000 <main+0x1d4>)
 8000f26:	f000 f97b 	bl	8001220 <convert_to_i2s>

    }

    if (adc_done_flag == 1) {
 8000f2a:	4b38      	ldr	r3, [pc, #224]	@ (800100c <main+0x1e0>)
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d1af      	bne.n	8000e94 <main+0x68>
    	adc_done_flag = 0;
 8000f34:	4b35      	ldr	r3, [pc, #212]	@ (800100c <main+0x1e0>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	701a      	strb	r2, [r3, #0]
    	conv_flag = 1;
 8000f3a:	4b2a      	ldr	r3, [pc, #168]	@ (8000fe4 <main+0x1b8>)
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	701a      	strb	r2, [r3, #0]

    	convert_to_q15(adc_buffer, conv_signal, ADC_SIZE);
 8000f40:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f44:	4929      	ldr	r1, [pc, #164]	@ (8000fec <main+0x1c0>)
 8000f46:	4824      	ldr	r0, [pc, #144]	@ (8000fd8 <main+0x1ac>)
 8000f48:	f000 f8ce 	bl	80010e8 <convert_to_q15>
    	center_signal(conv_signal, ADC_SIZE/2);
 8000f4c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f50:	4826      	ldr	r0, [pc, #152]	@ (8000fec <main+0x1c0>)
 8000f52:	f000 f91f 	bl	8001194 <center_signal>
    	apply_highpass_filter(conv_signal, filtered_signal, ADC_SIZE/2);
 8000f56:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f5a:	4925      	ldr	r1, [pc, #148]	@ (8000ff0 <main+0x1c4>)
 8000f5c:	4823      	ldr	r0, [pc, #140]	@ (8000fec <main+0x1c0>)
 8000f5e:	f000 f9c3 	bl	80012e8 <apply_highpass_filter>
    	center_signal(filtered_signal, ADC_SIZE/2);
 8000f62:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f66:	4822      	ldr	r0, [pc, #136]	@ (8000ff0 <main+0x1c4>)
 8000f68:	f000 f914 	bl	8001194 <center_signal>


    	memcpy(fft_signal, filtered_signal, FFT_SIZE*sizeof(q15_t));
 8000f6c:	4a21      	ldr	r2, [pc, #132]	@ (8000ff4 <main+0x1c8>)
 8000f6e:	4b20      	ldr	r3, [pc, #128]	@ (8000ff0 <main+0x1c4>)
 8000f70:	4610      	mov	r0, r2
 8000f72:	4619      	mov	r1, r3
 8000f74:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f78:	461a      	mov	r2, r3
 8000f7a:	f008 f89f 	bl	80090bc <memcpy>
		rfft(fft_signal, fftOutput, magnitudeSpectrum);
 8000f7e:	4a1e      	ldr	r2, [pc, #120]	@ (8000ff8 <main+0x1cc>)
 8000f80:	491e      	ldr	r1, [pc, #120]	@ (8000ffc <main+0x1d0>)
 8000f82:	481c      	ldr	r0, [pc, #112]	@ (8000ff4 <main+0x1c8>)
 8000f84:	f000 f9d6 	bl	8001334 <rfft>
    	last_systick = HAL_GetTick();
 8000f88:	f000 fd3e 	bl	8001a08 <HAL_GetTick>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	4a16      	ldr	r2, [pc, #88]	@ (8000fe8 <main+0x1bc>)
 8000f90:	6013      	str	r3, [r2, #0]
		peak_values_fft(magnitudeSpectrum);
 8000f92:	4819      	ldr	r0, [pc, #100]	@ (8000ff8 <main+0x1cc>)
 8000f94:	f000 f9ec 	bl	8001370 <peak_values_fft>
    	offset_signal(filtered_signal, output_signal, ADC_SIZE/2);
 8000f98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f9c:	4918      	ldr	r1, [pc, #96]	@ (8001000 <main+0x1d4>)
 8000f9e:	4814      	ldr	r0, [pc, #80]	@ (8000ff0 <main+0x1c4>)
 8000fa0:	f000 f926 	bl	80011f0 <offset_signal>

//    	amplify_by_integer(output_signal, 4, ADC_SIZE/2);
    	i2s_send_flag = 1; //DA KRENE DRUGU POLOVICU
 8000fa4:	4b17      	ldr	r3, [pc, #92]	@ (8001004 <main+0x1d8>)
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	701a      	strb	r2, [r3, #0]
    	convert_to_i2s(output_signal, i2s_signal, ADC_SIZE);
 8000faa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000fae:	4916      	ldr	r1, [pc, #88]	@ (8001008 <main+0x1dc>)
 8000fb0:	4813      	ldr	r0, [pc, #76]	@ (8001000 <main+0x1d4>)
 8000fb2:	f000 f935 	bl	8001220 <convert_to_i2s>
		if (flag_uart == 1) {
 8000fb6:	4b16      	ldr	r3, [pc, #88]	@ (8001010 <main+0x1e4>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	b2db      	uxtb	r3, r3
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	d102      	bne.n	8000fc6 <main+0x19a>
			callUart(i2s_signal);
 8000fc0:	4811      	ldr	r0, [pc, #68]	@ (8001008 <main+0x1dc>)
 8000fc2:	f000 fa17 	bl	80013f4 <callUart>
		}
		flag_uart = 0;
 8000fc6:	4b12      	ldr	r3, [pc, #72]	@ (8001010 <main+0x1e4>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	701a      	strb	r2, [r3, #0]
	  if (adc_half_flag == 1) {
 8000fcc:	e762      	b.n	8000e94 <main+0x68>
 8000fce:	bf00      	nop
 8000fd0:	200033ec 	.word	0x200033ec
 8000fd4:	20003470 	.word	0x20003470
 8000fd8:	200001dc 	.word	0x200001dc
 8000fdc:	20000038 	.word	0x20000038
 8000fe0:	200033e2 	.word	0x200033e2
 8000fe4:	200033e4 	.word	0x200033e4
 8000fe8:	200033e8 	.word	0x200033e8
 8000fec:	200009dc 	.word	0x200009dc
 8000ff0:	200011dc 	.word	0x200011dc
 8000ff4:	200025dc 	.word	0x200025dc
 8000ff8:	200031dc 	.word	0x200031dc
 8000ffc:	200029dc 	.word	0x200029dc
 8001000:	20000ddc 	.word	0x20000ddc
 8001004:	200033e5 	.word	0x200033e5
 8001008:	200015dc 	.word	0x200015dc
 800100c:	200033e3 	.word	0x200033e3
 8001010:	200033e6 	.word	0x200033e6

08001014 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b094      	sub	sp, #80	@ 0x50
 8001018:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800101a:	f107 0320 	add.w	r3, r7, #32
 800101e:	2230      	movs	r2, #48	@ 0x30
 8001020:	2100      	movs	r1, #0
 8001022:	4618      	mov	r0, r3
 8001024:	f008 f81e 	bl	8009064 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001028:	f107 030c 	add.w	r3, r7, #12
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	605a      	str	r2, [r3, #4]
 8001032:	609a      	str	r2, [r3, #8]
 8001034:	60da      	str	r2, [r3, #12]
 8001036:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001038:	2300      	movs	r3, #0
 800103a:	60bb      	str	r3, [r7, #8]
 800103c:	4b28      	ldr	r3, [pc, #160]	@ (80010e0 <SystemClock_Config+0xcc>)
 800103e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001040:	4a27      	ldr	r2, [pc, #156]	@ (80010e0 <SystemClock_Config+0xcc>)
 8001042:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001046:	6413      	str	r3, [r2, #64]	@ 0x40
 8001048:	4b25      	ldr	r3, [pc, #148]	@ (80010e0 <SystemClock_Config+0xcc>)
 800104a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800104c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001050:	60bb      	str	r3, [r7, #8]
 8001052:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001054:	2300      	movs	r3, #0
 8001056:	607b      	str	r3, [r7, #4]
 8001058:	4b22      	ldr	r3, [pc, #136]	@ (80010e4 <SystemClock_Config+0xd0>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a21      	ldr	r2, [pc, #132]	@ (80010e4 <SystemClock_Config+0xd0>)
 800105e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001062:	6013      	str	r3, [r2, #0]
 8001064:	4b1f      	ldr	r3, [pc, #124]	@ (80010e4 <SystemClock_Config+0xd0>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800106c:	607b      	str	r3, [r7, #4]
 800106e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001070:	2301      	movs	r3, #1
 8001072:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001074:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001078:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800107a:	2302      	movs	r3, #2
 800107c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800107e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001082:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001084:	2304      	movs	r3, #4
 8001086:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001088:	23a8      	movs	r3, #168	@ 0xa8
 800108a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800108c:	2302      	movs	r3, #2
 800108e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001090:	2307      	movs	r3, #7
 8001092:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001094:	f107 0320 	add.w	r3, r7, #32
 8001098:	4618      	mov	r0, r3
 800109a:	f004 fed3 	bl	8005e44 <HAL_RCC_OscConfig>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010a4:	f000 f9f6 	bl	8001494 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010a8:	230f      	movs	r3, #15
 80010aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010ac:	2302      	movs	r3, #2
 80010ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b0:	2300      	movs	r3, #0
 80010b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010b4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80010b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010c0:	f107 030c 	add.w	r3, r7, #12
 80010c4:	2105      	movs	r1, #5
 80010c6:	4618      	mov	r0, r3
 80010c8:	f005 f934 	bl	8006334 <HAL_RCC_ClockConfig>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80010d2:	f000 f9df 	bl	8001494 <Error_Handler>
  }
}
 80010d6:	bf00      	nop
 80010d8:	3750      	adds	r7, #80	@ 0x50
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40023800 	.word	0x40023800
 80010e4:	40007000 	.word	0x40007000

080010e8 <convert_to_q15>:
    }
}



void convert_to_q15(uint16_t *rawInput, q15_t *convertedSignal, int size) {
 80010e8:	b480      	push	{r7}
 80010ea:	b087      	sub	sp, #28
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	60f8      	str	r0, [r7, #12]
 80010f0:	60b9      	str	r1, [r7, #8]
 80010f2:	607a      	str	r2, [r7, #4]
    int i;
    if (conv_flag == 0) {
 80010f4:	4b25      	ldr	r3, [pc, #148]	@ (800118c <convert_to_q15+0xa4>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d11d      	bne.n	800113a <convert_to_q15+0x52>
    	for (i = 0; i < size / 2; i++) {
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]
 8001102:	e012      	b.n	800112a <convert_to_q15+0x42>
            convertedSignal[i] = (q15_t)((rawInput[i]) * master_volume);
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	005b      	lsls	r3, r3, #1
 8001108:	68fa      	ldr	r2, [r7, #12]
 800110a:	4413      	add	r3, r2
 800110c:	881b      	ldrh	r3, [r3, #0]
 800110e:	4a20      	ldr	r2, [pc, #128]	@ (8001190 <convert_to_q15+0xa8>)
 8001110:	7812      	ldrb	r2, [r2, #0]
 8001112:	fb13 f302 	smulbb	r3, r3, r2
 8001116:	b299      	uxth	r1, r3
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	005b      	lsls	r3, r3, #1
 800111c:	68ba      	ldr	r2, [r7, #8]
 800111e:	4413      	add	r3, r2
 8001120:	b20a      	sxth	r2, r1
 8001122:	801a      	strh	r2, [r3, #0]
    	for (i = 0; i < size / 2; i++) {
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	3301      	adds	r3, #1
 8001128:	617b      	str	r3, [r7, #20]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	0fda      	lsrs	r2, r3, #31
 800112e:	4413      	add	r3, r2
 8001130:	105b      	asrs	r3, r3, #1
 8001132:	461a      	mov	r2, r3
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	4293      	cmp	r3, r2
 8001138:	dbe4      	blt.n	8001104 <convert_to_q15+0x1c>
        }
    }
    if (conv_flag == 1) {
 800113a:	4b14      	ldr	r3, [pc, #80]	@ (800118c <convert_to_q15+0xa4>)
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	b2db      	uxtb	r3, r3
 8001140:	2b01      	cmp	r3, #1
 8001142:	d11c      	bne.n	800117e <convert_to_q15+0x96>
    	for (i = size / 2; i < size; i++) {
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	0fda      	lsrs	r2, r3, #31
 8001148:	4413      	add	r3, r2
 800114a:	105b      	asrs	r3, r3, #1
 800114c:	617b      	str	r3, [r7, #20]
 800114e:	e012      	b.n	8001176 <convert_to_q15+0x8e>
            convertedSignal[i] = (q15_t)((rawInput[i]) * master_volume);
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	005b      	lsls	r3, r3, #1
 8001154:	68fa      	ldr	r2, [r7, #12]
 8001156:	4413      	add	r3, r2
 8001158:	881b      	ldrh	r3, [r3, #0]
 800115a:	4a0d      	ldr	r2, [pc, #52]	@ (8001190 <convert_to_q15+0xa8>)
 800115c:	7812      	ldrb	r2, [r2, #0]
 800115e:	fb13 f302 	smulbb	r3, r3, r2
 8001162:	b299      	uxth	r1, r3
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	68ba      	ldr	r2, [r7, #8]
 800116a:	4413      	add	r3, r2
 800116c:	b20a      	sxth	r2, r1
 800116e:	801a      	strh	r2, [r3, #0]
    	for (i = size / 2; i < size; i++) {
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	3301      	adds	r3, #1
 8001174:	617b      	str	r3, [r7, #20]
 8001176:	697a      	ldr	r2, [r7, #20]
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	429a      	cmp	r2, r3
 800117c:	dbe8      	blt.n	8001150 <convert_to_q15+0x68>
        }
    }
}
 800117e:	bf00      	nop
 8001180:	371c      	adds	r7, #28
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	200033e4 	.word	0x200033e4
 8001190:	20000000 	.word	0x20000000

08001194 <center_signal>:
void center_signal(q15_t *input, uint16_t size) {
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	460b      	mov	r3, r1
 800119e:	807b      	strh	r3, [r7, #2]
    q15_t mean;
    arm_mean_q15(input, size, &mean);
 80011a0:	887b      	ldrh	r3, [r7, #2]
 80011a2:	f107 020c 	add.w	r2, r7, #12
 80011a6:	4619      	mov	r1, r3
 80011a8:	6878      	ldr	r0, [r7, #4]
 80011aa:	f007 f8c7 	bl	800833c <arm_mean_q15>
    for (uint16_t i = 0; i < size; i++) {
 80011ae:	2300      	movs	r3, #0
 80011b0:	81fb      	strh	r3, [r7, #14]
 80011b2:	e014      	b.n	80011de <center_signal+0x4a>
        input[i] -= mean; // Oduzimanje DC offseta
 80011b4:	89fb      	ldrh	r3, [r7, #14]
 80011b6:	005b      	lsls	r3, r3, #1
 80011b8:	687a      	ldr	r2, [r7, #4]
 80011ba:	4413      	add	r3, r2
 80011bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011c0:	b29a      	uxth	r2, r3
 80011c2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	1ad3      	subs	r3, r2, r3
 80011ca:	b299      	uxth	r1, r3
 80011cc:	89fb      	ldrh	r3, [r7, #14]
 80011ce:	005b      	lsls	r3, r3, #1
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	4413      	add	r3, r2
 80011d4:	b20a      	sxth	r2, r1
 80011d6:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < size; i++) {
 80011d8:	89fb      	ldrh	r3, [r7, #14]
 80011da:	3301      	adds	r3, #1
 80011dc:	81fb      	strh	r3, [r7, #14]
 80011de:	89fa      	ldrh	r2, [r7, #14]
 80011e0:	887b      	ldrh	r3, [r7, #2]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d3e6      	bcc.n	80011b4 <center_signal+0x20>
    }
}
 80011e6:	bf00      	nop
 80011e8:	bf00      	nop
 80011ea:	3710      	adds	r7, #16
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <offset_signal>:
void offset_signal(q15_t *input, q15_t *output, uint16_t size, q15_t offset) {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	4611      	mov	r1, r2
 80011fc:	461a      	mov	r2, r3
 80011fe:	460b      	mov	r3, r1
 8001200:	80fb      	strh	r3, [r7, #6]
 8001202:	4613      	mov	r3, r2
 8001204:	80bb      	strh	r3, [r7, #4]
	arm_offset_q15(input, -offset, output, size);
 8001206:	88bb      	ldrh	r3, [r7, #4]
 8001208:	425b      	negs	r3, r3
 800120a:	b29b      	uxth	r3, r3
 800120c:	b219      	sxth	r1, r3
 800120e:	88fb      	ldrh	r3, [r7, #6]
 8001210:	68ba      	ldr	r2, [r7, #8]
 8001212:	68f8      	ldr	r0, [r7, #12]
 8001214:	f007 fb76 	bl	8008904 <arm_offset_q15>
}
 8001218:	bf00      	nop
 800121a:	3710      	adds	r7, #16
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}

08001220 <convert_to_i2s>:
void convert_to_i2s(q15_t *rawInput, q15_t *convertedSignal, int size) {
 8001220:	b480      	push	{r7}
 8001222:	b089      	sub	sp, #36	@ 0x24
 8001224:	af00      	add	r7, sp, #0
 8001226:	60f8      	str	r0, [r7, #12]
 8001228:	60b9      	str	r1, [r7, #8]
 800122a:	607a      	str	r2, [r7, #4]
    int i = 0;
 800122c:	2300      	movs	r3, #0
 800122e:	61fb      	str	r3, [r7, #28]
    	if (i2s_send_flag == 0) {
 8001230:	4b2c      	ldr	r3, [pc, #176]	@ (80012e4 <convert_to_i2s+0xc4>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	b2db      	uxtb	r3, r3
 8001236:	2b00      	cmp	r3, #0
 8001238:	d123      	bne.n	8001282 <convert_to_i2s+0x62>
        	for (int j = 0; j < size; j += 2) {
 800123a:	2300      	movs	r3, #0
 800123c:	61bb      	str	r3, [r7, #24]
 800123e:	e01c      	b.n	800127a <convert_to_i2s+0x5a>
        		convertedSignal[j] = (q15_t)(rawInput[i]);
 8001240:	69fb      	ldr	r3, [r7, #28]
 8001242:	005b      	lsls	r3, r3, #1
 8001244:	68fa      	ldr	r2, [r7, #12]
 8001246:	441a      	add	r2, r3
 8001248:	69bb      	ldr	r3, [r7, #24]
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	68b9      	ldr	r1, [r7, #8]
 800124e:	440b      	add	r3, r1
 8001250:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001254:	801a      	strh	r2, [r3, #0]
        		convertedSignal[j+1] = (q15_t)(rawInput[i]);
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	005b      	lsls	r3, r3, #1
 800125a:	68fa      	ldr	r2, [r7, #12]
 800125c:	441a      	add	r2, r3
 800125e:	69bb      	ldr	r3, [r7, #24]
 8001260:	3301      	adds	r3, #1
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	68b9      	ldr	r1, [r7, #8]
 8001266:	440b      	add	r3, r1
 8001268:	f9b2 2000 	ldrsh.w	r2, [r2]
 800126c:	801a      	strh	r2, [r3, #0]
        		i++;
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	3301      	adds	r3, #1
 8001272:	61fb      	str	r3, [r7, #28]
        	for (int j = 0; j < size; j += 2) {
 8001274:	69bb      	ldr	r3, [r7, #24]
 8001276:	3302      	adds	r3, #2
 8001278:	61bb      	str	r3, [r7, #24]
 800127a:	69ba      	ldr	r2, [r7, #24]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	429a      	cmp	r2, r3
 8001280:	dbde      	blt.n	8001240 <convert_to_i2s+0x20>
        	}
    	}

    	if (i2s_send_flag == 1) {
 8001282:	4b18      	ldr	r3, [pc, #96]	@ (80012e4 <convert_to_i2s+0xc4>)
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	b2db      	uxtb	r3, r3
 8001288:	2b01      	cmp	r3, #1
 800128a:	d124      	bne.n	80012d6 <convert_to_i2s+0xb6>
        	for (int j = size; j < size*2; j += 2) {
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	617b      	str	r3, [r7, #20]
 8001290:	e01c      	b.n	80012cc <convert_to_i2s+0xac>
        		convertedSignal[j] = (q15_t)(rawInput[i]);
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	005b      	lsls	r3, r3, #1
 8001296:	68fa      	ldr	r2, [r7, #12]
 8001298:	441a      	add	r2, r3
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	005b      	lsls	r3, r3, #1
 800129e:	68b9      	ldr	r1, [r7, #8]
 80012a0:	440b      	add	r3, r1
 80012a2:	f9b2 2000 	ldrsh.w	r2, [r2]
 80012a6:	801a      	strh	r2, [r3, #0]
        		convertedSignal[j+1] = (q15_t)(rawInput[i]);
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	005b      	lsls	r3, r3, #1
 80012ac:	68fa      	ldr	r2, [r7, #12]
 80012ae:	441a      	add	r2, r3
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	3301      	adds	r3, #1
 80012b4:	005b      	lsls	r3, r3, #1
 80012b6:	68b9      	ldr	r1, [r7, #8]
 80012b8:	440b      	add	r3, r1
 80012ba:	f9b2 2000 	ldrsh.w	r2, [r2]
 80012be:	801a      	strh	r2, [r3, #0]
        		i++;
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	3301      	adds	r3, #1
 80012c4:	61fb      	str	r3, [r7, #28]
        	for (int j = size; j < size*2; j += 2) {
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	3302      	adds	r3, #2
 80012ca:	617b      	str	r3, [r7, #20]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	697a      	ldr	r2, [r7, #20]
 80012d2:	429a      	cmp	r2, r3
 80012d4:	dbdd      	blt.n	8001292 <convert_to_i2s+0x72>
        	}
    	}
}
 80012d6:	bf00      	nop
 80012d8:	3724      	adds	r7, #36	@ 0x24
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	200033e5 	.word	0x200033e5

080012e8 <apply_highpass_filter>:
void apply_highpass_filter(q15_t *input, q15_t *output, uint32_t blockSize) {
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	60f8      	str	r0, [r7, #12]
 80012f0:	60b9      	str	r1, [r7, #8]
 80012f2:	607a      	str	r2, [r7, #4]
    arm_biquad_cascade_df1_q15(&highPassFilter, input, output, blockSize);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	68ba      	ldr	r2, [r7, #8]
 80012f8:	68f9      	ldr	r1, [r7, #12]
 80012fa:	4803      	ldr	r0, [pc, #12]	@ (8001308 <apply_highpass_filter+0x20>)
 80012fc:	f007 f986 	bl	800860c <arm_biquad_cascade_df1_q15>
}
 8001300:	bf00      	nop
 8001302:	3710      	adds	r7, #16
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	20003404 	.word	0x20003404

0800130c <init_highpass_filter>:
void init_highpass_filter() {
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af02      	add	r7, sp, #8
    arm_biquad_cascade_df1_init_q15(&highPassFilter, 1, highPassCoeffsQ15, highPassState, 0);
 8001312:	2300      	movs	r3, #0
 8001314:	9300      	str	r3, [sp, #0]
 8001316:	4b04      	ldr	r3, [pc, #16]	@ (8001328 <init_highpass_filter+0x1c>)
 8001318:	4a04      	ldr	r2, [pc, #16]	@ (800132c <init_highpass_filter+0x20>)
 800131a:	2101      	movs	r1, #1
 800131c:	4804      	ldr	r0, [pc, #16]	@ (8001330 <init_highpass_filter+0x24>)
 800131e:	f007 fa13 	bl	8008748 <arm_biquad_cascade_df1_init_q15>
}
 8001322:	bf00      	nop
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	20003414 	.word	0x20003414
 800132c:	20000004 	.word	0x20000004
 8001330:	20003404 	.word	0x20003404

08001334 <rfft>:
void rfft(q15_t *inputSignal, q15_t *fftOutput, q15_t *magnitudeSpectrum) {
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0
 800133a:	60f8      	str	r0, [r7, #12]
 800133c:	60b9      	str	r1, [r7, #8]
 800133e:	607a      	str	r2, [r7, #4]

	arm_rfft_q15(&rfft_instance, inputSignal, fftOutput); //rfft buffer izgleda jako cudno tho, DC, Nyquist, real1, imag1,
 8001340:	68ba      	ldr	r2, [r7, #8]
 8001342:	68f9      	ldr	r1, [r7, #12]
 8001344:	4808      	ldr	r0, [pc, #32]	@ (8001368 <rfft+0x34>)
 8001346:	f007 f87b 	bl	8008440 <arm_rfft_q15>
	offset = fftOutput[0];
 800134a:	68bb      	ldr	r3, [r7, #8]
 800134c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001350:	4b06      	ldr	r3, [pc, #24]	@ (800136c <rfft+0x38>)
 8001352:	801a      	strh	r2, [r3, #0]
    arm_cmplx_mag_q15(fftOutput, magnitudeSpectrum, FFT_SIZE / 2);
 8001354:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001358:	6879      	ldr	r1, [r7, #4]
 800135a:	68b8      	ldr	r0, [r7, #8]
 800135c:	f007 fa04 	bl	8008768 <arm_cmplx_mag_q15>

 //ovo je za magnitudes, mora biti /2 jer je simetrično, nyquistov dijagram iz automatskog samo poz frekv
}
 8001360:	bf00      	nop
 8001362:	3710      	adds	r7, #16
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	200033ec 	.word	0x200033ec
 800136c:	200033e0 	.word	0x200033e0

08001370 <peak_values_fft>:
void peak_values_fft(q15_t *magnitudeSpectrum) {
 8001370:	b480      	push	{r7}
 8001372:	b085      	sub	sp, #20
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < FFT_SIZE/2; i++) {
 8001378:	2300      	movs	r3, #0
 800137a:	60fb      	str	r3, [r7, #12]
 800137c:	e029      	b.n	80013d2 <peak_values_fft+0x62>
		if (magnitudeSpectrum[i] > peakVal) {
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	005b      	lsls	r3, r3, #1
 8001382:	687a      	ldr	r2, [r7, #4]
 8001384:	4413      	add	r3, r2
 8001386:	f9b3 2000 	ldrsh.w	r2, [r3]
 800138a:	4b17      	ldr	r3, [pc, #92]	@ (80013e8 <peak_values_fft+0x78>)
 800138c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001390:	429a      	cmp	r2, r3
 8001392:	dd1b      	ble.n	80013cc <peak_values_fft+0x5c>
			peakVal = magnitudeSpectrum[i];
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	687a      	ldr	r2, [r7, #4]
 800139a:	4413      	add	r3, r2
 800139c:	f9b3 2000 	ldrsh.w	r2, [r3]
 80013a0:	4b11      	ldr	r3, [pc, #68]	@ (80013e8 <peak_values_fft+0x78>)
 80013a2:	801a      	strh	r2, [r3, #0]
			peakHz = (uint16_t)(i * SAMPLE_FREQ / (float)FFT_SIZE);
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	f24b 128f 	movw	r2, #45455	@ 0xb18f
 80013aa:	fb02 f303 	mul.w	r3, r2, r3
 80013ae:	ee07 3a90 	vmov	s15, r3
 80013b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013b6:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 80013ec <peak_values_fft+0x7c>
 80013ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013c2:	ee17 3a90 	vmov	r3, s15
 80013c6:	b29a      	uxth	r2, r3
 80013c8:	4b09      	ldr	r3, [pc, #36]	@ (80013f0 <peak_values_fft+0x80>)
 80013ca:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < FFT_SIZE/2; i++) {
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	3301      	adds	r3, #1
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	2bff      	cmp	r3, #255	@ 0xff
 80013d6:	ddd2      	ble.n	800137e <peak_values_fft+0xe>
		}
	}
}
 80013d8:	bf00      	nop
 80013da:	bf00      	nop
 80013dc:	3714      	adds	r7, #20
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	200033dc 	.word	0x200033dc
 80013ec:	44000000 	.word	0x44000000
 80013f0:	200033de 	.word	0x200033de

080013f4 <callUart>:



void callUart(q15_t *input) {
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
	  HAL_UART_Transmit_DMA(&huart2, (uint8_t *)input, sizeof(input));
 80013fc:	2204      	movs	r2, #4
 80013fe:	6879      	ldr	r1, [r7, #4]
 8001400:	4806      	ldr	r0, [pc, #24]	@ (800141c <callUart+0x28>)
 8001402:	f005 ff13 	bl	800722c <HAL_UART_Transmit_DMA>
	  HAL_I2S_Transmit_DMA(&hi2s3, input, ADC_SIZE*2);
 8001406:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800140a:	6879      	ldr	r1, [r7, #4]
 800140c:	4804      	ldr	r0, [pc, #16]	@ (8001420 <callUart+0x2c>)
 800140e:	f004 f8c1 	bl	8005594 <HAL_I2S_Transmit_DMA>
}
 8001412:	bf00      	nop
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	200034b8 	.word	0x200034b8
 8001420:	20000134 	.word	0x20000134

08001424 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc1) {
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
	adc_half_flag = 1;
 800142c:	4b04      	ldr	r3, [pc, #16]	@ (8001440 <HAL_ADC_ConvHalfCpltCallback+0x1c>)
 800142e:	2201      	movs	r2, #1
 8001430:	701a      	strb	r2, [r3, #0]
}
 8001432:	bf00      	nop
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	200033e2 	.word	0x200033e2

08001444 <HAL_ADC_ConvCpltCallback>:



void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc1) {
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
	adc_done_flag = 1;
 800144c:	4b09      	ldr	r3, [pc, #36]	@ (8001474 <HAL_ADC_ConvCpltCallback+0x30>)
 800144e:	2201      	movs	r2, #1
 8001450:	701a      	strb	r2, [r3, #0]
	if (call_uart_once == 1) {
 8001452:	4b09      	ldr	r3, [pc, #36]	@ (8001478 <HAL_ADC_ConvCpltCallback+0x34>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	b2db      	uxtb	r3, r3
 8001458:	2b01      	cmp	r3, #1
 800145a:	d102      	bne.n	8001462 <HAL_ADC_ConvCpltCallback+0x1e>
		flag_uart =  1;
 800145c:	4b07      	ldr	r3, [pc, #28]	@ (800147c <HAL_ADC_ConvCpltCallback+0x38>)
 800145e:	2201      	movs	r2, #1
 8001460:	701a      	strb	r2, [r3, #0]
	}
	call_uart_once = 0;
 8001462:	4b05      	ldr	r3, [pc, #20]	@ (8001478 <HAL_ADC_ConvCpltCallback+0x34>)
 8001464:	2200      	movs	r2, #0
 8001466:	701a      	strb	r2, [r3, #0]
}
 8001468:	bf00      	nop
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr
 8001474:	200033e3 	.word	0x200033e3
 8001478:	20000001 	.word	0x20000001
 800147c:	200033e6 	.word	0x200033e6

08001480 <HAL_I2S_TxCpltCallback>:

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
    if (hi2s->Instance == SPI3) {
    }
}
 8001488:	bf00      	nop
 800148a:	370c      	adds	r7, #12
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr

08001494 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001498:	b672      	cpsid	i
}
 800149a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800149c:	bf00      	nop
 800149e:	e7fd      	b.n	800149c <Error_Handler+0x8>

080014a0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80014a4:	4b17      	ldr	r3, [pc, #92]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014a6:	4a18      	ldr	r2, [pc, #96]	@ (8001508 <MX_SPI1_Init+0x68>)
 80014a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80014aa:	4b16      	ldr	r3, [pc, #88]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80014b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80014b2:	4b14      	ldr	r3, [pc, #80]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80014b8:	4b12      	ldr	r3, [pc, #72]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014be:	4b11      	ldr	r3, [pc, #68]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80014ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014d0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80014d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014da:	2200      	movs	r2, #0
 80014dc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80014de:	4b09      	ldr	r3, [pc, #36]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014e4:	4b07      	ldr	r3, [pc, #28]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80014ea:	4b06      	ldr	r3, [pc, #24]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014ec:	220a      	movs	r2, #10
 80014ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80014f0:	4804      	ldr	r0, [pc, #16]	@ (8001504 <MX_SPI1_Init+0x64>)
 80014f2:	f005 fa81 	bl	80069f8 <HAL_SPI_Init>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80014fc:	f7ff ffca 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001500:	bf00      	nop
 8001502:	bd80      	pop	{r7, pc}
 8001504:	20003418 	.word	0x20003418
 8001508:	40013000 	.word	0x40013000

0800150c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b08a      	sub	sp, #40	@ 0x28
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001514:	f107 0314 	add.w	r3, r7, #20
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
 800151c:	605a      	str	r2, [r3, #4]
 800151e:	609a      	str	r2, [r3, #8]
 8001520:	60da      	str	r2, [r3, #12]
 8001522:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a19      	ldr	r2, [pc, #100]	@ (8001590 <HAL_SPI_MspInit+0x84>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d12b      	bne.n	8001586 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	613b      	str	r3, [r7, #16]
 8001532:	4b18      	ldr	r3, [pc, #96]	@ (8001594 <HAL_SPI_MspInit+0x88>)
 8001534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001536:	4a17      	ldr	r2, [pc, #92]	@ (8001594 <HAL_SPI_MspInit+0x88>)
 8001538:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800153c:	6453      	str	r3, [r2, #68]	@ 0x44
 800153e:	4b15      	ldr	r3, [pc, #84]	@ (8001594 <HAL_SPI_MspInit+0x88>)
 8001540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001542:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001546:	613b      	str	r3, [r7, #16]
 8001548:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800154a:	2300      	movs	r3, #0
 800154c:	60fb      	str	r3, [r7, #12]
 800154e:	4b11      	ldr	r3, [pc, #68]	@ (8001594 <HAL_SPI_MspInit+0x88>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001552:	4a10      	ldr	r2, [pc, #64]	@ (8001594 <HAL_SPI_MspInit+0x88>)
 8001554:	f043 0301 	orr.w	r3, r3, #1
 8001558:	6313      	str	r3, [r2, #48]	@ 0x30
 800155a:	4b0e      	ldr	r3, [pc, #56]	@ (8001594 <HAL_SPI_MspInit+0x88>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155e:	f003 0301 	and.w	r3, r3, #1
 8001562:	60fb      	str	r3, [r7, #12]
 8001564:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001566:	23e0      	movs	r3, #224	@ 0xe0
 8001568:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800156a:	2302      	movs	r3, #2
 800156c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156e:	2300      	movs	r3, #0
 8001570:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001572:	2300      	movs	r3, #0
 8001574:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001576:	2305      	movs	r3, #5
 8001578:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800157a:	f107 0314 	add.w	r3, r7, #20
 800157e:	4619      	mov	r1, r3
 8001580:	4805      	ldr	r0, [pc, #20]	@ (8001598 <HAL_SPI_MspInit+0x8c>)
 8001582:	f001 facd 	bl	8002b20 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001586:	bf00      	nop
 8001588:	3728      	adds	r7, #40	@ 0x28
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	40013000 	.word	0x40013000
 8001594:	40023800 	.word	0x40023800
 8001598:	40020000 	.word	0x40020000

0800159c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015a2:	2300      	movs	r3, #0
 80015a4:	607b      	str	r3, [r7, #4]
 80015a6:	4b10      	ldr	r3, [pc, #64]	@ (80015e8 <HAL_MspInit+0x4c>)
 80015a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015aa:	4a0f      	ldr	r2, [pc, #60]	@ (80015e8 <HAL_MspInit+0x4c>)
 80015ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80015b2:	4b0d      	ldr	r3, [pc, #52]	@ (80015e8 <HAL_MspInit+0x4c>)
 80015b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015ba:	607b      	str	r3, [r7, #4]
 80015bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015be:	2300      	movs	r3, #0
 80015c0:	603b      	str	r3, [r7, #0]
 80015c2:	4b09      	ldr	r3, [pc, #36]	@ (80015e8 <HAL_MspInit+0x4c>)
 80015c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c6:	4a08      	ldr	r2, [pc, #32]	@ (80015e8 <HAL_MspInit+0x4c>)
 80015c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80015ce:	4b06      	ldr	r3, [pc, #24]	@ (80015e8 <HAL_MspInit+0x4c>)
 80015d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015d6:	603b      	str	r3, [r7, #0]
 80015d8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80015da:	2007      	movs	r0, #7
 80015dc:	f000 feee 	bl	80023bc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015e0:	bf00      	nop
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	40023800 	.word	0x40023800

080015ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015f0:	bf00      	nop
 80015f2:	e7fd      	b.n	80015f0 <NMI_Handler+0x4>

080015f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015f8:	bf00      	nop
 80015fa:	e7fd      	b.n	80015f8 <HardFault_Handler+0x4>

080015fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001600:	bf00      	nop
 8001602:	e7fd      	b.n	8001600 <MemManage_Handler+0x4>

08001604 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001608:	bf00      	nop
 800160a:	e7fd      	b.n	8001608 <BusFault_Handler+0x4>

0800160c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001610:	bf00      	nop
 8001612:	e7fd      	b.n	8001610 <UsageFault_Handler+0x4>

08001614 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001618:	bf00      	nop
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr

08001622 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001622:	b480      	push	{r7}
 8001624:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001626:	bf00      	nop
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr

08001630 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001634:	bf00      	nop
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr

0800163e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800163e:	b580      	push	{r7, lr}
 8001640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001642:	f000 f9cd 	bl	80019e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001646:	bf00      	nop
 8001648:	bd80      	pop	{r7, pc}
	...

0800164c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001650:	4802      	ldr	r0, [pc, #8]	@ (800165c <DMA1_Stream6_IRQHandler+0x10>)
 8001652:	f000 fffb 	bl	800264c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001656:	bf00      	nop
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	20003500 	.word	0x20003500

08001660 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8001664:	4802      	ldr	r0, [pc, #8]	@ (8001670 <DMA1_Stream7_IRQHandler+0x10>)
 8001666:	f000 fff1 	bl	800264c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 800166a:	bf00      	nop
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	2000017c 	.word	0x2000017c

08001674 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001678:	4802      	ldr	r0, [pc, #8]	@ (8001684 <DMA2_Stream0_IRQHandler+0x10>)
 800167a:	f000 ffe7 	bl	800264c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800167e:	bf00      	nop
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	20000080 	.word	0x20000080

08001688 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 800168c:	4802      	ldr	r0, [pc, #8]	@ (8001698 <OTG_FS_IRQHandler+0x10>)
 800168e:	f001 fbfc 	bl	8002e8a <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001692:	bf00      	nop
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	20003564 	.word	0x20003564

0800169c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016a0:	4b06      	ldr	r3, [pc, #24]	@ (80016bc <SystemInit+0x20>)
 80016a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016a6:	4a05      	ldr	r2, [pc, #20]	@ (80016bc <SystemInit+0x20>)
 80016a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016b0:	bf00      	nop
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	e000ed00 	.word	0xe000ed00

080016c0 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016c6:	f107 0308 	add.w	r3, r7, #8
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]
 80016ce:	605a      	str	r2, [r3, #4]
 80016d0:	609a      	str	r2, [r3, #8]
 80016d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016d4:	463b      	mov	r3, r7
 80016d6:	2200      	movs	r2, #0
 80016d8:	601a      	str	r2, [r3, #0]
 80016da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80016dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001754 <MX_TIM2_Init+0x94>)
 80016de:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80016e2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 80016e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001754 <MX_TIM2_Init+0x94>)
 80016e6:	2253      	movs	r2, #83	@ 0x53
 80016e8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001754 <MX_TIM2_Init+0x94>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 22-1;
 80016f0:	4b18      	ldr	r3, [pc, #96]	@ (8001754 <MX_TIM2_Init+0x94>)
 80016f2:	2215      	movs	r2, #21
 80016f4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016f6:	4b17      	ldr	r3, [pc, #92]	@ (8001754 <MX_TIM2_Init+0x94>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016fc:	4b15      	ldr	r3, [pc, #84]	@ (8001754 <MX_TIM2_Init+0x94>)
 80016fe:	2200      	movs	r2, #0
 8001700:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001702:	4814      	ldr	r0, [pc, #80]	@ (8001754 <MX_TIM2_Init+0x94>)
 8001704:	f005 fa01 	bl	8006b0a <HAL_TIM_Base_Init>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 800170e:	f7ff fec1 	bl	8001494 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001712:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001716:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001718:	f107 0308 	add.w	r3, r7, #8
 800171c:	4619      	mov	r1, r3
 800171e:	480d      	ldr	r0, [pc, #52]	@ (8001754 <MX_TIM2_Init+0x94>)
 8001720:	f005 faaa 	bl	8006c78 <HAL_TIM_ConfigClockSource>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 800172a:	f7ff feb3 	bl	8001494 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800172e:	2320      	movs	r3, #32
 8001730:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001732:	2300      	movs	r3, #0
 8001734:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001736:	463b      	mov	r3, r7
 8001738:	4619      	mov	r1, r3
 800173a:	4806      	ldr	r0, [pc, #24]	@ (8001754 <MX_TIM2_Init+0x94>)
 800173c:	f005 fcaa 	bl	8007094 <HAL_TIMEx_MasterConfigSynchronization>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001746:	f7ff fea5 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800174a:	bf00      	nop
 800174c:	3718      	adds	r7, #24
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	20003470 	.word	0x20003470

08001758 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001758:	b480      	push	{r7}
 800175a:	b085      	sub	sp, #20
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001768:	d10d      	bne.n	8001786 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	4b09      	ldr	r3, [pc, #36]	@ (8001794 <HAL_TIM_Base_MspInit+0x3c>)
 8001770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001772:	4a08      	ldr	r2, [pc, #32]	@ (8001794 <HAL_TIM_Base_MspInit+0x3c>)
 8001774:	f043 0301 	orr.w	r3, r3, #1
 8001778:	6413      	str	r3, [r2, #64]	@ 0x40
 800177a:	4b06      	ldr	r3, [pc, #24]	@ (8001794 <HAL_TIM_Base_MspInit+0x3c>)
 800177c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800177e:	f003 0301 	and.w	r3, r3, #1
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001786:	bf00      	nop
 8001788:	3714      	adds	r7, #20
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	40023800 	.word	0x40023800

08001798 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800179c:	4b11      	ldr	r3, [pc, #68]	@ (80017e4 <MX_USART2_UART_Init+0x4c>)
 800179e:	4a12      	ldr	r2, [pc, #72]	@ (80017e8 <MX_USART2_UART_Init+0x50>)
 80017a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 80017a2:	4b10      	ldr	r3, [pc, #64]	@ (80017e4 <MX_USART2_UART_Init+0x4c>)
 80017a4:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 80017a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017aa:	4b0e      	ldr	r3, [pc, #56]	@ (80017e4 <MX_USART2_UART_Init+0x4c>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017b0:	4b0c      	ldr	r3, [pc, #48]	@ (80017e4 <MX_USART2_UART_Init+0x4c>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017b6:	4b0b      	ldr	r3, [pc, #44]	@ (80017e4 <MX_USART2_UART_Init+0x4c>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 80017bc:	4b09      	ldr	r3, [pc, #36]	@ (80017e4 <MX_USART2_UART_Init+0x4c>)
 80017be:	2208      	movs	r2, #8
 80017c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017c2:	4b08      	ldr	r3, [pc, #32]	@ (80017e4 <MX_USART2_UART_Init+0x4c>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017c8:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <MX_USART2_UART_Init+0x4c>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017ce:	4805      	ldr	r0, [pc, #20]	@ (80017e4 <MX_USART2_UART_Init+0x4c>)
 80017d0:	f005 fcdc 	bl	800718c <HAL_UART_Init>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80017da:	f7ff fe5b 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	200034b8 	.word	0x200034b8
 80017e8:	40004400 	.word	0x40004400

080017ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b08a      	sub	sp, #40	@ 0x28
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f4:	f107 0314 	add.w	r3, r7, #20
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	605a      	str	r2, [r3, #4]
 80017fe:	609a      	str	r2, [r3, #8]
 8001800:	60da      	str	r2, [r3, #12]
 8001802:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a32      	ldr	r2, [pc, #200]	@ (80018d4 <HAL_UART_MspInit+0xe8>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d15d      	bne.n	80018ca <HAL_UART_MspInit+0xde>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	613b      	str	r3, [r7, #16]
 8001812:	4b31      	ldr	r3, [pc, #196]	@ (80018d8 <HAL_UART_MspInit+0xec>)
 8001814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001816:	4a30      	ldr	r2, [pc, #192]	@ (80018d8 <HAL_UART_MspInit+0xec>)
 8001818:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800181c:	6413      	str	r3, [r2, #64]	@ 0x40
 800181e:	4b2e      	ldr	r3, [pc, #184]	@ (80018d8 <HAL_UART_MspInit+0xec>)
 8001820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001822:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001826:	613b      	str	r3, [r7, #16]
 8001828:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800182a:	2300      	movs	r3, #0
 800182c:	60fb      	str	r3, [r7, #12]
 800182e:	4b2a      	ldr	r3, [pc, #168]	@ (80018d8 <HAL_UART_MspInit+0xec>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001832:	4a29      	ldr	r2, [pc, #164]	@ (80018d8 <HAL_UART_MspInit+0xec>)
 8001834:	f043 0301 	orr.w	r3, r3, #1
 8001838:	6313      	str	r3, [r2, #48]	@ 0x30
 800183a:	4b27      	ldr	r3, [pc, #156]	@ (80018d8 <HAL_UART_MspInit+0xec>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183e:	f003 0301 	and.w	r3, r3, #1
 8001842:	60fb      	str	r3, [r7, #12]
 8001844:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001846:	230c      	movs	r3, #12
 8001848:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800184a:	2302      	movs	r3, #2
 800184c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184e:	2300      	movs	r3, #0
 8001850:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001852:	2303      	movs	r3, #3
 8001854:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001856:	2307      	movs	r3, #7
 8001858:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800185a:	f107 0314 	add.w	r3, r7, #20
 800185e:	4619      	mov	r1, r3
 8001860:	481e      	ldr	r0, [pc, #120]	@ (80018dc <HAL_UART_MspInit+0xf0>)
 8001862:	f001 f95d 	bl	8002b20 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001866:	4b1e      	ldr	r3, [pc, #120]	@ (80018e0 <HAL_UART_MspInit+0xf4>)
 8001868:	4a1e      	ldr	r2, [pc, #120]	@ (80018e4 <HAL_UART_MspInit+0xf8>)
 800186a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800186c:	4b1c      	ldr	r3, [pc, #112]	@ (80018e0 <HAL_UART_MspInit+0xf4>)
 800186e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001872:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001874:	4b1a      	ldr	r3, [pc, #104]	@ (80018e0 <HAL_UART_MspInit+0xf4>)
 8001876:	2240      	movs	r2, #64	@ 0x40
 8001878:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800187a:	4b19      	ldr	r3, [pc, #100]	@ (80018e0 <HAL_UART_MspInit+0xf4>)
 800187c:	2200      	movs	r2, #0
 800187e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001880:	4b17      	ldr	r3, [pc, #92]	@ (80018e0 <HAL_UART_MspInit+0xf4>)
 8001882:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001886:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001888:	4b15      	ldr	r3, [pc, #84]	@ (80018e0 <HAL_UART_MspInit+0xf4>)
 800188a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800188e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001890:	4b13      	ldr	r3, [pc, #76]	@ (80018e0 <HAL_UART_MspInit+0xf4>)
 8001892:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001896:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 8001898:	4b11      	ldr	r3, [pc, #68]	@ (80018e0 <HAL_UART_MspInit+0xf4>)
 800189a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800189e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80018a0:	4b0f      	ldr	r3, [pc, #60]	@ (80018e0 <HAL_UART_MspInit+0xf4>)
 80018a2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80018a6:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018a8:	4b0d      	ldr	r3, [pc, #52]	@ (80018e0 <HAL_UART_MspInit+0xf4>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80018ae:	480c      	ldr	r0, [pc, #48]	@ (80018e0 <HAL_UART_MspInit+0xf4>)
 80018b0:	f000 fdc6 	bl	8002440 <HAL_DMA_Init>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <HAL_UART_MspInit+0xd2>
    {
      Error_Handler();
 80018ba:	f7ff fdeb 	bl	8001494 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a07      	ldr	r2, [pc, #28]	@ (80018e0 <HAL_UART_MspInit+0xf4>)
 80018c2:	639a      	str	r2, [r3, #56]	@ 0x38
 80018c4:	4a06      	ldr	r2, [pc, #24]	@ (80018e0 <HAL_UART_MspInit+0xf4>)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80018ca:	bf00      	nop
 80018cc:	3728      	adds	r7, #40	@ 0x28
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	40004400 	.word	0x40004400
 80018d8:	40023800 	.word	0x40023800
 80018dc:	40020000 	.word	0x40020000
 80018e0:	20003500 	.word	0x20003500
 80018e4:	400260a0 	.word	0x400260a0

080018e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80018e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001920 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80018ec:	f7ff fed6 	bl	800169c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018f0:	480c      	ldr	r0, [pc, #48]	@ (8001924 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018f2:	490d      	ldr	r1, [pc, #52]	@ (8001928 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018f4:	4a0d      	ldr	r2, [pc, #52]	@ (800192c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018f8:	e002      	b.n	8001900 <LoopCopyDataInit>

080018fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018fe:	3304      	adds	r3, #4

08001900 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001900:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001902:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001904:	d3f9      	bcc.n	80018fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001906:	4a0a      	ldr	r2, [pc, #40]	@ (8001930 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001908:	4c0a      	ldr	r4, [pc, #40]	@ (8001934 <LoopFillZerobss+0x22>)
  movs r3, #0
 800190a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800190c:	e001      	b.n	8001912 <LoopFillZerobss>

0800190e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800190e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001910:	3204      	adds	r2, #4

08001912 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001912:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001914:	d3fb      	bcc.n	800190e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001916:	f007 fbad 	bl	8009074 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800191a:	f7ff fa87 	bl	8000e2c <main>
  bx  lr    
 800191e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001920:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001924:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001928:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 800192c:	0801af78 	.word	0x0801af78
  ldr r2, =_sbss
 8001930:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8001934:	20003944 	.word	0x20003944

08001938 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001938:	e7fe      	b.n	8001938 <ADC_IRQHandler>
	...

0800193c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001940:	4b0e      	ldr	r3, [pc, #56]	@ (800197c <HAL_Init+0x40>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a0d      	ldr	r2, [pc, #52]	@ (800197c <HAL_Init+0x40>)
 8001946:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800194a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800194c:	4b0b      	ldr	r3, [pc, #44]	@ (800197c <HAL_Init+0x40>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a0a      	ldr	r2, [pc, #40]	@ (800197c <HAL_Init+0x40>)
 8001952:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001956:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001958:	4b08      	ldr	r3, [pc, #32]	@ (800197c <HAL_Init+0x40>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a07      	ldr	r2, [pc, #28]	@ (800197c <HAL_Init+0x40>)
 800195e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001962:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001964:	2003      	movs	r0, #3
 8001966:	f000 fd29 	bl	80023bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800196a:	2000      	movs	r0, #0
 800196c:	f000 f808 	bl	8001980 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001970:	f7ff fe14 	bl	800159c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001974:	2300      	movs	r3, #0
}
 8001976:	4618      	mov	r0, r3
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40023c00 	.word	0x40023c00

08001980 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001988:	4b12      	ldr	r3, [pc, #72]	@ (80019d4 <HAL_InitTick+0x54>)
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	4b12      	ldr	r3, [pc, #72]	@ (80019d8 <HAL_InitTick+0x58>)
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	4619      	mov	r1, r3
 8001992:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001996:	fbb3 f3f1 	udiv	r3, r3, r1
 800199a:	fbb2 f3f3 	udiv	r3, r2, r3
 800199e:	4618      	mov	r0, r3
 80019a0:	f000 fd41 	bl	8002426 <HAL_SYSTICK_Config>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e00e      	b.n	80019cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2b0f      	cmp	r3, #15
 80019b2:	d80a      	bhi.n	80019ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019b4:	2200      	movs	r2, #0
 80019b6:	6879      	ldr	r1, [r7, #4]
 80019b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80019bc:	f000 fd09 	bl	80023d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019c0:	4a06      	ldr	r2, [pc, #24]	@ (80019dc <HAL_InitTick+0x5c>)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019c6:	2300      	movs	r3, #0
 80019c8:	e000      	b.n	80019cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3708      	adds	r7, #8
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	20000010 	.word	0x20000010
 80019d8:	20000018 	.word	0x20000018
 80019dc:	20000014 	.word	0x20000014

080019e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019e4:	4b06      	ldr	r3, [pc, #24]	@ (8001a00 <HAL_IncTick+0x20>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	461a      	mov	r2, r3
 80019ea:	4b06      	ldr	r3, [pc, #24]	@ (8001a04 <HAL_IncTick+0x24>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4413      	add	r3, r2
 80019f0:	4a04      	ldr	r2, [pc, #16]	@ (8001a04 <HAL_IncTick+0x24>)
 80019f2:	6013      	str	r3, [r2, #0]
}
 80019f4:	bf00      	nop
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	20000018 	.word	0x20000018
 8001a04:	20003560 	.word	0x20003560

08001a08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a0c:	4b03      	ldr	r3, [pc, #12]	@ (8001a1c <HAL_GetTick+0x14>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	20003560 	.word	0x20003560

08001a20 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d101      	bne.n	8001a36 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e033      	b.n	8001a9e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d109      	bne.n	8001a52 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f7fe fdec 	bl	800061c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2200      	movs	r2, #0
 8001a48:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a56:	f003 0310 	and.w	r3, r3, #16
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d118      	bne.n	8001a90 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a62:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001a66:	f023 0302 	bic.w	r3, r3, #2
 8001a6a:	f043 0202 	orr.w	r2, r3, #2
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f000 fa54 	bl	8001f20 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a82:	f023 0303 	bic.w	r3, r3, #3
 8001a86:	f043 0201 	orr.w	r2, r3, #1
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	641a      	str	r2, [r3, #64]	@ 0x40
 8001a8e:	e001      	b.n	8001a94 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001a90:	2301      	movs	r3, #1
 8001a92:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2200      	movs	r2, #0
 8001a98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3710      	adds	r7, #16
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
	...

08001aa8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	60f8      	str	r0, [r7, #12]
 8001ab0:	60b9      	str	r1, [r7, #8]
 8001ab2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d101      	bne.n	8001ac6 <HAL_ADC_Start_DMA+0x1e>
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	e0e9      	b.n	8001c9a <HAL_ADC_Start_DMA+0x1f2>
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	2201      	movs	r2, #1
 8001aca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	f003 0301 	and.w	r3, r3, #1
 8001ad8:	2b01      	cmp	r3, #1
 8001ada:	d018      	beq.n	8001b0e <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	689a      	ldr	r2, [r3, #8]
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f042 0201 	orr.w	r2, r2, #1
 8001aea:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001aec:	4b6d      	ldr	r3, [pc, #436]	@ (8001ca4 <HAL_ADC_Start_DMA+0x1fc>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a6d      	ldr	r2, [pc, #436]	@ (8001ca8 <HAL_ADC_Start_DMA+0x200>)
 8001af2:	fba2 2303 	umull	r2, r3, r2, r3
 8001af6:	0c9a      	lsrs	r2, r3, #18
 8001af8:	4613      	mov	r3, r2
 8001afa:	005b      	lsls	r3, r3, #1
 8001afc:	4413      	add	r3, r2
 8001afe:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8001b00:	e002      	b.n	8001b08 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	3b01      	subs	r3, #1
 8001b06:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8001b08:	693b      	ldr	r3, [r7, #16]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d1f9      	bne.n	8001b02 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001b1c:	d107      	bne.n	8001b2e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	689a      	ldr	r2, [r3, #8]
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001b2c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	f003 0301 	and.w	r3, r3, #1
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	f040 80a1 	bne.w	8001c80 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b42:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001b46:	f023 0301 	bic.w	r3, r3, #1
 8001b4a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d007      	beq.n	8001b70 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b64:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001b68:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001b7c:	d106      	bne.n	8001b8c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b82:	f023 0206 	bic.w	r2, r3, #6
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	645a      	str	r2, [r3, #68]	@ 0x44
 8001b8a:	e002      	b.n	8001b92 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	2200      	movs	r2, #0
 8001b96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b9a:	4b44      	ldr	r3, [pc, #272]	@ (8001cac <HAL_ADC_Start_DMA+0x204>)
 8001b9c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ba2:	4a43      	ldr	r2, [pc, #268]	@ (8001cb0 <HAL_ADC_Start_DMA+0x208>)
 8001ba4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001baa:	4a42      	ldr	r2, [pc, #264]	@ (8001cb4 <HAL_ADC_Start_DMA+0x20c>)
 8001bac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bb2:	4a41      	ldr	r2, [pc, #260]	@ (8001cb8 <HAL_ADC_Start_DMA+0x210>)
 8001bb4:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001bbe:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	685a      	ldr	r2, [r3, #4]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001bce:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	689a      	ldr	r2, [r3, #8]
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001bde:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	334c      	adds	r3, #76	@ 0x4c
 8001bea:	4619      	mov	r1, r3
 8001bec:	68ba      	ldr	r2, [r7, #8]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	f000 fcd4 	bl	800259c <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f003 031f 	and.w	r3, r3, #31
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d12a      	bne.n	8001c56 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a2d      	ldr	r2, [pc, #180]	@ (8001cbc <HAL_ADC_Start_DMA+0x214>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d015      	beq.n	8001c36 <HAL_ADC_Start_DMA+0x18e>
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a2c      	ldr	r2, [pc, #176]	@ (8001cc0 <HAL_ADC_Start_DMA+0x218>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d105      	bne.n	8001c20 <HAL_ADC_Start_DMA+0x178>
 8001c14:	4b25      	ldr	r3, [pc, #148]	@ (8001cac <HAL_ADC_Start_DMA+0x204>)
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f003 031f 	and.w	r3, r3, #31
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d00a      	beq.n	8001c36 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a27      	ldr	r2, [pc, #156]	@ (8001cc4 <HAL_ADC_Start_DMA+0x21c>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d136      	bne.n	8001c98 <HAL_ADC_Start_DMA+0x1f0>
 8001c2a:	4b20      	ldr	r3, [pc, #128]	@ (8001cac <HAL_ADC_Start_DMA+0x204>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f003 0310 	and.w	r3, r3, #16
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d130      	bne.n	8001c98 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d129      	bne.n	8001c98 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	689a      	ldr	r2, [r3, #8]
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001c52:	609a      	str	r2, [r3, #8]
 8001c54:	e020      	b.n	8001c98 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4a18      	ldr	r2, [pc, #96]	@ (8001cbc <HAL_ADC_Start_DMA+0x214>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d11b      	bne.n	8001c98 <HAL_ADC_Start_DMA+0x1f0>
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d114      	bne.n	8001c98 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	689a      	ldr	r2, [r3, #8]
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001c7c:	609a      	str	r2, [r3, #8]
 8001c7e:	e00b      	b.n	8001c98 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c84:	f043 0210 	orr.w	r2, r3, #16
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c90:	f043 0201 	orr.w	r2, r3, #1
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001c98:	2300      	movs	r3, #0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3718      	adds	r7, #24
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	20000010 	.word	0x20000010
 8001ca8:	431bde83 	.word	0x431bde83
 8001cac:	40012300 	.word	0x40012300
 8001cb0:	08002119 	.word	0x08002119
 8001cb4:	080021d3 	.word	0x080021d3
 8001cb8:	080021ef 	.word	0x080021ef
 8001cbc:	40012000 	.word	0x40012000
 8001cc0:	40012100 	.word	0x40012100
 8001cc4:	40012200 	.word	0x40012200

08001cc8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001cd0:	bf00      	nop
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b085      	sub	sp, #20
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
 8001ce4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d101      	bne.n	8001cf8 <HAL_ADC_ConfigChannel+0x1c>
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	e105      	b.n	8001f04 <HAL_ADC_ConfigChannel+0x228>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	2b09      	cmp	r3, #9
 8001d06:	d925      	bls.n	8001d54 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	68d9      	ldr	r1, [r3, #12]
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	b29b      	uxth	r3, r3
 8001d14:	461a      	mov	r2, r3
 8001d16:	4613      	mov	r3, r2
 8001d18:	005b      	lsls	r3, r3, #1
 8001d1a:	4413      	add	r3, r2
 8001d1c:	3b1e      	subs	r3, #30
 8001d1e:	2207      	movs	r2, #7
 8001d20:	fa02 f303 	lsl.w	r3, r2, r3
 8001d24:	43da      	mvns	r2, r3
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	400a      	ands	r2, r1
 8001d2c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	68d9      	ldr	r1, [r3, #12]
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	689a      	ldr	r2, [r3, #8]
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	4618      	mov	r0, r3
 8001d40:	4603      	mov	r3, r0
 8001d42:	005b      	lsls	r3, r3, #1
 8001d44:	4403      	add	r3, r0
 8001d46:	3b1e      	subs	r3, #30
 8001d48:	409a      	lsls	r2, r3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	430a      	orrs	r2, r1
 8001d50:	60da      	str	r2, [r3, #12]
 8001d52:	e022      	b.n	8001d9a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	6919      	ldr	r1, [r3, #16]
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	461a      	mov	r2, r3
 8001d62:	4613      	mov	r3, r2
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	4413      	add	r3, r2
 8001d68:	2207      	movs	r2, #7
 8001d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6e:	43da      	mvns	r2, r3
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	400a      	ands	r2, r1
 8001d76:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	6919      	ldr	r1, [r3, #16]
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	689a      	ldr	r2, [r3, #8]
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	b29b      	uxth	r3, r3
 8001d88:	4618      	mov	r0, r3
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	005b      	lsls	r3, r3, #1
 8001d8e:	4403      	add	r3, r0
 8001d90:	409a      	lsls	r2, r3
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	430a      	orrs	r2, r1
 8001d98:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	2b06      	cmp	r3, #6
 8001da0:	d824      	bhi.n	8001dec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685a      	ldr	r2, [r3, #4]
 8001dac:	4613      	mov	r3, r2
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	4413      	add	r3, r2
 8001db2:	3b05      	subs	r3, #5
 8001db4:	221f      	movs	r2, #31
 8001db6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dba:	43da      	mvns	r2, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	400a      	ands	r2, r1
 8001dc2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	685a      	ldr	r2, [r3, #4]
 8001dd6:	4613      	mov	r3, r2
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	4413      	add	r3, r2
 8001ddc:	3b05      	subs	r3, #5
 8001dde:	fa00 f203 	lsl.w	r2, r0, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	430a      	orrs	r2, r1
 8001de8:	635a      	str	r2, [r3, #52]	@ 0x34
 8001dea:	e04c      	b.n	8001e86 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	2b0c      	cmp	r3, #12
 8001df2:	d824      	bhi.n	8001e3e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	685a      	ldr	r2, [r3, #4]
 8001dfe:	4613      	mov	r3, r2
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	4413      	add	r3, r2
 8001e04:	3b23      	subs	r3, #35	@ 0x23
 8001e06:	221f      	movs	r2, #31
 8001e08:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0c:	43da      	mvns	r2, r3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	400a      	ands	r2, r1
 8001e14:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	4618      	mov	r0, r3
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685a      	ldr	r2, [r3, #4]
 8001e28:	4613      	mov	r3, r2
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	4413      	add	r3, r2
 8001e2e:	3b23      	subs	r3, #35	@ 0x23
 8001e30:	fa00 f203 	lsl.w	r2, r0, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	430a      	orrs	r2, r1
 8001e3a:	631a      	str	r2, [r3, #48]	@ 0x30
 8001e3c:	e023      	b.n	8001e86 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	685a      	ldr	r2, [r3, #4]
 8001e48:	4613      	mov	r3, r2
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	4413      	add	r3, r2
 8001e4e:	3b41      	subs	r3, #65	@ 0x41
 8001e50:	221f      	movs	r2, #31
 8001e52:	fa02 f303 	lsl.w	r3, r2, r3
 8001e56:	43da      	mvns	r2, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	400a      	ands	r2, r1
 8001e5e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	b29b      	uxth	r3, r3
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	685a      	ldr	r2, [r3, #4]
 8001e72:	4613      	mov	r3, r2
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	4413      	add	r3, r2
 8001e78:	3b41      	subs	r3, #65	@ 0x41
 8001e7a:	fa00 f203 	lsl.w	r2, r0, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	430a      	orrs	r2, r1
 8001e84:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e86:	4b22      	ldr	r3, [pc, #136]	@ (8001f10 <HAL_ADC_ConfigChannel+0x234>)
 8001e88:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a21      	ldr	r2, [pc, #132]	@ (8001f14 <HAL_ADC_ConfigChannel+0x238>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d109      	bne.n	8001ea8 <HAL_ADC_ConfigChannel+0x1cc>
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	2b12      	cmp	r3, #18
 8001e9a:	d105      	bne.n	8001ea8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a19      	ldr	r2, [pc, #100]	@ (8001f14 <HAL_ADC_ConfigChannel+0x238>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d123      	bne.n	8001efa <HAL_ADC_ConfigChannel+0x21e>
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	2b10      	cmp	r3, #16
 8001eb8:	d003      	beq.n	8001ec2 <HAL_ADC_ConfigChannel+0x1e6>
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	2b11      	cmp	r3, #17
 8001ec0:	d11b      	bne.n	8001efa <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	2b10      	cmp	r3, #16
 8001ed4:	d111      	bne.n	8001efa <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001ed6:	4b10      	ldr	r3, [pc, #64]	@ (8001f18 <HAL_ADC_ConfigChannel+0x23c>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a10      	ldr	r2, [pc, #64]	@ (8001f1c <HAL_ADC_ConfigChannel+0x240>)
 8001edc:	fba2 2303 	umull	r2, r3, r2, r3
 8001ee0:	0c9a      	lsrs	r2, r3, #18
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	4413      	add	r3, r2
 8001ee8:	005b      	lsls	r3, r3, #1
 8001eea:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001eec:	e002      	b.n	8001ef4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	3b01      	subs	r3, #1
 8001ef2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d1f9      	bne.n	8001eee <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2200      	movs	r2, #0
 8001efe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001f02:	2300      	movs	r3, #0
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3714      	adds	r7, #20
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr
 8001f10:	40012300 	.word	0x40012300
 8001f14:	40012000 	.word	0x40012000
 8001f18:	20000010 	.word	0x20000010
 8001f1c:	431bde83 	.word	0x431bde83

08001f20 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b085      	sub	sp, #20
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f28:	4b79      	ldr	r3, [pc, #484]	@ (8002110 <ADC_Init+0x1f0>)
 8001f2a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	685a      	ldr	r2, [r3, #4]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	431a      	orrs	r2, r3
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	685a      	ldr	r2, [r3, #4]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f54:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	6859      	ldr	r1, [r3, #4]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	691b      	ldr	r3, [r3, #16]
 8001f60:	021a      	lsls	r2, r3, #8
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	430a      	orrs	r2, r1
 8001f68:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	685a      	ldr	r2, [r3, #4]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001f78:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	6859      	ldr	r1, [r3, #4]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	689a      	ldr	r2, [r3, #8]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	430a      	orrs	r2, r1
 8001f8a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	689a      	ldr	r2, [r3, #8]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f9a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	6899      	ldr	r1, [r3, #8]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	68da      	ldr	r2, [r3, #12]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	430a      	orrs	r2, r1
 8001fac:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fb2:	4a58      	ldr	r2, [pc, #352]	@ (8002114 <ADC_Init+0x1f4>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d022      	beq.n	8001ffe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	689a      	ldr	r2, [r3, #8]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001fc6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	6899      	ldr	r1, [r3, #8]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	430a      	orrs	r2, r1
 8001fd8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	689a      	ldr	r2, [r3, #8]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001fe8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	6899      	ldr	r1, [r3, #8]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	430a      	orrs	r2, r1
 8001ffa:	609a      	str	r2, [r3, #8]
 8001ffc:	e00f      	b.n	800201e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	689a      	ldr	r2, [r3, #8]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800200c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	689a      	ldr	r2, [r3, #8]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800201c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	689a      	ldr	r2, [r3, #8]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f022 0202 	bic.w	r2, r2, #2
 800202c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	6899      	ldr	r1, [r3, #8]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	7e1b      	ldrb	r3, [r3, #24]
 8002038:	005a      	lsls	r2, r3, #1
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	430a      	orrs	r2, r1
 8002040:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d01b      	beq.n	8002084 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	685a      	ldr	r2, [r3, #4]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800205a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	685a      	ldr	r2, [r3, #4]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800206a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	6859      	ldr	r1, [r3, #4]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002076:	3b01      	subs	r3, #1
 8002078:	035a      	lsls	r2, r3, #13
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	430a      	orrs	r2, r1
 8002080:	605a      	str	r2, [r3, #4]
 8002082:	e007      	b.n	8002094 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	685a      	ldr	r2, [r3, #4]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002092:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80020a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	69db      	ldr	r3, [r3, #28]
 80020ae:	3b01      	subs	r3, #1
 80020b0:	051a      	lsls	r2, r3, #20
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	430a      	orrs	r2, r1
 80020b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	689a      	ldr	r2, [r3, #8]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80020c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	6899      	ldr	r1, [r3, #8]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80020d6:	025a      	lsls	r2, r3, #9
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	430a      	orrs	r2, r1
 80020de:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	689a      	ldr	r2, [r3, #8]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80020ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	6899      	ldr	r1, [r3, #8]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	695b      	ldr	r3, [r3, #20]
 80020fa:	029a      	lsls	r2, r3, #10
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	430a      	orrs	r2, r1
 8002102:	609a      	str	r2, [r3, #8]
}
 8002104:	bf00      	nop
 8002106:	3714      	adds	r7, #20
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr
 8002110:	40012300 	.word	0x40012300
 8002114:	0f000001 	.word	0x0f000001

08002118 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002124:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800212e:	2b00      	cmp	r3, #0
 8002130:	d13c      	bne.n	80021ac <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002136:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002148:	2b00      	cmp	r3, #0
 800214a:	d12b      	bne.n	80021a4 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002150:	2b00      	cmp	r3, #0
 8002152:	d127      	bne.n	80021a4 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800215a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800215e:	2b00      	cmp	r3, #0
 8002160:	d006      	beq.n	8002170 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800216c:	2b00      	cmp	r3, #0
 800216e:	d119      	bne.n	80021a4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	685a      	ldr	r2, [r3, #4]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f022 0220 	bic.w	r2, r2, #32
 800217e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002184:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002190:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d105      	bne.n	80021a4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800219c:	f043 0201 	orr.w	r2, r3, #1
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80021a4:	68f8      	ldr	r0, [r7, #12]
 80021a6:	f7ff f94d 	bl	8001444 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80021aa:	e00e      	b.n	80021ca <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b0:	f003 0310 	and.w	r3, r3, #16
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d003      	beq.n	80021c0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80021b8:	68f8      	ldr	r0, [r7, #12]
 80021ba:	f7ff fd85 	bl	8001cc8 <HAL_ADC_ErrorCallback>
}
 80021be:	e004      	b.n	80021ca <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	4798      	blx	r3
}
 80021ca:	bf00      	nop
 80021cc:	3710      	adds	r7, #16
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}

080021d2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b084      	sub	sp, #16
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021de:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80021e0:	68f8      	ldr	r0, [r7, #12]
 80021e2:	f7ff f91f 	bl	8001424 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80021e6:	bf00      	nop
 80021e8:	3710      	adds	r7, #16
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b084      	sub	sp, #16
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021fa:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	2240      	movs	r2, #64	@ 0x40
 8002200:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002206:	f043 0204 	orr.w	r2, r3, #4
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800220e:	68f8      	ldr	r0, [r7, #12]
 8002210:	f7ff fd5a 	bl	8001cc8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002214:	bf00      	nop
 8002216:	3710      	adds	r7, #16
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}

0800221c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800221c:	b480      	push	{r7}
 800221e:	b085      	sub	sp, #20
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f003 0307 	and.w	r3, r3, #7
 800222a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800222c:	4b0c      	ldr	r3, [pc, #48]	@ (8002260 <__NVIC_SetPriorityGrouping+0x44>)
 800222e:	68db      	ldr	r3, [r3, #12]
 8002230:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002232:	68ba      	ldr	r2, [r7, #8]
 8002234:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002238:	4013      	ands	r3, r2
 800223a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002244:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002248:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800224c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800224e:	4a04      	ldr	r2, [pc, #16]	@ (8002260 <__NVIC_SetPriorityGrouping+0x44>)
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	60d3      	str	r3, [r2, #12]
}
 8002254:	bf00      	nop
 8002256:	3714      	adds	r7, #20
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr
 8002260:	e000ed00 	.word	0xe000ed00

08002264 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002268:	4b04      	ldr	r3, [pc, #16]	@ (800227c <__NVIC_GetPriorityGrouping+0x18>)
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	0a1b      	lsrs	r3, r3, #8
 800226e:	f003 0307 	and.w	r3, r3, #7
}
 8002272:	4618      	mov	r0, r3
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr
 800227c:	e000ed00 	.word	0xe000ed00

08002280 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	4603      	mov	r3, r0
 8002288:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800228a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800228e:	2b00      	cmp	r3, #0
 8002290:	db0b      	blt.n	80022aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002292:	79fb      	ldrb	r3, [r7, #7]
 8002294:	f003 021f 	and.w	r2, r3, #31
 8002298:	4907      	ldr	r1, [pc, #28]	@ (80022b8 <__NVIC_EnableIRQ+0x38>)
 800229a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800229e:	095b      	lsrs	r3, r3, #5
 80022a0:	2001      	movs	r0, #1
 80022a2:	fa00 f202 	lsl.w	r2, r0, r2
 80022a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80022aa:	bf00      	nop
 80022ac:	370c      	adds	r7, #12
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	e000e100 	.word	0xe000e100

080022bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	4603      	mov	r3, r0
 80022c4:	6039      	str	r1, [r7, #0]
 80022c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	db0a      	blt.n	80022e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	b2da      	uxtb	r2, r3
 80022d4:	490c      	ldr	r1, [pc, #48]	@ (8002308 <__NVIC_SetPriority+0x4c>)
 80022d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022da:	0112      	lsls	r2, r2, #4
 80022dc:	b2d2      	uxtb	r2, r2
 80022de:	440b      	add	r3, r1
 80022e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022e4:	e00a      	b.n	80022fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	b2da      	uxtb	r2, r3
 80022ea:	4908      	ldr	r1, [pc, #32]	@ (800230c <__NVIC_SetPriority+0x50>)
 80022ec:	79fb      	ldrb	r3, [r7, #7]
 80022ee:	f003 030f 	and.w	r3, r3, #15
 80022f2:	3b04      	subs	r3, #4
 80022f4:	0112      	lsls	r2, r2, #4
 80022f6:	b2d2      	uxtb	r2, r2
 80022f8:	440b      	add	r3, r1
 80022fa:	761a      	strb	r2, [r3, #24]
}
 80022fc:	bf00      	nop
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr
 8002308:	e000e100 	.word	0xe000e100
 800230c:	e000ed00 	.word	0xe000ed00

08002310 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002310:	b480      	push	{r7}
 8002312:	b089      	sub	sp, #36	@ 0x24
 8002314:	af00      	add	r7, sp, #0
 8002316:	60f8      	str	r0, [r7, #12]
 8002318:	60b9      	str	r1, [r7, #8]
 800231a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f003 0307 	and.w	r3, r3, #7
 8002322:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	f1c3 0307 	rsb	r3, r3, #7
 800232a:	2b04      	cmp	r3, #4
 800232c:	bf28      	it	cs
 800232e:	2304      	movcs	r3, #4
 8002330:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	3304      	adds	r3, #4
 8002336:	2b06      	cmp	r3, #6
 8002338:	d902      	bls.n	8002340 <NVIC_EncodePriority+0x30>
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	3b03      	subs	r3, #3
 800233e:	e000      	b.n	8002342 <NVIC_EncodePriority+0x32>
 8002340:	2300      	movs	r3, #0
 8002342:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002344:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002348:	69bb      	ldr	r3, [r7, #24]
 800234a:	fa02 f303 	lsl.w	r3, r2, r3
 800234e:	43da      	mvns	r2, r3
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	401a      	ands	r2, r3
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002358:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	fa01 f303 	lsl.w	r3, r1, r3
 8002362:	43d9      	mvns	r1, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002368:	4313      	orrs	r3, r2
         );
}
 800236a:	4618      	mov	r0, r3
 800236c:	3724      	adds	r7, #36	@ 0x24
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr
	...

08002378 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	3b01      	subs	r3, #1
 8002384:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002388:	d301      	bcc.n	800238e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800238a:	2301      	movs	r3, #1
 800238c:	e00f      	b.n	80023ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800238e:	4a0a      	ldr	r2, [pc, #40]	@ (80023b8 <SysTick_Config+0x40>)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	3b01      	subs	r3, #1
 8002394:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002396:	210f      	movs	r1, #15
 8002398:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800239c:	f7ff ff8e 	bl	80022bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023a0:	4b05      	ldr	r3, [pc, #20]	@ (80023b8 <SysTick_Config+0x40>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023a6:	4b04      	ldr	r3, [pc, #16]	@ (80023b8 <SysTick_Config+0x40>)
 80023a8:	2207      	movs	r2, #7
 80023aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023ac:	2300      	movs	r3, #0
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3708      	adds	r7, #8
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	e000e010 	.word	0xe000e010

080023bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f7ff ff29 	bl	800221c <__NVIC_SetPriorityGrouping>
}
 80023ca:	bf00      	nop
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023d2:	b580      	push	{r7, lr}
 80023d4:	b086      	sub	sp, #24
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	4603      	mov	r3, r0
 80023da:	60b9      	str	r1, [r7, #8]
 80023dc:	607a      	str	r2, [r7, #4]
 80023de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023e0:	2300      	movs	r3, #0
 80023e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023e4:	f7ff ff3e 	bl	8002264 <__NVIC_GetPriorityGrouping>
 80023e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	68b9      	ldr	r1, [r7, #8]
 80023ee:	6978      	ldr	r0, [r7, #20]
 80023f0:	f7ff ff8e 	bl	8002310 <NVIC_EncodePriority>
 80023f4:	4602      	mov	r2, r0
 80023f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023fa:	4611      	mov	r1, r2
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7ff ff5d 	bl	80022bc <__NVIC_SetPriority>
}
 8002402:	bf00      	nop
 8002404:	3718      	adds	r7, #24
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}

0800240a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800240a:	b580      	push	{r7, lr}
 800240c:	b082      	sub	sp, #8
 800240e:	af00      	add	r7, sp, #0
 8002410:	4603      	mov	r3, r0
 8002412:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002414:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002418:	4618      	mov	r0, r3
 800241a:	f7ff ff31 	bl	8002280 <__NVIC_EnableIRQ>
}
 800241e:	bf00      	nop
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}

08002426 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002426:	b580      	push	{r7, lr}
 8002428:	b082      	sub	sp, #8
 800242a:	af00      	add	r7, sp, #0
 800242c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	f7ff ffa2 	bl	8002378 <SysTick_Config>
 8002434:	4603      	mov	r3, r0
}
 8002436:	4618      	mov	r0, r3
 8002438:	3708      	adds	r7, #8
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
	...

08002440 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b086      	sub	sp, #24
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002448:	2300      	movs	r3, #0
 800244a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800244c:	f7ff fadc 	bl	8001a08 <HAL_GetTick>
 8002450:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d101      	bne.n	800245c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e099      	b.n	8002590 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2202      	movs	r2, #2
 8002460:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2200      	movs	r2, #0
 8002468:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f022 0201 	bic.w	r2, r2, #1
 800247a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800247c:	e00f      	b.n	800249e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800247e:	f7ff fac3 	bl	8001a08 <HAL_GetTick>
 8002482:	4602      	mov	r2, r0
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	1ad3      	subs	r3, r2, r3
 8002488:	2b05      	cmp	r3, #5
 800248a:	d908      	bls.n	800249e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2220      	movs	r2, #32
 8002490:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2203      	movs	r2, #3
 8002496:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800249a:	2303      	movs	r3, #3
 800249c:	e078      	b.n	8002590 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f003 0301 	and.w	r3, r3, #1
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d1e8      	bne.n	800247e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80024b4:	697a      	ldr	r2, [r7, #20]
 80024b6:	4b38      	ldr	r3, [pc, #224]	@ (8002598 <HAL_DMA_Init+0x158>)
 80024b8:	4013      	ands	r3, r2
 80024ba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685a      	ldr	r2, [r3, #4]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	691b      	ldr	r3, [r3, #16]
 80024d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	699b      	ldr	r3, [r3, #24]
 80024dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6a1b      	ldr	r3, [r3, #32]
 80024e8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024ea:	697a      	ldr	r2, [r7, #20]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024f4:	2b04      	cmp	r3, #4
 80024f6:	d107      	bne.n	8002508 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002500:	4313      	orrs	r3, r2
 8002502:	697a      	ldr	r2, [r7, #20]
 8002504:	4313      	orrs	r3, r2
 8002506:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	697a      	ldr	r2, [r7, #20]
 800250e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	695b      	ldr	r3, [r3, #20]
 8002516:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	f023 0307 	bic.w	r3, r3, #7
 800251e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002524:	697a      	ldr	r2, [r7, #20]
 8002526:	4313      	orrs	r3, r2
 8002528:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800252e:	2b04      	cmp	r3, #4
 8002530:	d117      	bne.n	8002562 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002536:	697a      	ldr	r2, [r7, #20]
 8002538:	4313      	orrs	r3, r2
 800253a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002540:	2b00      	cmp	r3, #0
 8002542:	d00e      	beq.n	8002562 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002544:	6878      	ldr	r0, [r7, #4]
 8002546:	f000 fa6f 	bl	8002a28 <DMA_CheckFifoParam>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d008      	beq.n	8002562 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2240      	movs	r2, #64	@ 0x40
 8002554:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2201      	movs	r2, #1
 800255a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800255e:	2301      	movs	r3, #1
 8002560:	e016      	b.n	8002590 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	697a      	ldr	r2, [r7, #20]
 8002568:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	f000 fa26 	bl	80029bc <DMA_CalcBaseAndBitshift>
 8002570:	4603      	mov	r3, r0
 8002572:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002578:	223f      	movs	r2, #63	@ 0x3f
 800257a:	409a      	lsls	r2, r3
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2200      	movs	r2, #0
 8002584:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2201      	movs	r2, #1
 800258a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800258e:	2300      	movs	r3, #0
}
 8002590:	4618      	mov	r0, r3
 8002592:	3718      	adds	r7, #24
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	f010803f 	.word	0xf010803f

0800259c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b086      	sub	sp, #24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	607a      	str	r2, [r7, #4]
 80025a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025aa:	2300      	movs	r3, #0
 80025ac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025b2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d101      	bne.n	80025c2 <HAL_DMA_Start_IT+0x26>
 80025be:	2302      	movs	r3, #2
 80025c0:	e040      	b.n	8002644 <HAL_DMA_Start_IT+0xa8>
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2201      	movs	r2, #1
 80025c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d12f      	bne.n	8002636 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2202      	movs	r2, #2
 80025da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	2200      	movs	r2, #0
 80025e2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	68b9      	ldr	r1, [r7, #8]
 80025ea:	68f8      	ldr	r0, [r7, #12]
 80025ec:	f000 f9b8 	bl	8002960 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025f4:	223f      	movs	r2, #63	@ 0x3f
 80025f6:	409a      	lsls	r2, r3
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f042 0216 	orr.w	r2, r2, #22
 800260a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002610:	2b00      	cmp	r3, #0
 8002612:	d007      	beq.n	8002624 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f042 0208 	orr.w	r2, r2, #8
 8002622:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f042 0201 	orr.w	r2, r2, #1
 8002632:	601a      	str	r2, [r3, #0]
 8002634:	e005      	b.n	8002642 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	2200      	movs	r2, #0
 800263a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800263e:	2302      	movs	r3, #2
 8002640:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002642:	7dfb      	ldrb	r3, [r7, #23]
}
 8002644:	4618      	mov	r0, r3
 8002646:	3718      	adds	r7, #24
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}

0800264c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002654:	2300      	movs	r3, #0
 8002656:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002658:	4b8e      	ldr	r3, [pc, #568]	@ (8002894 <HAL_DMA_IRQHandler+0x248>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a8e      	ldr	r2, [pc, #568]	@ (8002898 <HAL_DMA_IRQHandler+0x24c>)
 800265e:	fba2 2303 	umull	r2, r3, r2, r3
 8002662:	0a9b      	lsrs	r3, r3, #10
 8002664:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800266a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002676:	2208      	movs	r2, #8
 8002678:	409a      	lsls	r2, r3
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	4013      	ands	r3, r2
 800267e:	2b00      	cmp	r3, #0
 8002680:	d01a      	beq.n	80026b8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0304 	and.w	r3, r3, #4
 800268c:	2b00      	cmp	r3, #0
 800268e:	d013      	beq.n	80026b8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f022 0204 	bic.w	r2, r2, #4
 800269e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026a4:	2208      	movs	r2, #8
 80026a6:	409a      	lsls	r2, r3
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026b0:	f043 0201 	orr.w	r2, r3, #1
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026bc:	2201      	movs	r2, #1
 80026be:	409a      	lsls	r2, r3
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	4013      	ands	r3, r2
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d012      	beq.n	80026ee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	695b      	ldr	r3, [r3, #20]
 80026ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d00b      	beq.n	80026ee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026da:	2201      	movs	r2, #1
 80026dc:	409a      	lsls	r2, r3
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026e6:	f043 0202 	orr.w	r2, r3, #2
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026f2:	2204      	movs	r2, #4
 80026f4:	409a      	lsls	r2, r3
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	4013      	ands	r3, r2
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d012      	beq.n	8002724 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0302 	and.w	r3, r3, #2
 8002708:	2b00      	cmp	r3, #0
 800270a:	d00b      	beq.n	8002724 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002710:	2204      	movs	r2, #4
 8002712:	409a      	lsls	r2, r3
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800271c:	f043 0204 	orr.w	r2, r3, #4
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002728:	2210      	movs	r2, #16
 800272a:	409a      	lsls	r2, r3
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	4013      	ands	r3, r2
 8002730:	2b00      	cmp	r3, #0
 8002732:	d043      	beq.n	80027bc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0308 	and.w	r3, r3, #8
 800273e:	2b00      	cmp	r3, #0
 8002740:	d03c      	beq.n	80027bc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002746:	2210      	movs	r2, #16
 8002748:	409a      	lsls	r2, r3
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002758:	2b00      	cmp	r3, #0
 800275a:	d018      	beq.n	800278e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d108      	bne.n	800277c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276e:	2b00      	cmp	r3, #0
 8002770:	d024      	beq.n	80027bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	4798      	blx	r3
 800277a:	e01f      	b.n	80027bc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002780:	2b00      	cmp	r3, #0
 8002782:	d01b      	beq.n	80027bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	4798      	blx	r3
 800278c:	e016      	b.n	80027bc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002798:	2b00      	cmp	r3, #0
 800279a:	d107      	bne.n	80027ac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f022 0208 	bic.w	r2, r2, #8
 80027aa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d003      	beq.n	80027bc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027c0:	2220      	movs	r2, #32
 80027c2:	409a      	lsls	r2, r3
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	4013      	ands	r3, r2
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	f000 808f 	beq.w	80028ec <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0310 	and.w	r3, r3, #16
 80027d8:	2b00      	cmp	r3, #0
 80027da:	f000 8087 	beq.w	80028ec <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027e2:	2220      	movs	r2, #32
 80027e4:	409a      	lsls	r2, r3
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	2b05      	cmp	r3, #5
 80027f4:	d136      	bne.n	8002864 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f022 0216 	bic.w	r2, r2, #22
 8002804:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	695a      	ldr	r2, [r3, #20]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002814:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281a:	2b00      	cmp	r3, #0
 800281c:	d103      	bne.n	8002826 <HAL_DMA_IRQHandler+0x1da>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002822:	2b00      	cmp	r3, #0
 8002824:	d007      	beq.n	8002836 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f022 0208 	bic.w	r2, r2, #8
 8002834:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800283a:	223f      	movs	r2, #63	@ 0x3f
 800283c:	409a      	lsls	r2, r3
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2201      	movs	r2, #1
 8002846:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002856:	2b00      	cmp	r3, #0
 8002858:	d07e      	beq.n	8002958 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	4798      	blx	r3
        }
        return;
 8002862:	e079      	b.n	8002958 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800286e:	2b00      	cmp	r3, #0
 8002870:	d01d      	beq.n	80028ae <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800287c:	2b00      	cmp	r3, #0
 800287e:	d10d      	bne.n	800289c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002884:	2b00      	cmp	r3, #0
 8002886:	d031      	beq.n	80028ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	4798      	blx	r3
 8002890:	e02c      	b.n	80028ec <HAL_DMA_IRQHandler+0x2a0>
 8002892:	bf00      	nop
 8002894:	20000010 	.word	0x20000010
 8002898:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d023      	beq.n	80028ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	4798      	blx	r3
 80028ac:	e01e      	b.n	80028ec <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d10f      	bne.n	80028dc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f022 0210 	bic.w	r2, r2, #16
 80028ca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2201      	movs	r2, #1
 80028d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d003      	beq.n	80028ec <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d032      	beq.n	800295a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028f8:	f003 0301 	and.w	r3, r3, #1
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d022      	beq.n	8002946 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2205      	movs	r2, #5
 8002904:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f022 0201 	bic.w	r2, r2, #1
 8002916:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	3301      	adds	r3, #1
 800291c:	60bb      	str	r3, [r7, #8]
 800291e:	697a      	ldr	r2, [r7, #20]
 8002920:	429a      	cmp	r2, r3
 8002922:	d307      	bcc.n	8002934 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	2b00      	cmp	r3, #0
 8002930:	d1f2      	bne.n	8002918 <HAL_DMA_IRQHandler+0x2cc>
 8002932:	e000      	b.n	8002936 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002934:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2201      	movs	r2, #1
 800293a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800294a:	2b00      	cmp	r3, #0
 800294c:	d005      	beq.n	800295a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	4798      	blx	r3
 8002956:	e000      	b.n	800295a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002958:	bf00      	nop
    }
  }
}
 800295a:	3718      	adds	r7, #24
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}

08002960 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002960:	b480      	push	{r7}
 8002962:	b085      	sub	sp, #20
 8002964:	af00      	add	r7, sp, #0
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	60b9      	str	r1, [r7, #8]
 800296a:	607a      	str	r2, [r7, #4]
 800296c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800297c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	683a      	ldr	r2, [r7, #0]
 8002984:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	2b40      	cmp	r3, #64	@ 0x40
 800298c:	d108      	bne.n	80029a0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	68ba      	ldr	r2, [r7, #8]
 800299c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800299e:	e007      	b.n	80029b0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68ba      	ldr	r2, [r7, #8]
 80029a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	60da      	str	r2, [r3, #12]
}
 80029b0:	bf00      	nop
 80029b2:	3714      	adds	r7, #20
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80029bc:	b480      	push	{r7}
 80029be:	b085      	sub	sp, #20
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	3b10      	subs	r3, #16
 80029cc:	4a14      	ldr	r2, [pc, #80]	@ (8002a20 <DMA_CalcBaseAndBitshift+0x64>)
 80029ce:	fba2 2303 	umull	r2, r3, r2, r3
 80029d2:	091b      	lsrs	r3, r3, #4
 80029d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80029d6:	4a13      	ldr	r2, [pc, #76]	@ (8002a24 <DMA_CalcBaseAndBitshift+0x68>)
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	4413      	add	r3, r2
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	461a      	mov	r2, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2b03      	cmp	r3, #3
 80029e8:	d909      	bls.n	80029fe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80029f2:	f023 0303 	bic.w	r3, r3, #3
 80029f6:	1d1a      	adds	r2, r3, #4
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	659a      	str	r2, [r3, #88]	@ 0x58
 80029fc:	e007      	b.n	8002a0e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002a06:	f023 0303 	bic.w	r3, r3, #3
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3714      	adds	r7, #20
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	aaaaaaab 	.word	0xaaaaaaab
 8002a24:	08009108 	.word	0x08009108

08002a28 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a30:	2300      	movs	r3, #0
 8002a32:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a38:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	699b      	ldr	r3, [r3, #24]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d11f      	bne.n	8002a82 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	2b03      	cmp	r3, #3
 8002a46:	d856      	bhi.n	8002af6 <DMA_CheckFifoParam+0xce>
 8002a48:	a201      	add	r2, pc, #4	@ (adr r2, 8002a50 <DMA_CheckFifoParam+0x28>)
 8002a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a4e:	bf00      	nop
 8002a50:	08002a61 	.word	0x08002a61
 8002a54:	08002a73 	.word	0x08002a73
 8002a58:	08002a61 	.word	0x08002a61
 8002a5c:	08002af7 	.word	0x08002af7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a64:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d046      	beq.n	8002afa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a70:	e043      	b.n	8002afa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a76:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002a7a:	d140      	bne.n	8002afe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a80:	e03d      	b.n	8002afe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	699b      	ldr	r3, [r3, #24]
 8002a86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a8a:	d121      	bne.n	8002ad0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	2b03      	cmp	r3, #3
 8002a90:	d837      	bhi.n	8002b02 <DMA_CheckFifoParam+0xda>
 8002a92:	a201      	add	r2, pc, #4	@ (adr r2, 8002a98 <DMA_CheckFifoParam+0x70>)
 8002a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a98:	08002aa9 	.word	0x08002aa9
 8002a9c:	08002aaf 	.word	0x08002aaf
 8002aa0:	08002aa9 	.word	0x08002aa9
 8002aa4:	08002ac1 	.word	0x08002ac1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	73fb      	strb	r3, [r7, #15]
      break;
 8002aac:	e030      	b.n	8002b10 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d025      	beq.n	8002b06 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002abe:	e022      	b.n	8002b06 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ac4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002ac8:	d11f      	bne.n	8002b0a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002ace:	e01c      	b.n	8002b0a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d903      	bls.n	8002ade <DMA_CheckFifoParam+0xb6>
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	2b03      	cmp	r3, #3
 8002ada:	d003      	beq.n	8002ae4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002adc:	e018      	b.n	8002b10 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	73fb      	strb	r3, [r7, #15]
      break;
 8002ae2:	e015      	b.n	8002b10 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ae8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d00e      	beq.n	8002b0e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	73fb      	strb	r3, [r7, #15]
      break;
 8002af4:	e00b      	b.n	8002b0e <DMA_CheckFifoParam+0xe6>
      break;
 8002af6:	bf00      	nop
 8002af8:	e00a      	b.n	8002b10 <DMA_CheckFifoParam+0xe8>
      break;
 8002afa:	bf00      	nop
 8002afc:	e008      	b.n	8002b10 <DMA_CheckFifoParam+0xe8>
      break;
 8002afe:	bf00      	nop
 8002b00:	e006      	b.n	8002b10 <DMA_CheckFifoParam+0xe8>
      break;
 8002b02:	bf00      	nop
 8002b04:	e004      	b.n	8002b10 <DMA_CheckFifoParam+0xe8>
      break;
 8002b06:	bf00      	nop
 8002b08:	e002      	b.n	8002b10 <DMA_CheckFifoParam+0xe8>
      break;   
 8002b0a:	bf00      	nop
 8002b0c:	e000      	b.n	8002b10 <DMA_CheckFifoParam+0xe8>
      break;
 8002b0e:	bf00      	nop
    }
  } 
  
  return status; 
 8002b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3714      	adds	r7, #20
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop

08002b20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b089      	sub	sp, #36	@ 0x24
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b32:	2300      	movs	r3, #0
 8002b34:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b36:	2300      	movs	r3, #0
 8002b38:	61fb      	str	r3, [r7, #28]
 8002b3a:	e16b      	b.n	8002e14 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	fa02 f303 	lsl.w	r3, r2, r3
 8002b44:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	697a      	ldr	r2, [r7, #20]
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b50:	693a      	ldr	r2, [r7, #16]
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	429a      	cmp	r2, r3
 8002b56:	f040 815a 	bne.w	8002e0e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f003 0303 	and.w	r3, r3, #3
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d005      	beq.n	8002b72 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d130      	bne.n	8002bd4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b78:	69fb      	ldr	r3, [r7, #28]
 8002b7a:	005b      	lsls	r3, r3, #1
 8002b7c:	2203      	movs	r2, #3
 8002b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b82:	43db      	mvns	r3, r3
 8002b84:	69ba      	ldr	r2, [r7, #24]
 8002b86:	4013      	ands	r3, r2
 8002b88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	68da      	ldr	r2, [r3, #12]
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	005b      	lsls	r3, r3, #1
 8002b92:	fa02 f303 	lsl.w	r3, r2, r3
 8002b96:	69ba      	ldr	r2, [r7, #24]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	69ba      	ldr	r2, [r7, #24]
 8002ba0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ba8:	2201      	movs	r2, #1
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb0:	43db      	mvns	r3, r3
 8002bb2:	69ba      	ldr	r2, [r7, #24]
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	091b      	lsrs	r3, r3, #4
 8002bbe:	f003 0201 	and.w	r2, r3, #1
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	69ba      	ldr	r2, [r7, #24]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	69ba      	ldr	r2, [r7, #24]
 8002bd2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f003 0303 	and.w	r3, r3, #3
 8002bdc:	2b03      	cmp	r3, #3
 8002bde:	d017      	beq.n	8002c10 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	2203      	movs	r2, #3
 8002bec:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf0:	43db      	mvns	r3, r3
 8002bf2:	69ba      	ldr	r2, [r7, #24]
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	689a      	ldr	r2, [r3, #8]
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	fa02 f303 	lsl.w	r3, r2, r3
 8002c04:	69ba      	ldr	r2, [r7, #24]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	69ba      	ldr	r2, [r7, #24]
 8002c0e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f003 0303 	and.w	r3, r3, #3
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d123      	bne.n	8002c64 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	08da      	lsrs	r2, r3, #3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	3208      	adds	r2, #8
 8002c24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c28:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	f003 0307 	and.w	r3, r3, #7
 8002c30:	009b      	lsls	r3, r3, #2
 8002c32:	220f      	movs	r2, #15
 8002c34:	fa02 f303 	lsl.w	r3, r2, r3
 8002c38:	43db      	mvns	r3, r3
 8002c3a:	69ba      	ldr	r2, [r7, #24]
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	691a      	ldr	r2, [r3, #16]
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	f003 0307 	and.w	r3, r3, #7
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c50:	69ba      	ldr	r2, [r7, #24]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	08da      	lsrs	r2, r3, #3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	3208      	adds	r2, #8
 8002c5e:	69b9      	ldr	r1, [r7, #24]
 8002c60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	2203      	movs	r2, #3
 8002c70:	fa02 f303 	lsl.w	r3, r2, r3
 8002c74:	43db      	mvns	r3, r3
 8002c76:	69ba      	ldr	r2, [r7, #24]
 8002c78:	4013      	ands	r3, r2
 8002c7a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	f003 0203 	and.w	r2, r3, #3
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	005b      	lsls	r3, r3, #1
 8002c88:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8c:	69ba      	ldr	r2, [r7, #24]
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	69ba      	ldr	r2, [r7, #24]
 8002c96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	f000 80b4 	beq.w	8002e0e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	60fb      	str	r3, [r7, #12]
 8002caa:	4b60      	ldr	r3, [pc, #384]	@ (8002e2c <HAL_GPIO_Init+0x30c>)
 8002cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cae:	4a5f      	ldr	r2, [pc, #380]	@ (8002e2c <HAL_GPIO_Init+0x30c>)
 8002cb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cb4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cb6:	4b5d      	ldr	r3, [pc, #372]	@ (8002e2c <HAL_GPIO_Init+0x30c>)
 8002cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cbe:	60fb      	str	r3, [r7, #12]
 8002cc0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cc2:	4a5b      	ldr	r2, [pc, #364]	@ (8002e30 <HAL_GPIO_Init+0x310>)
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	089b      	lsrs	r3, r3, #2
 8002cc8:	3302      	adds	r3, #2
 8002cca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	f003 0303 	and.w	r3, r3, #3
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	220f      	movs	r2, #15
 8002cda:	fa02 f303 	lsl.w	r3, r2, r3
 8002cde:	43db      	mvns	r3, r3
 8002ce0:	69ba      	ldr	r2, [r7, #24]
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4a52      	ldr	r2, [pc, #328]	@ (8002e34 <HAL_GPIO_Init+0x314>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d02b      	beq.n	8002d46 <HAL_GPIO_Init+0x226>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4a51      	ldr	r2, [pc, #324]	@ (8002e38 <HAL_GPIO_Init+0x318>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d025      	beq.n	8002d42 <HAL_GPIO_Init+0x222>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4a50      	ldr	r2, [pc, #320]	@ (8002e3c <HAL_GPIO_Init+0x31c>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d01f      	beq.n	8002d3e <HAL_GPIO_Init+0x21e>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4a4f      	ldr	r2, [pc, #316]	@ (8002e40 <HAL_GPIO_Init+0x320>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d019      	beq.n	8002d3a <HAL_GPIO_Init+0x21a>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4a4e      	ldr	r2, [pc, #312]	@ (8002e44 <HAL_GPIO_Init+0x324>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d013      	beq.n	8002d36 <HAL_GPIO_Init+0x216>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a4d      	ldr	r2, [pc, #308]	@ (8002e48 <HAL_GPIO_Init+0x328>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d00d      	beq.n	8002d32 <HAL_GPIO_Init+0x212>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4a4c      	ldr	r2, [pc, #304]	@ (8002e4c <HAL_GPIO_Init+0x32c>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d007      	beq.n	8002d2e <HAL_GPIO_Init+0x20e>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a4b      	ldr	r2, [pc, #300]	@ (8002e50 <HAL_GPIO_Init+0x330>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d101      	bne.n	8002d2a <HAL_GPIO_Init+0x20a>
 8002d26:	2307      	movs	r3, #7
 8002d28:	e00e      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d2a:	2308      	movs	r3, #8
 8002d2c:	e00c      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d2e:	2306      	movs	r3, #6
 8002d30:	e00a      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d32:	2305      	movs	r3, #5
 8002d34:	e008      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d36:	2304      	movs	r3, #4
 8002d38:	e006      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d3a:	2303      	movs	r3, #3
 8002d3c:	e004      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d3e:	2302      	movs	r3, #2
 8002d40:	e002      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d42:	2301      	movs	r3, #1
 8002d44:	e000      	b.n	8002d48 <HAL_GPIO_Init+0x228>
 8002d46:	2300      	movs	r3, #0
 8002d48:	69fa      	ldr	r2, [r7, #28]
 8002d4a:	f002 0203 	and.w	r2, r2, #3
 8002d4e:	0092      	lsls	r2, r2, #2
 8002d50:	4093      	lsls	r3, r2
 8002d52:	69ba      	ldr	r2, [r7, #24]
 8002d54:	4313      	orrs	r3, r2
 8002d56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d58:	4935      	ldr	r1, [pc, #212]	@ (8002e30 <HAL_GPIO_Init+0x310>)
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	089b      	lsrs	r3, r3, #2
 8002d5e:	3302      	adds	r3, #2
 8002d60:	69ba      	ldr	r2, [r7, #24]
 8002d62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d66:	4b3b      	ldr	r3, [pc, #236]	@ (8002e54 <HAL_GPIO_Init+0x334>)
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	43db      	mvns	r3, r3
 8002d70:	69ba      	ldr	r2, [r7, #24]
 8002d72:	4013      	ands	r3, r2
 8002d74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d003      	beq.n	8002d8a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002d82:	69ba      	ldr	r2, [r7, #24]
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d8a:	4a32      	ldr	r2, [pc, #200]	@ (8002e54 <HAL_GPIO_Init+0x334>)
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d90:	4b30      	ldr	r3, [pc, #192]	@ (8002e54 <HAL_GPIO_Init+0x334>)
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	43db      	mvns	r3, r3
 8002d9a:	69ba      	ldr	r2, [r7, #24]
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d003      	beq.n	8002db4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002dac:	69ba      	ldr	r2, [r7, #24]
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002db4:	4a27      	ldr	r2, [pc, #156]	@ (8002e54 <HAL_GPIO_Init+0x334>)
 8002db6:	69bb      	ldr	r3, [r7, #24]
 8002db8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002dba:	4b26      	ldr	r3, [pc, #152]	@ (8002e54 <HAL_GPIO_Init+0x334>)
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	43db      	mvns	r3, r3
 8002dc4:	69ba      	ldr	r2, [r7, #24]
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d003      	beq.n	8002dde <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002dd6:	69ba      	ldr	r2, [r7, #24]
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002dde:	4a1d      	ldr	r2, [pc, #116]	@ (8002e54 <HAL_GPIO_Init+0x334>)
 8002de0:	69bb      	ldr	r3, [r7, #24]
 8002de2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002de4:	4b1b      	ldr	r3, [pc, #108]	@ (8002e54 <HAL_GPIO_Init+0x334>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	43db      	mvns	r3, r3
 8002dee:	69ba      	ldr	r2, [r7, #24]
 8002df0:	4013      	ands	r3, r2
 8002df2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d003      	beq.n	8002e08 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002e00:	69ba      	ldr	r2, [r7, #24]
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e08:	4a12      	ldr	r2, [pc, #72]	@ (8002e54 <HAL_GPIO_Init+0x334>)
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	3301      	adds	r3, #1
 8002e12:	61fb      	str	r3, [r7, #28]
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	2b0f      	cmp	r3, #15
 8002e18:	f67f ae90 	bls.w	8002b3c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e1c:	bf00      	nop
 8002e1e:	bf00      	nop
 8002e20:	3724      	adds	r7, #36	@ 0x24
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	40023800 	.word	0x40023800
 8002e30:	40013800 	.word	0x40013800
 8002e34:	40020000 	.word	0x40020000
 8002e38:	40020400 	.word	0x40020400
 8002e3c:	40020800 	.word	0x40020800
 8002e40:	40020c00 	.word	0x40020c00
 8002e44:	40021000 	.word	0x40021000
 8002e48:	40021400 	.word	0x40021400
 8002e4c:	40021800 	.word	0x40021800
 8002e50:	40021c00 	.word	0x40021c00
 8002e54:	40013c00 	.word	0x40013c00

08002e58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	460b      	mov	r3, r1
 8002e62:	807b      	strh	r3, [r7, #2]
 8002e64:	4613      	mov	r3, r2
 8002e66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e68:	787b      	ldrb	r3, [r7, #1]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d003      	beq.n	8002e76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e6e:	887a      	ldrh	r2, [r7, #2]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e74:	e003      	b.n	8002e7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e76:	887b      	ldrh	r3, [r7, #2]
 8002e78:	041a      	lsls	r2, r3, #16
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	619a      	str	r2, [r3, #24]
}
 8002e7e:	bf00      	nop
 8002e80:	370c      	adds	r7, #12
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr

08002e8a <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b086      	sub	sp, #24
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f004 ff03 	bl	8007cac <USB_GetMode>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	f040 80fb 	bne.w	80030a4 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f004 fec6 	bl	8007c44 <USB_ReadInterrupts>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	f000 80f1 	beq.w	80030a2 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f004 febd 	bl	8007c44 <USB_ReadInterrupts>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ed0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002ed4:	d104      	bne.n	8002ee0 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002ede:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f004 fead 	bl	8007c44 <USB_ReadInterrupts>
 8002eea:	4603      	mov	r3, r0
 8002eec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ef0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ef4:	d104      	bne.n	8002f00 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002efe:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4618      	mov	r0, r3
 8002f06:	f004 fe9d 	bl	8007c44 <USB_ReadInterrupts>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002f10:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002f14:	d104      	bne.n	8002f20 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002f1e:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4618      	mov	r0, r3
 8002f26:	f004 fe8d 	bl	8007c44 <USB_ReadInterrupts>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	f003 0302 	and.w	r3, r3, #2
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d103      	bne.n	8002f3c <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2202      	movs	r2, #2
 8002f3a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4618      	mov	r0, r3
 8002f42:	f004 fe7f 	bl	8007c44 <USB_ReadInterrupts>
 8002f46:	4603      	mov	r3, r0
 8002f48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002f4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f50:	d120      	bne.n	8002f94 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002f5a:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 0301 	and.w	r3, r3, #1
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d113      	bne.n	8002f94 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002f6c:	2110      	movs	r1, #16
 8002f6e:	6938      	ldr	r0, [r7, #16]
 8002f70:	f004 fdb0 	bl	8007ad4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002f74:	6938      	ldr	r0, [r7, #16]
 8002f76:	f004 fddf 	bl	8007b38 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	7a5b      	ldrb	r3, [r3, #9]
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d105      	bne.n	8002f8e <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2101      	movs	r1, #1
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f004 fe9d 	bl	8007cc8 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f005 f955 	bl	800823e <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f004 fe53 	bl	8007c44 <USB_ReadInterrupts>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fa4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fa8:	d102      	bne.n	8002fb0 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f001 fca1 	bl	80048f2 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f004 fe45 	bl	8007c44 <USB_ReadInterrupts>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	f003 0308 	and.w	r3, r3, #8
 8002fc0:	2b08      	cmp	r3, #8
 8002fc2:	d106      	bne.n	8002fd2 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f005 f91e 	bl	8008206 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	2208      	movs	r2, #8
 8002fd0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f004 fe34 	bl	8007c44 <USB_ReadInterrupts>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fe2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002fe6:	d139      	bne.n	800305c <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4618      	mov	r0, r3
 8002fee:	f004 fea8 	bl	8007d42 <USB_HC_ReadInterrupt>
 8002ff2:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	617b      	str	r3, [r7, #20]
 8002ff8:	e025      	b.n	8003046 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	f003 030f 	and.w	r3, r3, #15
 8003000:	68ba      	ldr	r2, [r7, #8]
 8003002:	fa22 f303 	lsr.w	r3, r2, r3
 8003006:	f003 0301 	and.w	r3, r3, #1
 800300a:	2b00      	cmp	r3, #0
 800300c:	d018      	beq.n	8003040 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	015a      	lsls	r2, r3, #5
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	4413      	add	r3, r2
 8003016:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003020:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003024:	d106      	bne.n	8003034 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	b2db      	uxtb	r3, r3
 800302a:	4619      	mov	r1, r3
 800302c:	6878      	ldr	r0, [r7, #4]
 800302e:	f000 f859 	bl	80030e4 <HCD_HC_IN_IRQHandler>
 8003032:	e005      	b.n	8003040 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	b2db      	uxtb	r3, r3
 8003038:	4619      	mov	r1, r3
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f000 febb 	bl	8003db6 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	3301      	adds	r3, #1
 8003044:	617b      	str	r3, [r7, #20]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	795b      	ldrb	r3, [r3, #5]
 800304a:	461a      	mov	r2, r3
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	4293      	cmp	r3, r2
 8003050:	d3d3      	bcc.n	8002ffa <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800305a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4618      	mov	r0, r3
 8003062:	f004 fdef 	bl	8007c44 <USB_ReadInterrupts>
 8003066:	4603      	mov	r3, r0
 8003068:	f003 0310 	and.w	r3, r3, #16
 800306c:	2b10      	cmp	r3, #16
 800306e:	d101      	bne.n	8003074 <HAL_HCD_IRQHandler+0x1ea>
 8003070:	2301      	movs	r3, #1
 8003072:	e000      	b.n	8003076 <HAL_HCD_IRQHandler+0x1ec>
 8003074:	2300      	movs	r3, #0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d014      	beq.n	80030a4 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	699a      	ldr	r2, [r3, #24]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f022 0210 	bic.w	r2, r2, #16
 8003088:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	f001 fb52 	bl	8004734 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	699a      	ldr	r2, [r3, #24]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f042 0210 	orr.w	r2, r2, #16
 800309e:	619a      	str	r2, [r3, #24]
 80030a0:	e000      	b.n	80030a4 <HAL_HCD_IRQHandler+0x21a>
      return;
 80030a2:	bf00      	nop
    }
  }
}
 80030a4:	3718      	adds	r7, #24
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}

080030aa <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80030aa:	b580      	push	{r7, lr}
 80030ac:	b082      	sub	sp, #8
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d101      	bne.n	80030c0 <HAL_HCD_Stop+0x16>
 80030bc:	2302      	movs	r3, #2
 80030be:	e00d      	b.n	80030dc <HAL_HCD_Stop+0x32>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2201      	movs	r2, #1
 80030c4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4618      	mov	r0, r3
 80030ce:	f004 ff69 	bl	8007fa4 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80030da:	2300      	movs	r3, #0
}
 80030dc:	4618      	mov	r0, r3
 80030de:	3708      	adds	r7, #8
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b086      	sub	sp, #24
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
 80030ec:	460b      	mov	r3, r1
 80030ee:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	78fa      	ldrb	r2, [r7, #3]
 8003100:	4611      	mov	r1, r2
 8003102:	4618      	mov	r0, r3
 8003104:	f004 fdb1 	bl	8007c6a <USB_ReadChInterrupts>
 8003108:	4603      	mov	r3, r0
 800310a:	f003 0304 	and.w	r3, r3, #4
 800310e:	2b04      	cmp	r3, #4
 8003110:	d11a      	bne.n	8003148 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003112:	78fb      	ldrb	r3, [r7, #3]
 8003114:	015a      	lsls	r2, r3, #5
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	4413      	add	r3, r2
 800311a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800311e:	461a      	mov	r2, r3
 8003120:	2304      	movs	r3, #4
 8003122:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003124:	78fa      	ldrb	r2, [r7, #3]
 8003126:	6879      	ldr	r1, [r7, #4]
 8003128:	4613      	mov	r3, r2
 800312a:	011b      	lsls	r3, r3, #4
 800312c:	1a9b      	subs	r3, r3, r2
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	440b      	add	r3, r1
 8003132:	334d      	adds	r3, #77	@ 0x4d
 8003134:	2207      	movs	r2, #7
 8003136:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	78fa      	ldrb	r2, [r7, #3]
 800313e:	4611      	mov	r1, r2
 8003140:	4618      	mov	r0, r3
 8003142:	f004 fe0f 	bl	8007d64 <USB_HC_Halt>
 8003146:	e09e      	b.n	8003286 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	78fa      	ldrb	r2, [r7, #3]
 800314e:	4611      	mov	r1, r2
 8003150:	4618      	mov	r0, r3
 8003152:	f004 fd8a 	bl	8007c6a <USB_ReadChInterrupts>
 8003156:	4603      	mov	r3, r0
 8003158:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800315c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003160:	d11b      	bne.n	800319a <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8003162:	78fb      	ldrb	r3, [r7, #3]
 8003164:	015a      	lsls	r2, r3, #5
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	4413      	add	r3, r2
 800316a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800316e:	461a      	mov	r2, r3
 8003170:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003174:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8003176:	78fa      	ldrb	r2, [r7, #3]
 8003178:	6879      	ldr	r1, [r7, #4]
 800317a:	4613      	mov	r3, r2
 800317c:	011b      	lsls	r3, r3, #4
 800317e:	1a9b      	subs	r3, r3, r2
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	440b      	add	r3, r1
 8003184:	334d      	adds	r3, #77	@ 0x4d
 8003186:	2208      	movs	r2, #8
 8003188:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	78fa      	ldrb	r2, [r7, #3]
 8003190:	4611      	mov	r1, r2
 8003192:	4618      	mov	r0, r3
 8003194:	f004 fde6 	bl	8007d64 <USB_HC_Halt>
 8003198:	e075      	b.n	8003286 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	78fa      	ldrb	r2, [r7, #3]
 80031a0:	4611      	mov	r1, r2
 80031a2:	4618      	mov	r0, r3
 80031a4:	f004 fd61 	bl	8007c6a <USB_ReadChInterrupts>
 80031a8:	4603      	mov	r3, r0
 80031aa:	f003 0308 	and.w	r3, r3, #8
 80031ae:	2b08      	cmp	r3, #8
 80031b0:	d11a      	bne.n	80031e8 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80031b2:	78fb      	ldrb	r3, [r7, #3]
 80031b4:	015a      	lsls	r2, r3, #5
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	4413      	add	r3, r2
 80031ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031be:	461a      	mov	r2, r3
 80031c0:	2308      	movs	r3, #8
 80031c2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80031c4:	78fa      	ldrb	r2, [r7, #3]
 80031c6:	6879      	ldr	r1, [r7, #4]
 80031c8:	4613      	mov	r3, r2
 80031ca:	011b      	lsls	r3, r3, #4
 80031cc:	1a9b      	subs	r3, r3, r2
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	440b      	add	r3, r1
 80031d2:	334d      	adds	r3, #77	@ 0x4d
 80031d4:	2206      	movs	r2, #6
 80031d6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	78fa      	ldrb	r2, [r7, #3]
 80031de:	4611      	mov	r1, r2
 80031e0:	4618      	mov	r0, r3
 80031e2:	f004 fdbf 	bl	8007d64 <USB_HC_Halt>
 80031e6:	e04e      	b.n	8003286 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	78fa      	ldrb	r2, [r7, #3]
 80031ee:	4611      	mov	r1, r2
 80031f0:	4618      	mov	r0, r3
 80031f2:	f004 fd3a 	bl	8007c6a <USB_ReadChInterrupts>
 80031f6:	4603      	mov	r3, r0
 80031f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003200:	d11b      	bne.n	800323a <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003202:	78fb      	ldrb	r3, [r7, #3]
 8003204:	015a      	lsls	r2, r3, #5
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	4413      	add	r3, r2
 800320a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800320e:	461a      	mov	r2, r3
 8003210:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003214:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003216:	78fa      	ldrb	r2, [r7, #3]
 8003218:	6879      	ldr	r1, [r7, #4]
 800321a:	4613      	mov	r3, r2
 800321c:	011b      	lsls	r3, r3, #4
 800321e:	1a9b      	subs	r3, r3, r2
 8003220:	009b      	lsls	r3, r3, #2
 8003222:	440b      	add	r3, r1
 8003224:	334d      	adds	r3, #77	@ 0x4d
 8003226:	2209      	movs	r2, #9
 8003228:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	78fa      	ldrb	r2, [r7, #3]
 8003230:	4611      	mov	r1, r2
 8003232:	4618      	mov	r0, r3
 8003234:	f004 fd96 	bl	8007d64 <USB_HC_Halt>
 8003238:	e025      	b.n	8003286 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	78fa      	ldrb	r2, [r7, #3]
 8003240:	4611      	mov	r1, r2
 8003242:	4618      	mov	r0, r3
 8003244:	f004 fd11 	bl	8007c6a <USB_ReadChInterrupts>
 8003248:	4603      	mov	r3, r0
 800324a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800324e:	2b80      	cmp	r3, #128	@ 0x80
 8003250:	d119      	bne.n	8003286 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003252:	78fb      	ldrb	r3, [r7, #3]
 8003254:	015a      	lsls	r2, r3, #5
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	4413      	add	r3, r2
 800325a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800325e:	461a      	mov	r2, r3
 8003260:	2380      	movs	r3, #128	@ 0x80
 8003262:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003264:	78fa      	ldrb	r2, [r7, #3]
 8003266:	6879      	ldr	r1, [r7, #4]
 8003268:	4613      	mov	r3, r2
 800326a:	011b      	lsls	r3, r3, #4
 800326c:	1a9b      	subs	r3, r3, r2
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	440b      	add	r3, r1
 8003272:	334d      	adds	r3, #77	@ 0x4d
 8003274:	2207      	movs	r2, #7
 8003276:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	78fa      	ldrb	r2, [r7, #3]
 800327e:	4611      	mov	r1, r2
 8003280:	4618      	mov	r0, r3
 8003282:	f004 fd6f 	bl	8007d64 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	78fa      	ldrb	r2, [r7, #3]
 800328c:	4611      	mov	r1, r2
 800328e:	4618      	mov	r0, r3
 8003290:	f004 fceb 	bl	8007c6a <USB_ReadChInterrupts>
 8003294:	4603      	mov	r3, r0
 8003296:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800329a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800329e:	d112      	bne.n	80032c6 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	78fa      	ldrb	r2, [r7, #3]
 80032a6:	4611      	mov	r1, r2
 80032a8:	4618      	mov	r0, r3
 80032aa:	f004 fd5b 	bl	8007d64 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80032ae:	78fb      	ldrb	r3, [r7, #3]
 80032b0:	015a      	lsls	r2, r3, #5
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	4413      	add	r3, r2
 80032b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032ba:	461a      	mov	r2, r3
 80032bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80032c0:	6093      	str	r3, [r2, #8]
 80032c2:	f000 bd75 	b.w	8003db0 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	78fa      	ldrb	r2, [r7, #3]
 80032cc:	4611      	mov	r1, r2
 80032ce:	4618      	mov	r0, r3
 80032d0:	f004 fccb 	bl	8007c6a <USB_ReadChInterrupts>
 80032d4:	4603      	mov	r3, r0
 80032d6:	f003 0301 	and.w	r3, r3, #1
 80032da:	2b01      	cmp	r3, #1
 80032dc:	f040 8128 	bne.w	8003530 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80032e0:	78fb      	ldrb	r3, [r7, #3]
 80032e2:	015a      	lsls	r2, r3, #5
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	4413      	add	r3, r2
 80032e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032ec:	461a      	mov	r2, r3
 80032ee:	2320      	movs	r3, #32
 80032f0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80032f2:	78fa      	ldrb	r2, [r7, #3]
 80032f4:	6879      	ldr	r1, [r7, #4]
 80032f6:	4613      	mov	r3, r2
 80032f8:	011b      	lsls	r3, r3, #4
 80032fa:	1a9b      	subs	r3, r3, r2
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	440b      	add	r3, r1
 8003300:	331b      	adds	r3, #27
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	2b01      	cmp	r3, #1
 8003306:	d119      	bne.n	800333c <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003308:	78fa      	ldrb	r2, [r7, #3]
 800330a:	6879      	ldr	r1, [r7, #4]
 800330c:	4613      	mov	r3, r2
 800330e:	011b      	lsls	r3, r3, #4
 8003310:	1a9b      	subs	r3, r3, r2
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	440b      	add	r3, r1
 8003316:	331b      	adds	r3, #27
 8003318:	2200      	movs	r2, #0
 800331a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800331c:	78fb      	ldrb	r3, [r7, #3]
 800331e:	015a      	lsls	r2, r3, #5
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	4413      	add	r3, r2
 8003324:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	78fa      	ldrb	r2, [r7, #3]
 800332c:	0151      	lsls	r1, r2, #5
 800332e:	693a      	ldr	r2, [r7, #16]
 8003330:	440a      	add	r2, r1
 8003332:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003336:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800333a:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	799b      	ldrb	r3, [r3, #6]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d01b      	beq.n	800337c <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003344:	78fa      	ldrb	r2, [r7, #3]
 8003346:	6879      	ldr	r1, [r7, #4]
 8003348:	4613      	mov	r3, r2
 800334a:	011b      	lsls	r3, r3, #4
 800334c:	1a9b      	subs	r3, r3, r2
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	440b      	add	r3, r1
 8003352:	3330      	adds	r3, #48	@ 0x30
 8003354:	6819      	ldr	r1, [r3, #0]
 8003356:	78fb      	ldrb	r3, [r7, #3]
 8003358:	015a      	lsls	r2, r3, #5
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	4413      	add	r3, r2
 800335e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003362:	691b      	ldr	r3, [r3, #16]
 8003364:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003368:	78fa      	ldrb	r2, [r7, #3]
 800336a:	1ac9      	subs	r1, r1, r3
 800336c:	6878      	ldr	r0, [r7, #4]
 800336e:	4613      	mov	r3, r2
 8003370:	011b      	lsls	r3, r3, #4
 8003372:	1a9b      	subs	r3, r3, r2
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	4403      	add	r3, r0
 8003378:	3338      	adds	r3, #56	@ 0x38
 800337a:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800337c:	78fa      	ldrb	r2, [r7, #3]
 800337e:	6879      	ldr	r1, [r7, #4]
 8003380:	4613      	mov	r3, r2
 8003382:	011b      	lsls	r3, r3, #4
 8003384:	1a9b      	subs	r3, r3, r2
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	440b      	add	r3, r1
 800338a:	334d      	adds	r3, #77	@ 0x4d
 800338c:	2201      	movs	r2, #1
 800338e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8003390:	78fa      	ldrb	r2, [r7, #3]
 8003392:	6879      	ldr	r1, [r7, #4]
 8003394:	4613      	mov	r3, r2
 8003396:	011b      	lsls	r3, r3, #4
 8003398:	1a9b      	subs	r3, r3, r2
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	440b      	add	r3, r1
 800339e:	3344      	adds	r3, #68	@ 0x44
 80033a0:	2200      	movs	r2, #0
 80033a2:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80033a4:	78fb      	ldrb	r3, [r7, #3]
 80033a6:	015a      	lsls	r2, r3, #5
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	4413      	add	r3, r2
 80033ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033b0:	461a      	mov	r2, r3
 80033b2:	2301      	movs	r3, #1
 80033b4:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80033b6:	78fa      	ldrb	r2, [r7, #3]
 80033b8:	6879      	ldr	r1, [r7, #4]
 80033ba:	4613      	mov	r3, r2
 80033bc:	011b      	lsls	r3, r3, #4
 80033be:	1a9b      	subs	r3, r3, r2
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	440b      	add	r3, r1
 80033c4:	3326      	adds	r3, #38	@ 0x26
 80033c6:	781b      	ldrb	r3, [r3, #0]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d00a      	beq.n	80033e2 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80033cc:	78fa      	ldrb	r2, [r7, #3]
 80033ce:	6879      	ldr	r1, [r7, #4]
 80033d0:	4613      	mov	r3, r2
 80033d2:	011b      	lsls	r3, r3, #4
 80033d4:	1a9b      	subs	r3, r3, r2
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	440b      	add	r3, r1
 80033da:	3326      	adds	r3, #38	@ 0x26
 80033dc:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d110      	bne.n	8003404 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	78fa      	ldrb	r2, [r7, #3]
 80033e8:	4611      	mov	r1, r2
 80033ea:	4618      	mov	r0, r3
 80033ec:	f004 fcba 	bl	8007d64 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80033f0:	78fb      	ldrb	r3, [r7, #3]
 80033f2:	015a      	lsls	r2, r3, #5
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	4413      	add	r3, r2
 80033f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033fc:	461a      	mov	r2, r3
 80033fe:	2310      	movs	r3, #16
 8003400:	6093      	str	r3, [r2, #8]
 8003402:	e03d      	b.n	8003480 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003404:	78fa      	ldrb	r2, [r7, #3]
 8003406:	6879      	ldr	r1, [r7, #4]
 8003408:	4613      	mov	r3, r2
 800340a:	011b      	lsls	r3, r3, #4
 800340c:	1a9b      	subs	r3, r3, r2
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	440b      	add	r3, r1
 8003412:	3326      	adds	r3, #38	@ 0x26
 8003414:	781b      	ldrb	r3, [r3, #0]
 8003416:	2b03      	cmp	r3, #3
 8003418:	d00a      	beq.n	8003430 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 800341a:	78fa      	ldrb	r2, [r7, #3]
 800341c:	6879      	ldr	r1, [r7, #4]
 800341e:	4613      	mov	r3, r2
 8003420:	011b      	lsls	r3, r3, #4
 8003422:	1a9b      	subs	r3, r3, r2
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	440b      	add	r3, r1
 8003428:	3326      	adds	r3, #38	@ 0x26
 800342a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800342c:	2b01      	cmp	r3, #1
 800342e:	d127      	bne.n	8003480 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003430:	78fb      	ldrb	r3, [r7, #3]
 8003432:	015a      	lsls	r2, r3, #5
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	4413      	add	r3, r2
 8003438:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	78fa      	ldrb	r2, [r7, #3]
 8003440:	0151      	lsls	r1, r2, #5
 8003442:	693a      	ldr	r2, [r7, #16]
 8003444:	440a      	add	r2, r1
 8003446:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800344a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800344e:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003450:	78fa      	ldrb	r2, [r7, #3]
 8003452:	6879      	ldr	r1, [r7, #4]
 8003454:	4613      	mov	r3, r2
 8003456:	011b      	lsls	r3, r3, #4
 8003458:	1a9b      	subs	r3, r3, r2
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	440b      	add	r3, r1
 800345e:	334c      	adds	r3, #76	@ 0x4c
 8003460:	2201      	movs	r2, #1
 8003462:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003464:	78fa      	ldrb	r2, [r7, #3]
 8003466:	6879      	ldr	r1, [r7, #4]
 8003468:	4613      	mov	r3, r2
 800346a:	011b      	lsls	r3, r3, #4
 800346c:	1a9b      	subs	r3, r3, r2
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	440b      	add	r3, r1
 8003472:	334c      	adds	r3, #76	@ 0x4c
 8003474:	781a      	ldrb	r2, [r3, #0]
 8003476:	78fb      	ldrb	r3, [r7, #3]
 8003478:	4619      	mov	r1, r3
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f004 feed 	bl	800825a <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	799b      	ldrb	r3, [r3, #6]
 8003484:	2b01      	cmp	r3, #1
 8003486:	d13b      	bne.n	8003500 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003488:	78fa      	ldrb	r2, [r7, #3]
 800348a:	6879      	ldr	r1, [r7, #4]
 800348c:	4613      	mov	r3, r2
 800348e:	011b      	lsls	r3, r3, #4
 8003490:	1a9b      	subs	r3, r3, r2
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	440b      	add	r3, r1
 8003496:	3338      	adds	r3, #56	@ 0x38
 8003498:	6819      	ldr	r1, [r3, #0]
 800349a:	78fa      	ldrb	r2, [r7, #3]
 800349c:	6878      	ldr	r0, [r7, #4]
 800349e:	4613      	mov	r3, r2
 80034a0:	011b      	lsls	r3, r3, #4
 80034a2:	1a9b      	subs	r3, r3, r2
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	4403      	add	r3, r0
 80034a8:	3328      	adds	r3, #40	@ 0x28
 80034aa:	881b      	ldrh	r3, [r3, #0]
 80034ac:	440b      	add	r3, r1
 80034ae:	1e59      	subs	r1, r3, #1
 80034b0:	78fa      	ldrb	r2, [r7, #3]
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	4613      	mov	r3, r2
 80034b6:	011b      	lsls	r3, r3, #4
 80034b8:	1a9b      	subs	r3, r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	4403      	add	r3, r0
 80034be:	3328      	adds	r3, #40	@ 0x28
 80034c0:	881b      	ldrh	r3, [r3, #0]
 80034c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80034c6:	f003 0301 	and.w	r3, r3, #1
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	f000 8470 	beq.w	8003db0 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80034d0:	78fa      	ldrb	r2, [r7, #3]
 80034d2:	6879      	ldr	r1, [r7, #4]
 80034d4:	4613      	mov	r3, r2
 80034d6:	011b      	lsls	r3, r3, #4
 80034d8:	1a9b      	subs	r3, r3, r2
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	440b      	add	r3, r1
 80034de:	333c      	adds	r3, #60	@ 0x3c
 80034e0:	781b      	ldrb	r3, [r3, #0]
 80034e2:	78fa      	ldrb	r2, [r7, #3]
 80034e4:	f083 0301 	eor.w	r3, r3, #1
 80034e8:	b2d8      	uxtb	r0, r3
 80034ea:	6879      	ldr	r1, [r7, #4]
 80034ec:	4613      	mov	r3, r2
 80034ee:	011b      	lsls	r3, r3, #4
 80034f0:	1a9b      	subs	r3, r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	440b      	add	r3, r1
 80034f6:	333c      	adds	r3, #60	@ 0x3c
 80034f8:	4602      	mov	r2, r0
 80034fa:	701a      	strb	r2, [r3, #0]
 80034fc:	f000 bc58 	b.w	8003db0 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8003500:	78fa      	ldrb	r2, [r7, #3]
 8003502:	6879      	ldr	r1, [r7, #4]
 8003504:	4613      	mov	r3, r2
 8003506:	011b      	lsls	r3, r3, #4
 8003508:	1a9b      	subs	r3, r3, r2
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	440b      	add	r3, r1
 800350e:	333c      	adds	r3, #60	@ 0x3c
 8003510:	781b      	ldrb	r3, [r3, #0]
 8003512:	78fa      	ldrb	r2, [r7, #3]
 8003514:	f083 0301 	eor.w	r3, r3, #1
 8003518:	b2d8      	uxtb	r0, r3
 800351a:	6879      	ldr	r1, [r7, #4]
 800351c:	4613      	mov	r3, r2
 800351e:	011b      	lsls	r3, r3, #4
 8003520:	1a9b      	subs	r3, r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	440b      	add	r3, r1
 8003526:	333c      	adds	r3, #60	@ 0x3c
 8003528:	4602      	mov	r2, r0
 800352a:	701a      	strb	r2, [r3, #0]
 800352c:	f000 bc40 	b.w	8003db0 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	78fa      	ldrb	r2, [r7, #3]
 8003536:	4611      	mov	r1, r2
 8003538:	4618      	mov	r0, r3
 800353a:	f004 fb96 	bl	8007c6a <USB_ReadChInterrupts>
 800353e:	4603      	mov	r3, r0
 8003540:	f003 0320 	and.w	r3, r3, #32
 8003544:	2b20      	cmp	r3, #32
 8003546:	d131      	bne.n	80035ac <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003548:	78fb      	ldrb	r3, [r7, #3]
 800354a:	015a      	lsls	r2, r3, #5
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	4413      	add	r3, r2
 8003550:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003554:	461a      	mov	r2, r3
 8003556:	2320      	movs	r3, #32
 8003558:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 800355a:	78fa      	ldrb	r2, [r7, #3]
 800355c:	6879      	ldr	r1, [r7, #4]
 800355e:	4613      	mov	r3, r2
 8003560:	011b      	lsls	r3, r3, #4
 8003562:	1a9b      	subs	r3, r3, r2
 8003564:	009b      	lsls	r3, r3, #2
 8003566:	440b      	add	r3, r1
 8003568:	331a      	adds	r3, #26
 800356a:	781b      	ldrb	r3, [r3, #0]
 800356c:	2b01      	cmp	r3, #1
 800356e:	f040 841f 	bne.w	8003db0 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8003572:	78fa      	ldrb	r2, [r7, #3]
 8003574:	6879      	ldr	r1, [r7, #4]
 8003576:	4613      	mov	r3, r2
 8003578:	011b      	lsls	r3, r3, #4
 800357a:	1a9b      	subs	r3, r3, r2
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	440b      	add	r3, r1
 8003580:	331b      	adds	r3, #27
 8003582:	2201      	movs	r2, #1
 8003584:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003586:	78fa      	ldrb	r2, [r7, #3]
 8003588:	6879      	ldr	r1, [r7, #4]
 800358a:	4613      	mov	r3, r2
 800358c:	011b      	lsls	r3, r3, #4
 800358e:	1a9b      	subs	r3, r3, r2
 8003590:	009b      	lsls	r3, r3, #2
 8003592:	440b      	add	r3, r1
 8003594:	334d      	adds	r3, #77	@ 0x4d
 8003596:	2203      	movs	r2, #3
 8003598:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	78fa      	ldrb	r2, [r7, #3]
 80035a0:	4611      	mov	r1, r2
 80035a2:	4618      	mov	r0, r3
 80035a4:	f004 fbde 	bl	8007d64 <USB_HC_Halt>
 80035a8:	f000 bc02 	b.w	8003db0 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	78fa      	ldrb	r2, [r7, #3]
 80035b2:	4611      	mov	r1, r2
 80035b4:	4618      	mov	r0, r3
 80035b6:	f004 fb58 	bl	8007c6a <USB_ReadChInterrupts>
 80035ba:	4603      	mov	r3, r0
 80035bc:	f003 0302 	and.w	r3, r3, #2
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	f040 8305 	bne.w	8003bd0 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80035c6:	78fb      	ldrb	r3, [r7, #3]
 80035c8:	015a      	lsls	r2, r3, #5
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	4413      	add	r3, r2
 80035ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035d2:	461a      	mov	r2, r3
 80035d4:	2302      	movs	r3, #2
 80035d6:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80035d8:	78fa      	ldrb	r2, [r7, #3]
 80035da:	6879      	ldr	r1, [r7, #4]
 80035dc:	4613      	mov	r3, r2
 80035de:	011b      	lsls	r3, r3, #4
 80035e0:	1a9b      	subs	r3, r3, r2
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	440b      	add	r3, r1
 80035e6:	334d      	adds	r3, #77	@ 0x4d
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d114      	bne.n	8003618 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80035ee:	78fa      	ldrb	r2, [r7, #3]
 80035f0:	6879      	ldr	r1, [r7, #4]
 80035f2:	4613      	mov	r3, r2
 80035f4:	011b      	lsls	r3, r3, #4
 80035f6:	1a9b      	subs	r3, r3, r2
 80035f8:	009b      	lsls	r3, r3, #2
 80035fa:	440b      	add	r3, r1
 80035fc:	334d      	adds	r3, #77	@ 0x4d
 80035fe:	2202      	movs	r2, #2
 8003600:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003602:	78fa      	ldrb	r2, [r7, #3]
 8003604:	6879      	ldr	r1, [r7, #4]
 8003606:	4613      	mov	r3, r2
 8003608:	011b      	lsls	r3, r3, #4
 800360a:	1a9b      	subs	r3, r3, r2
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	440b      	add	r3, r1
 8003610:	334c      	adds	r3, #76	@ 0x4c
 8003612:	2201      	movs	r2, #1
 8003614:	701a      	strb	r2, [r3, #0]
 8003616:	e2cc      	b.n	8003bb2 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003618:	78fa      	ldrb	r2, [r7, #3]
 800361a:	6879      	ldr	r1, [r7, #4]
 800361c:	4613      	mov	r3, r2
 800361e:	011b      	lsls	r3, r3, #4
 8003620:	1a9b      	subs	r3, r3, r2
 8003622:	009b      	lsls	r3, r3, #2
 8003624:	440b      	add	r3, r1
 8003626:	334d      	adds	r3, #77	@ 0x4d
 8003628:	781b      	ldrb	r3, [r3, #0]
 800362a:	2b06      	cmp	r3, #6
 800362c:	d114      	bne.n	8003658 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800362e:	78fa      	ldrb	r2, [r7, #3]
 8003630:	6879      	ldr	r1, [r7, #4]
 8003632:	4613      	mov	r3, r2
 8003634:	011b      	lsls	r3, r3, #4
 8003636:	1a9b      	subs	r3, r3, r2
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	440b      	add	r3, r1
 800363c:	334d      	adds	r3, #77	@ 0x4d
 800363e:	2202      	movs	r2, #2
 8003640:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003642:	78fa      	ldrb	r2, [r7, #3]
 8003644:	6879      	ldr	r1, [r7, #4]
 8003646:	4613      	mov	r3, r2
 8003648:	011b      	lsls	r3, r3, #4
 800364a:	1a9b      	subs	r3, r3, r2
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	440b      	add	r3, r1
 8003650:	334c      	adds	r3, #76	@ 0x4c
 8003652:	2205      	movs	r2, #5
 8003654:	701a      	strb	r2, [r3, #0]
 8003656:	e2ac      	b.n	8003bb2 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003658:	78fa      	ldrb	r2, [r7, #3]
 800365a:	6879      	ldr	r1, [r7, #4]
 800365c:	4613      	mov	r3, r2
 800365e:	011b      	lsls	r3, r3, #4
 8003660:	1a9b      	subs	r3, r3, r2
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	440b      	add	r3, r1
 8003666:	334d      	adds	r3, #77	@ 0x4d
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	2b07      	cmp	r3, #7
 800366c:	d00b      	beq.n	8003686 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800366e:	78fa      	ldrb	r2, [r7, #3]
 8003670:	6879      	ldr	r1, [r7, #4]
 8003672:	4613      	mov	r3, r2
 8003674:	011b      	lsls	r3, r3, #4
 8003676:	1a9b      	subs	r3, r3, r2
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	440b      	add	r3, r1
 800367c:	334d      	adds	r3, #77	@ 0x4d
 800367e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003680:	2b09      	cmp	r3, #9
 8003682:	f040 80a6 	bne.w	80037d2 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003686:	78fa      	ldrb	r2, [r7, #3]
 8003688:	6879      	ldr	r1, [r7, #4]
 800368a:	4613      	mov	r3, r2
 800368c:	011b      	lsls	r3, r3, #4
 800368e:	1a9b      	subs	r3, r3, r2
 8003690:	009b      	lsls	r3, r3, #2
 8003692:	440b      	add	r3, r1
 8003694:	334d      	adds	r3, #77	@ 0x4d
 8003696:	2202      	movs	r2, #2
 8003698:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800369a:	78fa      	ldrb	r2, [r7, #3]
 800369c:	6879      	ldr	r1, [r7, #4]
 800369e:	4613      	mov	r3, r2
 80036a0:	011b      	lsls	r3, r3, #4
 80036a2:	1a9b      	subs	r3, r3, r2
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	440b      	add	r3, r1
 80036a8:	3344      	adds	r3, #68	@ 0x44
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	1c59      	adds	r1, r3, #1
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	4613      	mov	r3, r2
 80036b2:	011b      	lsls	r3, r3, #4
 80036b4:	1a9b      	subs	r3, r3, r2
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	4403      	add	r3, r0
 80036ba:	3344      	adds	r3, #68	@ 0x44
 80036bc:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80036be:	78fa      	ldrb	r2, [r7, #3]
 80036c0:	6879      	ldr	r1, [r7, #4]
 80036c2:	4613      	mov	r3, r2
 80036c4:	011b      	lsls	r3, r3, #4
 80036c6:	1a9b      	subs	r3, r3, r2
 80036c8:	009b      	lsls	r3, r3, #2
 80036ca:	440b      	add	r3, r1
 80036cc:	3344      	adds	r3, #68	@ 0x44
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d943      	bls.n	800375c <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80036d4:	78fa      	ldrb	r2, [r7, #3]
 80036d6:	6879      	ldr	r1, [r7, #4]
 80036d8:	4613      	mov	r3, r2
 80036da:	011b      	lsls	r3, r3, #4
 80036dc:	1a9b      	subs	r3, r3, r2
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	440b      	add	r3, r1
 80036e2:	3344      	adds	r3, #68	@ 0x44
 80036e4:	2200      	movs	r2, #0
 80036e6:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80036e8:	78fa      	ldrb	r2, [r7, #3]
 80036ea:	6879      	ldr	r1, [r7, #4]
 80036ec:	4613      	mov	r3, r2
 80036ee:	011b      	lsls	r3, r3, #4
 80036f0:	1a9b      	subs	r3, r3, r2
 80036f2:	009b      	lsls	r3, r3, #2
 80036f4:	440b      	add	r3, r1
 80036f6:	331a      	adds	r3, #26
 80036f8:	781b      	ldrb	r3, [r3, #0]
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	d123      	bne.n	8003746 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80036fe:	78fa      	ldrb	r2, [r7, #3]
 8003700:	6879      	ldr	r1, [r7, #4]
 8003702:	4613      	mov	r3, r2
 8003704:	011b      	lsls	r3, r3, #4
 8003706:	1a9b      	subs	r3, r3, r2
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	440b      	add	r3, r1
 800370c:	331b      	adds	r3, #27
 800370e:	2200      	movs	r2, #0
 8003710:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003712:	78fa      	ldrb	r2, [r7, #3]
 8003714:	6879      	ldr	r1, [r7, #4]
 8003716:	4613      	mov	r3, r2
 8003718:	011b      	lsls	r3, r3, #4
 800371a:	1a9b      	subs	r3, r3, r2
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	440b      	add	r3, r1
 8003720:	331c      	adds	r3, #28
 8003722:	2200      	movs	r2, #0
 8003724:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003726:	78fb      	ldrb	r3, [r7, #3]
 8003728:	015a      	lsls	r2, r3, #5
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	4413      	add	r3, r2
 800372e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	78fa      	ldrb	r2, [r7, #3]
 8003736:	0151      	lsls	r1, r2, #5
 8003738:	693a      	ldr	r2, [r7, #16]
 800373a:	440a      	add	r2, r1
 800373c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003740:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003744:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003746:	78fa      	ldrb	r2, [r7, #3]
 8003748:	6879      	ldr	r1, [r7, #4]
 800374a:	4613      	mov	r3, r2
 800374c:	011b      	lsls	r3, r3, #4
 800374e:	1a9b      	subs	r3, r3, r2
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	440b      	add	r3, r1
 8003754:	334c      	adds	r3, #76	@ 0x4c
 8003756:	2204      	movs	r2, #4
 8003758:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800375a:	e229      	b.n	8003bb0 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800375c:	78fa      	ldrb	r2, [r7, #3]
 800375e:	6879      	ldr	r1, [r7, #4]
 8003760:	4613      	mov	r3, r2
 8003762:	011b      	lsls	r3, r3, #4
 8003764:	1a9b      	subs	r3, r3, r2
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	440b      	add	r3, r1
 800376a:	334c      	adds	r3, #76	@ 0x4c
 800376c:	2202      	movs	r2, #2
 800376e:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003770:	78fa      	ldrb	r2, [r7, #3]
 8003772:	6879      	ldr	r1, [r7, #4]
 8003774:	4613      	mov	r3, r2
 8003776:	011b      	lsls	r3, r3, #4
 8003778:	1a9b      	subs	r3, r3, r2
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	440b      	add	r3, r1
 800377e:	3326      	adds	r3, #38	@ 0x26
 8003780:	781b      	ldrb	r3, [r3, #0]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00b      	beq.n	800379e <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003786:	78fa      	ldrb	r2, [r7, #3]
 8003788:	6879      	ldr	r1, [r7, #4]
 800378a:	4613      	mov	r3, r2
 800378c:	011b      	lsls	r3, r3, #4
 800378e:	1a9b      	subs	r3, r3, r2
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	440b      	add	r3, r1
 8003794:	3326      	adds	r3, #38	@ 0x26
 8003796:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003798:	2b02      	cmp	r3, #2
 800379a:	f040 8209 	bne.w	8003bb0 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800379e:	78fb      	ldrb	r3, [r7, #3]
 80037a0:	015a      	lsls	r2, r3, #5
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	4413      	add	r3, r2
 80037a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80037b4:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80037bc:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80037be:	78fb      	ldrb	r3, [r7, #3]
 80037c0:	015a      	lsls	r2, r3, #5
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	4413      	add	r3, r2
 80037c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037ca:	461a      	mov	r2, r3
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80037d0:	e1ee      	b.n	8003bb0 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80037d2:	78fa      	ldrb	r2, [r7, #3]
 80037d4:	6879      	ldr	r1, [r7, #4]
 80037d6:	4613      	mov	r3, r2
 80037d8:	011b      	lsls	r3, r3, #4
 80037da:	1a9b      	subs	r3, r3, r2
 80037dc:	009b      	lsls	r3, r3, #2
 80037de:	440b      	add	r3, r1
 80037e0:	334d      	adds	r3, #77	@ 0x4d
 80037e2:	781b      	ldrb	r3, [r3, #0]
 80037e4:	2b05      	cmp	r3, #5
 80037e6:	f040 80c8 	bne.w	800397a <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80037ea:	78fa      	ldrb	r2, [r7, #3]
 80037ec:	6879      	ldr	r1, [r7, #4]
 80037ee:	4613      	mov	r3, r2
 80037f0:	011b      	lsls	r3, r3, #4
 80037f2:	1a9b      	subs	r3, r3, r2
 80037f4:	009b      	lsls	r3, r3, #2
 80037f6:	440b      	add	r3, r1
 80037f8:	334d      	adds	r3, #77	@ 0x4d
 80037fa:	2202      	movs	r2, #2
 80037fc:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80037fe:	78fa      	ldrb	r2, [r7, #3]
 8003800:	6879      	ldr	r1, [r7, #4]
 8003802:	4613      	mov	r3, r2
 8003804:	011b      	lsls	r3, r3, #4
 8003806:	1a9b      	subs	r3, r3, r2
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	440b      	add	r3, r1
 800380c:	331b      	adds	r3, #27
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	2b01      	cmp	r3, #1
 8003812:	f040 81ce 	bne.w	8003bb2 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003816:	78fa      	ldrb	r2, [r7, #3]
 8003818:	6879      	ldr	r1, [r7, #4]
 800381a:	4613      	mov	r3, r2
 800381c:	011b      	lsls	r3, r3, #4
 800381e:	1a9b      	subs	r3, r3, r2
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	440b      	add	r3, r1
 8003824:	3326      	adds	r3, #38	@ 0x26
 8003826:	781b      	ldrb	r3, [r3, #0]
 8003828:	2b03      	cmp	r3, #3
 800382a:	d16b      	bne.n	8003904 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800382c:	78fa      	ldrb	r2, [r7, #3]
 800382e:	6879      	ldr	r1, [r7, #4]
 8003830:	4613      	mov	r3, r2
 8003832:	011b      	lsls	r3, r3, #4
 8003834:	1a9b      	subs	r3, r3, r2
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	440b      	add	r3, r1
 800383a:	3348      	adds	r3, #72	@ 0x48
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	1c59      	adds	r1, r3, #1
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	4613      	mov	r3, r2
 8003844:	011b      	lsls	r3, r3, #4
 8003846:	1a9b      	subs	r3, r3, r2
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	4403      	add	r3, r0
 800384c:	3348      	adds	r3, #72	@ 0x48
 800384e:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8003850:	78fa      	ldrb	r2, [r7, #3]
 8003852:	6879      	ldr	r1, [r7, #4]
 8003854:	4613      	mov	r3, r2
 8003856:	011b      	lsls	r3, r3, #4
 8003858:	1a9b      	subs	r3, r3, r2
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	440b      	add	r3, r1
 800385e:	3348      	adds	r3, #72	@ 0x48
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	2b02      	cmp	r3, #2
 8003864:	d943      	bls.n	80038ee <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003866:	78fa      	ldrb	r2, [r7, #3]
 8003868:	6879      	ldr	r1, [r7, #4]
 800386a:	4613      	mov	r3, r2
 800386c:	011b      	lsls	r3, r3, #4
 800386e:	1a9b      	subs	r3, r3, r2
 8003870:	009b      	lsls	r3, r3, #2
 8003872:	440b      	add	r3, r1
 8003874:	3348      	adds	r3, #72	@ 0x48
 8003876:	2200      	movs	r2, #0
 8003878:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 800387a:	78fa      	ldrb	r2, [r7, #3]
 800387c:	6879      	ldr	r1, [r7, #4]
 800387e:	4613      	mov	r3, r2
 8003880:	011b      	lsls	r3, r3, #4
 8003882:	1a9b      	subs	r3, r3, r2
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	440b      	add	r3, r1
 8003888:	331b      	adds	r3, #27
 800388a:	2200      	movs	r2, #0
 800388c:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 800388e:	78fa      	ldrb	r2, [r7, #3]
 8003890:	6879      	ldr	r1, [r7, #4]
 8003892:	4613      	mov	r3, r2
 8003894:	011b      	lsls	r3, r3, #4
 8003896:	1a9b      	subs	r3, r3, r2
 8003898:	009b      	lsls	r3, r3, #2
 800389a:	440b      	add	r3, r1
 800389c:	3344      	adds	r3, #68	@ 0x44
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	d809      	bhi.n	80038b8 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80038a4:	78fa      	ldrb	r2, [r7, #3]
 80038a6:	6879      	ldr	r1, [r7, #4]
 80038a8:	4613      	mov	r3, r2
 80038aa:	011b      	lsls	r3, r3, #4
 80038ac:	1a9b      	subs	r3, r3, r2
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	440b      	add	r3, r1
 80038b2:	331c      	adds	r3, #28
 80038b4:	2201      	movs	r2, #1
 80038b6:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80038b8:	78fb      	ldrb	r3, [r7, #3]
 80038ba:	015a      	lsls	r2, r3, #5
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	4413      	add	r3, r2
 80038c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	78fa      	ldrb	r2, [r7, #3]
 80038c8:	0151      	lsls	r1, r2, #5
 80038ca:	693a      	ldr	r2, [r7, #16]
 80038cc:	440a      	add	r2, r1
 80038ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80038d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038d6:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80038d8:	78fa      	ldrb	r2, [r7, #3]
 80038da:	6879      	ldr	r1, [r7, #4]
 80038dc:	4613      	mov	r3, r2
 80038de:	011b      	lsls	r3, r3, #4
 80038e0:	1a9b      	subs	r3, r3, r2
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	440b      	add	r3, r1
 80038e6:	334c      	adds	r3, #76	@ 0x4c
 80038e8:	2204      	movs	r2, #4
 80038ea:	701a      	strb	r2, [r3, #0]
 80038ec:	e014      	b.n	8003918 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80038ee:	78fa      	ldrb	r2, [r7, #3]
 80038f0:	6879      	ldr	r1, [r7, #4]
 80038f2:	4613      	mov	r3, r2
 80038f4:	011b      	lsls	r3, r3, #4
 80038f6:	1a9b      	subs	r3, r3, r2
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	440b      	add	r3, r1
 80038fc:	334c      	adds	r3, #76	@ 0x4c
 80038fe:	2202      	movs	r2, #2
 8003900:	701a      	strb	r2, [r3, #0]
 8003902:	e009      	b.n	8003918 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003904:	78fa      	ldrb	r2, [r7, #3]
 8003906:	6879      	ldr	r1, [r7, #4]
 8003908:	4613      	mov	r3, r2
 800390a:	011b      	lsls	r3, r3, #4
 800390c:	1a9b      	subs	r3, r3, r2
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	440b      	add	r3, r1
 8003912:	334c      	adds	r3, #76	@ 0x4c
 8003914:	2202      	movs	r2, #2
 8003916:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003918:	78fa      	ldrb	r2, [r7, #3]
 800391a:	6879      	ldr	r1, [r7, #4]
 800391c:	4613      	mov	r3, r2
 800391e:	011b      	lsls	r3, r3, #4
 8003920:	1a9b      	subs	r3, r3, r2
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	440b      	add	r3, r1
 8003926:	3326      	adds	r3, #38	@ 0x26
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d00b      	beq.n	8003946 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800392e:	78fa      	ldrb	r2, [r7, #3]
 8003930:	6879      	ldr	r1, [r7, #4]
 8003932:	4613      	mov	r3, r2
 8003934:	011b      	lsls	r3, r3, #4
 8003936:	1a9b      	subs	r3, r3, r2
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	440b      	add	r3, r1
 800393c:	3326      	adds	r3, #38	@ 0x26
 800393e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003940:	2b02      	cmp	r3, #2
 8003942:	f040 8136 	bne.w	8003bb2 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003946:	78fb      	ldrb	r3, [r7, #3]
 8003948:	015a      	lsls	r2, r3, #5
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	4413      	add	r3, r2
 800394e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800395c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003964:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003966:	78fb      	ldrb	r3, [r7, #3]
 8003968:	015a      	lsls	r2, r3, #5
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	4413      	add	r3, r2
 800396e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003972:	461a      	mov	r2, r3
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6013      	str	r3, [r2, #0]
 8003978:	e11b      	b.n	8003bb2 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800397a:	78fa      	ldrb	r2, [r7, #3]
 800397c:	6879      	ldr	r1, [r7, #4]
 800397e:	4613      	mov	r3, r2
 8003980:	011b      	lsls	r3, r3, #4
 8003982:	1a9b      	subs	r3, r3, r2
 8003984:	009b      	lsls	r3, r3, #2
 8003986:	440b      	add	r3, r1
 8003988:	334d      	adds	r3, #77	@ 0x4d
 800398a:	781b      	ldrb	r3, [r3, #0]
 800398c:	2b03      	cmp	r3, #3
 800398e:	f040 8081 	bne.w	8003a94 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003992:	78fa      	ldrb	r2, [r7, #3]
 8003994:	6879      	ldr	r1, [r7, #4]
 8003996:	4613      	mov	r3, r2
 8003998:	011b      	lsls	r3, r3, #4
 800399a:	1a9b      	subs	r3, r3, r2
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	440b      	add	r3, r1
 80039a0:	334d      	adds	r3, #77	@ 0x4d
 80039a2:	2202      	movs	r2, #2
 80039a4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80039a6:	78fa      	ldrb	r2, [r7, #3]
 80039a8:	6879      	ldr	r1, [r7, #4]
 80039aa:	4613      	mov	r3, r2
 80039ac:	011b      	lsls	r3, r3, #4
 80039ae:	1a9b      	subs	r3, r3, r2
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	440b      	add	r3, r1
 80039b4:	331b      	adds	r3, #27
 80039b6:	781b      	ldrb	r3, [r3, #0]
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	f040 80fa 	bne.w	8003bb2 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80039be:	78fa      	ldrb	r2, [r7, #3]
 80039c0:	6879      	ldr	r1, [r7, #4]
 80039c2:	4613      	mov	r3, r2
 80039c4:	011b      	lsls	r3, r3, #4
 80039c6:	1a9b      	subs	r3, r3, r2
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	440b      	add	r3, r1
 80039cc:	334c      	adds	r3, #76	@ 0x4c
 80039ce:	2202      	movs	r2, #2
 80039d0:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80039d2:	78fb      	ldrb	r3, [r7, #3]
 80039d4:	015a      	lsls	r2, r3, #5
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	4413      	add	r3, r2
 80039da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	78fa      	ldrb	r2, [r7, #3]
 80039e2:	0151      	lsls	r1, r2, #5
 80039e4:	693a      	ldr	r2, [r7, #16]
 80039e6:	440a      	add	r2, r1
 80039e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80039ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039f0:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80039f2:	78fb      	ldrb	r3, [r7, #3]
 80039f4:	015a      	lsls	r2, r3, #5
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	4413      	add	r3, r2
 80039fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	78fa      	ldrb	r2, [r7, #3]
 8003a02:	0151      	lsls	r1, r2, #5
 8003a04:	693a      	ldr	r2, [r7, #16]
 8003a06:	440a      	add	r2, r1
 8003a08:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003a0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a10:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003a12:	78fb      	ldrb	r3, [r7, #3]
 8003a14:	015a      	lsls	r2, r3, #5
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	4413      	add	r3, r2
 8003a1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	78fa      	ldrb	r2, [r7, #3]
 8003a22:	0151      	lsls	r1, r2, #5
 8003a24:	693a      	ldr	r2, [r7, #16]
 8003a26:	440a      	add	r2, r1
 8003a28:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003a2c:	f023 0320 	bic.w	r3, r3, #32
 8003a30:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003a32:	78fa      	ldrb	r2, [r7, #3]
 8003a34:	6879      	ldr	r1, [r7, #4]
 8003a36:	4613      	mov	r3, r2
 8003a38:	011b      	lsls	r3, r3, #4
 8003a3a:	1a9b      	subs	r3, r3, r2
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	440b      	add	r3, r1
 8003a40:	3326      	adds	r3, #38	@ 0x26
 8003a42:	781b      	ldrb	r3, [r3, #0]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d00b      	beq.n	8003a60 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003a48:	78fa      	ldrb	r2, [r7, #3]
 8003a4a:	6879      	ldr	r1, [r7, #4]
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	011b      	lsls	r3, r3, #4
 8003a50:	1a9b      	subs	r3, r3, r2
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	440b      	add	r3, r1
 8003a56:	3326      	adds	r3, #38	@ 0x26
 8003a58:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003a5a:	2b02      	cmp	r3, #2
 8003a5c:	f040 80a9 	bne.w	8003bb2 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003a60:	78fb      	ldrb	r3, [r7, #3]
 8003a62:	015a      	lsls	r2, r3, #5
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	4413      	add	r3, r2
 8003a68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003a76:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003a7e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003a80:	78fb      	ldrb	r3, [r7, #3]
 8003a82:	015a      	lsls	r2, r3, #5
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	4413      	add	r3, r2
 8003a88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a8c:	461a      	mov	r2, r3
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	6013      	str	r3, [r2, #0]
 8003a92:	e08e      	b.n	8003bb2 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003a94:	78fa      	ldrb	r2, [r7, #3]
 8003a96:	6879      	ldr	r1, [r7, #4]
 8003a98:	4613      	mov	r3, r2
 8003a9a:	011b      	lsls	r3, r3, #4
 8003a9c:	1a9b      	subs	r3, r3, r2
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	440b      	add	r3, r1
 8003aa2:	334d      	adds	r3, #77	@ 0x4d
 8003aa4:	781b      	ldrb	r3, [r3, #0]
 8003aa6:	2b04      	cmp	r3, #4
 8003aa8:	d143      	bne.n	8003b32 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003aaa:	78fa      	ldrb	r2, [r7, #3]
 8003aac:	6879      	ldr	r1, [r7, #4]
 8003aae:	4613      	mov	r3, r2
 8003ab0:	011b      	lsls	r3, r3, #4
 8003ab2:	1a9b      	subs	r3, r3, r2
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	440b      	add	r3, r1
 8003ab8:	334d      	adds	r3, #77	@ 0x4d
 8003aba:	2202      	movs	r2, #2
 8003abc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003abe:	78fa      	ldrb	r2, [r7, #3]
 8003ac0:	6879      	ldr	r1, [r7, #4]
 8003ac2:	4613      	mov	r3, r2
 8003ac4:	011b      	lsls	r3, r3, #4
 8003ac6:	1a9b      	subs	r3, r3, r2
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	440b      	add	r3, r1
 8003acc:	334c      	adds	r3, #76	@ 0x4c
 8003ace:	2202      	movs	r2, #2
 8003ad0:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003ad2:	78fa      	ldrb	r2, [r7, #3]
 8003ad4:	6879      	ldr	r1, [r7, #4]
 8003ad6:	4613      	mov	r3, r2
 8003ad8:	011b      	lsls	r3, r3, #4
 8003ada:	1a9b      	subs	r3, r3, r2
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	440b      	add	r3, r1
 8003ae0:	3326      	adds	r3, #38	@ 0x26
 8003ae2:	781b      	ldrb	r3, [r3, #0]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d00a      	beq.n	8003afe <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003ae8:	78fa      	ldrb	r2, [r7, #3]
 8003aea:	6879      	ldr	r1, [r7, #4]
 8003aec:	4613      	mov	r3, r2
 8003aee:	011b      	lsls	r3, r3, #4
 8003af0:	1a9b      	subs	r3, r3, r2
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	440b      	add	r3, r1
 8003af6:	3326      	adds	r3, #38	@ 0x26
 8003af8:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003afa:	2b02      	cmp	r3, #2
 8003afc:	d159      	bne.n	8003bb2 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003afe:	78fb      	ldrb	r3, [r7, #3]
 8003b00:	015a      	lsls	r2, r3, #5
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	4413      	add	r3, r2
 8003b06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003b14:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003b1c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003b1e:	78fb      	ldrb	r3, [r7, #3]
 8003b20:	015a      	lsls	r2, r3, #5
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	4413      	add	r3, r2
 8003b26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	6013      	str	r3, [r2, #0]
 8003b30:	e03f      	b.n	8003bb2 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003b32:	78fa      	ldrb	r2, [r7, #3]
 8003b34:	6879      	ldr	r1, [r7, #4]
 8003b36:	4613      	mov	r3, r2
 8003b38:	011b      	lsls	r3, r3, #4
 8003b3a:	1a9b      	subs	r3, r3, r2
 8003b3c:	009b      	lsls	r3, r3, #2
 8003b3e:	440b      	add	r3, r1
 8003b40:	334d      	adds	r3, #77	@ 0x4d
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	2b08      	cmp	r3, #8
 8003b46:	d126      	bne.n	8003b96 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003b48:	78fa      	ldrb	r2, [r7, #3]
 8003b4a:	6879      	ldr	r1, [r7, #4]
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	011b      	lsls	r3, r3, #4
 8003b50:	1a9b      	subs	r3, r3, r2
 8003b52:	009b      	lsls	r3, r3, #2
 8003b54:	440b      	add	r3, r1
 8003b56:	334d      	adds	r3, #77	@ 0x4d
 8003b58:	2202      	movs	r2, #2
 8003b5a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003b5c:	78fa      	ldrb	r2, [r7, #3]
 8003b5e:	6879      	ldr	r1, [r7, #4]
 8003b60:	4613      	mov	r3, r2
 8003b62:	011b      	lsls	r3, r3, #4
 8003b64:	1a9b      	subs	r3, r3, r2
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	440b      	add	r3, r1
 8003b6a:	3344      	adds	r3, #68	@ 0x44
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	1c59      	adds	r1, r3, #1
 8003b70:	6878      	ldr	r0, [r7, #4]
 8003b72:	4613      	mov	r3, r2
 8003b74:	011b      	lsls	r3, r3, #4
 8003b76:	1a9b      	subs	r3, r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	4403      	add	r3, r0
 8003b7c:	3344      	adds	r3, #68	@ 0x44
 8003b7e:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8003b80:	78fa      	ldrb	r2, [r7, #3]
 8003b82:	6879      	ldr	r1, [r7, #4]
 8003b84:	4613      	mov	r3, r2
 8003b86:	011b      	lsls	r3, r3, #4
 8003b88:	1a9b      	subs	r3, r3, r2
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	440b      	add	r3, r1
 8003b8e:	334c      	adds	r3, #76	@ 0x4c
 8003b90:	2204      	movs	r2, #4
 8003b92:	701a      	strb	r2, [r3, #0]
 8003b94:	e00d      	b.n	8003bb2 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003b96:	78fa      	ldrb	r2, [r7, #3]
 8003b98:	6879      	ldr	r1, [r7, #4]
 8003b9a:	4613      	mov	r3, r2
 8003b9c:	011b      	lsls	r3, r3, #4
 8003b9e:	1a9b      	subs	r3, r3, r2
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	440b      	add	r3, r1
 8003ba4:	334d      	adds	r3, #77	@ 0x4d
 8003ba6:	781b      	ldrb	r3, [r3, #0]
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	f000 8100 	beq.w	8003dae <HCD_HC_IN_IRQHandler+0xcca>
 8003bae:	e000      	b.n	8003bb2 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003bb0:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003bb2:	78fa      	ldrb	r2, [r7, #3]
 8003bb4:	6879      	ldr	r1, [r7, #4]
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	011b      	lsls	r3, r3, #4
 8003bba:	1a9b      	subs	r3, r3, r2
 8003bbc:	009b      	lsls	r3, r3, #2
 8003bbe:	440b      	add	r3, r1
 8003bc0:	334c      	adds	r3, #76	@ 0x4c
 8003bc2:	781a      	ldrb	r2, [r3, #0]
 8003bc4:	78fb      	ldrb	r3, [r7, #3]
 8003bc6:	4619      	mov	r1, r3
 8003bc8:	6878      	ldr	r0, [r7, #4]
 8003bca:	f004 fb46 	bl	800825a <HAL_HCD_HC_NotifyURBChange_Callback>
 8003bce:	e0ef      	b.n	8003db0 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	78fa      	ldrb	r2, [r7, #3]
 8003bd6:	4611      	mov	r1, r2
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f004 f846 	bl	8007c6a <USB_ReadChInterrupts>
 8003bde:	4603      	mov	r3, r0
 8003be0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003be4:	2b40      	cmp	r3, #64	@ 0x40
 8003be6:	d12f      	bne.n	8003c48 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003be8:	78fb      	ldrb	r3, [r7, #3]
 8003bea:	015a      	lsls	r2, r3, #5
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	4413      	add	r3, r2
 8003bf0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	2340      	movs	r3, #64	@ 0x40
 8003bf8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003bfa:	78fa      	ldrb	r2, [r7, #3]
 8003bfc:	6879      	ldr	r1, [r7, #4]
 8003bfe:	4613      	mov	r3, r2
 8003c00:	011b      	lsls	r3, r3, #4
 8003c02:	1a9b      	subs	r3, r3, r2
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	440b      	add	r3, r1
 8003c08:	334d      	adds	r3, #77	@ 0x4d
 8003c0a:	2205      	movs	r2, #5
 8003c0c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003c0e:	78fa      	ldrb	r2, [r7, #3]
 8003c10:	6879      	ldr	r1, [r7, #4]
 8003c12:	4613      	mov	r3, r2
 8003c14:	011b      	lsls	r3, r3, #4
 8003c16:	1a9b      	subs	r3, r3, r2
 8003c18:	009b      	lsls	r3, r3, #2
 8003c1a:	440b      	add	r3, r1
 8003c1c:	331a      	adds	r3, #26
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d109      	bne.n	8003c38 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003c24:	78fa      	ldrb	r2, [r7, #3]
 8003c26:	6879      	ldr	r1, [r7, #4]
 8003c28:	4613      	mov	r3, r2
 8003c2a:	011b      	lsls	r3, r3, #4
 8003c2c:	1a9b      	subs	r3, r3, r2
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	440b      	add	r3, r1
 8003c32:	3344      	adds	r3, #68	@ 0x44
 8003c34:	2200      	movs	r2, #0
 8003c36:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	78fa      	ldrb	r2, [r7, #3]
 8003c3e:	4611      	mov	r1, r2
 8003c40:	4618      	mov	r0, r3
 8003c42:	f004 f88f 	bl	8007d64 <USB_HC_Halt>
 8003c46:	e0b3      	b.n	8003db0 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	78fa      	ldrb	r2, [r7, #3]
 8003c4e:	4611      	mov	r1, r2
 8003c50:	4618      	mov	r0, r3
 8003c52:	f004 f80a 	bl	8007c6a <USB_ReadChInterrupts>
 8003c56:	4603      	mov	r3, r0
 8003c58:	f003 0310 	and.w	r3, r3, #16
 8003c5c:	2b10      	cmp	r3, #16
 8003c5e:	f040 80a7 	bne.w	8003db0 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003c62:	78fa      	ldrb	r2, [r7, #3]
 8003c64:	6879      	ldr	r1, [r7, #4]
 8003c66:	4613      	mov	r3, r2
 8003c68:	011b      	lsls	r3, r3, #4
 8003c6a:	1a9b      	subs	r3, r3, r2
 8003c6c:	009b      	lsls	r3, r3, #2
 8003c6e:	440b      	add	r3, r1
 8003c70:	3326      	adds	r3, #38	@ 0x26
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	2b03      	cmp	r3, #3
 8003c76:	d11b      	bne.n	8003cb0 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003c78:	78fa      	ldrb	r2, [r7, #3]
 8003c7a:	6879      	ldr	r1, [r7, #4]
 8003c7c:	4613      	mov	r3, r2
 8003c7e:	011b      	lsls	r3, r3, #4
 8003c80:	1a9b      	subs	r3, r3, r2
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	440b      	add	r3, r1
 8003c86:	3344      	adds	r3, #68	@ 0x44
 8003c88:	2200      	movs	r2, #0
 8003c8a:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8003c8c:	78fa      	ldrb	r2, [r7, #3]
 8003c8e:	6879      	ldr	r1, [r7, #4]
 8003c90:	4613      	mov	r3, r2
 8003c92:	011b      	lsls	r3, r3, #4
 8003c94:	1a9b      	subs	r3, r3, r2
 8003c96:	009b      	lsls	r3, r3, #2
 8003c98:	440b      	add	r3, r1
 8003c9a:	334d      	adds	r3, #77	@ 0x4d
 8003c9c:	2204      	movs	r2, #4
 8003c9e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	78fa      	ldrb	r2, [r7, #3]
 8003ca6:	4611      	mov	r1, r2
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f004 f85b 	bl	8007d64 <USB_HC_Halt>
 8003cae:	e03f      	b.n	8003d30 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003cb0:	78fa      	ldrb	r2, [r7, #3]
 8003cb2:	6879      	ldr	r1, [r7, #4]
 8003cb4:	4613      	mov	r3, r2
 8003cb6:	011b      	lsls	r3, r3, #4
 8003cb8:	1a9b      	subs	r3, r3, r2
 8003cba:	009b      	lsls	r3, r3, #2
 8003cbc:	440b      	add	r3, r1
 8003cbe:	3326      	adds	r3, #38	@ 0x26
 8003cc0:	781b      	ldrb	r3, [r3, #0]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d00a      	beq.n	8003cdc <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003cc6:	78fa      	ldrb	r2, [r7, #3]
 8003cc8:	6879      	ldr	r1, [r7, #4]
 8003cca:	4613      	mov	r3, r2
 8003ccc:	011b      	lsls	r3, r3, #4
 8003cce:	1a9b      	subs	r3, r3, r2
 8003cd0:	009b      	lsls	r3, r3, #2
 8003cd2:	440b      	add	r3, r1
 8003cd4:	3326      	adds	r3, #38	@ 0x26
 8003cd6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003cd8:	2b02      	cmp	r3, #2
 8003cda:	d129      	bne.n	8003d30 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003cdc:	78fa      	ldrb	r2, [r7, #3]
 8003cde:	6879      	ldr	r1, [r7, #4]
 8003ce0:	4613      	mov	r3, r2
 8003ce2:	011b      	lsls	r3, r3, #4
 8003ce4:	1a9b      	subs	r3, r3, r2
 8003ce6:	009b      	lsls	r3, r3, #2
 8003ce8:	440b      	add	r3, r1
 8003cea:	3344      	adds	r3, #68	@ 0x44
 8003cec:	2200      	movs	r2, #0
 8003cee:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	799b      	ldrb	r3, [r3, #6]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d00a      	beq.n	8003d0e <HCD_HC_IN_IRQHandler+0xc2a>
 8003cf8:	78fa      	ldrb	r2, [r7, #3]
 8003cfa:	6879      	ldr	r1, [r7, #4]
 8003cfc:	4613      	mov	r3, r2
 8003cfe:	011b      	lsls	r3, r3, #4
 8003d00:	1a9b      	subs	r3, r3, r2
 8003d02:	009b      	lsls	r3, r3, #2
 8003d04:	440b      	add	r3, r1
 8003d06:	331b      	adds	r3, #27
 8003d08:	781b      	ldrb	r3, [r3, #0]
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d110      	bne.n	8003d30 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8003d0e:	78fa      	ldrb	r2, [r7, #3]
 8003d10:	6879      	ldr	r1, [r7, #4]
 8003d12:	4613      	mov	r3, r2
 8003d14:	011b      	lsls	r3, r3, #4
 8003d16:	1a9b      	subs	r3, r3, r2
 8003d18:	009b      	lsls	r3, r3, #2
 8003d1a:	440b      	add	r3, r1
 8003d1c:	334d      	adds	r3, #77	@ 0x4d
 8003d1e:	2204      	movs	r2, #4
 8003d20:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	78fa      	ldrb	r2, [r7, #3]
 8003d28:	4611      	mov	r1, r2
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f004 f81a 	bl	8007d64 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003d30:	78fa      	ldrb	r2, [r7, #3]
 8003d32:	6879      	ldr	r1, [r7, #4]
 8003d34:	4613      	mov	r3, r2
 8003d36:	011b      	lsls	r3, r3, #4
 8003d38:	1a9b      	subs	r3, r3, r2
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	440b      	add	r3, r1
 8003d3e:	331b      	adds	r3, #27
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d129      	bne.n	8003d9a <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003d46:	78fa      	ldrb	r2, [r7, #3]
 8003d48:	6879      	ldr	r1, [r7, #4]
 8003d4a:	4613      	mov	r3, r2
 8003d4c:	011b      	lsls	r3, r3, #4
 8003d4e:	1a9b      	subs	r3, r3, r2
 8003d50:	009b      	lsls	r3, r3, #2
 8003d52:	440b      	add	r3, r1
 8003d54:	331b      	adds	r3, #27
 8003d56:	2200      	movs	r2, #0
 8003d58:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003d5a:	78fb      	ldrb	r3, [r7, #3]
 8003d5c:	015a      	lsls	r2, r3, #5
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	4413      	add	r3, r2
 8003d62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	78fa      	ldrb	r2, [r7, #3]
 8003d6a:	0151      	lsls	r1, r2, #5
 8003d6c:	693a      	ldr	r2, [r7, #16]
 8003d6e:	440a      	add	r2, r1
 8003d70:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003d74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d78:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8003d7a:	78fb      	ldrb	r3, [r7, #3]
 8003d7c:	015a      	lsls	r2, r3, #5
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	4413      	add	r3, r2
 8003d82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	78fa      	ldrb	r2, [r7, #3]
 8003d8a:	0151      	lsls	r1, r2, #5
 8003d8c:	693a      	ldr	r2, [r7, #16]
 8003d8e:	440a      	add	r2, r1
 8003d90:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003d94:	f043 0320 	orr.w	r3, r3, #32
 8003d98:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003d9a:	78fb      	ldrb	r3, [r7, #3]
 8003d9c:	015a      	lsls	r2, r3, #5
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	4413      	add	r3, r2
 8003da2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003da6:	461a      	mov	r2, r3
 8003da8:	2310      	movs	r3, #16
 8003daa:	6093      	str	r3, [r2, #8]
 8003dac:	e000      	b.n	8003db0 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8003dae:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8003db0:	3718      	adds	r7, #24
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}

08003db6 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003db6:	b580      	push	{r7, lr}
 8003db8:	b086      	sub	sp, #24
 8003dba:	af00      	add	r7, sp, #0
 8003dbc:	6078      	str	r0, [r7, #4]
 8003dbe:	460b      	mov	r3, r1
 8003dc0:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	78fa      	ldrb	r2, [r7, #3]
 8003dd2:	4611      	mov	r1, r2
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f003 ff48 	bl	8007c6a <USB_ReadChInterrupts>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	f003 0304 	and.w	r3, r3, #4
 8003de0:	2b04      	cmp	r3, #4
 8003de2:	d11b      	bne.n	8003e1c <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003de4:	78fb      	ldrb	r3, [r7, #3]
 8003de6:	015a      	lsls	r2, r3, #5
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	4413      	add	r3, r2
 8003dec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003df0:	461a      	mov	r2, r3
 8003df2:	2304      	movs	r3, #4
 8003df4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003df6:	78fa      	ldrb	r2, [r7, #3]
 8003df8:	6879      	ldr	r1, [r7, #4]
 8003dfa:	4613      	mov	r3, r2
 8003dfc:	011b      	lsls	r3, r3, #4
 8003dfe:	1a9b      	subs	r3, r3, r2
 8003e00:	009b      	lsls	r3, r3, #2
 8003e02:	440b      	add	r3, r1
 8003e04:	334d      	adds	r3, #77	@ 0x4d
 8003e06:	2207      	movs	r2, #7
 8003e08:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	78fa      	ldrb	r2, [r7, #3]
 8003e10:	4611      	mov	r1, r2
 8003e12:	4618      	mov	r0, r3
 8003e14:	f003 ffa6 	bl	8007d64 <USB_HC_Halt>
 8003e18:	f000 bc89 	b.w	800472e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	78fa      	ldrb	r2, [r7, #3]
 8003e22:	4611      	mov	r1, r2
 8003e24:	4618      	mov	r0, r3
 8003e26:	f003 ff20 	bl	8007c6a <USB_ReadChInterrupts>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	f003 0320 	and.w	r3, r3, #32
 8003e30:	2b20      	cmp	r3, #32
 8003e32:	f040 8082 	bne.w	8003f3a <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003e36:	78fb      	ldrb	r3, [r7, #3]
 8003e38:	015a      	lsls	r2, r3, #5
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	4413      	add	r3, r2
 8003e3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e42:	461a      	mov	r2, r3
 8003e44:	2320      	movs	r3, #32
 8003e46:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8003e48:	78fa      	ldrb	r2, [r7, #3]
 8003e4a:	6879      	ldr	r1, [r7, #4]
 8003e4c:	4613      	mov	r3, r2
 8003e4e:	011b      	lsls	r3, r3, #4
 8003e50:	1a9b      	subs	r3, r3, r2
 8003e52:	009b      	lsls	r3, r3, #2
 8003e54:	440b      	add	r3, r1
 8003e56:	3319      	adds	r3, #25
 8003e58:	781b      	ldrb	r3, [r3, #0]
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d124      	bne.n	8003ea8 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003e5e:	78fa      	ldrb	r2, [r7, #3]
 8003e60:	6879      	ldr	r1, [r7, #4]
 8003e62:	4613      	mov	r3, r2
 8003e64:	011b      	lsls	r3, r3, #4
 8003e66:	1a9b      	subs	r3, r3, r2
 8003e68:	009b      	lsls	r3, r3, #2
 8003e6a:	440b      	add	r3, r1
 8003e6c:	3319      	adds	r3, #25
 8003e6e:	2200      	movs	r2, #0
 8003e70:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003e72:	78fa      	ldrb	r2, [r7, #3]
 8003e74:	6879      	ldr	r1, [r7, #4]
 8003e76:	4613      	mov	r3, r2
 8003e78:	011b      	lsls	r3, r3, #4
 8003e7a:	1a9b      	subs	r3, r3, r2
 8003e7c:	009b      	lsls	r3, r3, #2
 8003e7e:	440b      	add	r3, r1
 8003e80:	334c      	adds	r3, #76	@ 0x4c
 8003e82:	2202      	movs	r2, #2
 8003e84:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003e86:	78fa      	ldrb	r2, [r7, #3]
 8003e88:	6879      	ldr	r1, [r7, #4]
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	011b      	lsls	r3, r3, #4
 8003e8e:	1a9b      	subs	r3, r3, r2
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	440b      	add	r3, r1
 8003e94:	334d      	adds	r3, #77	@ 0x4d
 8003e96:	2203      	movs	r2, #3
 8003e98:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	78fa      	ldrb	r2, [r7, #3]
 8003ea0:	4611      	mov	r1, r2
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f003 ff5e 	bl	8007d64 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8003ea8:	78fa      	ldrb	r2, [r7, #3]
 8003eaa:	6879      	ldr	r1, [r7, #4]
 8003eac:	4613      	mov	r3, r2
 8003eae:	011b      	lsls	r3, r3, #4
 8003eb0:	1a9b      	subs	r3, r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	440b      	add	r3, r1
 8003eb6:	331a      	adds	r3, #26
 8003eb8:	781b      	ldrb	r3, [r3, #0]
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	f040 8437 	bne.w	800472e <HCD_HC_OUT_IRQHandler+0x978>
 8003ec0:	78fa      	ldrb	r2, [r7, #3]
 8003ec2:	6879      	ldr	r1, [r7, #4]
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	011b      	lsls	r3, r3, #4
 8003ec8:	1a9b      	subs	r3, r3, r2
 8003eca:	009b      	lsls	r3, r3, #2
 8003ecc:	440b      	add	r3, r1
 8003ece:	331b      	adds	r3, #27
 8003ed0:	781b      	ldrb	r3, [r3, #0]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	f040 842b 	bne.w	800472e <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8003ed8:	78fa      	ldrb	r2, [r7, #3]
 8003eda:	6879      	ldr	r1, [r7, #4]
 8003edc:	4613      	mov	r3, r2
 8003ede:	011b      	lsls	r3, r3, #4
 8003ee0:	1a9b      	subs	r3, r3, r2
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	440b      	add	r3, r1
 8003ee6:	3326      	adds	r3, #38	@ 0x26
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	d009      	beq.n	8003f02 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8003eee:	78fa      	ldrb	r2, [r7, #3]
 8003ef0:	6879      	ldr	r1, [r7, #4]
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	011b      	lsls	r3, r3, #4
 8003ef6:	1a9b      	subs	r3, r3, r2
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	440b      	add	r3, r1
 8003efc:	331b      	adds	r3, #27
 8003efe:	2201      	movs	r2, #1
 8003f00:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8003f02:	78fa      	ldrb	r2, [r7, #3]
 8003f04:	6879      	ldr	r1, [r7, #4]
 8003f06:	4613      	mov	r3, r2
 8003f08:	011b      	lsls	r3, r3, #4
 8003f0a:	1a9b      	subs	r3, r3, r2
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	440b      	add	r3, r1
 8003f10:	334d      	adds	r3, #77	@ 0x4d
 8003f12:	2203      	movs	r2, #3
 8003f14:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	78fa      	ldrb	r2, [r7, #3]
 8003f1c:	4611      	mov	r1, r2
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f003 ff20 	bl	8007d64 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8003f24:	78fa      	ldrb	r2, [r7, #3]
 8003f26:	6879      	ldr	r1, [r7, #4]
 8003f28:	4613      	mov	r3, r2
 8003f2a:	011b      	lsls	r3, r3, #4
 8003f2c:	1a9b      	subs	r3, r3, r2
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	440b      	add	r3, r1
 8003f32:	3344      	adds	r3, #68	@ 0x44
 8003f34:	2200      	movs	r2, #0
 8003f36:	601a      	str	r2, [r3, #0]
 8003f38:	e3f9      	b.n	800472e <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	78fa      	ldrb	r2, [r7, #3]
 8003f40:	4611      	mov	r1, r2
 8003f42:	4618      	mov	r0, r3
 8003f44:	f003 fe91 	bl	8007c6a <USB_ReadChInterrupts>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f52:	d111      	bne.n	8003f78 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003f54:	78fb      	ldrb	r3, [r7, #3]
 8003f56:	015a      	lsls	r2, r3, #5
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	4413      	add	r3, r2
 8003f5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f60:	461a      	mov	r2, r3
 8003f62:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003f66:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	78fa      	ldrb	r2, [r7, #3]
 8003f6e:	4611      	mov	r1, r2
 8003f70:	4618      	mov	r0, r3
 8003f72:	f003 fef7 	bl	8007d64 <USB_HC_Halt>
 8003f76:	e3da      	b.n	800472e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	78fa      	ldrb	r2, [r7, #3]
 8003f7e:	4611      	mov	r1, r2
 8003f80:	4618      	mov	r0, r3
 8003f82:	f003 fe72 	bl	8007c6a <USB_ReadChInterrupts>
 8003f86:	4603      	mov	r3, r0
 8003f88:	f003 0301 	and.w	r3, r3, #1
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d168      	bne.n	8004062 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003f90:	78fa      	ldrb	r2, [r7, #3]
 8003f92:	6879      	ldr	r1, [r7, #4]
 8003f94:	4613      	mov	r3, r2
 8003f96:	011b      	lsls	r3, r3, #4
 8003f98:	1a9b      	subs	r3, r3, r2
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	440b      	add	r3, r1
 8003f9e:	3344      	adds	r3, #68	@ 0x44
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	78fa      	ldrb	r2, [r7, #3]
 8003faa:	4611      	mov	r1, r2
 8003fac:	4618      	mov	r0, r3
 8003fae:	f003 fe5c 	bl	8007c6a <USB_ReadChInterrupts>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fb8:	2b40      	cmp	r3, #64	@ 0x40
 8003fba:	d112      	bne.n	8003fe2 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003fbc:	78fa      	ldrb	r2, [r7, #3]
 8003fbe:	6879      	ldr	r1, [r7, #4]
 8003fc0:	4613      	mov	r3, r2
 8003fc2:	011b      	lsls	r3, r3, #4
 8003fc4:	1a9b      	subs	r3, r3, r2
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	440b      	add	r3, r1
 8003fca:	3319      	adds	r3, #25
 8003fcc:	2201      	movs	r2, #1
 8003fce:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003fd0:	78fb      	ldrb	r3, [r7, #3]
 8003fd2:	015a      	lsls	r2, r3, #5
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	4413      	add	r3, r2
 8003fd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fdc:	461a      	mov	r2, r3
 8003fde:	2340      	movs	r3, #64	@ 0x40
 8003fe0:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8003fe2:	78fa      	ldrb	r2, [r7, #3]
 8003fe4:	6879      	ldr	r1, [r7, #4]
 8003fe6:	4613      	mov	r3, r2
 8003fe8:	011b      	lsls	r3, r3, #4
 8003fea:	1a9b      	subs	r3, r3, r2
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	440b      	add	r3, r1
 8003ff0:	331b      	adds	r3, #27
 8003ff2:	781b      	ldrb	r3, [r3, #0]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d019      	beq.n	800402c <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003ff8:	78fa      	ldrb	r2, [r7, #3]
 8003ffa:	6879      	ldr	r1, [r7, #4]
 8003ffc:	4613      	mov	r3, r2
 8003ffe:	011b      	lsls	r3, r3, #4
 8004000:	1a9b      	subs	r3, r3, r2
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	440b      	add	r3, r1
 8004006:	331b      	adds	r3, #27
 8004008:	2200      	movs	r2, #0
 800400a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800400c:	78fb      	ldrb	r3, [r7, #3]
 800400e:	015a      	lsls	r2, r3, #5
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	4413      	add	r3, r2
 8004014:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	78fa      	ldrb	r2, [r7, #3]
 800401c:	0151      	lsls	r1, r2, #5
 800401e:	693a      	ldr	r2, [r7, #16]
 8004020:	440a      	add	r2, r1
 8004022:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004026:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800402a:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800402c:	78fb      	ldrb	r3, [r7, #3]
 800402e:	015a      	lsls	r2, r3, #5
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	4413      	add	r3, r2
 8004034:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004038:	461a      	mov	r2, r3
 800403a:	2301      	movs	r3, #1
 800403c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 800403e:	78fa      	ldrb	r2, [r7, #3]
 8004040:	6879      	ldr	r1, [r7, #4]
 8004042:	4613      	mov	r3, r2
 8004044:	011b      	lsls	r3, r3, #4
 8004046:	1a9b      	subs	r3, r3, r2
 8004048:	009b      	lsls	r3, r3, #2
 800404a:	440b      	add	r3, r1
 800404c:	334d      	adds	r3, #77	@ 0x4d
 800404e:	2201      	movs	r2, #1
 8004050:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	78fa      	ldrb	r2, [r7, #3]
 8004058:	4611      	mov	r1, r2
 800405a:	4618      	mov	r0, r3
 800405c:	f003 fe82 	bl	8007d64 <USB_HC_Halt>
 8004060:	e365      	b.n	800472e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	78fa      	ldrb	r2, [r7, #3]
 8004068:	4611      	mov	r1, r2
 800406a:	4618      	mov	r0, r3
 800406c:	f003 fdfd 	bl	8007c6a <USB_ReadChInterrupts>
 8004070:	4603      	mov	r3, r0
 8004072:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004076:	2b40      	cmp	r3, #64	@ 0x40
 8004078:	d139      	bne.n	80040ee <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 800407a:	78fa      	ldrb	r2, [r7, #3]
 800407c:	6879      	ldr	r1, [r7, #4]
 800407e:	4613      	mov	r3, r2
 8004080:	011b      	lsls	r3, r3, #4
 8004082:	1a9b      	subs	r3, r3, r2
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	440b      	add	r3, r1
 8004088:	334d      	adds	r3, #77	@ 0x4d
 800408a:	2205      	movs	r2, #5
 800408c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800408e:	78fa      	ldrb	r2, [r7, #3]
 8004090:	6879      	ldr	r1, [r7, #4]
 8004092:	4613      	mov	r3, r2
 8004094:	011b      	lsls	r3, r3, #4
 8004096:	1a9b      	subs	r3, r3, r2
 8004098:	009b      	lsls	r3, r3, #2
 800409a:	440b      	add	r3, r1
 800409c:	331a      	adds	r3, #26
 800409e:	781b      	ldrb	r3, [r3, #0]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d109      	bne.n	80040b8 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80040a4:	78fa      	ldrb	r2, [r7, #3]
 80040a6:	6879      	ldr	r1, [r7, #4]
 80040a8:	4613      	mov	r3, r2
 80040aa:	011b      	lsls	r3, r3, #4
 80040ac:	1a9b      	subs	r3, r3, r2
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	440b      	add	r3, r1
 80040b2:	3319      	adds	r3, #25
 80040b4:	2201      	movs	r2, #1
 80040b6:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80040b8:	78fa      	ldrb	r2, [r7, #3]
 80040ba:	6879      	ldr	r1, [r7, #4]
 80040bc:	4613      	mov	r3, r2
 80040be:	011b      	lsls	r3, r3, #4
 80040c0:	1a9b      	subs	r3, r3, r2
 80040c2:	009b      	lsls	r3, r3, #2
 80040c4:	440b      	add	r3, r1
 80040c6:	3344      	adds	r3, #68	@ 0x44
 80040c8:	2200      	movs	r2, #0
 80040ca:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	78fa      	ldrb	r2, [r7, #3]
 80040d2:	4611      	mov	r1, r2
 80040d4:	4618      	mov	r0, r3
 80040d6:	f003 fe45 	bl	8007d64 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80040da:	78fb      	ldrb	r3, [r7, #3]
 80040dc:	015a      	lsls	r2, r3, #5
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	4413      	add	r3, r2
 80040e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040e6:	461a      	mov	r2, r3
 80040e8:	2340      	movs	r3, #64	@ 0x40
 80040ea:	6093      	str	r3, [r2, #8]
 80040ec:	e31f      	b.n	800472e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	78fa      	ldrb	r2, [r7, #3]
 80040f4:	4611      	mov	r1, r2
 80040f6:	4618      	mov	r0, r3
 80040f8:	f003 fdb7 	bl	8007c6a <USB_ReadChInterrupts>
 80040fc:	4603      	mov	r3, r0
 80040fe:	f003 0308 	and.w	r3, r3, #8
 8004102:	2b08      	cmp	r3, #8
 8004104:	d11a      	bne.n	800413c <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004106:	78fb      	ldrb	r3, [r7, #3]
 8004108:	015a      	lsls	r2, r3, #5
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	4413      	add	r3, r2
 800410e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004112:	461a      	mov	r2, r3
 8004114:	2308      	movs	r3, #8
 8004116:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004118:	78fa      	ldrb	r2, [r7, #3]
 800411a:	6879      	ldr	r1, [r7, #4]
 800411c:	4613      	mov	r3, r2
 800411e:	011b      	lsls	r3, r3, #4
 8004120:	1a9b      	subs	r3, r3, r2
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	440b      	add	r3, r1
 8004126:	334d      	adds	r3, #77	@ 0x4d
 8004128:	2206      	movs	r2, #6
 800412a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	78fa      	ldrb	r2, [r7, #3]
 8004132:	4611      	mov	r1, r2
 8004134:	4618      	mov	r0, r3
 8004136:	f003 fe15 	bl	8007d64 <USB_HC_Halt>
 800413a:	e2f8      	b.n	800472e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	78fa      	ldrb	r2, [r7, #3]
 8004142:	4611      	mov	r1, r2
 8004144:	4618      	mov	r0, r3
 8004146:	f003 fd90 	bl	8007c6a <USB_ReadChInterrupts>
 800414a:	4603      	mov	r3, r0
 800414c:	f003 0310 	and.w	r3, r3, #16
 8004150:	2b10      	cmp	r3, #16
 8004152:	d144      	bne.n	80041de <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004154:	78fa      	ldrb	r2, [r7, #3]
 8004156:	6879      	ldr	r1, [r7, #4]
 8004158:	4613      	mov	r3, r2
 800415a:	011b      	lsls	r3, r3, #4
 800415c:	1a9b      	subs	r3, r3, r2
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	440b      	add	r3, r1
 8004162:	3344      	adds	r3, #68	@ 0x44
 8004164:	2200      	movs	r2, #0
 8004166:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8004168:	78fa      	ldrb	r2, [r7, #3]
 800416a:	6879      	ldr	r1, [r7, #4]
 800416c:	4613      	mov	r3, r2
 800416e:	011b      	lsls	r3, r3, #4
 8004170:	1a9b      	subs	r3, r3, r2
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	440b      	add	r3, r1
 8004176:	334d      	adds	r3, #77	@ 0x4d
 8004178:	2204      	movs	r2, #4
 800417a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800417c:	78fa      	ldrb	r2, [r7, #3]
 800417e:	6879      	ldr	r1, [r7, #4]
 8004180:	4613      	mov	r3, r2
 8004182:	011b      	lsls	r3, r3, #4
 8004184:	1a9b      	subs	r3, r3, r2
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	440b      	add	r3, r1
 800418a:	3319      	adds	r3, #25
 800418c:	781b      	ldrb	r3, [r3, #0]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d114      	bne.n	80041bc <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8004192:	78fa      	ldrb	r2, [r7, #3]
 8004194:	6879      	ldr	r1, [r7, #4]
 8004196:	4613      	mov	r3, r2
 8004198:	011b      	lsls	r3, r3, #4
 800419a:	1a9b      	subs	r3, r3, r2
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	440b      	add	r3, r1
 80041a0:	3318      	adds	r3, #24
 80041a2:	781b      	ldrb	r3, [r3, #0]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d109      	bne.n	80041bc <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80041a8:	78fa      	ldrb	r2, [r7, #3]
 80041aa:	6879      	ldr	r1, [r7, #4]
 80041ac:	4613      	mov	r3, r2
 80041ae:	011b      	lsls	r3, r3, #4
 80041b0:	1a9b      	subs	r3, r3, r2
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	440b      	add	r3, r1
 80041b6:	3319      	adds	r3, #25
 80041b8:	2201      	movs	r2, #1
 80041ba:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	78fa      	ldrb	r2, [r7, #3]
 80041c2:	4611      	mov	r1, r2
 80041c4:	4618      	mov	r0, r3
 80041c6:	f003 fdcd 	bl	8007d64 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80041ca:	78fb      	ldrb	r3, [r7, #3]
 80041cc:	015a      	lsls	r2, r3, #5
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	4413      	add	r3, r2
 80041d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041d6:	461a      	mov	r2, r3
 80041d8:	2310      	movs	r3, #16
 80041da:	6093      	str	r3, [r2, #8]
 80041dc:	e2a7      	b.n	800472e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	78fa      	ldrb	r2, [r7, #3]
 80041e4:	4611      	mov	r1, r2
 80041e6:	4618      	mov	r0, r3
 80041e8:	f003 fd3f 	bl	8007c6a <USB_ReadChInterrupts>
 80041ec:	4603      	mov	r3, r0
 80041ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041f2:	2b80      	cmp	r3, #128	@ 0x80
 80041f4:	f040 8083 	bne.w	80042fe <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	799b      	ldrb	r3, [r3, #6]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d111      	bne.n	8004224 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8004200:	78fa      	ldrb	r2, [r7, #3]
 8004202:	6879      	ldr	r1, [r7, #4]
 8004204:	4613      	mov	r3, r2
 8004206:	011b      	lsls	r3, r3, #4
 8004208:	1a9b      	subs	r3, r3, r2
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	440b      	add	r3, r1
 800420e:	334d      	adds	r3, #77	@ 0x4d
 8004210:	2207      	movs	r2, #7
 8004212:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	78fa      	ldrb	r2, [r7, #3]
 800421a:	4611      	mov	r1, r2
 800421c:	4618      	mov	r0, r3
 800421e:	f003 fda1 	bl	8007d64 <USB_HC_Halt>
 8004222:	e062      	b.n	80042ea <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8004224:	78fa      	ldrb	r2, [r7, #3]
 8004226:	6879      	ldr	r1, [r7, #4]
 8004228:	4613      	mov	r3, r2
 800422a:	011b      	lsls	r3, r3, #4
 800422c:	1a9b      	subs	r3, r3, r2
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	440b      	add	r3, r1
 8004232:	3344      	adds	r3, #68	@ 0x44
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	1c59      	adds	r1, r3, #1
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	4613      	mov	r3, r2
 800423c:	011b      	lsls	r3, r3, #4
 800423e:	1a9b      	subs	r3, r3, r2
 8004240:	009b      	lsls	r3, r3, #2
 8004242:	4403      	add	r3, r0
 8004244:	3344      	adds	r3, #68	@ 0x44
 8004246:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004248:	78fa      	ldrb	r2, [r7, #3]
 800424a:	6879      	ldr	r1, [r7, #4]
 800424c:	4613      	mov	r3, r2
 800424e:	011b      	lsls	r3, r3, #4
 8004250:	1a9b      	subs	r3, r3, r2
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	440b      	add	r3, r1
 8004256:	3344      	adds	r3, #68	@ 0x44
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	2b02      	cmp	r3, #2
 800425c:	d922      	bls.n	80042a4 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800425e:	78fa      	ldrb	r2, [r7, #3]
 8004260:	6879      	ldr	r1, [r7, #4]
 8004262:	4613      	mov	r3, r2
 8004264:	011b      	lsls	r3, r3, #4
 8004266:	1a9b      	subs	r3, r3, r2
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	440b      	add	r3, r1
 800426c:	3344      	adds	r3, #68	@ 0x44
 800426e:	2200      	movs	r2, #0
 8004270:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004272:	78fa      	ldrb	r2, [r7, #3]
 8004274:	6879      	ldr	r1, [r7, #4]
 8004276:	4613      	mov	r3, r2
 8004278:	011b      	lsls	r3, r3, #4
 800427a:	1a9b      	subs	r3, r3, r2
 800427c:	009b      	lsls	r3, r3, #2
 800427e:	440b      	add	r3, r1
 8004280:	334c      	adds	r3, #76	@ 0x4c
 8004282:	2204      	movs	r2, #4
 8004284:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004286:	78fa      	ldrb	r2, [r7, #3]
 8004288:	6879      	ldr	r1, [r7, #4]
 800428a:	4613      	mov	r3, r2
 800428c:	011b      	lsls	r3, r3, #4
 800428e:	1a9b      	subs	r3, r3, r2
 8004290:	009b      	lsls	r3, r3, #2
 8004292:	440b      	add	r3, r1
 8004294:	334c      	adds	r3, #76	@ 0x4c
 8004296:	781a      	ldrb	r2, [r3, #0]
 8004298:	78fb      	ldrb	r3, [r7, #3]
 800429a:	4619      	mov	r1, r3
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f003 ffdc 	bl	800825a <HAL_HCD_HC_NotifyURBChange_Callback>
 80042a2:	e022      	b.n	80042ea <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80042a4:	78fa      	ldrb	r2, [r7, #3]
 80042a6:	6879      	ldr	r1, [r7, #4]
 80042a8:	4613      	mov	r3, r2
 80042aa:	011b      	lsls	r3, r3, #4
 80042ac:	1a9b      	subs	r3, r3, r2
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	440b      	add	r3, r1
 80042b2:	334c      	adds	r3, #76	@ 0x4c
 80042b4:	2202      	movs	r2, #2
 80042b6:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80042b8:	78fb      	ldrb	r3, [r7, #3]
 80042ba:	015a      	lsls	r2, r3, #5
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	4413      	add	r3, r2
 80042c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80042ce:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80042d6:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80042d8:	78fb      	ldrb	r3, [r7, #3]
 80042da:	015a      	lsls	r2, r3, #5
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	4413      	add	r3, r2
 80042e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042e4:	461a      	mov	r2, r3
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80042ea:	78fb      	ldrb	r3, [r7, #3]
 80042ec:	015a      	lsls	r2, r3, #5
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	4413      	add	r3, r2
 80042f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042f6:	461a      	mov	r2, r3
 80042f8:	2380      	movs	r3, #128	@ 0x80
 80042fa:	6093      	str	r3, [r2, #8]
 80042fc:	e217      	b.n	800472e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	78fa      	ldrb	r2, [r7, #3]
 8004304:	4611      	mov	r1, r2
 8004306:	4618      	mov	r0, r3
 8004308:	f003 fcaf 	bl	8007c6a <USB_ReadChInterrupts>
 800430c:	4603      	mov	r3, r0
 800430e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004312:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004316:	d11b      	bne.n	8004350 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004318:	78fa      	ldrb	r2, [r7, #3]
 800431a:	6879      	ldr	r1, [r7, #4]
 800431c:	4613      	mov	r3, r2
 800431e:	011b      	lsls	r3, r3, #4
 8004320:	1a9b      	subs	r3, r3, r2
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	440b      	add	r3, r1
 8004326:	334d      	adds	r3, #77	@ 0x4d
 8004328:	2209      	movs	r2, #9
 800432a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	78fa      	ldrb	r2, [r7, #3]
 8004332:	4611      	mov	r1, r2
 8004334:	4618      	mov	r0, r3
 8004336:	f003 fd15 	bl	8007d64 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800433a:	78fb      	ldrb	r3, [r7, #3]
 800433c:	015a      	lsls	r2, r3, #5
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	4413      	add	r3, r2
 8004342:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004346:	461a      	mov	r2, r3
 8004348:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800434c:	6093      	str	r3, [r2, #8]
 800434e:	e1ee      	b.n	800472e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	78fa      	ldrb	r2, [r7, #3]
 8004356:	4611      	mov	r1, r2
 8004358:	4618      	mov	r0, r3
 800435a:	f003 fc86 	bl	8007c6a <USB_ReadChInterrupts>
 800435e:	4603      	mov	r3, r0
 8004360:	f003 0302 	and.w	r3, r3, #2
 8004364:	2b02      	cmp	r3, #2
 8004366:	f040 81df 	bne.w	8004728 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800436a:	78fb      	ldrb	r3, [r7, #3]
 800436c:	015a      	lsls	r2, r3, #5
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	4413      	add	r3, r2
 8004372:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004376:	461a      	mov	r2, r3
 8004378:	2302      	movs	r3, #2
 800437a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800437c:	78fa      	ldrb	r2, [r7, #3]
 800437e:	6879      	ldr	r1, [r7, #4]
 8004380:	4613      	mov	r3, r2
 8004382:	011b      	lsls	r3, r3, #4
 8004384:	1a9b      	subs	r3, r3, r2
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	440b      	add	r3, r1
 800438a:	334d      	adds	r3, #77	@ 0x4d
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	2b01      	cmp	r3, #1
 8004390:	f040 8093 	bne.w	80044ba <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004394:	78fa      	ldrb	r2, [r7, #3]
 8004396:	6879      	ldr	r1, [r7, #4]
 8004398:	4613      	mov	r3, r2
 800439a:	011b      	lsls	r3, r3, #4
 800439c:	1a9b      	subs	r3, r3, r2
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	440b      	add	r3, r1
 80043a2:	334d      	adds	r3, #77	@ 0x4d
 80043a4:	2202      	movs	r2, #2
 80043a6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80043a8:	78fa      	ldrb	r2, [r7, #3]
 80043aa:	6879      	ldr	r1, [r7, #4]
 80043ac:	4613      	mov	r3, r2
 80043ae:	011b      	lsls	r3, r3, #4
 80043b0:	1a9b      	subs	r3, r3, r2
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	440b      	add	r3, r1
 80043b6:	334c      	adds	r3, #76	@ 0x4c
 80043b8:	2201      	movs	r2, #1
 80043ba:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80043bc:	78fa      	ldrb	r2, [r7, #3]
 80043be:	6879      	ldr	r1, [r7, #4]
 80043c0:	4613      	mov	r3, r2
 80043c2:	011b      	lsls	r3, r3, #4
 80043c4:	1a9b      	subs	r3, r3, r2
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	440b      	add	r3, r1
 80043ca:	3326      	adds	r3, #38	@ 0x26
 80043cc:	781b      	ldrb	r3, [r3, #0]
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	d00b      	beq.n	80043ea <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80043d2:	78fa      	ldrb	r2, [r7, #3]
 80043d4:	6879      	ldr	r1, [r7, #4]
 80043d6:	4613      	mov	r3, r2
 80043d8:	011b      	lsls	r3, r3, #4
 80043da:	1a9b      	subs	r3, r3, r2
 80043dc:	009b      	lsls	r3, r3, #2
 80043de:	440b      	add	r3, r1
 80043e0:	3326      	adds	r3, #38	@ 0x26
 80043e2:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80043e4:	2b03      	cmp	r3, #3
 80043e6:	f040 8190 	bne.w	800470a <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	799b      	ldrb	r3, [r3, #6]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d115      	bne.n	800441e <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80043f2:	78fa      	ldrb	r2, [r7, #3]
 80043f4:	6879      	ldr	r1, [r7, #4]
 80043f6:	4613      	mov	r3, r2
 80043f8:	011b      	lsls	r3, r3, #4
 80043fa:	1a9b      	subs	r3, r3, r2
 80043fc:	009b      	lsls	r3, r3, #2
 80043fe:	440b      	add	r3, r1
 8004400:	333d      	adds	r3, #61	@ 0x3d
 8004402:	781b      	ldrb	r3, [r3, #0]
 8004404:	78fa      	ldrb	r2, [r7, #3]
 8004406:	f083 0301 	eor.w	r3, r3, #1
 800440a:	b2d8      	uxtb	r0, r3
 800440c:	6879      	ldr	r1, [r7, #4]
 800440e:	4613      	mov	r3, r2
 8004410:	011b      	lsls	r3, r3, #4
 8004412:	1a9b      	subs	r3, r3, r2
 8004414:	009b      	lsls	r3, r3, #2
 8004416:	440b      	add	r3, r1
 8004418:	333d      	adds	r3, #61	@ 0x3d
 800441a:	4602      	mov	r2, r0
 800441c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	799b      	ldrb	r3, [r3, #6]
 8004422:	2b01      	cmp	r3, #1
 8004424:	f040 8171 	bne.w	800470a <HCD_HC_OUT_IRQHandler+0x954>
 8004428:	78fa      	ldrb	r2, [r7, #3]
 800442a:	6879      	ldr	r1, [r7, #4]
 800442c:	4613      	mov	r3, r2
 800442e:	011b      	lsls	r3, r3, #4
 8004430:	1a9b      	subs	r3, r3, r2
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	440b      	add	r3, r1
 8004436:	3334      	adds	r3, #52	@ 0x34
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	2b00      	cmp	r3, #0
 800443c:	f000 8165 	beq.w	800470a <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8004440:	78fa      	ldrb	r2, [r7, #3]
 8004442:	6879      	ldr	r1, [r7, #4]
 8004444:	4613      	mov	r3, r2
 8004446:	011b      	lsls	r3, r3, #4
 8004448:	1a9b      	subs	r3, r3, r2
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	440b      	add	r3, r1
 800444e:	3334      	adds	r3, #52	@ 0x34
 8004450:	6819      	ldr	r1, [r3, #0]
 8004452:	78fa      	ldrb	r2, [r7, #3]
 8004454:	6878      	ldr	r0, [r7, #4]
 8004456:	4613      	mov	r3, r2
 8004458:	011b      	lsls	r3, r3, #4
 800445a:	1a9b      	subs	r3, r3, r2
 800445c:	009b      	lsls	r3, r3, #2
 800445e:	4403      	add	r3, r0
 8004460:	3328      	adds	r3, #40	@ 0x28
 8004462:	881b      	ldrh	r3, [r3, #0]
 8004464:	440b      	add	r3, r1
 8004466:	1e59      	subs	r1, r3, #1
 8004468:	78fa      	ldrb	r2, [r7, #3]
 800446a:	6878      	ldr	r0, [r7, #4]
 800446c:	4613      	mov	r3, r2
 800446e:	011b      	lsls	r3, r3, #4
 8004470:	1a9b      	subs	r3, r3, r2
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	4403      	add	r3, r0
 8004476:	3328      	adds	r3, #40	@ 0x28
 8004478:	881b      	ldrh	r3, [r3, #0]
 800447a:	fbb1 f3f3 	udiv	r3, r1, r3
 800447e:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	f003 0301 	and.w	r3, r3, #1
 8004486:	2b00      	cmp	r3, #0
 8004488:	f000 813f 	beq.w	800470a <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800448c:	78fa      	ldrb	r2, [r7, #3]
 800448e:	6879      	ldr	r1, [r7, #4]
 8004490:	4613      	mov	r3, r2
 8004492:	011b      	lsls	r3, r3, #4
 8004494:	1a9b      	subs	r3, r3, r2
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	440b      	add	r3, r1
 800449a:	333d      	adds	r3, #61	@ 0x3d
 800449c:	781b      	ldrb	r3, [r3, #0]
 800449e:	78fa      	ldrb	r2, [r7, #3]
 80044a0:	f083 0301 	eor.w	r3, r3, #1
 80044a4:	b2d8      	uxtb	r0, r3
 80044a6:	6879      	ldr	r1, [r7, #4]
 80044a8:	4613      	mov	r3, r2
 80044aa:	011b      	lsls	r3, r3, #4
 80044ac:	1a9b      	subs	r3, r3, r2
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	440b      	add	r3, r1
 80044b2:	333d      	adds	r3, #61	@ 0x3d
 80044b4:	4602      	mov	r2, r0
 80044b6:	701a      	strb	r2, [r3, #0]
 80044b8:	e127      	b.n	800470a <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80044ba:	78fa      	ldrb	r2, [r7, #3]
 80044bc:	6879      	ldr	r1, [r7, #4]
 80044be:	4613      	mov	r3, r2
 80044c0:	011b      	lsls	r3, r3, #4
 80044c2:	1a9b      	subs	r3, r3, r2
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	440b      	add	r3, r1
 80044c8:	334d      	adds	r3, #77	@ 0x4d
 80044ca:	781b      	ldrb	r3, [r3, #0]
 80044cc:	2b03      	cmp	r3, #3
 80044ce:	d120      	bne.n	8004512 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80044d0:	78fa      	ldrb	r2, [r7, #3]
 80044d2:	6879      	ldr	r1, [r7, #4]
 80044d4:	4613      	mov	r3, r2
 80044d6:	011b      	lsls	r3, r3, #4
 80044d8:	1a9b      	subs	r3, r3, r2
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	440b      	add	r3, r1
 80044de:	334d      	adds	r3, #77	@ 0x4d
 80044e0:	2202      	movs	r2, #2
 80044e2:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80044e4:	78fa      	ldrb	r2, [r7, #3]
 80044e6:	6879      	ldr	r1, [r7, #4]
 80044e8:	4613      	mov	r3, r2
 80044ea:	011b      	lsls	r3, r3, #4
 80044ec:	1a9b      	subs	r3, r3, r2
 80044ee:	009b      	lsls	r3, r3, #2
 80044f0:	440b      	add	r3, r1
 80044f2:	331b      	adds	r3, #27
 80044f4:	781b      	ldrb	r3, [r3, #0]
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	f040 8107 	bne.w	800470a <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80044fc:	78fa      	ldrb	r2, [r7, #3]
 80044fe:	6879      	ldr	r1, [r7, #4]
 8004500:	4613      	mov	r3, r2
 8004502:	011b      	lsls	r3, r3, #4
 8004504:	1a9b      	subs	r3, r3, r2
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	440b      	add	r3, r1
 800450a:	334c      	adds	r3, #76	@ 0x4c
 800450c:	2202      	movs	r2, #2
 800450e:	701a      	strb	r2, [r3, #0]
 8004510:	e0fb      	b.n	800470a <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004512:	78fa      	ldrb	r2, [r7, #3]
 8004514:	6879      	ldr	r1, [r7, #4]
 8004516:	4613      	mov	r3, r2
 8004518:	011b      	lsls	r3, r3, #4
 800451a:	1a9b      	subs	r3, r3, r2
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	440b      	add	r3, r1
 8004520:	334d      	adds	r3, #77	@ 0x4d
 8004522:	781b      	ldrb	r3, [r3, #0]
 8004524:	2b04      	cmp	r3, #4
 8004526:	d13a      	bne.n	800459e <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004528:	78fa      	ldrb	r2, [r7, #3]
 800452a:	6879      	ldr	r1, [r7, #4]
 800452c:	4613      	mov	r3, r2
 800452e:	011b      	lsls	r3, r3, #4
 8004530:	1a9b      	subs	r3, r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	440b      	add	r3, r1
 8004536:	334d      	adds	r3, #77	@ 0x4d
 8004538:	2202      	movs	r2, #2
 800453a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800453c:	78fa      	ldrb	r2, [r7, #3]
 800453e:	6879      	ldr	r1, [r7, #4]
 8004540:	4613      	mov	r3, r2
 8004542:	011b      	lsls	r3, r3, #4
 8004544:	1a9b      	subs	r3, r3, r2
 8004546:	009b      	lsls	r3, r3, #2
 8004548:	440b      	add	r3, r1
 800454a:	334c      	adds	r3, #76	@ 0x4c
 800454c:	2202      	movs	r2, #2
 800454e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004550:	78fa      	ldrb	r2, [r7, #3]
 8004552:	6879      	ldr	r1, [r7, #4]
 8004554:	4613      	mov	r3, r2
 8004556:	011b      	lsls	r3, r3, #4
 8004558:	1a9b      	subs	r3, r3, r2
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	440b      	add	r3, r1
 800455e:	331b      	adds	r3, #27
 8004560:	781b      	ldrb	r3, [r3, #0]
 8004562:	2b01      	cmp	r3, #1
 8004564:	f040 80d1 	bne.w	800470a <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8004568:	78fa      	ldrb	r2, [r7, #3]
 800456a:	6879      	ldr	r1, [r7, #4]
 800456c:	4613      	mov	r3, r2
 800456e:	011b      	lsls	r3, r3, #4
 8004570:	1a9b      	subs	r3, r3, r2
 8004572:	009b      	lsls	r3, r3, #2
 8004574:	440b      	add	r3, r1
 8004576:	331b      	adds	r3, #27
 8004578:	2200      	movs	r2, #0
 800457a:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800457c:	78fb      	ldrb	r3, [r7, #3]
 800457e:	015a      	lsls	r2, r3, #5
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	4413      	add	r3, r2
 8004584:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	78fa      	ldrb	r2, [r7, #3]
 800458c:	0151      	lsls	r1, r2, #5
 800458e:	693a      	ldr	r2, [r7, #16]
 8004590:	440a      	add	r2, r1
 8004592:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004596:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800459a:	6053      	str	r3, [r2, #4]
 800459c:	e0b5      	b.n	800470a <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800459e:	78fa      	ldrb	r2, [r7, #3]
 80045a0:	6879      	ldr	r1, [r7, #4]
 80045a2:	4613      	mov	r3, r2
 80045a4:	011b      	lsls	r3, r3, #4
 80045a6:	1a9b      	subs	r3, r3, r2
 80045a8:	009b      	lsls	r3, r3, #2
 80045aa:	440b      	add	r3, r1
 80045ac:	334d      	adds	r3, #77	@ 0x4d
 80045ae:	781b      	ldrb	r3, [r3, #0]
 80045b0:	2b05      	cmp	r3, #5
 80045b2:	d114      	bne.n	80045de <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80045b4:	78fa      	ldrb	r2, [r7, #3]
 80045b6:	6879      	ldr	r1, [r7, #4]
 80045b8:	4613      	mov	r3, r2
 80045ba:	011b      	lsls	r3, r3, #4
 80045bc:	1a9b      	subs	r3, r3, r2
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	440b      	add	r3, r1
 80045c2:	334d      	adds	r3, #77	@ 0x4d
 80045c4:	2202      	movs	r2, #2
 80045c6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80045c8:	78fa      	ldrb	r2, [r7, #3]
 80045ca:	6879      	ldr	r1, [r7, #4]
 80045cc:	4613      	mov	r3, r2
 80045ce:	011b      	lsls	r3, r3, #4
 80045d0:	1a9b      	subs	r3, r3, r2
 80045d2:	009b      	lsls	r3, r3, #2
 80045d4:	440b      	add	r3, r1
 80045d6:	334c      	adds	r3, #76	@ 0x4c
 80045d8:	2202      	movs	r2, #2
 80045da:	701a      	strb	r2, [r3, #0]
 80045dc:	e095      	b.n	800470a <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80045de:	78fa      	ldrb	r2, [r7, #3]
 80045e0:	6879      	ldr	r1, [r7, #4]
 80045e2:	4613      	mov	r3, r2
 80045e4:	011b      	lsls	r3, r3, #4
 80045e6:	1a9b      	subs	r3, r3, r2
 80045e8:	009b      	lsls	r3, r3, #2
 80045ea:	440b      	add	r3, r1
 80045ec:	334d      	adds	r3, #77	@ 0x4d
 80045ee:	781b      	ldrb	r3, [r3, #0]
 80045f0:	2b06      	cmp	r3, #6
 80045f2:	d114      	bne.n	800461e <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80045f4:	78fa      	ldrb	r2, [r7, #3]
 80045f6:	6879      	ldr	r1, [r7, #4]
 80045f8:	4613      	mov	r3, r2
 80045fa:	011b      	lsls	r3, r3, #4
 80045fc:	1a9b      	subs	r3, r3, r2
 80045fe:	009b      	lsls	r3, r3, #2
 8004600:	440b      	add	r3, r1
 8004602:	334d      	adds	r3, #77	@ 0x4d
 8004604:	2202      	movs	r2, #2
 8004606:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004608:	78fa      	ldrb	r2, [r7, #3]
 800460a:	6879      	ldr	r1, [r7, #4]
 800460c:	4613      	mov	r3, r2
 800460e:	011b      	lsls	r3, r3, #4
 8004610:	1a9b      	subs	r3, r3, r2
 8004612:	009b      	lsls	r3, r3, #2
 8004614:	440b      	add	r3, r1
 8004616:	334c      	adds	r3, #76	@ 0x4c
 8004618:	2205      	movs	r2, #5
 800461a:	701a      	strb	r2, [r3, #0]
 800461c:	e075      	b.n	800470a <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800461e:	78fa      	ldrb	r2, [r7, #3]
 8004620:	6879      	ldr	r1, [r7, #4]
 8004622:	4613      	mov	r3, r2
 8004624:	011b      	lsls	r3, r3, #4
 8004626:	1a9b      	subs	r3, r3, r2
 8004628:	009b      	lsls	r3, r3, #2
 800462a:	440b      	add	r3, r1
 800462c:	334d      	adds	r3, #77	@ 0x4d
 800462e:	781b      	ldrb	r3, [r3, #0]
 8004630:	2b07      	cmp	r3, #7
 8004632:	d00a      	beq.n	800464a <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004634:	78fa      	ldrb	r2, [r7, #3]
 8004636:	6879      	ldr	r1, [r7, #4]
 8004638:	4613      	mov	r3, r2
 800463a:	011b      	lsls	r3, r3, #4
 800463c:	1a9b      	subs	r3, r3, r2
 800463e:	009b      	lsls	r3, r3, #2
 8004640:	440b      	add	r3, r1
 8004642:	334d      	adds	r3, #77	@ 0x4d
 8004644:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004646:	2b09      	cmp	r3, #9
 8004648:	d170      	bne.n	800472c <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800464a:	78fa      	ldrb	r2, [r7, #3]
 800464c:	6879      	ldr	r1, [r7, #4]
 800464e:	4613      	mov	r3, r2
 8004650:	011b      	lsls	r3, r3, #4
 8004652:	1a9b      	subs	r3, r3, r2
 8004654:	009b      	lsls	r3, r3, #2
 8004656:	440b      	add	r3, r1
 8004658:	334d      	adds	r3, #77	@ 0x4d
 800465a:	2202      	movs	r2, #2
 800465c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800465e:	78fa      	ldrb	r2, [r7, #3]
 8004660:	6879      	ldr	r1, [r7, #4]
 8004662:	4613      	mov	r3, r2
 8004664:	011b      	lsls	r3, r3, #4
 8004666:	1a9b      	subs	r3, r3, r2
 8004668:	009b      	lsls	r3, r3, #2
 800466a:	440b      	add	r3, r1
 800466c:	3344      	adds	r3, #68	@ 0x44
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	1c59      	adds	r1, r3, #1
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	4613      	mov	r3, r2
 8004676:	011b      	lsls	r3, r3, #4
 8004678:	1a9b      	subs	r3, r3, r2
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	4403      	add	r3, r0
 800467e:	3344      	adds	r3, #68	@ 0x44
 8004680:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004682:	78fa      	ldrb	r2, [r7, #3]
 8004684:	6879      	ldr	r1, [r7, #4]
 8004686:	4613      	mov	r3, r2
 8004688:	011b      	lsls	r3, r3, #4
 800468a:	1a9b      	subs	r3, r3, r2
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	440b      	add	r3, r1
 8004690:	3344      	adds	r3, #68	@ 0x44
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	2b02      	cmp	r3, #2
 8004696:	d914      	bls.n	80046c2 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004698:	78fa      	ldrb	r2, [r7, #3]
 800469a:	6879      	ldr	r1, [r7, #4]
 800469c:	4613      	mov	r3, r2
 800469e:	011b      	lsls	r3, r3, #4
 80046a0:	1a9b      	subs	r3, r3, r2
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	440b      	add	r3, r1
 80046a6:	3344      	adds	r3, #68	@ 0x44
 80046a8:	2200      	movs	r2, #0
 80046aa:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80046ac:	78fa      	ldrb	r2, [r7, #3]
 80046ae:	6879      	ldr	r1, [r7, #4]
 80046b0:	4613      	mov	r3, r2
 80046b2:	011b      	lsls	r3, r3, #4
 80046b4:	1a9b      	subs	r3, r3, r2
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	440b      	add	r3, r1
 80046ba:	334c      	adds	r3, #76	@ 0x4c
 80046bc:	2204      	movs	r2, #4
 80046be:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80046c0:	e022      	b.n	8004708 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80046c2:	78fa      	ldrb	r2, [r7, #3]
 80046c4:	6879      	ldr	r1, [r7, #4]
 80046c6:	4613      	mov	r3, r2
 80046c8:	011b      	lsls	r3, r3, #4
 80046ca:	1a9b      	subs	r3, r3, r2
 80046cc:	009b      	lsls	r3, r3, #2
 80046ce:	440b      	add	r3, r1
 80046d0:	334c      	adds	r3, #76	@ 0x4c
 80046d2:	2202      	movs	r2, #2
 80046d4:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80046d6:	78fb      	ldrb	r3, [r7, #3]
 80046d8:	015a      	lsls	r2, r3, #5
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	4413      	add	r3, r2
 80046de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80046ec:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80046f4:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80046f6:	78fb      	ldrb	r3, [r7, #3]
 80046f8:	015a      	lsls	r2, r3, #5
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	4413      	add	r3, r2
 80046fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004702:	461a      	mov	r2, r3
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004708:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800470a:	78fa      	ldrb	r2, [r7, #3]
 800470c:	6879      	ldr	r1, [r7, #4]
 800470e:	4613      	mov	r3, r2
 8004710:	011b      	lsls	r3, r3, #4
 8004712:	1a9b      	subs	r3, r3, r2
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	440b      	add	r3, r1
 8004718:	334c      	adds	r3, #76	@ 0x4c
 800471a:	781a      	ldrb	r2, [r3, #0]
 800471c:	78fb      	ldrb	r3, [r7, #3]
 800471e:	4619      	mov	r1, r3
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f003 fd9a 	bl	800825a <HAL_HCD_HC_NotifyURBChange_Callback>
 8004726:	e002      	b.n	800472e <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004728:	bf00      	nop
 800472a:	e000      	b.n	800472e <HCD_HC_OUT_IRQHandler+0x978>
      return;
 800472c:	bf00      	nop
  }
}
 800472e:	3718      	adds	r7, #24
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}

08004734 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b08a      	sub	sp, #40	@ 0x28
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004744:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	6a1b      	ldr	r3, [r3, #32]
 800474c:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	f003 030f 	and.w	r3, r3, #15
 8004754:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004756:	69fb      	ldr	r3, [r7, #28]
 8004758:	0c5b      	lsrs	r3, r3, #17
 800475a:	f003 030f 	and.w	r3, r3, #15
 800475e:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	091b      	lsrs	r3, r3, #4
 8004764:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004768:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	2b02      	cmp	r3, #2
 800476e:	d004      	beq.n	800477a <HCD_RXQLVL_IRQHandler+0x46>
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	2b05      	cmp	r3, #5
 8004774:	f000 80b6 	beq.w	80048e4 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004778:	e0b7      	b.n	80048ea <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	2b00      	cmp	r3, #0
 800477e:	f000 80b3 	beq.w	80048e8 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004782:	6879      	ldr	r1, [r7, #4]
 8004784:	69ba      	ldr	r2, [r7, #24]
 8004786:	4613      	mov	r3, r2
 8004788:	011b      	lsls	r3, r3, #4
 800478a:	1a9b      	subs	r3, r3, r2
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	440b      	add	r3, r1
 8004790:	332c      	adds	r3, #44	@ 0x2c
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	2b00      	cmp	r3, #0
 8004796:	f000 80a7 	beq.w	80048e8 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 800479a:	6879      	ldr	r1, [r7, #4]
 800479c:	69ba      	ldr	r2, [r7, #24]
 800479e:	4613      	mov	r3, r2
 80047a0:	011b      	lsls	r3, r3, #4
 80047a2:	1a9b      	subs	r3, r3, r2
 80047a4:	009b      	lsls	r3, r3, #2
 80047a6:	440b      	add	r3, r1
 80047a8:	3338      	adds	r3, #56	@ 0x38
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	18d1      	adds	r1, r2, r3
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	69ba      	ldr	r2, [r7, #24]
 80047b4:	4613      	mov	r3, r2
 80047b6:	011b      	lsls	r3, r3, #4
 80047b8:	1a9b      	subs	r3, r3, r2
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	4403      	add	r3, r0
 80047be:	3334      	adds	r3, #52	@ 0x34
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4299      	cmp	r1, r3
 80047c4:	f200 8083 	bhi.w	80048ce <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6818      	ldr	r0, [r3, #0]
 80047cc:	6879      	ldr	r1, [r7, #4]
 80047ce:	69ba      	ldr	r2, [r7, #24]
 80047d0:	4613      	mov	r3, r2
 80047d2:	011b      	lsls	r3, r3, #4
 80047d4:	1a9b      	subs	r3, r3, r2
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	440b      	add	r3, r1
 80047da:	332c      	adds	r3, #44	@ 0x2c
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	693a      	ldr	r2, [r7, #16]
 80047e0:	b292      	uxth	r2, r2
 80047e2:	4619      	mov	r1, r3
 80047e4:	f003 f9d6 	bl	8007b94 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80047e8:	6879      	ldr	r1, [r7, #4]
 80047ea:	69ba      	ldr	r2, [r7, #24]
 80047ec:	4613      	mov	r3, r2
 80047ee:	011b      	lsls	r3, r3, #4
 80047f0:	1a9b      	subs	r3, r3, r2
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	440b      	add	r3, r1
 80047f6:	332c      	adds	r3, #44	@ 0x2c
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	18d1      	adds	r1, r2, r3
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	69ba      	ldr	r2, [r7, #24]
 8004802:	4613      	mov	r3, r2
 8004804:	011b      	lsls	r3, r3, #4
 8004806:	1a9b      	subs	r3, r3, r2
 8004808:	009b      	lsls	r3, r3, #2
 800480a:	4403      	add	r3, r0
 800480c:	332c      	adds	r3, #44	@ 0x2c
 800480e:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004810:	6879      	ldr	r1, [r7, #4]
 8004812:	69ba      	ldr	r2, [r7, #24]
 8004814:	4613      	mov	r3, r2
 8004816:	011b      	lsls	r3, r3, #4
 8004818:	1a9b      	subs	r3, r3, r2
 800481a:	009b      	lsls	r3, r3, #2
 800481c:	440b      	add	r3, r1
 800481e:	3338      	adds	r3, #56	@ 0x38
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	18d1      	adds	r1, r2, r3
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	69ba      	ldr	r2, [r7, #24]
 800482a:	4613      	mov	r3, r2
 800482c:	011b      	lsls	r3, r3, #4
 800482e:	1a9b      	subs	r3, r3, r2
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	4403      	add	r3, r0
 8004834:	3338      	adds	r3, #56	@ 0x38
 8004836:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004838:	69bb      	ldr	r3, [r7, #24]
 800483a:	015a      	lsls	r2, r3, #5
 800483c:	6a3b      	ldr	r3, [r7, #32]
 800483e:	4413      	add	r3, r2
 8004840:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004844:	691b      	ldr	r3, [r3, #16]
 8004846:	0cdb      	lsrs	r3, r3, #19
 8004848:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800484c:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800484e:	6879      	ldr	r1, [r7, #4]
 8004850:	69ba      	ldr	r2, [r7, #24]
 8004852:	4613      	mov	r3, r2
 8004854:	011b      	lsls	r3, r3, #4
 8004856:	1a9b      	subs	r3, r3, r2
 8004858:	009b      	lsls	r3, r3, #2
 800485a:	440b      	add	r3, r1
 800485c:	3328      	adds	r3, #40	@ 0x28
 800485e:	881b      	ldrh	r3, [r3, #0]
 8004860:	461a      	mov	r2, r3
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	4293      	cmp	r3, r2
 8004866:	d13f      	bne.n	80048e8 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d03c      	beq.n	80048e8 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 800486e:	69bb      	ldr	r3, [r7, #24]
 8004870:	015a      	lsls	r2, r3, #5
 8004872:	6a3b      	ldr	r3, [r7, #32]
 8004874:	4413      	add	r3, r2
 8004876:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004884:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800488c:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 800488e:	69bb      	ldr	r3, [r7, #24]
 8004890:	015a      	lsls	r2, r3, #5
 8004892:	6a3b      	ldr	r3, [r7, #32]
 8004894:	4413      	add	r3, r2
 8004896:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800489a:	461a      	mov	r2, r3
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80048a0:	6879      	ldr	r1, [r7, #4]
 80048a2:	69ba      	ldr	r2, [r7, #24]
 80048a4:	4613      	mov	r3, r2
 80048a6:	011b      	lsls	r3, r3, #4
 80048a8:	1a9b      	subs	r3, r3, r2
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	440b      	add	r3, r1
 80048ae:	333c      	adds	r3, #60	@ 0x3c
 80048b0:	781b      	ldrb	r3, [r3, #0]
 80048b2:	f083 0301 	eor.w	r3, r3, #1
 80048b6:	b2d8      	uxtb	r0, r3
 80048b8:	6879      	ldr	r1, [r7, #4]
 80048ba:	69ba      	ldr	r2, [r7, #24]
 80048bc:	4613      	mov	r3, r2
 80048be:	011b      	lsls	r3, r3, #4
 80048c0:	1a9b      	subs	r3, r3, r2
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	440b      	add	r3, r1
 80048c6:	333c      	adds	r3, #60	@ 0x3c
 80048c8:	4602      	mov	r2, r0
 80048ca:	701a      	strb	r2, [r3, #0]
      break;
 80048cc:	e00c      	b.n	80048e8 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80048ce:	6879      	ldr	r1, [r7, #4]
 80048d0:	69ba      	ldr	r2, [r7, #24]
 80048d2:	4613      	mov	r3, r2
 80048d4:	011b      	lsls	r3, r3, #4
 80048d6:	1a9b      	subs	r3, r3, r2
 80048d8:	009b      	lsls	r3, r3, #2
 80048da:	440b      	add	r3, r1
 80048dc:	334c      	adds	r3, #76	@ 0x4c
 80048de:	2204      	movs	r2, #4
 80048e0:	701a      	strb	r2, [r3, #0]
      break;
 80048e2:	e001      	b.n	80048e8 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80048e4:	bf00      	nop
 80048e6:	e000      	b.n	80048ea <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80048e8:	bf00      	nop
  }
}
 80048ea:	bf00      	nop
 80048ec:	3728      	adds	r7, #40	@ 0x28
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}

080048f2 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80048f2:	b580      	push	{r7, lr}
 80048f4:	b086      	sub	sp, #24
 80048f6:	af00      	add	r7, sp, #0
 80048f8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800491e:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f003 0302 	and.w	r3, r3, #2
 8004926:	2b02      	cmp	r3, #2
 8004928:	d10b      	bne.n	8004942 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	f003 0301 	and.w	r3, r3, #1
 8004930:	2b01      	cmp	r3, #1
 8004932:	d102      	bne.n	800493a <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	f003 fc74 	bl	8008222 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	f043 0302 	orr.w	r3, r3, #2
 8004940:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	f003 0308 	and.w	r3, r3, #8
 8004948:	2b08      	cmp	r3, #8
 800494a:	d132      	bne.n	80049b2 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	f043 0308 	orr.w	r3, r3, #8
 8004952:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f003 0304 	and.w	r3, r3, #4
 800495a:	2b04      	cmp	r3, #4
 800495c:	d126      	bne.n	80049ac <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	7a5b      	ldrb	r3, [r3, #9]
 8004962:	2b02      	cmp	r3, #2
 8004964:	d113      	bne.n	800498e <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800496c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004970:	d106      	bne.n	8004980 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	2102      	movs	r1, #2
 8004978:	4618      	mov	r0, r3
 800497a:	f003 f9a5 	bl	8007cc8 <USB_InitFSLSPClkSel>
 800497e:	e011      	b.n	80049a4 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2101      	movs	r1, #1
 8004986:	4618      	mov	r0, r3
 8004988:	f003 f99e 	bl	8007cc8 <USB_InitFSLSPClkSel>
 800498c:	e00a      	b.n	80049a4 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	79db      	ldrb	r3, [r3, #7]
 8004992:	2b01      	cmp	r3, #1
 8004994:	d106      	bne.n	80049a4 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800499c:	461a      	mov	r2, r3
 800499e:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80049a2:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f003 fc66 	bl	8008276 <HAL_HCD_PortEnabled_Callback>
 80049aa:	e002      	b.n	80049b2 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	f003 fc70 	bl	8008292 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f003 0320 	and.w	r3, r3, #32
 80049b8:	2b20      	cmp	r3, #32
 80049ba:	d103      	bne.n	80049c4 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	f043 0320 	orr.w	r3, r3, #32
 80049c2:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80049ca:	461a      	mov	r2, r3
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	6013      	str	r3, [r2, #0]
}
 80049d0:	bf00      	nop
 80049d2:	3718      	adds	r7, #24
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}

080049d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b084      	sub	sp, #16
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d101      	bne.n	80049ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e12b      	b.n	8004c42 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d106      	bne.n	8004a04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f7fc f8ea 	bl	8000bd8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2224      	movs	r2, #36	@ 0x24
 8004a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f022 0201 	bic.w	r2, r2, #1
 8004a1a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a2a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004a3a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004a3c:	f001 fe72 	bl	8006724 <HAL_RCC_GetPCLK1Freq>
 8004a40:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	4a81      	ldr	r2, [pc, #516]	@ (8004c4c <HAL_I2C_Init+0x274>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d807      	bhi.n	8004a5c <HAL_I2C_Init+0x84>
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	4a80      	ldr	r2, [pc, #512]	@ (8004c50 <HAL_I2C_Init+0x278>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	bf94      	ite	ls
 8004a54:	2301      	movls	r3, #1
 8004a56:	2300      	movhi	r3, #0
 8004a58:	b2db      	uxtb	r3, r3
 8004a5a:	e006      	b.n	8004a6a <HAL_I2C_Init+0x92>
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	4a7d      	ldr	r2, [pc, #500]	@ (8004c54 <HAL_I2C_Init+0x27c>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	bf94      	ite	ls
 8004a64:	2301      	movls	r3, #1
 8004a66:	2300      	movhi	r3, #0
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d001      	beq.n	8004a72 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e0e7      	b.n	8004c42 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	4a78      	ldr	r2, [pc, #480]	@ (8004c58 <HAL_I2C_Init+0x280>)
 8004a76:	fba2 2303 	umull	r2, r3, r2, r3
 8004a7a:	0c9b      	lsrs	r3, r3, #18
 8004a7c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	68ba      	ldr	r2, [r7, #8]
 8004a8e:	430a      	orrs	r2, r1
 8004a90:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	6a1b      	ldr	r3, [r3, #32]
 8004a98:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	4a6a      	ldr	r2, [pc, #424]	@ (8004c4c <HAL_I2C_Init+0x274>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d802      	bhi.n	8004aac <HAL_I2C_Init+0xd4>
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	3301      	adds	r3, #1
 8004aaa:	e009      	b.n	8004ac0 <HAL_I2C_Init+0xe8>
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004ab2:	fb02 f303 	mul.w	r3, r2, r3
 8004ab6:	4a69      	ldr	r2, [pc, #420]	@ (8004c5c <HAL_I2C_Init+0x284>)
 8004ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8004abc:	099b      	lsrs	r3, r3, #6
 8004abe:	3301      	adds	r3, #1
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	6812      	ldr	r2, [r2, #0]
 8004ac4:	430b      	orrs	r3, r1
 8004ac6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	69db      	ldr	r3, [r3, #28]
 8004ace:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004ad2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	495c      	ldr	r1, [pc, #368]	@ (8004c4c <HAL_I2C_Init+0x274>)
 8004adc:	428b      	cmp	r3, r1
 8004ade:	d819      	bhi.n	8004b14 <HAL_I2C_Init+0x13c>
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	1e59      	subs	r1, r3, #1
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	005b      	lsls	r3, r3, #1
 8004aea:	fbb1 f3f3 	udiv	r3, r1, r3
 8004aee:	1c59      	adds	r1, r3, #1
 8004af0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004af4:	400b      	ands	r3, r1
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d00a      	beq.n	8004b10 <HAL_I2C_Init+0x138>
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	1e59      	subs	r1, r3, #1
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	005b      	lsls	r3, r3, #1
 8004b04:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b08:	3301      	adds	r3, #1
 8004b0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b0e:	e051      	b.n	8004bb4 <HAL_I2C_Init+0x1dc>
 8004b10:	2304      	movs	r3, #4
 8004b12:	e04f      	b.n	8004bb4 <HAL_I2C_Init+0x1dc>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d111      	bne.n	8004b40 <HAL_I2C_Init+0x168>
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	1e58      	subs	r0, r3, #1
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6859      	ldr	r1, [r3, #4]
 8004b24:	460b      	mov	r3, r1
 8004b26:	005b      	lsls	r3, r3, #1
 8004b28:	440b      	add	r3, r1
 8004b2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b2e:	3301      	adds	r3, #1
 8004b30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	bf0c      	ite	eq
 8004b38:	2301      	moveq	r3, #1
 8004b3a:	2300      	movne	r3, #0
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	e012      	b.n	8004b66 <HAL_I2C_Init+0x18e>
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	1e58      	subs	r0, r3, #1
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6859      	ldr	r1, [r3, #4]
 8004b48:	460b      	mov	r3, r1
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	440b      	add	r3, r1
 8004b4e:	0099      	lsls	r1, r3, #2
 8004b50:	440b      	add	r3, r1
 8004b52:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b56:	3301      	adds	r3, #1
 8004b58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	bf0c      	ite	eq
 8004b60:	2301      	moveq	r3, #1
 8004b62:	2300      	movne	r3, #0
 8004b64:	b2db      	uxtb	r3, r3
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d001      	beq.n	8004b6e <HAL_I2C_Init+0x196>
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e022      	b.n	8004bb4 <HAL_I2C_Init+0x1dc>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d10e      	bne.n	8004b94 <HAL_I2C_Init+0x1bc>
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	1e58      	subs	r0, r3, #1
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6859      	ldr	r1, [r3, #4]
 8004b7e:	460b      	mov	r3, r1
 8004b80:	005b      	lsls	r3, r3, #1
 8004b82:	440b      	add	r3, r1
 8004b84:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b88:	3301      	adds	r3, #1
 8004b8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b92:	e00f      	b.n	8004bb4 <HAL_I2C_Init+0x1dc>
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	1e58      	subs	r0, r3, #1
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6859      	ldr	r1, [r3, #4]
 8004b9c:	460b      	mov	r3, r1
 8004b9e:	009b      	lsls	r3, r3, #2
 8004ba0:	440b      	add	r3, r1
 8004ba2:	0099      	lsls	r1, r3, #2
 8004ba4:	440b      	add	r3, r1
 8004ba6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004baa:	3301      	adds	r3, #1
 8004bac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bb0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004bb4:	6879      	ldr	r1, [r7, #4]
 8004bb6:	6809      	ldr	r1, [r1, #0]
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	69da      	ldr	r2, [r3, #28]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6a1b      	ldr	r3, [r3, #32]
 8004bce:	431a      	orrs	r2, r3
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	430a      	orrs	r2, r1
 8004bd6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004be2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	6911      	ldr	r1, [r2, #16]
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	68d2      	ldr	r2, [r2, #12]
 8004bee:	4311      	orrs	r1, r2
 8004bf0:	687a      	ldr	r2, [r7, #4]
 8004bf2:	6812      	ldr	r2, [r2, #0]
 8004bf4:	430b      	orrs	r3, r1
 8004bf6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	695a      	ldr	r2, [r3, #20]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	699b      	ldr	r3, [r3, #24]
 8004c0a:	431a      	orrs	r2, r3
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	430a      	orrs	r2, r1
 8004c12:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f042 0201 	orr.w	r2, r2, #1
 8004c22:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2220      	movs	r2, #32
 8004c2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004c40:	2300      	movs	r3, #0
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3710      	adds	r7, #16
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}
 8004c4a:	bf00      	nop
 8004c4c:	000186a0 	.word	0x000186a0
 8004c50:	001e847f 	.word	0x001e847f
 8004c54:	003d08ff 	.word	0x003d08ff
 8004c58:	431bde83 	.word	0x431bde83
 8004c5c:	10624dd3 	.word	0x10624dd3

08004c60 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b088      	sub	sp, #32
 8004c64:	af02      	add	r7, sp, #8
 8004c66:	60f8      	str	r0, [r7, #12]
 8004c68:	607a      	str	r2, [r7, #4]
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	460b      	mov	r3, r1
 8004c6e:	817b      	strh	r3, [r7, #10]
 8004c70:	4613      	mov	r3, r2
 8004c72:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c74:	f7fc fec8 	bl	8001a08 <HAL_GetTick>
 8004c78:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	2b20      	cmp	r3, #32
 8004c84:	f040 80e0 	bne.w	8004e48 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	9300      	str	r3, [sp, #0]
 8004c8c:	2319      	movs	r3, #25
 8004c8e:	2201      	movs	r2, #1
 8004c90:	4970      	ldr	r1, [pc, #448]	@ (8004e54 <HAL_I2C_Master_Transmit+0x1f4>)
 8004c92:	68f8      	ldr	r0, [r7, #12]
 8004c94:	f000 f964 	bl	8004f60 <I2C_WaitOnFlagUntilTimeout>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d001      	beq.n	8004ca2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004c9e:	2302      	movs	r3, #2
 8004ca0:	e0d3      	b.n	8004e4a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d101      	bne.n	8004cb0 <HAL_I2C_Master_Transmit+0x50>
 8004cac:	2302      	movs	r3, #2
 8004cae:	e0cc      	b.n	8004e4a <HAL_I2C_Master_Transmit+0x1ea>
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 0301 	and.w	r3, r3, #1
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d007      	beq.n	8004cd6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f042 0201 	orr.w	r2, r2, #1
 8004cd4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ce4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2221      	movs	r2, #33	@ 0x21
 8004cea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2210      	movs	r2, #16
 8004cf2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	893a      	ldrh	r2, [r7, #8]
 8004d06:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d0c:	b29a      	uxth	r2, r3
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	4a50      	ldr	r2, [pc, #320]	@ (8004e58 <HAL_I2C_Master_Transmit+0x1f8>)
 8004d16:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004d18:	8979      	ldrh	r1, [r7, #10]
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	6a3a      	ldr	r2, [r7, #32]
 8004d1e:	68f8      	ldr	r0, [r7, #12]
 8004d20:	f000 f89c 	bl	8004e5c <I2C_MasterRequestWrite>
 8004d24:	4603      	mov	r3, r0
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d001      	beq.n	8004d2e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e08d      	b.n	8004e4a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d2e:	2300      	movs	r3, #0
 8004d30:	613b      	str	r3, [r7, #16]
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	695b      	ldr	r3, [r3, #20]
 8004d38:	613b      	str	r3, [r7, #16]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	699b      	ldr	r3, [r3, #24]
 8004d40:	613b      	str	r3, [r7, #16]
 8004d42:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004d44:	e066      	b.n	8004e14 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d46:	697a      	ldr	r2, [r7, #20]
 8004d48:	6a39      	ldr	r1, [r7, #32]
 8004d4a:	68f8      	ldr	r0, [r7, #12]
 8004d4c:	f000 fa22 	bl	8005194 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d50:	4603      	mov	r3, r0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d00d      	beq.n	8004d72 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d5a:	2b04      	cmp	r3, #4
 8004d5c:	d107      	bne.n	8004d6e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d6c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e06b      	b.n	8004e4a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d76:	781a      	ldrb	r2, [r3, #0]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d82:	1c5a      	adds	r2, r3, #1
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d8c:	b29b      	uxth	r3, r3
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	b29a      	uxth	r2, r3
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d9a:	3b01      	subs	r3, #1
 8004d9c:	b29a      	uxth	r2, r3
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	695b      	ldr	r3, [r3, #20]
 8004da8:	f003 0304 	and.w	r3, r3, #4
 8004dac:	2b04      	cmp	r3, #4
 8004dae:	d11b      	bne.n	8004de8 <HAL_I2C_Master_Transmit+0x188>
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d017      	beq.n	8004de8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dbc:	781a      	ldrb	r2, [r3, #0]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc8:	1c5a      	adds	r2, r3, #1
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dd2:	b29b      	uxth	r3, r3
 8004dd4:	3b01      	subs	r3, #1
 8004dd6:	b29a      	uxth	r2, r3
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004de0:	3b01      	subs	r3, #1
 8004de2:	b29a      	uxth	r2, r3
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004de8:	697a      	ldr	r2, [r7, #20]
 8004dea:	6a39      	ldr	r1, [r7, #32]
 8004dec:	68f8      	ldr	r0, [r7, #12]
 8004dee:	f000 fa19 	bl	8005224 <I2C_WaitOnBTFFlagUntilTimeout>
 8004df2:	4603      	mov	r3, r0
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d00d      	beq.n	8004e14 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dfc:	2b04      	cmp	r3, #4
 8004dfe:	d107      	bne.n	8004e10 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e0e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e01a      	b.n	8004e4a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d194      	bne.n	8004d46 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	2220      	movs	r2, #32
 8004e30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2200      	movs	r2, #0
 8004e38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004e44:	2300      	movs	r3, #0
 8004e46:	e000      	b.n	8004e4a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004e48:	2302      	movs	r3, #2
  }
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	3718      	adds	r7, #24
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}
 8004e52:	bf00      	nop
 8004e54:	00100002 	.word	0x00100002
 8004e58:	ffff0000 	.word	0xffff0000

08004e5c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b088      	sub	sp, #32
 8004e60:	af02      	add	r7, sp, #8
 8004e62:	60f8      	str	r0, [r7, #12]
 8004e64:	607a      	str	r2, [r7, #4]
 8004e66:	603b      	str	r3, [r7, #0]
 8004e68:	460b      	mov	r3, r1
 8004e6a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e70:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	2b08      	cmp	r3, #8
 8004e76:	d006      	beq.n	8004e86 <I2C_MasterRequestWrite+0x2a>
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	2b01      	cmp	r3, #1
 8004e7c:	d003      	beq.n	8004e86 <I2C_MasterRequestWrite+0x2a>
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004e84:	d108      	bne.n	8004e98 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e94:	601a      	str	r2, [r3, #0]
 8004e96:	e00b      	b.n	8004eb0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e9c:	2b12      	cmp	r3, #18
 8004e9e:	d107      	bne.n	8004eb0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004eae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	9300      	str	r3, [sp, #0]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004ebc:	68f8      	ldr	r0, [r7, #12]
 8004ebe:	f000 f84f 	bl	8004f60 <I2C_WaitOnFlagUntilTimeout>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d00d      	beq.n	8004ee4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ed2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ed6:	d103      	bne.n	8004ee0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ede:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004ee0:	2303      	movs	r3, #3
 8004ee2:	e035      	b.n	8004f50 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	691b      	ldr	r3, [r3, #16]
 8004ee8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004eec:	d108      	bne.n	8004f00 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004eee:	897b      	ldrh	r3, [r7, #10]
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004efc:	611a      	str	r2, [r3, #16]
 8004efe:	e01b      	b.n	8004f38 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004f00:	897b      	ldrh	r3, [r7, #10]
 8004f02:	11db      	asrs	r3, r3, #7
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	f003 0306 	and.w	r3, r3, #6
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	f063 030f 	orn	r3, r3, #15
 8004f10:	b2da      	uxtb	r2, r3
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	490e      	ldr	r1, [pc, #56]	@ (8004f58 <I2C_MasterRequestWrite+0xfc>)
 8004f1e:	68f8      	ldr	r0, [r7, #12]
 8004f20:	f000 f898 	bl	8005054 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f24:	4603      	mov	r3, r0
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d001      	beq.n	8004f2e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e010      	b.n	8004f50 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004f2e:	897b      	ldrh	r3, [r7, #10]
 8004f30:	b2da      	uxtb	r2, r3
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	4907      	ldr	r1, [pc, #28]	@ (8004f5c <I2C_MasterRequestWrite+0x100>)
 8004f3e:	68f8      	ldr	r0, [r7, #12]
 8004f40:	f000 f888 	bl	8005054 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f44:	4603      	mov	r3, r0
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d001      	beq.n	8004f4e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	e000      	b.n	8004f50 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004f4e:	2300      	movs	r3, #0
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	3718      	adds	r7, #24
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}
 8004f58:	00010008 	.word	0x00010008
 8004f5c:	00010002 	.word	0x00010002

08004f60 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b084      	sub	sp, #16
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	60f8      	str	r0, [r7, #12]
 8004f68:	60b9      	str	r1, [r7, #8]
 8004f6a:	603b      	str	r3, [r7, #0]
 8004f6c:	4613      	mov	r3, r2
 8004f6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f70:	e048      	b.n	8005004 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f78:	d044      	beq.n	8005004 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f7a:	f7fc fd45 	bl	8001a08 <HAL_GetTick>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	69bb      	ldr	r3, [r7, #24]
 8004f82:	1ad3      	subs	r3, r2, r3
 8004f84:	683a      	ldr	r2, [r7, #0]
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d302      	bcc.n	8004f90 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d139      	bne.n	8005004 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	0c1b      	lsrs	r3, r3, #16
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	2b01      	cmp	r3, #1
 8004f98:	d10d      	bne.n	8004fb6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	695b      	ldr	r3, [r3, #20]
 8004fa0:	43da      	mvns	r2, r3
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	bf0c      	ite	eq
 8004fac:	2301      	moveq	r3, #1
 8004fae:	2300      	movne	r3, #0
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	e00c      	b.n	8004fd0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	699b      	ldr	r3, [r3, #24]
 8004fbc:	43da      	mvns	r2, r3
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	4013      	ands	r3, r2
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	bf0c      	ite	eq
 8004fc8:	2301      	moveq	r3, #1
 8004fca:	2300      	movne	r3, #0
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	461a      	mov	r2, r3
 8004fd0:	79fb      	ldrb	r3, [r7, #7]
 8004fd2:	429a      	cmp	r2, r3
 8004fd4:	d116      	bne.n	8005004 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2220      	movs	r2, #32
 8004fe0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ff0:	f043 0220 	orr.w	r2, r3, #32
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e023      	b.n	800504c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	0c1b      	lsrs	r3, r3, #16
 8005008:	b2db      	uxtb	r3, r3
 800500a:	2b01      	cmp	r3, #1
 800500c:	d10d      	bne.n	800502a <I2C_WaitOnFlagUntilTimeout+0xca>
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	695b      	ldr	r3, [r3, #20]
 8005014:	43da      	mvns	r2, r3
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	4013      	ands	r3, r2
 800501a:	b29b      	uxth	r3, r3
 800501c:	2b00      	cmp	r3, #0
 800501e:	bf0c      	ite	eq
 8005020:	2301      	moveq	r3, #1
 8005022:	2300      	movne	r3, #0
 8005024:	b2db      	uxtb	r3, r3
 8005026:	461a      	mov	r2, r3
 8005028:	e00c      	b.n	8005044 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	699b      	ldr	r3, [r3, #24]
 8005030:	43da      	mvns	r2, r3
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	4013      	ands	r3, r2
 8005036:	b29b      	uxth	r3, r3
 8005038:	2b00      	cmp	r3, #0
 800503a:	bf0c      	ite	eq
 800503c:	2301      	moveq	r3, #1
 800503e:	2300      	movne	r3, #0
 8005040:	b2db      	uxtb	r3, r3
 8005042:	461a      	mov	r2, r3
 8005044:	79fb      	ldrb	r3, [r7, #7]
 8005046:	429a      	cmp	r2, r3
 8005048:	d093      	beq.n	8004f72 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800504a:	2300      	movs	r3, #0
}
 800504c:	4618      	mov	r0, r3
 800504e:	3710      	adds	r7, #16
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}

08005054 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b084      	sub	sp, #16
 8005058:	af00      	add	r7, sp, #0
 800505a:	60f8      	str	r0, [r7, #12]
 800505c:	60b9      	str	r1, [r7, #8]
 800505e:	607a      	str	r2, [r7, #4]
 8005060:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005062:	e071      	b.n	8005148 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	695b      	ldr	r3, [r3, #20]
 800506a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800506e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005072:	d123      	bne.n	80050bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005082:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800508c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2200      	movs	r2, #0
 8005092:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2220      	movs	r2, #32
 8005098:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	2200      	movs	r2, #0
 80050a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050a8:	f043 0204 	orr.w	r2, r3, #4
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2200      	movs	r2, #0
 80050b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80050b8:	2301      	movs	r3, #1
 80050ba:	e067      	b.n	800518c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80050c2:	d041      	beq.n	8005148 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050c4:	f7fc fca0 	bl	8001a08 <HAL_GetTick>
 80050c8:	4602      	mov	r2, r0
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	1ad3      	subs	r3, r2, r3
 80050ce:	687a      	ldr	r2, [r7, #4]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d302      	bcc.n	80050da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d136      	bne.n	8005148 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	0c1b      	lsrs	r3, r3, #16
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d10c      	bne.n	80050fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	695b      	ldr	r3, [r3, #20]
 80050ea:	43da      	mvns	r2, r3
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	4013      	ands	r3, r2
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	bf14      	ite	ne
 80050f6:	2301      	movne	r3, #1
 80050f8:	2300      	moveq	r3, #0
 80050fa:	b2db      	uxtb	r3, r3
 80050fc:	e00b      	b.n	8005116 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	699b      	ldr	r3, [r3, #24]
 8005104:	43da      	mvns	r2, r3
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	4013      	ands	r3, r2
 800510a:	b29b      	uxth	r3, r3
 800510c:	2b00      	cmp	r3, #0
 800510e:	bf14      	ite	ne
 8005110:	2301      	movne	r3, #1
 8005112:	2300      	moveq	r3, #0
 8005114:	b2db      	uxtb	r3, r3
 8005116:	2b00      	cmp	r3, #0
 8005118:	d016      	beq.n	8005148 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2200      	movs	r2, #0
 800511e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2220      	movs	r2, #32
 8005124:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2200      	movs	r2, #0
 800512c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005134:	f043 0220 	orr.w	r2, r3, #32
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2200      	movs	r2, #0
 8005140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	e021      	b.n	800518c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	0c1b      	lsrs	r3, r3, #16
 800514c:	b2db      	uxtb	r3, r3
 800514e:	2b01      	cmp	r3, #1
 8005150:	d10c      	bne.n	800516c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	695b      	ldr	r3, [r3, #20]
 8005158:	43da      	mvns	r2, r3
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	4013      	ands	r3, r2
 800515e:	b29b      	uxth	r3, r3
 8005160:	2b00      	cmp	r3, #0
 8005162:	bf14      	ite	ne
 8005164:	2301      	movne	r3, #1
 8005166:	2300      	moveq	r3, #0
 8005168:	b2db      	uxtb	r3, r3
 800516a:	e00b      	b.n	8005184 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	699b      	ldr	r3, [r3, #24]
 8005172:	43da      	mvns	r2, r3
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	4013      	ands	r3, r2
 8005178:	b29b      	uxth	r3, r3
 800517a:	2b00      	cmp	r3, #0
 800517c:	bf14      	ite	ne
 800517e:	2301      	movne	r3, #1
 8005180:	2300      	moveq	r3, #0
 8005182:	b2db      	uxtb	r3, r3
 8005184:	2b00      	cmp	r3, #0
 8005186:	f47f af6d 	bne.w	8005064 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800518a:	2300      	movs	r3, #0
}
 800518c:	4618      	mov	r0, r3
 800518e:	3710      	adds	r7, #16
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}

08005194 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b084      	sub	sp, #16
 8005198:	af00      	add	r7, sp, #0
 800519a:	60f8      	str	r0, [r7, #12]
 800519c:	60b9      	str	r1, [r7, #8]
 800519e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80051a0:	e034      	b.n	800520c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80051a2:	68f8      	ldr	r0, [r7, #12]
 80051a4:	f000 f886 	bl	80052b4 <I2C_IsAcknowledgeFailed>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d001      	beq.n	80051b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e034      	b.n	800521c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80051b8:	d028      	beq.n	800520c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051ba:	f7fc fc25 	bl	8001a08 <HAL_GetTick>
 80051be:	4602      	mov	r2, r0
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	68ba      	ldr	r2, [r7, #8]
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d302      	bcc.n	80051d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d11d      	bne.n	800520c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	695b      	ldr	r3, [r3, #20]
 80051d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051da:	2b80      	cmp	r3, #128	@ 0x80
 80051dc:	d016      	beq.n	800520c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2200      	movs	r2, #0
 80051e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2220      	movs	r2, #32
 80051e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051f8:	f043 0220 	orr.w	r2, r3, #32
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	2200      	movs	r2, #0
 8005204:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	e007      	b.n	800521c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	695b      	ldr	r3, [r3, #20]
 8005212:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005216:	2b80      	cmp	r3, #128	@ 0x80
 8005218:	d1c3      	bne.n	80051a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800521a:	2300      	movs	r3, #0
}
 800521c:	4618      	mov	r0, r3
 800521e:	3710      	adds	r7, #16
 8005220:	46bd      	mov	sp, r7
 8005222:	bd80      	pop	{r7, pc}

08005224 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b084      	sub	sp, #16
 8005228:	af00      	add	r7, sp, #0
 800522a:	60f8      	str	r0, [r7, #12]
 800522c:	60b9      	str	r1, [r7, #8]
 800522e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005230:	e034      	b.n	800529c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005232:	68f8      	ldr	r0, [r7, #12]
 8005234:	f000 f83e 	bl	80052b4 <I2C_IsAcknowledgeFailed>
 8005238:	4603      	mov	r3, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d001      	beq.n	8005242 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e034      	b.n	80052ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005248:	d028      	beq.n	800529c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800524a:	f7fc fbdd 	bl	8001a08 <HAL_GetTick>
 800524e:	4602      	mov	r2, r0
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	1ad3      	subs	r3, r2, r3
 8005254:	68ba      	ldr	r2, [r7, #8]
 8005256:	429a      	cmp	r2, r3
 8005258:	d302      	bcc.n	8005260 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d11d      	bne.n	800529c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	695b      	ldr	r3, [r3, #20]
 8005266:	f003 0304 	and.w	r3, r3, #4
 800526a:	2b04      	cmp	r3, #4
 800526c:	d016      	beq.n	800529c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2200      	movs	r2, #0
 8005272:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2220      	movs	r2, #32
 8005278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2200      	movs	r2, #0
 8005280:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005288:	f043 0220 	orr.w	r2, r3, #32
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2200      	movs	r2, #0
 8005294:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005298:	2301      	movs	r3, #1
 800529a:	e007      	b.n	80052ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	695b      	ldr	r3, [r3, #20]
 80052a2:	f003 0304 	and.w	r3, r3, #4
 80052a6:	2b04      	cmp	r3, #4
 80052a8:	d1c3      	bne.n	8005232 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80052aa:	2300      	movs	r3, #0
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	3710      	adds	r7, #16
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}

080052b4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b083      	sub	sp, #12
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	695b      	ldr	r3, [r3, #20]
 80052c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052ca:	d11b      	bne.n	8005304 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80052d4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2200      	movs	r2, #0
 80052da:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2220      	movs	r2, #32
 80052e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2200      	movs	r2, #0
 80052e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052f0:	f043 0204 	orr.w	r2, r3, #4
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	e000      	b.n	8005306 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005304:	2300      	movs	r3, #0
}
 8005306:	4618      	mov	r0, r3
 8005308:	370c      	adds	r7, #12
 800530a:	46bd      	mov	sp, r7
 800530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005310:	4770      	bx	lr
	...

08005314 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b088      	sub	sp, #32
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d101      	bne.n	8005326 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	e128      	b.n	8005578 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800532c:	b2db      	uxtb	r3, r3
 800532e:	2b00      	cmp	r3, #0
 8005330:	d109      	bne.n	8005346 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2200      	movs	r2, #0
 8005336:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	4a90      	ldr	r2, [pc, #576]	@ (8005580 <HAL_I2S_Init+0x26c>)
 800533e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f7fb fcbf 	bl	8000cc4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2202      	movs	r2, #2
 800534a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	69db      	ldr	r3, [r3, #28]
 8005354:	687a      	ldr	r2, [r7, #4]
 8005356:	6812      	ldr	r2, [r2, #0]
 8005358:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800535c:	f023 030f 	bic.w	r3, r3, #15
 8005360:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	2202      	movs	r2, #2
 8005368:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	695b      	ldr	r3, [r3, #20]
 800536e:	2b02      	cmp	r3, #2
 8005370:	d060      	beq.n	8005434 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d102      	bne.n	8005380 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800537a:	2310      	movs	r3, #16
 800537c:	617b      	str	r3, [r7, #20]
 800537e:	e001      	b.n	8005384 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005380:	2320      	movs	r3, #32
 8005382:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	2b20      	cmp	r3, #32
 800538a:	d802      	bhi.n	8005392 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	005b      	lsls	r3, r3, #1
 8005390:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005392:	2001      	movs	r0, #1
 8005394:	f001 fad0 	bl	8006938 <HAL_RCCEx_GetPeriphCLKFreq>
 8005398:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	691b      	ldr	r3, [r3, #16]
 800539e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053a2:	d125      	bne.n	80053f0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	68db      	ldr	r3, [r3, #12]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d010      	beq.n	80053ce <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	009b      	lsls	r3, r3, #2
 80053b0:	68fa      	ldr	r2, [r7, #12]
 80053b2:	fbb2 f2f3 	udiv	r2, r2, r3
 80053b6:	4613      	mov	r3, r2
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	4413      	add	r3, r2
 80053bc:	005b      	lsls	r3, r3, #1
 80053be:	461a      	mov	r2, r3
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	695b      	ldr	r3, [r3, #20]
 80053c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80053c8:	3305      	adds	r3, #5
 80053ca:	613b      	str	r3, [r7, #16]
 80053cc:	e01f      	b.n	800540e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	00db      	lsls	r3, r3, #3
 80053d2:	68fa      	ldr	r2, [r7, #12]
 80053d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80053d8:	4613      	mov	r3, r2
 80053da:	009b      	lsls	r3, r3, #2
 80053dc:	4413      	add	r3, r2
 80053de:	005b      	lsls	r3, r3, #1
 80053e0:	461a      	mov	r2, r3
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	695b      	ldr	r3, [r3, #20]
 80053e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ea:	3305      	adds	r3, #5
 80053ec:	613b      	str	r3, [r7, #16]
 80053ee:	e00e      	b.n	800540e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80053f0:	68fa      	ldr	r2, [r7, #12]
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80053f8:	4613      	mov	r3, r2
 80053fa:	009b      	lsls	r3, r3, #2
 80053fc:	4413      	add	r3, r2
 80053fe:	005b      	lsls	r3, r3, #1
 8005400:	461a      	mov	r2, r3
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	695b      	ldr	r3, [r3, #20]
 8005406:	fbb2 f3f3 	udiv	r3, r2, r3
 800540a:	3305      	adds	r3, #5
 800540c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800540e:	693b      	ldr	r3, [r7, #16]
 8005410:	4a5c      	ldr	r2, [pc, #368]	@ (8005584 <HAL_I2S_Init+0x270>)
 8005412:	fba2 2303 	umull	r2, r3, r2, r3
 8005416:	08db      	lsrs	r3, r3, #3
 8005418:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	f003 0301 	and.w	r3, r3, #1
 8005420:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005422:	693a      	ldr	r2, [r7, #16]
 8005424:	69bb      	ldr	r3, [r7, #24]
 8005426:	1ad3      	subs	r3, r2, r3
 8005428:	085b      	lsrs	r3, r3, #1
 800542a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800542c:	69bb      	ldr	r3, [r7, #24]
 800542e:	021b      	lsls	r3, r3, #8
 8005430:	61bb      	str	r3, [r7, #24]
 8005432:	e003      	b.n	800543c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005434:	2302      	movs	r3, #2
 8005436:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005438:	2300      	movs	r3, #0
 800543a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800543c:	69fb      	ldr	r3, [r7, #28]
 800543e:	2b01      	cmp	r3, #1
 8005440:	d902      	bls.n	8005448 <HAL_I2S_Init+0x134>
 8005442:	69fb      	ldr	r3, [r7, #28]
 8005444:	2bff      	cmp	r3, #255	@ 0xff
 8005446:	d907      	bls.n	8005458 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800544c:	f043 0210 	orr.w	r2, r3, #16
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	e08f      	b.n	8005578 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	691a      	ldr	r2, [r3, #16]
 800545c:	69bb      	ldr	r3, [r7, #24]
 800545e:	ea42 0103 	orr.w	r1, r2, r3
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	69fa      	ldr	r2, [r7, #28]
 8005468:	430a      	orrs	r2, r1
 800546a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	69db      	ldr	r3, [r3, #28]
 8005472:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005476:	f023 030f 	bic.w	r3, r3, #15
 800547a:	687a      	ldr	r2, [r7, #4]
 800547c:	6851      	ldr	r1, [r2, #4]
 800547e:	687a      	ldr	r2, [r7, #4]
 8005480:	6892      	ldr	r2, [r2, #8]
 8005482:	4311      	orrs	r1, r2
 8005484:	687a      	ldr	r2, [r7, #4]
 8005486:	68d2      	ldr	r2, [r2, #12]
 8005488:	4311      	orrs	r1, r2
 800548a:	687a      	ldr	r2, [r7, #4]
 800548c:	6992      	ldr	r2, [r2, #24]
 800548e:	430a      	orrs	r2, r1
 8005490:	431a      	orrs	r2, r3
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800549a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6a1b      	ldr	r3, [r3, #32]
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d161      	bne.n	8005568 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4a38      	ldr	r2, [pc, #224]	@ (8005588 <HAL_I2S_Init+0x274>)
 80054a8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a37      	ldr	r2, [pc, #220]	@ (800558c <HAL_I2S_Init+0x278>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d101      	bne.n	80054b8 <HAL_I2S_Init+0x1a4>
 80054b4:	4b36      	ldr	r3, [pc, #216]	@ (8005590 <HAL_I2S_Init+0x27c>)
 80054b6:	e001      	b.n	80054bc <HAL_I2S_Init+0x1a8>
 80054b8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80054bc:	69db      	ldr	r3, [r3, #28]
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	6812      	ldr	r2, [r2, #0]
 80054c2:	4932      	ldr	r1, [pc, #200]	@ (800558c <HAL_I2S_Init+0x278>)
 80054c4:	428a      	cmp	r2, r1
 80054c6:	d101      	bne.n	80054cc <HAL_I2S_Init+0x1b8>
 80054c8:	4a31      	ldr	r2, [pc, #196]	@ (8005590 <HAL_I2S_Init+0x27c>)
 80054ca:	e001      	b.n	80054d0 <HAL_I2S_Init+0x1bc>
 80054cc:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80054d0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80054d4:	f023 030f 	bic.w	r3, r3, #15
 80054d8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a2b      	ldr	r2, [pc, #172]	@ (800558c <HAL_I2S_Init+0x278>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d101      	bne.n	80054e8 <HAL_I2S_Init+0x1d4>
 80054e4:	4b2a      	ldr	r3, [pc, #168]	@ (8005590 <HAL_I2S_Init+0x27c>)
 80054e6:	e001      	b.n	80054ec <HAL_I2S_Init+0x1d8>
 80054e8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80054ec:	2202      	movs	r2, #2
 80054ee:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a25      	ldr	r2, [pc, #148]	@ (800558c <HAL_I2S_Init+0x278>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d101      	bne.n	80054fe <HAL_I2S_Init+0x1ea>
 80054fa:	4b25      	ldr	r3, [pc, #148]	@ (8005590 <HAL_I2S_Init+0x27c>)
 80054fc:	e001      	b.n	8005502 <HAL_I2S_Init+0x1ee>
 80054fe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005502:	69db      	ldr	r3, [r3, #28]
 8005504:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800550e:	d003      	beq.n	8005518 <HAL_I2S_Init+0x204>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d103      	bne.n	8005520 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005518:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800551c:	613b      	str	r3, [r7, #16]
 800551e:	e001      	b.n	8005524 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005520:	2300      	movs	r3, #0
 8005522:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800552e:	4313      	orrs	r3, r2
 8005530:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	68db      	ldr	r3, [r3, #12]
 8005536:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005538:	4313      	orrs	r3, r2
 800553a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	699b      	ldr	r3, [r3, #24]
 8005540:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005542:	4313      	orrs	r3, r2
 8005544:	b29a      	uxth	r2, r3
 8005546:	897b      	ldrh	r3, [r7, #10]
 8005548:	4313      	orrs	r3, r2
 800554a:	b29b      	uxth	r3, r3
 800554c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005550:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4a0d      	ldr	r2, [pc, #52]	@ (800558c <HAL_I2S_Init+0x278>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d101      	bne.n	8005560 <HAL_I2S_Init+0x24c>
 800555c:	4b0c      	ldr	r3, [pc, #48]	@ (8005590 <HAL_I2S_Init+0x27c>)
 800555e:	e001      	b.n	8005564 <HAL_I2S_Init+0x250>
 8005560:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005564:	897a      	ldrh	r2, [r7, #10]
 8005566:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2200      	movs	r2, #0
 800556c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2201      	movs	r2, #1
 8005572:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8005576:	2300      	movs	r3, #0
}
 8005578:	4618      	mov	r0, r3
 800557a:	3720      	adds	r7, #32
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}
 8005580:	0800587d 	.word	0x0800587d
 8005584:	cccccccd 	.word	0xcccccccd
 8005588:	08005991 	.word	0x08005991
 800558c:	40003800 	.word	0x40003800
 8005590:	40003400 	.word	0x40003400

08005594 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b086      	sub	sp, #24
 8005598:	af00      	add	r7, sp, #0
 800559a:	60f8      	str	r0, [r7, #12]
 800559c:	60b9      	str	r1, [r7, #8]
 800559e:	4613      	mov	r3, r2
 80055a0:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d002      	beq.n	80055ae <HAL_I2S_Transmit_DMA+0x1a>
 80055a8:	88fb      	ldrh	r3, [r7, #6]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d101      	bne.n	80055b2 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	e08a      	b.n	80056c8 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055b8:	b2db      	uxtb	r3, r3
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d001      	beq.n	80055c2 <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 80055be:	2302      	movs	r3, #2
 80055c0:	e082      	b.n	80056c8 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d101      	bne.n	80055d2 <HAL_I2S_Transmit_DMA+0x3e>
 80055ce:	2302      	movs	r3, #2
 80055d0:	e07a      	b.n	80056c8 <HAL_I2S_Transmit_DMA+0x134>
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2201      	movs	r2, #1
 80055d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2203      	movs	r2, #3
 80055de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2200      	movs	r2, #0
 80055e6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	68ba      	ldr	r2, [r7, #8]
 80055ec:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	69db      	ldr	r3, [r3, #28]
 80055f4:	f003 0307 	and.w	r3, r3, #7
 80055f8:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	2b03      	cmp	r3, #3
 80055fe:	d002      	beq.n	8005606 <HAL_I2S_Transmit_DMA+0x72>
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	2b05      	cmp	r3, #5
 8005604:	d10a      	bne.n	800561c <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8005606:	88fb      	ldrh	r3, [r7, #6]
 8005608:	005b      	lsls	r3, r3, #1
 800560a:	b29a      	uxth	r2, r3
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8005610:	88fb      	ldrh	r3, [r7, #6]
 8005612:	005b      	lsls	r3, r3, #1
 8005614:	b29a      	uxth	r2, r3
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800561a:	e005      	b.n	8005628 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	88fa      	ldrh	r2, [r7, #6]
 8005620:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	88fa      	ldrh	r2, [r7, #6]
 8005626:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800562c:	4a28      	ldr	r2, [pc, #160]	@ (80056d0 <HAL_I2S_Transmit_DMA+0x13c>)
 800562e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005634:	4a27      	ldr	r2, [pc, #156]	@ (80056d4 <HAL_I2S_Transmit_DMA+0x140>)
 8005636:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800563c:	4a26      	ldr	r2, [pc, #152]	@ (80056d8 <HAL_I2S_Transmit_DMA+0x144>)
 800563e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005648:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005650:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005656:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005658:	f7fc ffa0 	bl	800259c <HAL_DMA_Start_IT>
 800565c:	4603      	mov	r3, r0
 800565e:	2b00      	cmp	r3, #0
 8005660:	d00f      	beq.n	8005682 <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005666:	f043 0208 	orr.w	r2, r3, #8
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2201      	movs	r2, #1
 8005672:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2200      	movs	r2, #0
 800567a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e022      	b.n	80056c8 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	f003 0302 	and.w	r3, r3, #2
 8005694:	2b00      	cmp	r3, #0
 8005696:	d107      	bne.n	80056a8 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	685a      	ldr	r2, [r3, #4]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f042 0202 	orr.w	r2, r2, #2
 80056a6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	69db      	ldr	r3, [r3, #28]
 80056ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d107      	bne.n	80056c6 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	69da      	ldr	r2, [r3, #28]
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80056c4:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 80056c6:	2300      	movs	r3, #0
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3718      	adds	r7, #24
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}
 80056d0:	0800575b 	.word	0x0800575b
 80056d4:	08005719 	.word	0x08005719
 80056d8:	08005777 	.word	0x08005777

080056dc <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80056dc:	b480      	push	{r7}
 80056de:	b083      	sub	sp, #12
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
   */
}
 80056e4:	bf00      	nop
 80056e6:	370c      	adds	r7, #12
 80056e8:	46bd      	mov	sp, r7
 80056ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ee:	4770      	bx	lr

080056f0 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b083      	sub	sp, #12
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80056f8:	bf00      	nop
 80056fa:	370c      	adds	r7, #12
 80056fc:	46bd      	mov	sp, r7
 80056fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005702:	4770      	bx	lr

08005704 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8005704:	b480      	push	{r7}
 8005706:	b083      	sub	sp, #12
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800570c:	bf00      	nop
 800570e:	370c      	adds	r7, #12
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005724:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	69db      	ldr	r3, [r3, #28]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d10e      	bne.n	800574c <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	685a      	ldr	r2, [r3, #4]
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f022 0202 	bic.w	r2, r2, #2
 800573c:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2200      	movs	r2, #0
 8005742:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2201      	movs	r2, #1
 8005748:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 800574c:	68f8      	ldr	r0, [r7, #12]
 800574e:	f7fb fe97 	bl	8001480 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005752:	bf00      	nop
 8005754:	3710      	adds	r7, #16
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}

0800575a <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800575a:	b580      	push	{r7, lr}
 800575c:	b084      	sub	sp, #16
 800575e:	af00      	add	r7, sp, #0
 8005760:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005766:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8005768:	68f8      	ldr	r0, [r7, #12]
 800576a:	f7ff ffb7 	bl	80056dc <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800576e:	bf00      	nop
 8005770:	3710      	adds	r7, #16
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}

08005776 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8005776:	b580      	push	{r7, lr}
 8005778:	b084      	sub	sp, #16
 800577a:	af00      	add	r7, sp, #0
 800577c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005782:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	685a      	ldr	r2, [r3, #4]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f022 0203 	bic.w	r2, r2, #3
 8005792:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2200      	movs	r2, #0
 8005798:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2200      	movs	r2, #0
 800579e:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2201      	movs	r2, #1
 80057a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057ac:	f043 0208 	orr.w	r2, r3, #8
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80057b4:	68f8      	ldr	r0, [r7, #12]
 80057b6:	f7ff ffa5 	bl	8005704 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80057ba:	bf00      	nop
 80057bc:	3710      	adds	r7, #16
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}

080057c2 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80057c2:	b580      	push	{r7, lr}
 80057c4:	b082      	sub	sp, #8
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ce:	881a      	ldrh	r2, [r3, #0]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057da:	1c9a      	adds	r2, r3, #2
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057e4:	b29b      	uxth	r3, r3
 80057e6:	3b01      	subs	r3, #1
 80057e8:	b29a      	uxth	r2, r3
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d10e      	bne.n	8005816 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	685a      	ldr	r2, [r3, #4]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005806:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2201      	movs	r2, #1
 800580c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005810:	6878      	ldr	r0, [r7, #4]
 8005812:	f7fb fe35 	bl	8001480 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005816:	bf00      	nop
 8005818:	3708      	adds	r7, #8
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}

0800581e <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800581e:	b580      	push	{r7, lr}
 8005820:	b082      	sub	sp, #8
 8005822:	af00      	add	r7, sp, #0
 8005824:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	68da      	ldr	r2, [r3, #12]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005830:	b292      	uxth	r2, r2
 8005832:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005838:	1c9a      	adds	r2, r3, #2
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005842:	b29b      	uxth	r3, r3
 8005844:	3b01      	subs	r3, #1
 8005846:	b29a      	uxth	r2, r3
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005850:	b29b      	uxth	r3, r3
 8005852:	2b00      	cmp	r3, #0
 8005854:	d10e      	bne.n	8005874 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	685a      	ldr	r2, [r3, #4]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005864:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2201      	movs	r2, #1
 800586a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f7ff ff3e 	bl	80056f0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005874:	bf00      	nop
 8005876:	3708      	adds	r7, #8
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}

0800587c <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b086      	sub	sp, #24
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005892:	b2db      	uxtb	r3, r3
 8005894:	2b04      	cmp	r3, #4
 8005896:	d13a      	bne.n	800590e <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	f003 0301 	and.w	r3, r3, #1
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d109      	bne.n	80058b6 <I2S_IRQHandler+0x3a>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058ac:	2b40      	cmp	r3, #64	@ 0x40
 80058ae:	d102      	bne.n	80058b6 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80058b0:	6878      	ldr	r0, [r7, #4]
 80058b2:	f7ff ffb4 	bl	800581e <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058bc:	2b40      	cmp	r3, #64	@ 0x40
 80058be:	d126      	bne.n	800590e <I2S_IRQHandler+0x92>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	f003 0320 	and.w	r3, r3, #32
 80058ca:	2b20      	cmp	r3, #32
 80058cc:	d11f      	bne.n	800590e <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	685a      	ldr	r2, [r3, #4]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80058dc:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80058de:	2300      	movs	r3, #0
 80058e0:	613b      	str	r3, [r7, #16]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	68db      	ldr	r3, [r3, #12]
 80058e8:	613b      	str	r3, [r7, #16]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	689b      	ldr	r3, [r3, #8]
 80058f0:	613b      	str	r3, [r7, #16]
 80058f2:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005900:	f043 0202 	orr.w	r2, r3, #2
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	f7ff fefb 	bl	8005704 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005914:	b2db      	uxtb	r3, r3
 8005916:	2b03      	cmp	r3, #3
 8005918:	d136      	bne.n	8005988 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	f003 0302 	and.w	r3, r3, #2
 8005920:	2b02      	cmp	r3, #2
 8005922:	d109      	bne.n	8005938 <I2S_IRQHandler+0xbc>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	685b      	ldr	r3, [r3, #4]
 800592a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800592e:	2b80      	cmp	r3, #128	@ 0x80
 8005930:	d102      	bne.n	8005938 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f7ff ff45 	bl	80057c2 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	f003 0308 	and.w	r3, r3, #8
 800593e:	2b08      	cmp	r3, #8
 8005940:	d122      	bne.n	8005988 <I2S_IRQHandler+0x10c>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	f003 0320 	and.w	r3, r3, #32
 800594c:	2b20      	cmp	r3, #32
 800594e:	d11b      	bne.n	8005988 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	685a      	ldr	r2, [r3, #4]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800595e:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005960:	2300      	movs	r3, #0
 8005962:	60fb      	str	r3, [r7, #12]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	60fb      	str	r3, [r7, #12]
 800596c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2201      	movs	r2, #1
 8005972:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800597a:	f043 0204 	orr.w	r2, r3, #4
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f7ff febe 	bl	8005704 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005988:	bf00      	nop
 800598a:	3718      	adds	r7, #24
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}

08005990 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b088      	sub	sp, #32
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a92      	ldr	r2, [pc, #584]	@ (8005bf0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d101      	bne.n	80059ae <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80059aa:	4b92      	ldr	r3, [pc, #584]	@ (8005bf4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80059ac:	e001      	b.n	80059b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80059ae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80059b2:	689b      	ldr	r3, [r3, #8]
 80059b4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a8b      	ldr	r2, [pc, #556]	@ (8005bf0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d101      	bne.n	80059cc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80059c8:	4b8a      	ldr	r3, [pc, #552]	@ (8005bf4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80059ca:	e001      	b.n	80059d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80059cc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059dc:	d004      	beq.n	80059e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	f040 8099 	bne.w	8005b1a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80059e8:	69fb      	ldr	r3, [r7, #28]
 80059ea:	f003 0302 	and.w	r3, r3, #2
 80059ee:	2b02      	cmp	r3, #2
 80059f0:	d107      	bne.n	8005a02 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d002      	beq.n	8005a02 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	f000 f925 	bl	8005c4c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	f003 0301 	and.w	r3, r3, #1
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	d107      	bne.n	8005a1c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d002      	beq.n	8005a1c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f000 f9c8 	bl	8005dac <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005a1c:	69bb      	ldr	r3, [r7, #24]
 8005a1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a22:	2b40      	cmp	r3, #64	@ 0x40
 8005a24:	d13a      	bne.n	8005a9c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	f003 0320 	and.w	r3, r3, #32
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d035      	beq.n	8005a9c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a6e      	ldr	r2, [pc, #440]	@ (8005bf0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d101      	bne.n	8005a3e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8005a3a:	4b6e      	ldr	r3, [pc, #440]	@ (8005bf4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005a3c:	e001      	b.n	8005a42 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8005a3e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a42:	685a      	ldr	r2, [r3, #4]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4969      	ldr	r1, [pc, #420]	@ (8005bf0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005a4a:	428b      	cmp	r3, r1
 8005a4c:	d101      	bne.n	8005a52 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8005a4e:	4b69      	ldr	r3, [pc, #420]	@ (8005bf4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005a50:	e001      	b.n	8005a56 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8005a52:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a56:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005a5a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	685a      	ldr	r2, [r3, #4]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005a6a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	60fb      	str	r3, [r7, #12]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	68db      	ldr	r3, [r3, #12]
 8005a76:	60fb      	str	r3, [r7, #12]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	60fb      	str	r3, [r7, #12]
 8005a80:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2201      	movs	r2, #1
 8005a86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a8e:	f043 0202 	orr.w	r2, r3, #2
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f7ff fe34 	bl	8005704 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005a9c:	69fb      	ldr	r3, [r7, #28]
 8005a9e:	f003 0308 	and.w	r3, r3, #8
 8005aa2:	2b08      	cmp	r3, #8
 8005aa4:	f040 80c3 	bne.w	8005c2e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	f003 0320 	and.w	r3, r3, #32
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	f000 80bd 	beq.w	8005c2e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	685a      	ldr	r2, [r3, #4]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005ac2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a49      	ldr	r2, [pc, #292]	@ (8005bf0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d101      	bne.n	8005ad2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8005ace:	4b49      	ldr	r3, [pc, #292]	@ (8005bf4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005ad0:	e001      	b.n	8005ad6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8005ad2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005ad6:	685a      	ldr	r2, [r3, #4]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4944      	ldr	r1, [pc, #272]	@ (8005bf0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005ade:	428b      	cmp	r3, r1
 8005ae0:	d101      	bne.n	8005ae6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8005ae2:	4b44      	ldr	r3, [pc, #272]	@ (8005bf4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005ae4:	e001      	b.n	8005aea <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8005ae6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005aea:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005aee:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005af0:	2300      	movs	r3, #0
 8005af2:	60bb      	str	r3, [r7, #8]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	60bb      	str	r3, [r7, #8]
 8005afc:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2201      	movs	r2, #1
 8005b02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b0a:	f043 0204 	orr.w	r2, r3, #4
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	f7ff fdf6 	bl	8005704 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005b18:	e089      	b.n	8005c2e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8005b1a:	69bb      	ldr	r3, [r7, #24]
 8005b1c:	f003 0302 	and.w	r3, r3, #2
 8005b20:	2b02      	cmp	r3, #2
 8005b22:	d107      	bne.n	8005b34 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d002      	beq.n	8005b34 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	f000 f8be 	bl	8005cb0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005b34:	69fb      	ldr	r3, [r7, #28]
 8005b36:	f003 0301 	and.w	r3, r3, #1
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	d107      	bne.n	8005b4e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d002      	beq.n	8005b4e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f000 f8fd 	bl	8005d48 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005b4e:	69fb      	ldr	r3, [r7, #28]
 8005b50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b54:	2b40      	cmp	r3, #64	@ 0x40
 8005b56:	d12f      	bne.n	8005bb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	f003 0320 	and.w	r3, r3, #32
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d02a      	beq.n	8005bb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	685a      	ldr	r2, [r3, #4]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005b70:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4a1e      	ldr	r2, [pc, #120]	@ (8005bf0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d101      	bne.n	8005b80 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8005b7c:	4b1d      	ldr	r3, [pc, #116]	@ (8005bf4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005b7e:	e001      	b.n	8005b84 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8005b80:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005b84:	685a      	ldr	r2, [r3, #4]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4919      	ldr	r1, [pc, #100]	@ (8005bf0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005b8c:	428b      	cmp	r3, r1
 8005b8e:	d101      	bne.n	8005b94 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8005b90:	4b18      	ldr	r3, [pc, #96]	@ (8005bf4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005b92:	e001      	b.n	8005b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8005b94:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005b98:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005b9c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005baa:	f043 0202 	orr.w	r2, r3, #2
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f7ff fda6 	bl	8005704 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005bb8:	69bb      	ldr	r3, [r7, #24]
 8005bba:	f003 0308 	and.w	r3, r3, #8
 8005bbe:	2b08      	cmp	r3, #8
 8005bc0:	d136      	bne.n	8005c30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	f003 0320 	and.w	r3, r3, #32
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d031      	beq.n	8005c30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a07      	ldr	r2, [pc, #28]	@ (8005bf0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d101      	bne.n	8005bda <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8005bd6:	4b07      	ldr	r3, [pc, #28]	@ (8005bf4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005bd8:	e001      	b.n	8005bde <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8005bda:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005bde:	685a      	ldr	r2, [r3, #4]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4902      	ldr	r1, [pc, #8]	@ (8005bf0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005be6:	428b      	cmp	r3, r1
 8005be8:	d106      	bne.n	8005bf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8005bea:	4b02      	ldr	r3, [pc, #8]	@ (8005bf4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005bec:	e006      	b.n	8005bfc <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8005bee:	bf00      	nop
 8005bf0:	40003800 	.word	0x40003800
 8005bf4:	40003400 	.word	0x40003400
 8005bf8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005bfc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005c00:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	685a      	ldr	r2, [r3, #4]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005c10:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2201      	movs	r2, #1
 8005c16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c1e:	f043 0204 	orr.w	r2, r3, #4
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f7ff fd6c 	bl	8005704 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005c2c:	e000      	b.n	8005c30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005c2e:	bf00      	nop
}
 8005c30:	bf00      	nop
 8005c32:	3720      	adds	r7, #32
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}

08005c38 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8005c40:	bf00      	nop
 8005c42:	370c      	adds	r7, #12
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b082      	sub	sp, #8
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c58:	1c99      	adds	r1, r3, #2
 8005c5a:	687a      	ldr	r2, [r7, #4]
 8005c5c:	6251      	str	r1, [r2, #36]	@ 0x24
 8005c5e:	881a      	ldrh	r2, [r3, #0]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c6a:	b29b      	uxth	r3, r3
 8005c6c:	3b01      	subs	r3, #1
 8005c6e:	b29a      	uxth	r2, r3
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d113      	bne.n	8005ca6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	685a      	ldr	r2, [r3, #4]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005c8c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005c92:	b29b      	uxth	r3, r3
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d106      	bne.n	8005ca6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f7ff ffc9 	bl	8005c38 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005ca6:	bf00      	nop
 8005ca8:	3708      	adds	r7, #8
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}
	...

08005cb0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b082      	sub	sp, #8
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cbc:	1c99      	adds	r1, r3, #2
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	6251      	str	r1, [r2, #36]	@ 0x24
 8005cc2:	8819      	ldrh	r1, [r3, #0]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a1d      	ldr	r2, [pc, #116]	@ (8005d40 <I2SEx_TxISR_I2SExt+0x90>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d101      	bne.n	8005cd2 <I2SEx_TxISR_I2SExt+0x22>
 8005cce:	4b1d      	ldr	r3, [pc, #116]	@ (8005d44 <I2SEx_TxISR_I2SExt+0x94>)
 8005cd0:	e001      	b.n	8005cd6 <I2SEx_TxISR_I2SExt+0x26>
 8005cd2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005cd6:	460a      	mov	r2, r1
 8005cd8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cde:	b29b      	uxth	r3, r3
 8005ce0:	3b01      	subs	r3, #1
 8005ce2:	b29a      	uxth	r2, r3
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cec:	b29b      	uxth	r3, r3
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d121      	bne.n	8005d36 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a12      	ldr	r2, [pc, #72]	@ (8005d40 <I2SEx_TxISR_I2SExt+0x90>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d101      	bne.n	8005d00 <I2SEx_TxISR_I2SExt+0x50>
 8005cfc:	4b11      	ldr	r3, [pc, #68]	@ (8005d44 <I2SEx_TxISR_I2SExt+0x94>)
 8005cfe:	e001      	b.n	8005d04 <I2SEx_TxISR_I2SExt+0x54>
 8005d00:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005d04:	685a      	ldr	r2, [r3, #4]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	490d      	ldr	r1, [pc, #52]	@ (8005d40 <I2SEx_TxISR_I2SExt+0x90>)
 8005d0c:	428b      	cmp	r3, r1
 8005d0e:	d101      	bne.n	8005d14 <I2SEx_TxISR_I2SExt+0x64>
 8005d10:	4b0c      	ldr	r3, [pc, #48]	@ (8005d44 <I2SEx_TxISR_I2SExt+0x94>)
 8005d12:	e001      	b.n	8005d18 <I2SEx_TxISR_I2SExt+0x68>
 8005d14:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005d18:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005d1c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d106      	bne.n	8005d36 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005d30:	6878      	ldr	r0, [r7, #4]
 8005d32:	f7ff ff81 	bl	8005c38 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005d36:	bf00      	nop
 8005d38:	3708      	adds	r7, #8
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd80      	pop	{r7, pc}
 8005d3e:	bf00      	nop
 8005d40:	40003800 	.word	0x40003800
 8005d44:	40003400 	.word	0x40003400

08005d48 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b082      	sub	sp, #8
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	68d8      	ldr	r0, [r3, #12]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d5a:	1c99      	adds	r1, r3, #2
 8005d5c:	687a      	ldr	r2, [r7, #4]
 8005d5e:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005d60:	b282      	uxth	r2, r0
 8005d62:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005d68:	b29b      	uxth	r3, r3
 8005d6a:	3b01      	subs	r3, #1
 8005d6c:	b29a      	uxth	r2, r3
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d113      	bne.n	8005da4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	685a      	ldr	r2, [r3, #4]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005d8a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d90:	b29b      	uxth	r3, r3
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d106      	bne.n	8005da4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2201      	movs	r2, #1
 8005d9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f7ff ff4a 	bl	8005c38 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005da4:	bf00      	nop
 8005da6:	3708      	adds	r7, #8
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}

08005dac <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b082      	sub	sp, #8
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a20      	ldr	r2, [pc, #128]	@ (8005e3c <I2SEx_RxISR_I2SExt+0x90>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d101      	bne.n	8005dc2 <I2SEx_RxISR_I2SExt+0x16>
 8005dbe:	4b20      	ldr	r3, [pc, #128]	@ (8005e40 <I2SEx_RxISR_I2SExt+0x94>)
 8005dc0:	e001      	b.n	8005dc6 <I2SEx_RxISR_I2SExt+0x1a>
 8005dc2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005dc6:	68d8      	ldr	r0, [r3, #12]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dcc:	1c99      	adds	r1, r3, #2
 8005dce:	687a      	ldr	r2, [r7, #4]
 8005dd0:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005dd2:	b282      	uxth	r2, r0
 8005dd4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005dda:	b29b      	uxth	r3, r3
 8005ddc:	3b01      	subs	r3, #1
 8005dde:	b29a      	uxth	r2, r3
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d121      	bne.n	8005e32 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a12      	ldr	r2, [pc, #72]	@ (8005e3c <I2SEx_RxISR_I2SExt+0x90>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d101      	bne.n	8005dfc <I2SEx_RxISR_I2SExt+0x50>
 8005df8:	4b11      	ldr	r3, [pc, #68]	@ (8005e40 <I2SEx_RxISR_I2SExt+0x94>)
 8005dfa:	e001      	b.n	8005e00 <I2SEx_RxISR_I2SExt+0x54>
 8005dfc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005e00:	685a      	ldr	r2, [r3, #4]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	490d      	ldr	r1, [pc, #52]	@ (8005e3c <I2SEx_RxISR_I2SExt+0x90>)
 8005e08:	428b      	cmp	r3, r1
 8005e0a:	d101      	bne.n	8005e10 <I2SEx_RxISR_I2SExt+0x64>
 8005e0c:	4b0c      	ldr	r3, [pc, #48]	@ (8005e40 <I2SEx_RxISR_I2SExt+0x94>)
 8005e0e:	e001      	b.n	8005e14 <I2SEx_RxISR_I2SExt+0x68>
 8005e10:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005e14:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005e18:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e1e:	b29b      	uxth	r3, r3
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d106      	bne.n	8005e32 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2201      	movs	r2, #1
 8005e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f7ff ff03 	bl	8005c38 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005e32:	bf00      	nop
 8005e34:	3708      	adds	r7, #8
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}
 8005e3a:	bf00      	nop
 8005e3c:	40003800 	.word	0x40003800
 8005e40:	40003400 	.word	0x40003400

08005e44 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b086      	sub	sp, #24
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d101      	bne.n	8005e56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e267      	b.n	8006326 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f003 0301 	and.w	r3, r3, #1
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d075      	beq.n	8005f4e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005e62:	4b88      	ldr	r3, [pc, #544]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	f003 030c 	and.w	r3, r3, #12
 8005e6a:	2b04      	cmp	r3, #4
 8005e6c:	d00c      	beq.n	8005e88 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e6e:	4b85      	ldr	r3, [pc, #532]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005e76:	2b08      	cmp	r3, #8
 8005e78:	d112      	bne.n	8005ea0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e7a:	4b82      	ldr	r3, [pc, #520]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005e86:	d10b      	bne.n	8005ea0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e88:	4b7e      	ldr	r3, [pc, #504]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d05b      	beq.n	8005f4c <HAL_RCC_OscConfig+0x108>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d157      	bne.n	8005f4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	e242      	b.n	8006326 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ea8:	d106      	bne.n	8005eb8 <HAL_RCC_OscConfig+0x74>
 8005eaa:	4b76      	ldr	r3, [pc, #472]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4a75      	ldr	r2, [pc, #468]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005eb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005eb4:	6013      	str	r3, [r2, #0]
 8005eb6:	e01d      	b.n	8005ef4 <HAL_RCC_OscConfig+0xb0>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ec0:	d10c      	bne.n	8005edc <HAL_RCC_OscConfig+0x98>
 8005ec2:	4b70      	ldr	r3, [pc, #448]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a6f      	ldr	r2, [pc, #444]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005ec8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005ecc:	6013      	str	r3, [r2, #0]
 8005ece:	4b6d      	ldr	r3, [pc, #436]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a6c      	ldr	r2, [pc, #432]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005ed4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ed8:	6013      	str	r3, [r2, #0]
 8005eda:	e00b      	b.n	8005ef4 <HAL_RCC_OscConfig+0xb0>
 8005edc:	4b69      	ldr	r3, [pc, #420]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a68      	ldr	r2, [pc, #416]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005ee2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ee6:	6013      	str	r3, [r2, #0]
 8005ee8:	4b66      	ldr	r3, [pc, #408]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a65      	ldr	r2, [pc, #404]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005eee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ef2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d013      	beq.n	8005f24 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005efc:	f7fb fd84 	bl	8001a08 <HAL_GetTick>
 8005f00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f02:	e008      	b.n	8005f16 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f04:	f7fb fd80 	bl	8001a08 <HAL_GetTick>
 8005f08:	4602      	mov	r2, r0
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	1ad3      	subs	r3, r2, r3
 8005f0e:	2b64      	cmp	r3, #100	@ 0x64
 8005f10:	d901      	bls.n	8005f16 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005f12:	2303      	movs	r3, #3
 8005f14:	e207      	b.n	8006326 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f16:	4b5b      	ldr	r3, [pc, #364]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d0f0      	beq.n	8005f04 <HAL_RCC_OscConfig+0xc0>
 8005f22:	e014      	b.n	8005f4e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f24:	f7fb fd70 	bl	8001a08 <HAL_GetTick>
 8005f28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f2a:	e008      	b.n	8005f3e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f2c:	f7fb fd6c 	bl	8001a08 <HAL_GetTick>
 8005f30:	4602      	mov	r2, r0
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	1ad3      	subs	r3, r2, r3
 8005f36:	2b64      	cmp	r3, #100	@ 0x64
 8005f38:	d901      	bls.n	8005f3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005f3a:	2303      	movs	r3, #3
 8005f3c:	e1f3      	b.n	8006326 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f3e:	4b51      	ldr	r3, [pc, #324]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d1f0      	bne.n	8005f2c <HAL_RCC_OscConfig+0xe8>
 8005f4a:	e000      	b.n	8005f4e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f003 0302 	and.w	r3, r3, #2
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d063      	beq.n	8006022 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005f5a:	4b4a      	ldr	r3, [pc, #296]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005f5c:	689b      	ldr	r3, [r3, #8]
 8005f5e:	f003 030c 	and.w	r3, r3, #12
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d00b      	beq.n	8005f7e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f66:	4b47      	ldr	r3, [pc, #284]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005f68:	689b      	ldr	r3, [r3, #8]
 8005f6a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005f6e:	2b08      	cmp	r3, #8
 8005f70:	d11c      	bne.n	8005fac <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f72:	4b44      	ldr	r3, [pc, #272]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d116      	bne.n	8005fac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f7e:	4b41      	ldr	r3, [pc, #260]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f003 0302 	and.w	r3, r3, #2
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d005      	beq.n	8005f96 <HAL_RCC_OscConfig+0x152>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	68db      	ldr	r3, [r3, #12]
 8005f8e:	2b01      	cmp	r3, #1
 8005f90:	d001      	beq.n	8005f96 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005f92:	2301      	movs	r3, #1
 8005f94:	e1c7      	b.n	8006326 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f96:	4b3b      	ldr	r3, [pc, #236]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	691b      	ldr	r3, [r3, #16]
 8005fa2:	00db      	lsls	r3, r3, #3
 8005fa4:	4937      	ldr	r1, [pc, #220]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005faa:	e03a      	b.n	8006022 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	68db      	ldr	r3, [r3, #12]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d020      	beq.n	8005ff6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005fb4:	4b34      	ldr	r3, [pc, #208]	@ (8006088 <HAL_RCC_OscConfig+0x244>)
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fba:	f7fb fd25 	bl	8001a08 <HAL_GetTick>
 8005fbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fc0:	e008      	b.n	8005fd4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005fc2:	f7fb fd21 	bl	8001a08 <HAL_GetTick>
 8005fc6:	4602      	mov	r2, r0
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	1ad3      	subs	r3, r2, r3
 8005fcc:	2b02      	cmp	r3, #2
 8005fce:	d901      	bls.n	8005fd4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005fd0:	2303      	movs	r3, #3
 8005fd2:	e1a8      	b.n	8006326 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fd4:	4b2b      	ldr	r3, [pc, #172]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f003 0302 	and.w	r3, r3, #2
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d0f0      	beq.n	8005fc2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fe0:	4b28      	ldr	r3, [pc, #160]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	691b      	ldr	r3, [r3, #16]
 8005fec:	00db      	lsls	r3, r3, #3
 8005fee:	4925      	ldr	r1, [pc, #148]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	600b      	str	r3, [r1, #0]
 8005ff4:	e015      	b.n	8006022 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ff6:	4b24      	ldr	r3, [pc, #144]	@ (8006088 <HAL_RCC_OscConfig+0x244>)
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ffc:	f7fb fd04 	bl	8001a08 <HAL_GetTick>
 8006000:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006002:	e008      	b.n	8006016 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006004:	f7fb fd00 	bl	8001a08 <HAL_GetTick>
 8006008:	4602      	mov	r2, r0
 800600a:	693b      	ldr	r3, [r7, #16]
 800600c:	1ad3      	subs	r3, r2, r3
 800600e:	2b02      	cmp	r3, #2
 8006010:	d901      	bls.n	8006016 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006012:	2303      	movs	r3, #3
 8006014:	e187      	b.n	8006326 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006016:	4b1b      	ldr	r3, [pc, #108]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f003 0302 	and.w	r3, r3, #2
 800601e:	2b00      	cmp	r3, #0
 8006020:	d1f0      	bne.n	8006004 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f003 0308 	and.w	r3, r3, #8
 800602a:	2b00      	cmp	r3, #0
 800602c:	d036      	beq.n	800609c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	695b      	ldr	r3, [r3, #20]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d016      	beq.n	8006064 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006036:	4b15      	ldr	r3, [pc, #84]	@ (800608c <HAL_RCC_OscConfig+0x248>)
 8006038:	2201      	movs	r2, #1
 800603a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800603c:	f7fb fce4 	bl	8001a08 <HAL_GetTick>
 8006040:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006042:	e008      	b.n	8006056 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006044:	f7fb fce0 	bl	8001a08 <HAL_GetTick>
 8006048:	4602      	mov	r2, r0
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	1ad3      	subs	r3, r2, r3
 800604e:	2b02      	cmp	r3, #2
 8006050:	d901      	bls.n	8006056 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006052:	2303      	movs	r3, #3
 8006054:	e167      	b.n	8006326 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006056:	4b0b      	ldr	r3, [pc, #44]	@ (8006084 <HAL_RCC_OscConfig+0x240>)
 8006058:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800605a:	f003 0302 	and.w	r3, r3, #2
 800605e:	2b00      	cmp	r3, #0
 8006060:	d0f0      	beq.n	8006044 <HAL_RCC_OscConfig+0x200>
 8006062:	e01b      	b.n	800609c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006064:	4b09      	ldr	r3, [pc, #36]	@ (800608c <HAL_RCC_OscConfig+0x248>)
 8006066:	2200      	movs	r2, #0
 8006068:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800606a:	f7fb fccd 	bl	8001a08 <HAL_GetTick>
 800606e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006070:	e00e      	b.n	8006090 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006072:	f7fb fcc9 	bl	8001a08 <HAL_GetTick>
 8006076:	4602      	mov	r2, r0
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	1ad3      	subs	r3, r2, r3
 800607c:	2b02      	cmp	r3, #2
 800607e:	d907      	bls.n	8006090 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006080:	2303      	movs	r3, #3
 8006082:	e150      	b.n	8006326 <HAL_RCC_OscConfig+0x4e2>
 8006084:	40023800 	.word	0x40023800
 8006088:	42470000 	.word	0x42470000
 800608c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006090:	4b88      	ldr	r3, [pc, #544]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 8006092:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006094:	f003 0302 	and.w	r3, r3, #2
 8006098:	2b00      	cmp	r3, #0
 800609a:	d1ea      	bne.n	8006072 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f003 0304 	and.w	r3, r3, #4
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	f000 8097 	beq.w	80061d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80060aa:	2300      	movs	r3, #0
 80060ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80060ae:	4b81      	ldr	r3, [pc, #516]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 80060b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d10f      	bne.n	80060da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80060ba:	2300      	movs	r3, #0
 80060bc:	60bb      	str	r3, [r7, #8]
 80060be:	4b7d      	ldr	r3, [pc, #500]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 80060c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060c2:	4a7c      	ldr	r2, [pc, #496]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 80060c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80060ca:	4b7a      	ldr	r3, [pc, #488]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 80060cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060d2:	60bb      	str	r3, [r7, #8]
 80060d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80060d6:	2301      	movs	r3, #1
 80060d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060da:	4b77      	ldr	r3, [pc, #476]	@ (80062b8 <HAL_RCC_OscConfig+0x474>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d118      	bne.n	8006118 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80060e6:	4b74      	ldr	r3, [pc, #464]	@ (80062b8 <HAL_RCC_OscConfig+0x474>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4a73      	ldr	r2, [pc, #460]	@ (80062b8 <HAL_RCC_OscConfig+0x474>)
 80060ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80060f2:	f7fb fc89 	bl	8001a08 <HAL_GetTick>
 80060f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060f8:	e008      	b.n	800610c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060fa:	f7fb fc85 	bl	8001a08 <HAL_GetTick>
 80060fe:	4602      	mov	r2, r0
 8006100:	693b      	ldr	r3, [r7, #16]
 8006102:	1ad3      	subs	r3, r2, r3
 8006104:	2b02      	cmp	r3, #2
 8006106:	d901      	bls.n	800610c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006108:	2303      	movs	r3, #3
 800610a:	e10c      	b.n	8006326 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800610c:	4b6a      	ldr	r3, [pc, #424]	@ (80062b8 <HAL_RCC_OscConfig+0x474>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006114:	2b00      	cmp	r3, #0
 8006116:	d0f0      	beq.n	80060fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	689b      	ldr	r3, [r3, #8]
 800611c:	2b01      	cmp	r3, #1
 800611e:	d106      	bne.n	800612e <HAL_RCC_OscConfig+0x2ea>
 8006120:	4b64      	ldr	r3, [pc, #400]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 8006122:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006124:	4a63      	ldr	r2, [pc, #396]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 8006126:	f043 0301 	orr.w	r3, r3, #1
 800612a:	6713      	str	r3, [r2, #112]	@ 0x70
 800612c:	e01c      	b.n	8006168 <HAL_RCC_OscConfig+0x324>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	2b05      	cmp	r3, #5
 8006134:	d10c      	bne.n	8006150 <HAL_RCC_OscConfig+0x30c>
 8006136:	4b5f      	ldr	r3, [pc, #380]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 8006138:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800613a:	4a5e      	ldr	r2, [pc, #376]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 800613c:	f043 0304 	orr.w	r3, r3, #4
 8006140:	6713      	str	r3, [r2, #112]	@ 0x70
 8006142:	4b5c      	ldr	r3, [pc, #368]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 8006144:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006146:	4a5b      	ldr	r2, [pc, #364]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 8006148:	f043 0301 	orr.w	r3, r3, #1
 800614c:	6713      	str	r3, [r2, #112]	@ 0x70
 800614e:	e00b      	b.n	8006168 <HAL_RCC_OscConfig+0x324>
 8006150:	4b58      	ldr	r3, [pc, #352]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 8006152:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006154:	4a57      	ldr	r2, [pc, #348]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 8006156:	f023 0301 	bic.w	r3, r3, #1
 800615a:	6713      	str	r3, [r2, #112]	@ 0x70
 800615c:	4b55      	ldr	r3, [pc, #340]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 800615e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006160:	4a54      	ldr	r2, [pc, #336]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 8006162:	f023 0304 	bic.w	r3, r3, #4
 8006166:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	689b      	ldr	r3, [r3, #8]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d015      	beq.n	800619c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006170:	f7fb fc4a 	bl	8001a08 <HAL_GetTick>
 8006174:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006176:	e00a      	b.n	800618e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006178:	f7fb fc46 	bl	8001a08 <HAL_GetTick>
 800617c:	4602      	mov	r2, r0
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	1ad3      	subs	r3, r2, r3
 8006182:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006186:	4293      	cmp	r3, r2
 8006188:	d901      	bls.n	800618e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800618a:	2303      	movs	r3, #3
 800618c:	e0cb      	b.n	8006326 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800618e:	4b49      	ldr	r3, [pc, #292]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 8006190:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006192:	f003 0302 	and.w	r3, r3, #2
 8006196:	2b00      	cmp	r3, #0
 8006198:	d0ee      	beq.n	8006178 <HAL_RCC_OscConfig+0x334>
 800619a:	e014      	b.n	80061c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800619c:	f7fb fc34 	bl	8001a08 <HAL_GetTick>
 80061a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061a2:	e00a      	b.n	80061ba <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061a4:	f7fb fc30 	bl	8001a08 <HAL_GetTick>
 80061a8:	4602      	mov	r2, r0
 80061aa:	693b      	ldr	r3, [r7, #16]
 80061ac:	1ad3      	subs	r3, r2, r3
 80061ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d901      	bls.n	80061ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80061b6:	2303      	movs	r3, #3
 80061b8:	e0b5      	b.n	8006326 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061ba:	4b3e      	ldr	r3, [pc, #248]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 80061bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061be:	f003 0302 	and.w	r3, r3, #2
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d1ee      	bne.n	80061a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80061c6:	7dfb      	ldrb	r3, [r7, #23]
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	d105      	bne.n	80061d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80061cc:	4b39      	ldr	r3, [pc, #228]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 80061ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061d0:	4a38      	ldr	r2, [pc, #224]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 80061d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80061d6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	699b      	ldr	r3, [r3, #24]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	f000 80a1 	beq.w	8006324 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80061e2:	4b34      	ldr	r3, [pc, #208]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	f003 030c 	and.w	r3, r3, #12
 80061ea:	2b08      	cmp	r3, #8
 80061ec:	d05c      	beq.n	80062a8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	699b      	ldr	r3, [r3, #24]
 80061f2:	2b02      	cmp	r3, #2
 80061f4:	d141      	bne.n	800627a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061f6:	4b31      	ldr	r3, [pc, #196]	@ (80062bc <HAL_RCC_OscConfig+0x478>)
 80061f8:	2200      	movs	r2, #0
 80061fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061fc:	f7fb fc04 	bl	8001a08 <HAL_GetTick>
 8006200:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006202:	e008      	b.n	8006216 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006204:	f7fb fc00 	bl	8001a08 <HAL_GetTick>
 8006208:	4602      	mov	r2, r0
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	2b02      	cmp	r3, #2
 8006210:	d901      	bls.n	8006216 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006212:	2303      	movs	r3, #3
 8006214:	e087      	b.n	8006326 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006216:	4b27      	ldr	r3, [pc, #156]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800621e:	2b00      	cmp	r3, #0
 8006220:	d1f0      	bne.n	8006204 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	69da      	ldr	r2, [r3, #28]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6a1b      	ldr	r3, [r3, #32]
 800622a:	431a      	orrs	r2, r3
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006230:	019b      	lsls	r3, r3, #6
 8006232:	431a      	orrs	r2, r3
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006238:	085b      	lsrs	r3, r3, #1
 800623a:	3b01      	subs	r3, #1
 800623c:	041b      	lsls	r3, r3, #16
 800623e:	431a      	orrs	r2, r3
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006244:	061b      	lsls	r3, r3, #24
 8006246:	491b      	ldr	r1, [pc, #108]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 8006248:	4313      	orrs	r3, r2
 800624a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800624c:	4b1b      	ldr	r3, [pc, #108]	@ (80062bc <HAL_RCC_OscConfig+0x478>)
 800624e:	2201      	movs	r2, #1
 8006250:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006252:	f7fb fbd9 	bl	8001a08 <HAL_GetTick>
 8006256:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006258:	e008      	b.n	800626c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800625a:	f7fb fbd5 	bl	8001a08 <HAL_GetTick>
 800625e:	4602      	mov	r2, r0
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	1ad3      	subs	r3, r2, r3
 8006264:	2b02      	cmp	r3, #2
 8006266:	d901      	bls.n	800626c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006268:	2303      	movs	r3, #3
 800626a:	e05c      	b.n	8006326 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800626c:	4b11      	ldr	r3, [pc, #68]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006274:	2b00      	cmp	r3, #0
 8006276:	d0f0      	beq.n	800625a <HAL_RCC_OscConfig+0x416>
 8006278:	e054      	b.n	8006324 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800627a:	4b10      	ldr	r3, [pc, #64]	@ (80062bc <HAL_RCC_OscConfig+0x478>)
 800627c:	2200      	movs	r2, #0
 800627e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006280:	f7fb fbc2 	bl	8001a08 <HAL_GetTick>
 8006284:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006286:	e008      	b.n	800629a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006288:	f7fb fbbe 	bl	8001a08 <HAL_GetTick>
 800628c:	4602      	mov	r2, r0
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	1ad3      	subs	r3, r2, r3
 8006292:	2b02      	cmp	r3, #2
 8006294:	d901      	bls.n	800629a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006296:	2303      	movs	r3, #3
 8006298:	e045      	b.n	8006326 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800629a:	4b06      	ldr	r3, [pc, #24]	@ (80062b4 <HAL_RCC_OscConfig+0x470>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d1f0      	bne.n	8006288 <HAL_RCC_OscConfig+0x444>
 80062a6:	e03d      	b.n	8006324 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	699b      	ldr	r3, [r3, #24]
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	d107      	bne.n	80062c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80062b0:	2301      	movs	r3, #1
 80062b2:	e038      	b.n	8006326 <HAL_RCC_OscConfig+0x4e2>
 80062b4:	40023800 	.word	0x40023800
 80062b8:	40007000 	.word	0x40007000
 80062bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80062c0:	4b1b      	ldr	r3, [pc, #108]	@ (8006330 <HAL_RCC_OscConfig+0x4ec>)
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	699b      	ldr	r3, [r3, #24]
 80062ca:	2b01      	cmp	r3, #1
 80062cc:	d028      	beq.n	8006320 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80062d8:	429a      	cmp	r2, r3
 80062da:	d121      	bne.n	8006320 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d11a      	bne.n	8006320 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80062ea:	68fa      	ldr	r2, [r7, #12]
 80062ec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80062f0:	4013      	ands	r3, r2
 80062f2:	687a      	ldr	r2, [r7, #4]
 80062f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80062f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d111      	bne.n	8006320 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006306:	085b      	lsrs	r3, r3, #1
 8006308:	3b01      	subs	r3, #1
 800630a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800630c:	429a      	cmp	r2, r3
 800630e:	d107      	bne.n	8006320 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800631a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800631c:	429a      	cmp	r2, r3
 800631e:	d001      	beq.n	8006324 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006320:	2301      	movs	r3, #1
 8006322:	e000      	b.n	8006326 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006324:	2300      	movs	r3, #0
}
 8006326:	4618      	mov	r0, r3
 8006328:	3718      	adds	r7, #24
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}
 800632e:	bf00      	nop
 8006330:	40023800 	.word	0x40023800

08006334 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b084      	sub	sp, #16
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
 800633c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d101      	bne.n	8006348 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	e0cc      	b.n	80064e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006348:	4b68      	ldr	r3, [pc, #416]	@ (80064ec <HAL_RCC_ClockConfig+0x1b8>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f003 0307 	and.w	r3, r3, #7
 8006350:	683a      	ldr	r2, [r7, #0]
 8006352:	429a      	cmp	r2, r3
 8006354:	d90c      	bls.n	8006370 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006356:	4b65      	ldr	r3, [pc, #404]	@ (80064ec <HAL_RCC_ClockConfig+0x1b8>)
 8006358:	683a      	ldr	r2, [r7, #0]
 800635a:	b2d2      	uxtb	r2, r2
 800635c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800635e:	4b63      	ldr	r3, [pc, #396]	@ (80064ec <HAL_RCC_ClockConfig+0x1b8>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f003 0307 	and.w	r3, r3, #7
 8006366:	683a      	ldr	r2, [r7, #0]
 8006368:	429a      	cmp	r2, r3
 800636a:	d001      	beq.n	8006370 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800636c:	2301      	movs	r3, #1
 800636e:	e0b8      	b.n	80064e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f003 0302 	and.w	r3, r3, #2
 8006378:	2b00      	cmp	r3, #0
 800637a:	d020      	beq.n	80063be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 0304 	and.w	r3, r3, #4
 8006384:	2b00      	cmp	r3, #0
 8006386:	d005      	beq.n	8006394 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006388:	4b59      	ldr	r3, [pc, #356]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	4a58      	ldr	r2, [pc, #352]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 800638e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006392:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f003 0308 	and.w	r3, r3, #8
 800639c:	2b00      	cmp	r3, #0
 800639e:	d005      	beq.n	80063ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80063a0:	4b53      	ldr	r3, [pc, #332]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 80063a2:	689b      	ldr	r3, [r3, #8]
 80063a4:	4a52      	ldr	r2, [pc, #328]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 80063a6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80063aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063ac:	4b50      	ldr	r3, [pc, #320]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	689b      	ldr	r3, [r3, #8]
 80063b8:	494d      	ldr	r1, [pc, #308]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 80063ba:	4313      	orrs	r3, r2
 80063bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f003 0301 	and.w	r3, r3, #1
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d044      	beq.n	8006454 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d107      	bne.n	80063e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063d2:	4b47      	ldr	r3, [pc, #284]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d119      	bne.n	8006412 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063de:	2301      	movs	r3, #1
 80063e0:	e07f      	b.n	80064e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	2b02      	cmp	r3, #2
 80063e8:	d003      	beq.n	80063f2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80063ee:	2b03      	cmp	r3, #3
 80063f0:	d107      	bne.n	8006402 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063f2:	4b3f      	ldr	r3, [pc, #252]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d109      	bne.n	8006412 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063fe:	2301      	movs	r3, #1
 8006400:	e06f      	b.n	80064e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006402:	4b3b      	ldr	r3, [pc, #236]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f003 0302 	and.w	r3, r3, #2
 800640a:	2b00      	cmp	r3, #0
 800640c:	d101      	bne.n	8006412 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	e067      	b.n	80064e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006412:	4b37      	ldr	r3, [pc, #220]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	f023 0203 	bic.w	r2, r3, #3
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	4934      	ldr	r1, [pc, #208]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006420:	4313      	orrs	r3, r2
 8006422:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006424:	f7fb faf0 	bl	8001a08 <HAL_GetTick>
 8006428:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800642a:	e00a      	b.n	8006442 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800642c:	f7fb faec 	bl	8001a08 <HAL_GetTick>
 8006430:	4602      	mov	r2, r0
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	1ad3      	subs	r3, r2, r3
 8006436:	f241 3288 	movw	r2, #5000	@ 0x1388
 800643a:	4293      	cmp	r3, r2
 800643c:	d901      	bls.n	8006442 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800643e:	2303      	movs	r3, #3
 8006440:	e04f      	b.n	80064e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006442:	4b2b      	ldr	r3, [pc, #172]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006444:	689b      	ldr	r3, [r3, #8]
 8006446:	f003 020c 	and.w	r2, r3, #12
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	009b      	lsls	r3, r3, #2
 8006450:	429a      	cmp	r2, r3
 8006452:	d1eb      	bne.n	800642c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006454:	4b25      	ldr	r3, [pc, #148]	@ (80064ec <HAL_RCC_ClockConfig+0x1b8>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f003 0307 	and.w	r3, r3, #7
 800645c:	683a      	ldr	r2, [r7, #0]
 800645e:	429a      	cmp	r2, r3
 8006460:	d20c      	bcs.n	800647c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006462:	4b22      	ldr	r3, [pc, #136]	@ (80064ec <HAL_RCC_ClockConfig+0x1b8>)
 8006464:	683a      	ldr	r2, [r7, #0]
 8006466:	b2d2      	uxtb	r2, r2
 8006468:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800646a:	4b20      	ldr	r3, [pc, #128]	@ (80064ec <HAL_RCC_ClockConfig+0x1b8>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f003 0307 	and.w	r3, r3, #7
 8006472:	683a      	ldr	r2, [r7, #0]
 8006474:	429a      	cmp	r2, r3
 8006476:	d001      	beq.n	800647c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	e032      	b.n	80064e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 0304 	and.w	r3, r3, #4
 8006484:	2b00      	cmp	r3, #0
 8006486:	d008      	beq.n	800649a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006488:	4b19      	ldr	r3, [pc, #100]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 800648a:	689b      	ldr	r3, [r3, #8]
 800648c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	68db      	ldr	r3, [r3, #12]
 8006494:	4916      	ldr	r1, [pc, #88]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006496:	4313      	orrs	r3, r2
 8006498:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f003 0308 	and.w	r3, r3, #8
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d009      	beq.n	80064ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80064a6:	4b12      	ldr	r3, [pc, #72]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	691b      	ldr	r3, [r3, #16]
 80064b2:	00db      	lsls	r3, r3, #3
 80064b4:	490e      	ldr	r1, [pc, #56]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 80064b6:	4313      	orrs	r3, r2
 80064b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80064ba:	f000 f821 	bl	8006500 <HAL_RCC_GetSysClockFreq>
 80064be:	4602      	mov	r2, r0
 80064c0:	4b0b      	ldr	r3, [pc, #44]	@ (80064f0 <HAL_RCC_ClockConfig+0x1bc>)
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	091b      	lsrs	r3, r3, #4
 80064c6:	f003 030f 	and.w	r3, r3, #15
 80064ca:	490a      	ldr	r1, [pc, #40]	@ (80064f4 <HAL_RCC_ClockConfig+0x1c0>)
 80064cc:	5ccb      	ldrb	r3, [r1, r3]
 80064ce:	fa22 f303 	lsr.w	r3, r2, r3
 80064d2:	4a09      	ldr	r2, [pc, #36]	@ (80064f8 <HAL_RCC_ClockConfig+0x1c4>)
 80064d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80064d6:	4b09      	ldr	r3, [pc, #36]	@ (80064fc <HAL_RCC_ClockConfig+0x1c8>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4618      	mov	r0, r3
 80064dc:	f7fb fa50 	bl	8001980 <HAL_InitTick>

  return HAL_OK;
 80064e0:	2300      	movs	r3, #0
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3710      	adds	r7, #16
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	bf00      	nop
 80064ec:	40023c00 	.word	0x40023c00
 80064f0:	40023800 	.word	0x40023800
 80064f4:	080090f0 	.word	0x080090f0
 80064f8:	20000010 	.word	0x20000010
 80064fc:	20000014 	.word	0x20000014

08006500 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006500:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006504:	b094      	sub	sp, #80	@ 0x50
 8006506:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006508:	2300      	movs	r3, #0
 800650a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800650c:	2300      	movs	r3, #0
 800650e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006510:	2300      	movs	r3, #0
 8006512:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006514:	2300      	movs	r3, #0
 8006516:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006518:	4b79      	ldr	r3, [pc, #484]	@ (8006700 <HAL_RCC_GetSysClockFreq+0x200>)
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	f003 030c 	and.w	r3, r3, #12
 8006520:	2b08      	cmp	r3, #8
 8006522:	d00d      	beq.n	8006540 <HAL_RCC_GetSysClockFreq+0x40>
 8006524:	2b08      	cmp	r3, #8
 8006526:	f200 80e1 	bhi.w	80066ec <HAL_RCC_GetSysClockFreq+0x1ec>
 800652a:	2b00      	cmp	r3, #0
 800652c:	d002      	beq.n	8006534 <HAL_RCC_GetSysClockFreq+0x34>
 800652e:	2b04      	cmp	r3, #4
 8006530:	d003      	beq.n	800653a <HAL_RCC_GetSysClockFreq+0x3a>
 8006532:	e0db      	b.n	80066ec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006534:	4b73      	ldr	r3, [pc, #460]	@ (8006704 <HAL_RCC_GetSysClockFreq+0x204>)
 8006536:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006538:	e0db      	b.n	80066f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800653a:	4b73      	ldr	r3, [pc, #460]	@ (8006708 <HAL_RCC_GetSysClockFreq+0x208>)
 800653c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800653e:	e0d8      	b.n	80066f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006540:	4b6f      	ldr	r3, [pc, #444]	@ (8006700 <HAL_RCC_GetSysClockFreq+0x200>)
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006548:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800654a:	4b6d      	ldr	r3, [pc, #436]	@ (8006700 <HAL_RCC_GetSysClockFreq+0x200>)
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006552:	2b00      	cmp	r3, #0
 8006554:	d063      	beq.n	800661e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006556:	4b6a      	ldr	r3, [pc, #424]	@ (8006700 <HAL_RCC_GetSysClockFreq+0x200>)
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	099b      	lsrs	r3, r3, #6
 800655c:	2200      	movs	r2, #0
 800655e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006560:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006564:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006568:	633b      	str	r3, [r7, #48]	@ 0x30
 800656a:	2300      	movs	r3, #0
 800656c:	637b      	str	r3, [r7, #52]	@ 0x34
 800656e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006572:	4622      	mov	r2, r4
 8006574:	462b      	mov	r3, r5
 8006576:	f04f 0000 	mov.w	r0, #0
 800657a:	f04f 0100 	mov.w	r1, #0
 800657e:	0159      	lsls	r1, r3, #5
 8006580:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006584:	0150      	lsls	r0, r2, #5
 8006586:	4602      	mov	r2, r0
 8006588:	460b      	mov	r3, r1
 800658a:	4621      	mov	r1, r4
 800658c:	1a51      	subs	r1, r2, r1
 800658e:	6139      	str	r1, [r7, #16]
 8006590:	4629      	mov	r1, r5
 8006592:	eb63 0301 	sbc.w	r3, r3, r1
 8006596:	617b      	str	r3, [r7, #20]
 8006598:	f04f 0200 	mov.w	r2, #0
 800659c:	f04f 0300 	mov.w	r3, #0
 80065a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80065a4:	4659      	mov	r1, fp
 80065a6:	018b      	lsls	r3, r1, #6
 80065a8:	4651      	mov	r1, sl
 80065aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80065ae:	4651      	mov	r1, sl
 80065b0:	018a      	lsls	r2, r1, #6
 80065b2:	4651      	mov	r1, sl
 80065b4:	ebb2 0801 	subs.w	r8, r2, r1
 80065b8:	4659      	mov	r1, fp
 80065ba:	eb63 0901 	sbc.w	r9, r3, r1
 80065be:	f04f 0200 	mov.w	r2, #0
 80065c2:	f04f 0300 	mov.w	r3, #0
 80065c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80065ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80065ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80065d2:	4690      	mov	r8, r2
 80065d4:	4699      	mov	r9, r3
 80065d6:	4623      	mov	r3, r4
 80065d8:	eb18 0303 	adds.w	r3, r8, r3
 80065dc:	60bb      	str	r3, [r7, #8]
 80065de:	462b      	mov	r3, r5
 80065e0:	eb49 0303 	adc.w	r3, r9, r3
 80065e4:	60fb      	str	r3, [r7, #12]
 80065e6:	f04f 0200 	mov.w	r2, #0
 80065ea:	f04f 0300 	mov.w	r3, #0
 80065ee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80065f2:	4629      	mov	r1, r5
 80065f4:	024b      	lsls	r3, r1, #9
 80065f6:	4621      	mov	r1, r4
 80065f8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80065fc:	4621      	mov	r1, r4
 80065fe:	024a      	lsls	r2, r1, #9
 8006600:	4610      	mov	r0, r2
 8006602:	4619      	mov	r1, r3
 8006604:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006606:	2200      	movs	r2, #0
 8006608:	62bb      	str	r3, [r7, #40]	@ 0x28
 800660a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800660c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006610:	f7f9 fe3a 	bl	8000288 <__aeabi_uldivmod>
 8006614:	4602      	mov	r2, r0
 8006616:	460b      	mov	r3, r1
 8006618:	4613      	mov	r3, r2
 800661a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800661c:	e058      	b.n	80066d0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800661e:	4b38      	ldr	r3, [pc, #224]	@ (8006700 <HAL_RCC_GetSysClockFreq+0x200>)
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	099b      	lsrs	r3, r3, #6
 8006624:	2200      	movs	r2, #0
 8006626:	4618      	mov	r0, r3
 8006628:	4611      	mov	r1, r2
 800662a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800662e:	623b      	str	r3, [r7, #32]
 8006630:	2300      	movs	r3, #0
 8006632:	627b      	str	r3, [r7, #36]	@ 0x24
 8006634:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006638:	4642      	mov	r2, r8
 800663a:	464b      	mov	r3, r9
 800663c:	f04f 0000 	mov.w	r0, #0
 8006640:	f04f 0100 	mov.w	r1, #0
 8006644:	0159      	lsls	r1, r3, #5
 8006646:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800664a:	0150      	lsls	r0, r2, #5
 800664c:	4602      	mov	r2, r0
 800664e:	460b      	mov	r3, r1
 8006650:	4641      	mov	r1, r8
 8006652:	ebb2 0a01 	subs.w	sl, r2, r1
 8006656:	4649      	mov	r1, r9
 8006658:	eb63 0b01 	sbc.w	fp, r3, r1
 800665c:	f04f 0200 	mov.w	r2, #0
 8006660:	f04f 0300 	mov.w	r3, #0
 8006664:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006668:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800666c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006670:	ebb2 040a 	subs.w	r4, r2, sl
 8006674:	eb63 050b 	sbc.w	r5, r3, fp
 8006678:	f04f 0200 	mov.w	r2, #0
 800667c:	f04f 0300 	mov.w	r3, #0
 8006680:	00eb      	lsls	r3, r5, #3
 8006682:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006686:	00e2      	lsls	r2, r4, #3
 8006688:	4614      	mov	r4, r2
 800668a:	461d      	mov	r5, r3
 800668c:	4643      	mov	r3, r8
 800668e:	18e3      	adds	r3, r4, r3
 8006690:	603b      	str	r3, [r7, #0]
 8006692:	464b      	mov	r3, r9
 8006694:	eb45 0303 	adc.w	r3, r5, r3
 8006698:	607b      	str	r3, [r7, #4]
 800669a:	f04f 0200 	mov.w	r2, #0
 800669e:	f04f 0300 	mov.w	r3, #0
 80066a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80066a6:	4629      	mov	r1, r5
 80066a8:	028b      	lsls	r3, r1, #10
 80066aa:	4621      	mov	r1, r4
 80066ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80066b0:	4621      	mov	r1, r4
 80066b2:	028a      	lsls	r2, r1, #10
 80066b4:	4610      	mov	r0, r2
 80066b6:	4619      	mov	r1, r3
 80066b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80066ba:	2200      	movs	r2, #0
 80066bc:	61bb      	str	r3, [r7, #24]
 80066be:	61fa      	str	r2, [r7, #28]
 80066c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80066c4:	f7f9 fde0 	bl	8000288 <__aeabi_uldivmod>
 80066c8:	4602      	mov	r2, r0
 80066ca:	460b      	mov	r3, r1
 80066cc:	4613      	mov	r3, r2
 80066ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80066d0:	4b0b      	ldr	r3, [pc, #44]	@ (8006700 <HAL_RCC_GetSysClockFreq+0x200>)
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	0c1b      	lsrs	r3, r3, #16
 80066d6:	f003 0303 	and.w	r3, r3, #3
 80066da:	3301      	adds	r3, #1
 80066dc:	005b      	lsls	r3, r3, #1
 80066de:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80066e0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80066e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80066e8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80066ea:	e002      	b.n	80066f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80066ec:	4b05      	ldr	r3, [pc, #20]	@ (8006704 <HAL_RCC_GetSysClockFreq+0x204>)
 80066ee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80066f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80066f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3750      	adds	r7, #80	@ 0x50
 80066f8:	46bd      	mov	sp, r7
 80066fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80066fe:	bf00      	nop
 8006700:	40023800 	.word	0x40023800
 8006704:	00f42400 	.word	0x00f42400
 8006708:	007a1200 	.word	0x007a1200

0800670c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800670c:	b480      	push	{r7}
 800670e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006710:	4b03      	ldr	r3, [pc, #12]	@ (8006720 <HAL_RCC_GetHCLKFreq+0x14>)
 8006712:	681b      	ldr	r3, [r3, #0]
}
 8006714:	4618      	mov	r0, r3
 8006716:	46bd      	mov	sp, r7
 8006718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671c:	4770      	bx	lr
 800671e:	bf00      	nop
 8006720:	20000010 	.word	0x20000010

08006724 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006728:	f7ff fff0 	bl	800670c <HAL_RCC_GetHCLKFreq>
 800672c:	4602      	mov	r2, r0
 800672e:	4b05      	ldr	r3, [pc, #20]	@ (8006744 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006730:	689b      	ldr	r3, [r3, #8]
 8006732:	0a9b      	lsrs	r3, r3, #10
 8006734:	f003 0307 	and.w	r3, r3, #7
 8006738:	4903      	ldr	r1, [pc, #12]	@ (8006748 <HAL_RCC_GetPCLK1Freq+0x24>)
 800673a:	5ccb      	ldrb	r3, [r1, r3]
 800673c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006740:	4618      	mov	r0, r3
 8006742:	bd80      	pop	{r7, pc}
 8006744:	40023800 	.word	0x40023800
 8006748:	08009100 	.word	0x08009100

0800674c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006750:	f7ff ffdc 	bl	800670c <HAL_RCC_GetHCLKFreq>
 8006754:	4602      	mov	r2, r0
 8006756:	4b05      	ldr	r3, [pc, #20]	@ (800676c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	0b5b      	lsrs	r3, r3, #13
 800675c:	f003 0307 	and.w	r3, r3, #7
 8006760:	4903      	ldr	r1, [pc, #12]	@ (8006770 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006762:	5ccb      	ldrb	r3, [r1, r3]
 8006764:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006768:	4618      	mov	r0, r3
 800676a:	bd80      	pop	{r7, pc}
 800676c:	40023800 	.word	0x40023800
 8006770:	08009100 	.word	0x08009100

08006774 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b086      	sub	sp, #24
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800677c:	2300      	movs	r3, #0
 800677e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006780:	2300      	movs	r3, #0
 8006782:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f003 0301 	and.w	r3, r3, #1
 800678c:	2b00      	cmp	r3, #0
 800678e:	d105      	bne.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006798:	2b00      	cmp	r3, #0
 800679a:	d035      	beq.n	8006808 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800679c:	4b62      	ldr	r3, [pc, #392]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800679e:	2200      	movs	r2, #0
 80067a0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80067a2:	f7fb f931 	bl	8001a08 <HAL_GetTick>
 80067a6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80067a8:	e008      	b.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80067aa:	f7fb f92d 	bl	8001a08 <HAL_GetTick>
 80067ae:	4602      	mov	r2, r0
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	1ad3      	subs	r3, r2, r3
 80067b4:	2b02      	cmp	r3, #2
 80067b6:	d901      	bls.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80067b8:	2303      	movs	r3, #3
 80067ba:	e0b0      	b.n	800691e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80067bc:	4b5b      	ldr	r3, [pc, #364]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d1f0      	bne.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	019a      	lsls	r2, r3, #6
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	071b      	lsls	r3, r3, #28
 80067d4:	4955      	ldr	r1, [pc, #340]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80067d6:	4313      	orrs	r3, r2
 80067d8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80067dc:	4b52      	ldr	r3, [pc, #328]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80067de:	2201      	movs	r2, #1
 80067e0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80067e2:	f7fb f911 	bl	8001a08 <HAL_GetTick>
 80067e6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80067e8:	e008      	b.n	80067fc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80067ea:	f7fb f90d 	bl	8001a08 <HAL_GetTick>
 80067ee:	4602      	mov	r2, r0
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	1ad3      	subs	r3, r2, r3
 80067f4:	2b02      	cmp	r3, #2
 80067f6:	d901      	bls.n	80067fc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80067f8:	2303      	movs	r3, #3
 80067fa:	e090      	b.n	800691e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80067fc:	4b4b      	ldr	r3, [pc, #300]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006804:	2b00      	cmp	r3, #0
 8006806:	d0f0      	beq.n	80067ea <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f003 0302 	and.w	r3, r3, #2
 8006810:	2b00      	cmp	r3, #0
 8006812:	f000 8083 	beq.w	800691c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006816:	2300      	movs	r3, #0
 8006818:	60fb      	str	r3, [r7, #12]
 800681a:	4b44      	ldr	r3, [pc, #272]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800681c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800681e:	4a43      	ldr	r2, [pc, #268]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006820:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006824:	6413      	str	r3, [r2, #64]	@ 0x40
 8006826:	4b41      	ldr	r3, [pc, #260]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800682a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800682e:	60fb      	str	r3, [r7, #12]
 8006830:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006832:	4b3f      	ldr	r3, [pc, #252]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a3e      	ldr	r2, [pc, #248]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006838:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800683c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800683e:	f7fb f8e3 	bl	8001a08 <HAL_GetTick>
 8006842:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006844:	e008      	b.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006846:	f7fb f8df 	bl	8001a08 <HAL_GetTick>
 800684a:	4602      	mov	r2, r0
 800684c:	697b      	ldr	r3, [r7, #20]
 800684e:	1ad3      	subs	r3, r2, r3
 8006850:	2b02      	cmp	r3, #2
 8006852:	d901      	bls.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006854:	2303      	movs	r3, #3
 8006856:	e062      	b.n	800691e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006858:	4b35      	ldr	r3, [pc, #212]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006860:	2b00      	cmp	r3, #0
 8006862:	d0f0      	beq.n	8006846 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006864:	4b31      	ldr	r3, [pc, #196]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006866:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006868:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800686c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d02f      	beq.n	80068d4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	68db      	ldr	r3, [r3, #12]
 8006878:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800687c:	693a      	ldr	r2, [r7, #16]
 800687e:	429a      	cmp	r2, r3
 8006880:	d028      	beq.n	80068d4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006882:	4b2a      	ldr	r3, [pc, #168]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006884:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006886:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800688a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800688c:	4b29      	ldr	r3, [pc, #164]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800688e:	2201      	movs	r2, #1
 8006890:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006892:	4b28      	ldr	r3, [pc, #160]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006894:	2200      	movs	r2, #0
 8006896:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006898:	4a24      	ldr	r2, [pc, #144]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800689e:	4b23      	ldr	r3, [pc, #140]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80068a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068a2:	f003 0301 	and.w	r3, r3, #1
 80068a6:	2b01      	cmp	r3, #1
 80068a8:	d114      	bne.n	80068d4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80068aa:	f7fb f8ad 	bl	8001a08 <HAL_GetTick>
 80068ae:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068b0:	e00a      	b.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068b2:	f7fb f8a9 	bl	8001a08 <HAL_GetTick>
 80068b6:	4602      	mov	r2, r0
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	1ad3      	subs	r3, r2, r3
 80068bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d901      	bls.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80068c4:	2303      	movs	r3, #3
 80068c6:	e02a      	b.n	800691e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068c8:	4b18      	ldr	r3, [pc, #96]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80068ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068cc:	f003 0302 	and.w	r3, r3, #2
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d0ee      	beq.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	68db      	ldr	r3, [r3, #12]
 80068d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80068e0:	d10d      	bne.n	80068fe <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80068e2:	4b12      	ldr	r3, [pc, #72]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80068e4:	689b      	ldr	r3, [r3, #8]
 80068e6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	68db      	ldr	r3, [r3, #12]
 80068ee:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80068f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068f6:	490d      	ldr	r1, [pc, #52]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80068f8:	4313      	orrs	r3, r2
 80068fa:	608b      	str	r3, [r1, #8]
 80068fc:	e005      	b.n	800690a <HAL_RCCEx_PeriphCLKConfig+0x196>
 80068fe:	4b0b      	ldr	r3, [pc, #44]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006900:	689b      	ldr	r3, [r3, #8]
 8006902:	4a0a      	ldr	r2, [pc, #40]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006904:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006908:	6093      	str	r3, [r2, #8]
 800690a:	4b08      	ldr	r3, [pc, #32]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800690c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	68db      	ldr	r3, [r3, #12]
 8006912:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006916:	4905      	ldr	r1, [pc, #20]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006918:	4313      	orrs	r3, r2
 800691a:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800691c:	2300      	movs	r3, #0
}
 800691e:	4618      	mov	r0, r3
 8006920:	3718      	adds	r7, #24
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
 8006926:	bf00      	nop
 8006928:	42470068 	.word	0x42470068
 800692c:	40023800 	.word	0x40023800
 8006930:	40007000 	.word	0x40007000
 8006934:	42470e40 	.word	0x42470e40

08006938 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006938:	b480      	push	{r7}
 800693a:	b087      	sub	sp, #28
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006940:	2300      	movs	r3, #0
 8006942:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006944:	2300      	movs	r3, #0
 8006946:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006948:	2300      	movs	r3, #0
 800694a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800694c:	2300      	movs	r3, #0
 800694e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2b01      	cmp	r3, #1
 8006954:	d13f      	bne.n	80069d6 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006956:	4b24      	ldr	r3, [pc, #144]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800695e:	60fb      	str	r3, [r7, #12]
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d006      	beq.n	8006974 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800696c:	d12f      	bne.n	80069ce <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800696e:	4b1f      	ldr	r3, [pc, #124]	@ (80069ec <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006970:	617b      	str	r3, [r7, #20]
          break;
 8006972:	e02f      	b.n	80069d4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006974:	4b1c      	ldr	r3, [pc, #112]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800697c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006980:	d108      	bne.n	8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006982:	4b19      	ldr	r3, [pc, #100]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800698a:	4a19      	ldr	r2, [pc, #100]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800698c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006990:	613b      	str	r3, [r7, #16]
 8006992:	e007      	b.n	80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006994:	4b14      	ldr	r3, [pc, #80]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800699c:	4a15      	ldr	r2, [pc, #84]	@ (80069f4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800699e:	fbb2 f3f3 	udiv	r3, r2, r3
 80069a2:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80069a4:	4b10      	ldr	r3, [pc, #64]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80069a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80069aa:	099b      	lsrs	r3, r3, #6
 80069ac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	fb02 f303 	mul.w	r3, r2, r3
 80069b6:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80069b8:	4b0b      	ldr	r3, [pc, #44]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80069ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80069be:	0f1b      	lsrs	r3, r3, #28
 80069c0:	f003 0307 	and.w	r3, r3, #7
 80069c4:	68ba      	ldr	r2, [r7, #8]
 80069c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80069ca:	617b      	str	r3, [r7, #20]
          break;
 80069cc:	e002      	b.n	80069d4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80069ce:	2300      	movs	r3, #0
 80069d0:	617b      	str	r3, [r7, #20]
          break;
 80069d2:	bf00      	nop
        }
      }
      break;
 80069d4:	e000      	b.n	80069d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80069d6:	bf00      	nop
    }
  }
  return frequency;
 80069d8:	697b      	ldr	r3, [r7, #20]
}
 80069da:	4618      	mov	r0, r3
 80069dc:	371c      	adds	r7, #28
 80069de:	46bd      	mov	sp, r7
 80069e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e4:	4770      	bx	lr
 80069e6:	bf00      	nop
 80069e8:	40023800 	.word	0x40023800
 80069ec:	00bb8000 	.word	0x00bb8000
 80069f0:	007a1200 	.word	0x007a1200
 80069f4:	00f42400 	.word	0x00f42400

080069f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b082      	sub	sp, #8
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d101      	bne.n	8006a0a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e07b      	b.n	8006b02 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d108      	bne.n	8006a24 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a1a:	d009      	beq.n	8006a30 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	61da      	str	r2, [r3, #28]
 8006a22:	e005      	b.n	8006a30 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2200      	movs	r2, #0
 8006a28:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006a3c:	b2db      	uxtb	r3, r3
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d106      	bne.n	8006a50 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2200      	movs	r2, #0
 8006a46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	f7fa fd5e 	bl	800150c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2202      	movs	r2, #2
 8006a54:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	681a      	ldr	r2, [r3, #0]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a66:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006a78:	431a      	orrs	r2, r3
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	68db      	ldr	r3, [r3, #12]
 8006a7e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a82:	431a      	orrs	r2, r3
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	691b      	ldr	r3, [r3, #16]
 8006a88:	f003 0302 	and.w	r3, r3, #2
 8006a8c:	431a      	orrs	r2, r3
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	695b      	ldr	r3, [r3, #20]
 8006a92:	f003 0301 	and.w	r3, r3, #1
 8006a96:	431a      	orrs	r2, r3
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	699b      	ldr	r3, [r3, #24]
 8006a9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006aa0:	431a      	orrs	r2, r3
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	69db      	ldr	r3, [r3, #28]
 8006aa6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006aaa:	431a      	orrs	r2, r3
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6a1b      	ldr	r3, [r3, #32]
 8006ab0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ab4:	ea42 0103 	orr.w	r1, r2, r3
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006abc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	430a      	orrs	r2, r1
 8006ac6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	699b      	ldr	r3, [r3, #24]
 8006acc:	0c1b      	lsrs	r3, r3, #16
 8006ace:	f003 0104 	and.w	r1, r3, #4
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ad6:	f003 0210 	and.w	r2, r3, #16
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	430a      	orrs	r2, r1
 8006ae0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	69da      	ldr	r2, [r3, #28]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006af0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2200      	movs	r2, #0
 8006af6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2201      	movs	r2, #1
 8006afc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006b00:	2300      	movs	r3, #0
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3708      	adds	r7, #8
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}

08006b0a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006b0a:	b580      	push	{r7, lr}
 8006b0c:	b082      	sub	sp, #8
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d101      	bne.n	8006b1c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006b18:	2301      	movs	r3, #1
 8006b1a:	e041      	b.n	8006ba0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b22:	b2db      	uxtb	r3, r3
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d106      	bne.n	8006b36 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	f7fa fe11 	bl	8001758 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2202      	movs	r2, #2
 8006b3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681a      	ldr	r2, [r3, #0]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	3304      	adds	r3, #4
 8006b46:	4619      	mov	r1, r3
 8006b48:	4610      	mov	r0, r2
 8006b4a:	f000 f95d 	bl	8006e08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2201      	movs	r2, #1
 8006b52:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2201      	movs	r2, #1
 8006b5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2201      	movs	r2, #1
 8006b62:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2201      	movs	r2, #1
 8006b6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2201      	movs	r2, #1
 8006b72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2201      	movs	r2, #1
 8006b7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2201      	movs	r2, #1
 8006b82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2201      	movs	r2, #1
 8006b8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2201      	movs	r2, #1
 8006b92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2201      	movs	r2, #1
 8006b9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006b9e:	2300      	movs	r3, #0
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	3708      	adds	r7, #8
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bd80      	pop	{r7, pc}

08006ba8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b085      	sub	sp, #20
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006bb6:	b2db      	uxtb	r3, r3
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d001      	beq.n	8006bc0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	e046      	b.n	8006c4e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2202      	movs	r2, #2
 8006bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a23      	ldr	r2, [pc, #140]	@ (8006c5c <HAL_TIM_Base_Start+0xb4>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d022      	beq.n	8006c18 <HAL_TIM_Base_Start+0x70>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bda:	d01d      	beq.n	8006c18 <HAL_TIM_Base_Start+0x70>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a1f      	ldr	r2, [pc, #124]	@ (8006c60 <HAL_TIM_Base_Start+0xb8>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d018      	beq.n	8006c18 <HAL_TIM_Base_Start+0x70>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	4a1e      	ldr	r2, [pc, #120]	@ (8006c64 <HAL_TIM_Base_Start+0xbc>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d013      	beq.n	8006c18 <HAL_TIM_Base_Start+0x70>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a1c      	ldr	r2, [pc, #112]	@ (8006c68 <HAL_TIM_Base_Start+0xc0>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d00e      	beq.n	8006c18 <HAL_TIM_Base_Start+0x70>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	4a1b      	ldr	r2, [pc, #108]	@ (8006c6c <HAL_TIM_Base_Start+0xc4>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d009      	beq.n	8006c18 <HAL_TIM_Base_Start+0x70>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a19      	ldr	r2, [pc, #100]	@ (8006c70 <HAL_TIM_Base_Start+0xc8>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d004      	beq.n	8006c18 <HAL_TIM_Base_Start+0x70>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a18      	ldr	r2, [pc, #96]	@ (8006c74 <HAL_TIM_Base_Start+0xcc>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d111      	bne.n	8006c3c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	689b      	ldr	r3, [r3, #8]
 8006c1e:	f003 0307 	and.w	r3, r3, #7
 8006c22:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	2b06      	cmp	r3, #6
 8006c28:	d010      	beq.n	8006c4c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	681a      	ldr	r2, [r3, #0]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f042 0201 	orr.w	r2, r2, #1
 8006c38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c3a:	e007      	b.n	8006c4c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	681a      	ldr	r2, [r3, #0]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f042 0201 	orr.w	r2, r2, #1
 8006c4a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006c4c:	2300      	movs	r3, #0
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3714      	adds	r7, #20
 8006c52:	46bd      	mov	sp, r7
 8006c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c58:	4770      	bx	lr
 8006c5a:	bf00      	nop
 8006c5c:	40010000 	.word	0x40010000
 8006c60:	40000400 	.word	0x40000400
 8006c64:	40000800 	.word	0x40000800
 8006c68:	40000c00 	.word	0x40000c00
 8006c6c:	40010400 	.word	0x40010400
 8006c70:	40014000 	.word	0x40014000
 8006c74:	40001800 	.word	0x40001800

08006c78 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b084      	sub	sp, #16
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
 8006c80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c82:	2300      	movs	r3, #0
 8006c84:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c8c:	2b01      	cmp	r3, #1
 8006c8e:	d101      	bne.n	8006c94 <HAL_TIM_ConfigClockSource+0x1c>
 8006c90:	2302      	movs	r3, #2
 8006c92:	e0b4      	b.n	8006dfe <HAL_TIM_ConfigClockSource+0x186>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2201      	movs	r2, #1
 8006c98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2202      	movs	r2, #2
 8006ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	689b      	ldr	r3, [r3, #8]
 8006caa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006cb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006cba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	68ba      	ldr	r2, [r7, #8]
 8006cc2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ccc:	d03e      	beq.n	8006d4c <HAL_TIM_ConfigClockSource+0xd4>
 8006cce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cd2:	f200 8087 	bhi.w	8006de4 <HAL_TIM_ConfigClockSource+0x16c>
 8006cd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cda:	f000 8086 	beq.w	8006dea <HAL_TIM_ConfigClockSource+0x172>
 8006cde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ce2:	d87f      	bhi.n	8006de4 <HAL_TIM_ConfigClockSource+0x16c>
 8006ce4:	2b70      	cmp	r3, #112	@ 0x70
 8006ce6:	d01a      	beq.n	8006d1e <HAL_TIM_ConfigClockSource+0xa6>
 8006ce8:	2b70      	cmp	r3, #112	@ 0x70
 8006cea:	d87b      	bhi.n	8006de4 <HAL_TIM_ConfigClockSource+0x16c>
 8006cec:	2b60      	cmp	r3, #96	@ 0x60
 8006cee:	d050      	beq.n	8006d92 <HAL_TIM_ConfigClockSource+0x11a>
 8006cf0:	2b60      	cmp	r3, #96	@ 0x60
 8006cf2:	d877      	bhi.n	8006de4 <HAL_TIM_ConfigClockSource+0x16c>
 8006cf4:	2b50      	cmp	r3, #80	@ 0x50
 8006cf6:	d03c      	beq.n	8006d72 <HAL_TIM_ConfigClockSource+0xfa>
 8006cf8:	2b50      	cmp	r3, #80	@ 0x50
 8006cfa:	d873      	bhi.n	8006de4 <HAL_TIM_ConfigClockSource+0x16c>
 8006cfc:	2b40      	cmp	r3, #64	@ 0x40
 8006cfe:	d058      	beq.n	8006db2 <HAL_TIM_ConfigClockSource+0x13a>
 8006d00:	2b40      	cmp	r3, #64	@ 0x40
 8006d02:	d86f      	bhi.n	8006de4 <HAL_TIM_ConfigClockSource+0x16c>
 8006d04:	2b30      	cmp	r3, #48	@ 0x30
 8006d06:	d064      	beq.n	8006dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8006d08:	2b30      	cmp	r3, #48	@ 0x30
 8006d0a:	d86b      	bhi.n	8006de4 <HAL_TIM_ConfigClockSource+0x16c>
 8006d0c:	2b20      	cmp	r3, #32
 8006d0e:	d060      	beq.n	8006dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8006d10:	2b20      	cmp	r3, #32
 8006d12:	d867      	bhi.n	8006de4 <HAL_TIM_ConfigClockSource+0x16c>
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d05c      	beq.n	8006dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8006d18:	2b10      	cmp	r3, #16
 8006d1a:	d05a      	beq.n	8006dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8006d1c:	e062      	b.n	8006de4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006d2e:	f000 f991 	bl	8007054 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	689b      	ldr	r3, [r3, #8]
 8006d38:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006d40:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	68ba      	ldr	r2, [r7, #8]
 8006d48:	609a      	str	r2, [r3, #8]
      break;
 8006d4a:	e04f      	b.n	8006dec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006d5c:	f000 f97a 	bl	8007054 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	689a      	ldr	r2, [r3, #8]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006d6e:	609a      	str	r2, [r3, #8]
      break;
 8006d70:	e03c      	b.n	8006dec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d7e:	461a      	mov	r2, r3
 8006d80:	f000 f8ee 	bl	8006f60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	2150      	movs	r1, #80	@ 0x50
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	f000 f947 	bl	800701e <TIM_ITRx_SetConfig>
      break;
 8006d90:	e02c      	b.n	8006dec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d9e:	461a      	mov	r2, r3
 8006da0:	f000 f90d 	bl	8006fbe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	2160      	movs	r1, #96	@ 0x60
 8006daa:	4618      	mov	r0, r3
 8006dac:	f000 f937 	bl	800701e <TIM_ITRx_SetConfig>
      break;
 8006db0:	e01c      	b.n	8006dec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dbe:	461a      	mov	r2, r3
 8006dc0:	f000 f8ce 	bl	8006f60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	2140      	movs	r1, #64	@ 0x40
 8006dca:	4618      	mov	r0, r3
 8006dcc:	f000 f927 	bl	800701e <TIM_ITRx_SetConfig>
      break;
 8006dd0:	e00c      	b.n	8006dec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681a      	ldr	r2, [r3, #0]
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	4619      	mov	r1, r3
 8006ddc:	4610      	mov	r0, r2
 8006dde:	f000 f91e 	bl	800701e <TIM_ITRx_SetConfig>
      break;
 8006de2:	e003      	b.n	8006dec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006de4:	2301      	movs	r3, #1
 8006de6:	73fb      	strb	r3, [r7, #15]
      break;
 8006de8:	e000      	b.n	8006dec <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006dea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2201      	movs	r2, #1
 8006df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2200      	movs	r2, #0
 8006df8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dfe:	4618      	mov	r0, r3
 8006e00:	3710      	adds	r7, #16
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}
	...

08006e08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b085      	sub	sp, #20
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
 8006e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	4a46      	ldr	r2, [pc, #280]	@ (8006f34 <TIM_Base_SetConfig+0x12c>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d013      	beq.n	8006e48 <TIM_Base_SetConfig+0x40>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e26:	d00f      	beq.n	8006e48 <TIM_Base_SetConfig+0x40>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	4a43      	ldr	r2, [pc, #268]	@ (8006f38 <TIM_Base_SetConfig+0x130>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d00b      	beq.n	8006e48 <TIM_Base_SetConfig+0x40>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	4a42      	ldr	r2, [pc, #264]	@ (8006f3c <TIM_Base_SetConfig+0x134>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d007      	beq.n	8006e48 <TIM_Base_SetConfig+0x40>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	4a41      	ldr	r2, [pc, #260]	@ (8006f40 <TIM_Base_SetConfig+0x138>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d003      	beq.n	8006e48 <TIM_Base_SetConfig+0x40>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	4a40      	ldr	r2, [pc, #256]	@ (8006f44 <TIM_Base_SetConfig+0x13c>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d108      	bne.n	8006e5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	68fa      	ldr	r2, [r7, #12]
 8006e56:	4313      	orrs	r3, r2
 8006e58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	4a35      	ldr	r2, [pc, #212]	@ (8006f34 <TIM_Base_SetConfig+0x12c>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d02b      	beq.n	8006eba <TIM_Base_SetConfig+0xb2>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e68:	d027      	beq.n	8006eba <TIM_Base_SetConfig+0xb2>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	4a32      	ldr	r2, [pc, #200]	@ (8006f38 <TIM_Base_SetConfig+0x130>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d023      	beq.n	8006eba <TIM_Base_SetConfig+0xb2>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	4a31      	ldr	r2, [pc, #196]	@ (8006f3c <TIM_Base_SetConfig+0x134>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d01f      	beq.n	8006eba <TIM_Base_SetConfig+0xb2>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	4a30      	ldr	r2, [pc, #192]	@ (8006f40 <TIM_Base_SetConfig+0x138>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d01b      	beq.n	8006eba <TIM_Base_SetConfig+0xb2>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	4a2f      	ldr	r2, [pc, #188]	@ (8006f44 <TIM_Base_SetConfig+0x13c>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d017      	beq.n	8006eba <TIM_Base_SetConfig+0xb2>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	4a2e      	ldr	r2, [pc, #184]	@ (8006f48 <TIM_Base_SetConfig+0x140>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d013      	beq.n	8006eba <TIM_Base_SetConfig+0xb2>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	4a2d      	ldr	r2, [pc, #180]	@ (8006f4c <TIM_Base_SetConfig+0x144>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d00f      	beq.n	8006eba <TIM_Base_SetConfig+0xb2>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	4a2c      	ldr	r2, [pc, #176]	@ (8006f50 <TIM_Base_SetConfig+0x148>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d00b      	beq.n	8006eba <TIM_Base_SetConfig+0xb2>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	4a2b      	ldr	r2, [pc, #172]	@ (8006f54 <TIM_Base_SetConfig+0x14c>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d007      	beq.n	8006eba <TIM_Base_SetConfig+0xb2>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	4a2a      	ldr	r2, [pc, #168]	@ (8006f58 <TIM_Base_SetConfig+0x150>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d003      	beq.n	8006eba <TIM_Base_SetConfig+0xb2>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	4a29      	ldr	r2, [pc, #164]	@ (8006f5c <TIM_Base_SetConfig+0x154>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d108      	bne.n	8006ecc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ec0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	68db      	ldr	r3, [r3, #12]
 8006ec6:	68fa      	ldr	r2, [r7, #12]
 8006ec8:	4313      	orrs	r3, r2
 8006eca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	695b      	ldr	r3, [r3, #20]
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	68fa      	ldr	r2, [r7, #12]
 8006ede:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	689a      	ldr	r2, [r3, #8]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	681a      	ldr	r2, [r3, #0]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	4a10      	ldr	r2, [pc, #64]	@ (8006f34 <TIM_Base_SetConfig+0x12c>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d003      	beq.n	8006f00 <TIM_Base_SetConfig+0xf8>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	4a12      	ldr	r2, [pc, #72]	@ (8006f44 <TIM_Base_SetConfig+0x13c>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d103      	bne.n	8006f08 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	691a      	ldr	r2, [r3, #16]
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	691b      	ldr	r3, [r3, #16]
 8006f12:	f003 0301 	and.w	r3, r3, #1
 8006f16:	2b01      	cmp	r3, #1
 8006f18:	d105      	bne.n	8006f26 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	691b      	ldr	r3, [r3, #16]
 8006f1e:	f023 0201 	bic.w	r2, r3, #1
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	611a      	str	r2, [r3, #16]
  }
}
 8006f26:	bf00      	nop
 8006f28:	3714      	adds	r7, #20
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f30:	4770      	bx	lr
 8006f32:	bf00      	nop
 8006f34:	40010000 	.word	0x40010000
 8006f38:	40000400 	.word	0x40000400
 8006f3c:	40000800 	.word	0x40000800
 8006f40:	40000c00 	.word	0x40000c00
 8006f44:	40010400 	.word	0x40010400
 8006f48:	40014000 	.word	0x40014000
 8006f4c:	40014400 	.word	0x40014400
 8006f50:	40014800 	.word	0x40014800
 8006f54:	40001800 	.word	0x40001800
 8006f58:	40001c00 	.word	0x40001c00
 8006f5c:	40002000 	.word	0x40002000

08006f60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f60:	b480      	push	{r7}
 8006f62:	b087      	sub	sp, #28
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	60f8      	str	r0, [r7, #12]
 8006f68:	60b9      	str	r1, [r7, #8]
 8006f6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	6a1b      	ldr	r3, [r3, #32]
 8006f70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	6a1b      	ldr	r3, [r3, #32]
 8006f76:	f023 0201 	bic.w	r2, r3, #1
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	699b      	ldr	r3, [r3, #24]
 8006f82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006f8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	011b      	lsls	r3, r3, #4
 8006f90:	693a      	ldr	r2, [r7, #16]
 8006f92:	4313      	orrs	r3, r2
 8006f94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	f023 030a 	bic.w	r3, r3, #10
 8006f9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006f9e:	697a      	ldr	r2, [r7, #20]
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	693a      	ldr	r2, [r7, #16]
 8006faa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	697a      	ldr	r2, [r7, #20]
 8006fb0:	621a      	str	r2, [r3, #32]
}
 8006fb2:	bf00      	nop
 8006fb4:	371c      	adds	r7, #28
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbc:	4770      	bx	lr

08006fbe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006fbe:	b480      	push	{r7}
 8006fc0:	b087      	sub	sp, #28
 8006fc2:	af00      	add	r7, sp, #0
 8006fc4:	60f8      	str	r0, [r7, #12]
 8006fc6:	60b9      	str	r1, [r7, #8]
 8006fc8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	6a1b      	ldr	r3, [r3, #32]
 8006fce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	6a1b      	ldr	r3, [r3, #32]
 8006fd4:	f023 0210 	bic.w	r2, r3, #16
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	699b      	ldr	r3, [r3, #24]
 8006fe0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006fe2:	693b      	ldr	r3, [r7, #16]
 8006fe4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006fe8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	031b      	lsls	r3, r3, #12
 8006fee:	693a      	ldr	r2, [r7, #16]
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ff4:	697b      	ldr	r3, [r7, #20]
 8006ff6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006ffa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	011b      	lsls	r3, r3, #4
 8007000:	697a      	ldr	r2, [r7, #20]
 8007002:	4313      	orrs	r3, r2
 8007004:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	693a      	ldr	r2, [r7, #16]
 800700a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	697a      	ldr	r2, [r7, #20]
 8007010:	621a      	str	r2, [r3, #32]
}
 8007012:	bf00      	nop
 8007014:	371c      	adds	r7, #28
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr

0800701e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800701e:	b480      	push	{r7}
 8007020:	b085      	sub	sp, #20
 8007022:	af00      	add	r7, sp, #0
 8007024:	6078      	str	r0, [r7, #4]
 8007026:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007034:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007036:	683a      	ldr	r2, [r7, #0]
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	4313      	orrs	r3, r2
 800703c:	f043 0307 	orr.w	r3, r3, #7
 8007040:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	68fa      	ldr	r2, [r7, #12]
 8007046:	609a      	str	r2, [r3, #8]
}
 8007048:	bf00      	nop
 800704a:	3714      	adds	r7, #20
 800704c:	46bd      	mov	sp, r7
 800704e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007052:	4770      	bx	lr

08007054 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007054:	b480      	push	{r7}
 8007056:	b087      	sub	sp, #28
 8007058:	af00      	add	r7, sp, #0
 800705a:	60f8      	str	r0, [r7, #12]
 800705c:	60b9      	str	r1, [r7, #8]
 800705e:	607a      	str	r2, [r7, #4]
 8007060:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	689b      	ldr	r3, [r3, #8]
 8007066:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800706e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	021a      	lsls	r2, r3, #8
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	431a      	orrs	r2, r3
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	4313      	orrs	r3, r2
 800707c:	697a      	ldr	r2, [r7, #20]
 800707e:	4313      	orrs	r3, r2
 8007080:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	697a      	ldr	r2, [r7, #20]
 8007086:	609a      	str	r2, [r3, #8]
}
 8007088:	bf00      	nop
 800708a:	371c      	adds	r7, #28
 800708c:	46bd      	mov	sp, r7
 800708e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007092:	4770      	bx	lr

08007094 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007094:	b480      	push	{r7}
 8007096:	b085      	sub	sp, #20
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
 800709c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d101      	bne.n	80070ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80070a8:	2302      	movs	r3, #2
 80070aa:	e05a      	b.n	8007162 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2201      	movs	r2, #1
 80070b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2202      	movs	r2, #2
 80070b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	68fa      	ldr	r2, [r7, #12]
 80070da:	4313      	orrs	r3, r2
 80070dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	68fa      	ldr	r2, [r7, #12]
 80070e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4a21      	ldr	r2, [pc, #132]	@ (8007170 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d022      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070f8:	d01d      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a1d      	ldr	r2, [pc, #116]	@ (8007174 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d018      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a1b      	ldr	r2, [pc, #108]	@ (8007178 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d013      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a1a      	ldr	r2, [pc, #104]	@ (800717c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d00e      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a18      	ldr	r2, [pc, #96]	@ (8007180 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d009      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a17      	ldr	r2, [pc, #92]	@ (8007184 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d004      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a15      	ldr	r2, [pc, #84]	@ (8007188 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d10c      	bne.n	8007150 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800713c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	68ba      	ldr	r2, [r7, #8]
 8007144:	4313      	orrs	r3, r2
 8007146:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	68ba      	ldr	r2, [r7, #8]
 800714e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2201      	movs	r2, #1
 8007154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2200      	movs	r2, #0
 800715c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007160:	2300      	movs	r3, #0
}
 8007162:	4618      	mov	r0, r3
 8007164:	3714      	adds	r7, #20
 8007166:	46bd      	mov	sp, r7
 8007168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716c:	4770      	bx	lr
 800716e:	bf00      	nop
 8007170:	40010000 	.word	0x40010000
 8007174:	40000400 	.word	0x40000400
 8007178:	40000800 	.word	0x40000800
 800717c:	40000c00 	.word	0x40000c00
 8007180:	40010400 	.word	0x40010400
 8007184:	40014000 	.word	0x40014000
 8007188:	40001800 	.word	0x40001800

0800718c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b082      	sub	sp, #8
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d101      	bne.n	800719e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800719a:	2301      	movs	r3, #1
 800719c:	e042      	b.n	8007224 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071a4:	b2db      	uxtb	r3, r3
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d106      	bne.n	80071b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2200      	movs	r2, #0
 80071ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f7fa fb1a 	bl	80017ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2224      	movs	r2, #36	@ 0x24
 80071bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	68da      	ldr	r2, [r3, #12]
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80071ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f000 f9e9 	bl	80075a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	691a      	ldr	r2, [r3, #16]
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80071e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	695a      	ldr	r2, [r3, #20]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80071f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	68da      	ldr	r2, [r3, #12]
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007204:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2200      	movs	r2, #0
 800720a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2220      	movs	r2, #32
 8007210:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2220      	movs	r2, #32
 8007218:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2200      	movs	r2, #0
 8007220:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007222:	2300      	movs	r3, #0
}
 8007224:	4618      	mov	r0, r3
 8007226:	3708      	adds	r7, #8
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}

0800722c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b08c      	sub	sp, #48	@ 0x30
 8007230:	af00      	add	r7, sp, #0
 8007232:	60f8      	str	r0, [r7, #12]
 8007234:	60b9      	str	r1, [r7, #8]
 8007236:	4613      	mov	r3, r2
 8007238:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007240:	b2db      	uxtb	r3, r3
 8007242:	2b20      	cmp	r3, #32
 8007244:	d156      	bne.n	80072f4 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d002      	beq.n	8007252 <HAL_UART_Transmit_DMA+0x26>
 800724c:	88fb      	ldrh	r3, [r7, #6]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d101      	bne.n	8007256 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007252:	2301      	movs	r3, #1
 8007254:	e04f      	b.n	80072f6 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8007256:	68ba      	ldr	r2, [r7, #8]
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	88fa      	ldrh	r2, [r7, #6]
 8007260:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	88fa      	ldrh	r2, [r7, #6]
 8007266:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2200      	movs	r2, #0
 800726c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2221      	movs	r2, #33	@ 0x21
 8007272:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800727a:	4a21      	ldr	r2, [pc, #132]	@ (8007300 <HAL_UART_Transmit_DMA+0xd4>)
 800727c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007282:	4a20      	ldr	r2, [pc, #128]	@ (8007304 <HAL_UART_Transmit_DMA+0xd8>)
 8007284:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800728a:	4a1f      	ldr	r2, [pc, #124]	@ (8007308 <HAL_UART_Transmit_DMA+0xdc>)
 800728c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007292:	2200      	movs	r2, #0
 8007294:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8007296:	f107 0308 	add.w	r3, r7, #8
 800729a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80072a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072a2:	6819      	ldr	r1, [r3, #0]
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	3304      	adds	r3, #4
 80072aa:	461a      	mov	r2, r3
 80072ac:	88fb      	ldrh	r3, [r7, #6]
 80072ae:	f7fb f975 	bl	800259c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80072ba:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	3314      	adds	r3, #20
 80072c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c4:	69bb      	ldr	r3, [r7, #24]
 80072c6:	e853 3f00 	ldrex	r3, [r3]
 80072ca:	617b      	str	r3, [r7, #20]
   return(result);
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	3314      	adds	r3, #20
 80072da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80072dc:	627a      	str	r2, [r7, #36]	@ 0x24
 80072de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072e0:	6a39      	ldr	r1, [r7, #32]
 80072e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072e4:	e841 2300 	strex	r3, r2, [r1]
 80072e8:	61fb      	str	r3, [r7, #28]
   return(result);
 80072ea:	69fb      	ldr	r3, [r7, #28]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d1e5      	bne.n	80072bc <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 80072f0:	2300      	movs	r3, #0
 80072f2:	e000      	b.n	80072f6 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 80072f4:	2302      	movs	r3, #2
  }
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	3730      	adds	r7, #48	@ 0x30
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bd80      	pop	{r7, pc}
 80072fe:	bf00      	nop
 8007300:	08007349 	.word	0x08007349
 8007304:	080073e3 	.word	0x080073e3
 8007308:	080073ff 	.word	0x080073ff

0800730c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800730c:	b480      	push	{r7}
 800730e:	b083      	sub	sp, #12
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007314:	bf00      	nop
 8007316:	370c      	adds	r7, #12
 8007318:	46bd      	mov	sp, r7
 800731a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731e:	4770      	bx	lr

08007320 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007320:	b480      	push	{r7}
 8007322:	b083      	sub	sp, #12
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007328:	bf00      	nop
 800732a:	370c      	adds	r7, #12
 800732c:	46bd      	mov	sp, r7
 800732e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007332:	4770      	bx	lr

08007334 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007334:	b480      	push	{r7}
 8007336:	b083      	sub	sp, #12
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800733c:	bf00      	nop
 800733e:	370c      	adds	r7, #12
 8007340:	46bd      	mov	sp, r7
 8007342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007346:	4770      	bx	lr

08007348 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b090      	sub	sp, #64	@ 0x40
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007354:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007360:	2b00      	cmp	r3, #0
 8007362:	d137      	bne.n	80073d4 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8007364:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007366:	2200      	movs	r2, #0
 8007368:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800736a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	3314      	adds	r3, #20
 8007370:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007374:	e853 3f00 	ldrex	r3, [r3]
 8007378:	623b      	str	r3, [r7, #32]
   return(result);
 800737a:	6a3b      	ldr	r3, [r7, #32]
 800737c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007380:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007382:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	3314      	adds	r3, #20
 8007388:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800738a:	633a      	str	r2, [r7, #48]	@ 0x30
 800738c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800738e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007390:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007392:	e841 2300 	strex	r3, r2, [r1]
 8007396:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800739a:	2b00      	cmp	r3, #0
 800739c:	d1e5      	bne.n	800736a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800739e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	330c      	adds	r3, #12
 80073a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	e853 3f00 	ldrex	r3, [r3]
 80073ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80073b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	330c      	adds	r3, #12
 80073bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80073be:	61fa      	str	r2, [r7, #28]
 80073c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c2:	69b9      	ldr	r1, [r7, #24]
 80073c4:	69fa      	ldr	r2, [r7, #28]
 80073c6:	e841 2300 	strex	r3, r2, [r1]
 80073ca:	617b      	str	r3, [r7, #20]
   return(result);
 80073cc:	697b      	ldr	r3, [r7, #20]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d1e5      	bne.n	800739e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80073d2:	e002      	b.n	80073da <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80073d4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80073d6:	f7ff ff99 	bl	800730c <HAL_UART_TxCpltCallback>
}
 80073da:	bf00      	nop
 80073dc:	3740      	adds	r7, #64	@ 0x40
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}

080073e2 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80073e2:	b580      	push	{r7, lr}
 80073e4:	b084      	sub	sp, #16
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073ee:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80073f0:	68f8      	ldr	r0, [r7, #12]
 80073f2:	f7ff ff95 	bl	8007320 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80073f6:	bf00      	nop
 80073f8:	3710      	adds	r7, #16
 80073fa:	46bd      	mov	sp, r7
 80073fc:	bd80      	pop	{r7, pc}

080073fe <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80073fe:	b580      	push	{r7, lr}
 8007400:	b084      	sub	sp, #16
 8007402:	af00      	add	r7, sp, #0
 8007404:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007406:	2300      	movs	r3, #0
 8007408:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800740e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	695b      	ldr	r3, [r3, #20]
 8007416:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800741a:	2b80      	cmp	r3, #128	@ 0x80
 800741c:	bf0c      	ite	eq
 800741e:	2301      	moveq	r3, #1
 8007420:	2300      	movne	r3, #0
 8007422:	b2db      	uxtb	r3, r3
 8007424:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800742c:	b2db      	uxtb	r3, r3
 800742e:	2b21      	cmp	r3, #33	@ 0x21
 8007430:	d108      	bne.n	8007444 <UART_DMAError+0x46>
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d005      	beq.n	8007444 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007438:	68bb      	ldr	r3, [r7, #8]
 800743a:	2200      	movs	r2, #0
 800743c:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800743e:	68b8      	ldr	r0, [r7, #8]
 8007440:	f000 f827 	bl	8007492 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	695b      	ldr	r3, [r3, #20]
 800744a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800744e:	2b40      	cmp	r3, #64	@ 0x40
 8007450:	bf0c      	ite	eq
 8007452:	2301      	moveq	r3, #1
 8007454:	2300      	movne	r3, #0
 8007456:	b2db      	uxtb	r3, r3
 8007458:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007460:	b2db      	uxtb	r3, r3
 8007462:	2b22      	cmp	r3, #34	@ 0x22
 8007464:	d108      	bne.n	8007478 <UART_DMAError+0x7a>
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d005      	beq.n	8007478 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	2200      	movs	r2, #0
 8007470:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007472:	68b8      	ldr	r0, [r7, #8]
 8007474:	f000 f835 	bl	80074e2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800747c:	f043 0210 	orr.w	r2, r3, #16
 8007480:	68bb      	ldr	r3, [r7, #8]
 8007482:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007484:	68b8      	ldr	r0, [r7, #8]
 8007486:	f7ff ff55 	bl	8007334 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800748a:	bf00      	nop
 800748c:	3710      	adds	r7, #16
 800748e:	46bd      	mov	sp, r7
 8007490:	bd80      	pop	{r7, pc}

08007492 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007492:	b480      	push	{r7}
 8007494:	b089      	sub	sp, #36	@ 0x24
 8007496:	af00      	add	r7, sp, #0
 8007498:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	330c      	adds	r3, #12
 80074a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	e853 3f00 	ldrex	r3, [r3]
 80074a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80074b0:	61fb      	str	r3, [r7, #28]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	330c      	adds	r3, #12
 80074b8:	69fa      	ldr	r2, [r7, #28]
 80074ba:	61ba      	str	r2, [r7, #24]
 80074bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074be:	6979      	ldr	r1, [r7, #20]
 80074c0:	69ba      	ldr	r2, [r7, #24]
 80074c2:	e841 2300 	strex	r3, r2, [r1]
 80074c6:	613b      	str	r3, [r7, #16]
   return(result);
 80074c8:	693b      	ldr	r3, [r7, #16]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d1e5      	bne.n	800749a <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2220      	movs	r2, #32
 80074d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80074d6:	bf00      	nop
 80074d8:	3724      	adds	r7, #36	@ 0x24
 80074da:	46bd      	mov	sp, r7
 80074dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e0:	4770      	bx	lr

080074e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80074e2:	b480      	push	{r7}
 80074e4:	b095      	sub	sp, #84	@ 0x54
 80074e6:	af00      	add	r7, sp, #0
 80074e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	330c      	adds	r3, #12
 80074f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074f4:	e853 3f00 	ldrex	r3, [r3]
 80074f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80074fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007500:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	330c      	adds	r3, #12
 8007508:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800750a:	643a      	str	r2, [r7, #64]	@ 0x40
 800750c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800750e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007510:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007512:	e841 2300 	strex	r3, r2, [r1]
 8007516:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800751a:	2b00      	cmp	r3, #0
 800751c:	d1e5      	bne.n	80074ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	3314      	adds	r3, #20
 8007524:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007526:	6a3b      	ldr	r3, [r7, #32]
 8007528:	e853 3f00 	ldrex	r3, [r3]
 800752c:	61fb      	str	r3, [r7, #28]
   return(result);
 800752e:	69fb      	ldr	r3, [r7, #28]
 8007530:	f023 0301 	bic.w	r3, r3, #1
 8007534:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	3314      	adds	r3, #20
 800753c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800753e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007540:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007542:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007544:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007546:	e841 2300 	strex	r3, r2, [r1]
 800754a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800754c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800754e:	2b00      	cmp	r3, #0
 8007550:	d1e5      	bne.n	800751e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007556:	2b01      	cmp	r3, #1
 8007558:	d119      	bne.n	800758e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	330c      	adds	r3, #12
 8007560:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	e853 3f00 	ldrex	r3, [r3]
 8007568:	60bb      	str	r3, [r7, #8]
   return(result);
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	f023 0310 	bic.w	r3, r3, #16
 8007570:	647b      	str	r3, [r7, #68]	@ 0x44
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	330c      	adds	r3, #12
 8007578:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800757a:	61ba      	str	r2, [r7, #24]
 800757c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800757e:	6979      	ldr	r1, [r7, #20]
 8007580:	69ba      	ldr	r2, [r7, #24]
 8007582:	e841 2300 	strex	r3, r2, [r1]
 8007586:	613b      	str	r3, [r7, #16]
   return(result);
 8007588:	693b      	ldr	r3, [r7, #16]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d1e5      	bne.n	800755a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2220      	movs	r2, #32
 8007592:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2200      	movs	r2, #0
 800759a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800759c:	bf00      	nop
 800759e:	3754      	adds	r7, #84	@ 0x54
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr

080075a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80075a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80075ac:	b0c0      	sub	sp, #256	@ 0x100
 80075ae:	af00      	add	r7, sp, #0
 80075b0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80075b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	691b      	ldr	r3, [r3, #16]
 80075bc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80075c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075c4:	68d9      	ldr	r1, [r3, #12]
 80075c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075ca:	681a      	ldr	r2, [r3, #0]
 80075cc:	ea40 0301 	orr.w	r3, r0, r1
 80075d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80075d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075d6:	689a      	ldr	r2, [r3, #8]
 80075d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075dc:	691b      	ldr	r3, [r3, #16]
 80075de:	431a      	orrs	r2, r3
 80075e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075e4:	695b      	ldr	r3, [r3, #20]
 80075e6:	431a      	orrs	r2, r3
 80075e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075ec:	69db      	ldr	r3, [r3, #28]
 80075ee:	4313      	orrs	r3, r2
 80075f0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80075f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	68db      	ldr	r3, [r3, #12]
 80075fc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007600:	f021 010c 	bic.w	r1, r1, #12
 8007604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800760e:	430b      	orrs	r3, r1
 8007610:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007612:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	695b      	ldr	r3, [r3, #20]
 800761a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800761e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007622:	6999      	ldr	r1, [r3, #24]
 8007624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007628:	681a      	ldr	r2, [r3, #0]
 800762a:	ea40 0301 	orr.w	r3, r0, r1
 800762e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007634:	681a      	ldr	r2, [r3, #0]
 8007636:	4b8f      	ldr	r3, [pc, #572]	@ (8007874 <UART_SetConfig+0x2cc>)
 8007638:	429a      	cmp	r2, r3
 800763a:	d005      	beq.n	8007648 <UART_SetConfig+0xa0>
 800763c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007640:	681a      	ldr	r2, [r3, #0]
 8007642:	4b8d      	ldr	r3, [pc, #564]	@ (8007878 <UART_SetConfig+0x2d0>)
 8007644:	429a      	cmp	r2, r3
 8007646:	d104      	bne.n	8007652 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007648:	f7ff f880 	bl	800674c <HAL_RCC_GetPCLK2Freq>
 800764c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007650:	e003      	b.n	800765a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007652:	f7ff f867 	bl	8006724 <HAL_RCC_GetPCLK1Freq>
 8007656:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800765a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800765e:	69db      	ldr	r3, [r3, #28]
 8007660:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007664:	f040 810c 	bne.w	8007880 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007668:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800766c:	2200      	movs	r2, #0
 800766e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007672:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007676:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800767a:	4622      	mov	r2, r4
 800767c:	462b      	mov	r3, r5
 800767e:	1891      	adds	r1, r2, r2
 8007680:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007682:	415b      	adcs	r3, r3
 8007684:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007686:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800768a:	4621      	mov	r1, r4
 800768c:	eb12 0801 	adds.w	r8, r2, r1
 8007690:	4629      	mov	r1, r5
 8007692:	eb43 0901 	adc.w	r9, r3, r1
 8007696:	f04f 0200 	mov.w	r2, #0
 800769a:	f04f 0300 	mov.w	r3, #0
 800769e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80076a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80076a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80076aa:	4690      	mov	r8, r2
 80076ac:	4699      	mov	r9, r3
 80076ae:	4623      	mov	r3, r4
 80076b0:	eb18 0303 	adds.w	r3, r8, r3
 80076b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80076b8:	462b      	mov	r3, r5
 80076ba:	eb49 0303 	adc.w	r3, r9, r3
 80076be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80076c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	2200      	movs	r2, #0
 80076ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80076ce:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80076d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80076d6:	460b      	mov	r3, r1
 80076d8:	18db      	adds	r3, r3, r3
 80076da:	653b      	str	r3, [r7, #80]	@ 0x50
 80076dc:	4613      	mov	r3, r2
 80076de:	eb42 0303 	adc.w	r3, r2, r3
 80076e2:	657b      	str	r3, [r7, #84]	@ 0x54
 80076e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80076e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80076ec:	f7f8 fdcc 	bl	8000288 <__aeabi_uldivmod>
 80076f0:	4602      	mov	r2, r0
 80076f2:	460b      	mov	r3, r1
 80076f4:	4b61      	ldr	r3, [pc, #388]	@ (800787c <UART_SetConfig+0x2d4>)
 80076f6:	fba3 2302 	umull	r2, r3, r3, r2
 80076fa:	095b      	lsrs	r3, r3, #5
 80076fc:	011c      	lsls	r4, r3, #4
 80076fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007702:	2200      	movs	r2, #0
 8007704:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007708:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800770c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007710:	4642      	mov	r2, r8
 8007712:	464b      	mov	r3, r9
 8007714:	1891      	adds	r1, r2, r2
 8007716:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007718:	415b      	adcs	r3, r3
 800771a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800771c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007720:	4641      	mov	r1, r8
 8007722:	eb12 0a01 	adds.w	sl, r2, r1
 8007726:	4649      	mov	r1, r9
 8007728:	eb43 0b01 	adc.w	fp, r3, r1
 800772c:	f04f 0200 	mov.w	r2, #0
 8007730:	f04f 0300 	mov.w	r3, #0
 8007734:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007738:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800773c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007740:	4692      	mov	sl, r2
 8007742:	469b      	mov	fp, r3
 8007744:	4643      	mov	r3, r8
 8007746:	eb1a 0303 	adds.w	r3, sl, r3
 800774a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800774e:	464b      	mov	r3, r9
 8007750:	eb4b 0303 	adc.w	r3, fp, r3
 8007754:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	2200      	movs	r2, #0
 8007760:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007764:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007768:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800776c:	460b      	mov	r3, r1
 800776e:	18db      	adds	r3, r3, r3
 8007770:	643b      	str	r3, [r7, #64]	@ 0x40
 8007772:	4613      	mov	r3, r2
 8007774:	eb42 0303 	adc.w	r3, r2, r3
 8007778:	647b      	str	r3, [r7, #68]	@ 0x44
 800777a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800777e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007782:	f7f8 fd81 	bl	8000288 <__aeabi_uldivmod>
 8007786:	4602      	mov	r2, r0
 8007788:	460b      	mov	r3, r1
 800778a:	4611      	mov	r1, r2
 800778c:	4b3b      	ldr	r3, [pc, #236]	@ (800787c <UART_SetConfig+0x2d4>)
 800778e:	fba3 2301 	umull	r2, r3, r3, r1
 8007792:	095b      	lsrs	r3, r3, #5
 8007794:	2264      	movs	r2, #100	@ 0x64
 8007796:	fb02 f303 	mul.w	r3, r2, r3
 800779a:	1acb      	subs	r3, r1, r3
 800779c:	00db      	lsls	r3, r3, #3
 800779e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80077a2:	4b36      	ldr	r3, [pc, #216]	@ (800787c <UART_SetConfig+0x2d4>)
 80077a4:	fba3 2302 	umull	r2, r3, r3, r2
 80077a8:	095b      	lsrs	r3, r3, #5
 80077aa:	005b      	lsls	r3, r3, #1
 80077ac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80077b0:	441c      	add	r4, r3
 80077b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80077b6:	2200      	movs	r2, #0
 80077b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80077bc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80077c0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80077c4:	4642      	mov	r2, r8
 80077c6:	464b      	mov	r3, r9
 80077c8:	1891      	adds	r1, r2, r2
 80077ca:	63b9      	str	r1, [r7, #56]	@ 0x38
 80077cc:	415b      	adcs	r3, r3
 80077ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80077d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80077d4:	4641      	mov	r1, r8
 80077d6:	1851      	adds	r1, r2, r1
 80077d8:	6339      	str	r1, [r7, #48]	@ 0x30
 80077da:	4649      	mov	r1, r9
 80077dc:	414b      	adcs	r3, r1
 80077de:	637b      	str	r3, [r7, #52]	@ 0x34
 80077e0:	f04f 0200 	mov.w	r2, #0
 80077e4:	f04f 0300 	mov.w	r3, #0
 80077e8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80077ec:	4659      	mov	r1, fp
 80077ee:	00cb      	lsls	r3, r1, #3
 80077f0:	4651      	mov	r1, sl
 80077f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80077f6:	4651      	mov	r1, sl
 80077f8:	00ca      	lsls	r2, r1, #3
 80077fa:	4610      	mov	r0, r2
 80077fc:	4619      	mov	r1, r3
 80077fe:	4603      	mov	r3, r0
 8007800:	4642      	mov	r2, r8
 8007802:	189b      	adds	r3, r3, r2
 8007804:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007808:	464b      	mov	r3, r9
 800780a:	460a      	mov	r2, r1
 800780c:	eb42 0303 	adc.w	r3, r2, r3
 8007810:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007814:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007818:	685b      	ldr	r3, [r3, #4]
 800781a:	2200      	movs	r2, #0
 800781c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007820:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007824:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007828:	460b      	mov	r3, r1
 800782a:	18db      	adds	r3, r3, r3
 800782c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800782e:	4613      	mov	r3, r2
 8007830:	eb42 0303 	adc.w	r3, r2, r3
 8007834:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007836:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800783a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800783e:	f7f8 fd23 	bl	8000288 <__aeabi_uldivmod>
 8007842:	4602      	mov	r2, r0
 8007844:	460b      	mov	r3, r1
 8007846:	4b0d      	ldr	r3, [pc, #52]	@ (800787c <UART_SetConfig+0x2d4>)
 8007848:	fba3 1302 	umull	r1, r3, r3, r2
 800784c:	095b      	lsrs	r3, r3, #5
 800784e:	2164      	movs	r1, #100	@ 0x64
 8007850:	fb01 f303 	mul.w	r3, r1, r3
 8007854:	1ad3      	subs	r3, r2, r3
 8007856:	00db      	lsls	r3, r3, #3
 8007858:	3332      	adds	r3, #50	@ 0x32
 800785a:	4a08      	ldr	r2, [pc, #32]	@ (800787c <UART_SetConfig+0x2d4>)
 800785c:	fba2 2303 	umull	r2, r3, r2, r3
 8007860:	095b      	lsrs	r3, r3, #5
 8007862:	f003 0207 	and.w	r2, r3, #7
 8007866:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4422      	add	r2, r4
 800786e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007870:	e106      	b.n	8007a80 <UART_SetConfig+0x4d8>
 8007872:	bf00      	nop
 8007874:	40011000 	.word	0x40011000
 8007878:	40011400 	.word	0x40011400
 800787c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007880:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007884:	2200      	movs	r2, #0
 8007886:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800788a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800788e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007892:	4642      	mov	r2, r8
 8007894:	464b      	mov	r3, r9
 8007896:	1891      	adds	r1, r2, r2
 8007898:	6239      	str	r1, [r7, #32]
 800789a:	415b      	adcs	r3, r3
 800789c:	627b      	str	r3, [r7, #36]	@ 0x24
 800789e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80078a2:	4641      	mov	r1, r8
 80078a4:	1854      	adds	r4, r2, r1
 80078a6:	4649      	mov	r1, r9
 80078a8:	eb43 0501 	adc.w	r5, r3, r1
 80078ac:	f04f 0200 	mov.w	r2, #0
 80078b0:	f04f 0300 	mov.w	r3, #0
 80078b4:	00eb      	lsls	r3, r5, #3
 80078b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80078ba:	00e2      	lsls	r2, r4, #3
 80078bc:	4614      	mov	r4, r2
 80078be:	461d      	mov	r5, r3
 80078c0:	4643      	mov	r3, r8
 80078c2:	18e3      	adds	r3, r4, r3
 80078c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80078c8:	464b      	mov	r3, r9
 80078ca:	eb45 0303 	adc.w	r3, r5, r3
 80078ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80078d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078d6:	685b      	ldr	r3, [r3, #4]
 80078d8:	2200      	movs	r2, #0
 80078da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80078de:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80078e2:	f04f 0200 	mov.w	r2, #0
 80078e6:	f04f 0300 	mov.w	r3, #0
 80078ea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80078ee:	4629      	mov	r1, r5
 80078f0:	008b      	lsls	r3, r1, #2
 80078f2:	4621      	mov	r1, r4
 80078f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80078f8:	4621      	mov	r1, r4
 80078fa:	008a      	lsls	r2, r1, #2
 80078fc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007900:	f7f8 fcc2 	bl	8000288 <__aeabi_uldivmod>
 8007904:	4602      	mov	r2, r0
 8007906:	460b      	mov	r3, r1
 8007908:	4b60      	ldr	r3, [pc, #384]	@ (8007a8c <UART_SetConfig+0x4e4>)
 800790a:	fba3 2302 	umull	r2, r3, r3, r2
 800790e:	095b      	lsrs	r3, r3, #5
 8007910:	011c      	lsls	r4, r3, #4
 8007912:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007916:	2200      	movs	r2, #0
 8007918:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800791c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007920:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007924:	4642      	mov	r2, r8
 8007926:	464b      	mov	r3, r9
 8007928:	1891      	adds	r1, r2, r2
 800792a:	61b9      	str	r1, [r7, #24]
 800792c:	415b      	adcs	r3, r3
 800792e:	61fb      	str	r3, [r7, #28]
 8007930:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007934:	4641      	mov	r1, r8
 8007936:	1851      	adds	r1, r2, r1
 8007938:	6139      	str	r1, [r7, #16]
 800793a:	4649      	mov	r1, r9
 800793c:	414b      	adcs	r3, r1
 800793e:	617b      	str	r3, [r7, #20]
 8007940:	f04f 0200 	mov.w	r2, #0
 8007944:	f04f 0300 	mov.w	r3, #0
 8007948:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800794c:	4659      	mov	r1, fp
 800794e:	00cb      	lsls	r3, r1, #3
 8007950:	4651      	mov	r1, sl
 8007952:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007956:	4651      	mov	r1, sl
 8007958:	00ca      	lsls	r2, r1, #3
 800795a:	4610      	mov	r0, r2
 800795c:	4619      	mov	r1, r3
 800795e:	4603      	mov	r3, r0
 8007960:	4642      	mov	r2, r8
 8007962:	189b      	adds	r3, r3, r2
 8007964:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007968:	464b      	mov	r3, r9
 800796a:	460a      	mov	r2, r1
 800796c:	eb42 0303 	adc.w	r3, r2, r3
 8007970:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	2200      	movs	r2, #0
 800797c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800797e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007980:	f04f 0200 	mov.w	r2, #0
 8007984:	f04f 0300 	mov.w	r3, #0
 8007988:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800798c:	4649      	mov	r1, r9
 800798e:	008b      	lsls	r3, r1, #2
 8007990:	4641      	mov	r1, r8
 8007992:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007996:	4641      	mov	r1, r8
 8007998:	008a      	lsls	r2, r1, #2
 800799a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800799e:	f7f8 fc73 	bl	8000288 <__aeabi_uldivmod>
 80079a2:	4602      	mov	r2, r0
 80079a4:	460b      	mov	r3, r1
 80079a6:	4611      	mov	r1, r2
 80079a8:	4b38      	ldr	r3, [pc, #224]	@ (8007a8c <UART_SetConfig+0x4e4>)
 80079aa:	fba3 2301 	umull	r2, r3, r3, r1
 80079ae:	095b      	lsrs	r3, r3, #5
 80079b0:	2264      	movs	r2, #100	@ 0x64
 80079b2:	fb02 f303 	mul.w	r3, r2, r3
 80079b6:	1acb      	subs	r3, r1, r3
 80079b8:	011b      	lsls	r3, r3, #4
 80079ba:	3332      	adds	r3, #50	@ 0x32
 80079bc:	4a33      	ldr	r2, [pc, #204]	@ (8007a8c <UART_SetConfig+0x4e4>)
 80079be:	fba2 2303 	umull	r2, r3, r2, r3
 80079c2:	095b      	lsrs	r3, r3, #5
 80079c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80079c8:	441c      	add	r4, r3
 80079ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80079ce:	2200      	movs	r2, #0
 80079d0:	673b      	str	r3, [r7, #112]	@ 0x70
 80079d2:	677a      	str	r2, [r7, #116]	@ 0x74
 80079d4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80079d8:	4642      	mov	r2, r8
 80079da:	464b      	mov	r3, r9
 80079dc:	1891      	adds	r1, r2, r2
 80079de:	60b9      	str	r1, [r7, #8]
 80079e0:	415b      	adcs	r3, r3
 80079e2:	60fb      	str	r3, [r7, #12]
 80079e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80079e8:	4641      	mov	r1, r8
 80079ea:	1851      	adds	r1, r2, r1
 80079ec:	6039      	str	r1, [r7, #0]
 80079ee:	4649      	mov	r1, r9
 80079f0:	414b      	adcs	r3, r1
 80079f2:	607b      	str	r3, [r7, #4]
 80079f4:	f04f 0200 	mov.w	r2, #0
 80079f8:	f04f 0300 	mov.w	r3, #0
 80079fc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007a00:	4659      	mov	r1, fp
 8007a02:	00cb      	lsls	r3, r1, #3
 8007a04:	4651      	mov	r1, sl
 8007a06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a0a:	4651      	mov	r1, sl
 8007a0c:	00ca      	lsls	r2, r1, #3
 8007a0e:	4610      	mov	r0, r2
 8007a10:	4619      	mov	r1, r3
 8007a12:	4603      	mov	r3, r0
 8007a14:	4642      	mov	r2, r8
 8007a16:	189b      	adds	r3, r3, r2
 8007a18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a1a:	464b      	mov	r3, r9
 8007a1c:	460a      	mov	r2, r1
 8007a1e:	eb42 0303 	adc.w	r3, r2, r3
 8007a22:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007a24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	663b      	str	r3, [r7, #96]	@ 0x60
 8007a2e:	667a      	str	r2, [r7, #100]	@ 0x64
 8007a30:	f04f 0200 	mov.w	r2, #0
 8007a34:	f04f 0300 	mov.w	r3, #0
 8007a38:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007a3c:	4649      	mov	r1, r9
 8007a3e:	008b      	lsls	r3, r1, #2
 8007a40:	4641      	mov	r1, r8
 8007a42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007a46:	4641      	mov	r1, r8
 8007a48:	008a      	lsls	r2, r1, #2
 8007a4a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007a4e:	f7f8 fc1b 	bl	8000288 <__aeabi_uldivmod>
 8007a52:	4602      	mov	r2, r0
 8007a54:	460b      	mov	r3, r1
 8007a56:	4b0d      	ldr	r3, [pc, #52]	@ (8007a8c <UART_SetConfig+0x4e4>)
 8007a58:	fba3 1302 	umull	r1, r3, r3, r2
 8007a5c:	095b      	lsrs	r3, r3, #5
 8007a5e:	2164      	movs	r1, #100	@ 0x64
 8007a60:	fb01 f303 	mul.w	r3, r1, r3
 8007a64:	1ad3      	subs	r3, r2, r3
 8007a66:	011b      	lsls	r3, r3, #4
 8007a68:	3332      	adds	r3, #50	@ 0x32
 8007a6a:	4a08      	ldr	r2, [pc, #32]	@ (8007a8c <UART_SetConfig+0x4e4>)
 8007a6c:	fba2 2303 	umull	r2, r3, r2, r3
 8007a70:	095b      	lsrs	r3, r3, #5
 8007a72:	f003 020f 	and.w	r2, r3, #15
 8007a76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	4422      	add	r2, r4
 8007a7e:	609a      	str	r2, [r3, #8]
}
 8007a80:	bf00      	nop
 8007a82:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007a86:	46bd      	mov	sp, r7
 8007a88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a8c:	51eb851f 	.word	0x51eb851f

08007a90 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b083      	sub	sp, #12
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	689b      	ldr	r3, [r3, #8]
 8007a9c:	f043 0201 	orr.w	r2, r3, #1
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007aa4:	2300      	movs	r3, #0
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	370c      	adds	r7, #12
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab0:	4770      	bx	lr

08007ab2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007ab2:	b480      	push	{r7}
 8007ab4:	b083      	sub	sp, #12
 8007ab6:	af00      	add	r7, sp, #0
 8007ab8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	689b      	ldr	r3, [r3, #8]
 8007abe:	f023 0201 	bic.w	r2, r3, #1
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007ac6:	2300      	movs	r3, #0
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	370c      	adds	r7, #12
 8007acc:	46bd      	mov	sp, r7
 8007ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad2:	4770      	bx	lr

08007ad4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b085      	sub	sp, #20
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
 8007adc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007ade:	2300      	movs	r3, #0
 8007ae0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	3301      	adds	r3, #1
 8007ae6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007aee:	d901      	bls.n	8007af4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007af0:	2303      	movs	r3, #3
 8007af2:	e01b      	b.n	8007b2c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	691b      	ldr	r3, [r3, #16]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	daf2      	bge.n	8007ae2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007afc:	2300      	movs	r3, #0
 8007afe:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	019b      	lsls	r3, r3, #6
 8007b04:	f043 0220 	orr.w	r2, r3, #32
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	3301      	adds	r3, #1
 8007b10:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b18:	d901      	bls.n	8007b1e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007b1a:	2303      	movs	r3, #3
 8007b1c:	e006      	b.n	8007b2c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	691b      	ldr	r3, [r3, #16]
 8007b22:	f003 0320 	and.w	r3, r3, #32
 8007b26:	2b20      	cmp	r3, #32
 8007b28:	d0f0      	beq.n	8007b0c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007b2a:	2300      	movs	r3, #0
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	3714      	adds	r7, #20
 8007b30:	46bd      	mov	sp, r7
 8007b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b36:	4770      	bx	lr

08007b38 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b085      	sub	sp, #20
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007b40:	2300      	movs	r3, #0
 8007b42:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	3301      	adds	r3, #1
 8007b48:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b50:	d901      	bls.n	8007b56 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007b52:	2303      	movs	r3, #3
 8007b54:	e018      	b.n	8007b88 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	691b      	ldr	r3, [r3, #16]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	daf2      	bge.n	8007b44 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2210      	movs	r2, #16
 8007b66:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	3301      	adds	r3, #1
 8007b6c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b74:	d901      	bls.n	8007b7a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007b76:	2303      	movs	r3, #3
 8007b78:	e006      	b.n	8007b88 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	691b      	ldr	r3, [r3, #16]
 8007b7e:	f003 0310 	and.w	r3, r3, #16
 8007b82:	2b10      	cmp	r3, #16
 8007b84:	d0f0      	beq.n	8007b68 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007b86:	2300      	movs	r3, #0
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	3714      	adds	r7, #20
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b92:	4770      	bx	lr

08007b94 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007b94:	b480      	push	{r7}
 8007b96:	b08b      	sub	sp, #44	@ 0x2c
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	60f8      	str	r0, [r7, #12]
 8007b9c:	60b9      	str	r1, [r7, #8]
 8007b9e:	4613      	mov	r3, r2
 8007ba0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007baa:	88fb      	ldrh	r3, [r7, #6]
 8007bac:	089b      	lsrs	r3, r3, #2
 8007bae:	b29b      	uxth	r3, r3
 8007bb0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007bb2:	88fb      	ldrh	r3, [r7, #6]
 8007bb4:	f003 0303 	and.w	r3, r3, #3
 8007bb8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007bba:	2300      	movs	r3, #0
 8007bbc:	623b      	str	r3, [r7, #32]
 8007bbe:	e014      	b.n	8007bea <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007bc0:	69bb      	ldr	r3, [r7, #24]
 8007bc2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007bc6:	681a      	ldr	r2, [r3, #0]
 8007bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bca:	601a      	str	r2, [r3, #0]
    pDest++;
 8007bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bce:	3301      	adds	r3, #1
 8007bd0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bd4:	3301      	adds	r3, #1
 8007bd6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bda:	3301      	adds	r3, #1
 8007bdc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007be0:	3301      	adds	r3, #1
 8007be2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007be4:	6a3b      	ldr	r3, [r7, #32]
 8007be6:	3301      	adds	r3, #1
 8007be8:	623b      	str	r3, [r7, #32]
 8007bea:	6a3a      	ldr	r2, [r7, #32]
 8007bec:	697b      	ldr	r3, [r7, #20]
 8007bee:	429a      	cmp	r2, r3
 8007bf0:	d3e6      	bcc.n	8007bc0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007bf2:	8bfb      	ldrh	r3, [r7, #30]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d01e      	beq.n	8007c36 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007bfc:	69bb      	ldr	r3, [r7, #24]
 8007bfe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c02:	461a      	mov	r2, r3
 8007c04:	f107 0310 	add.w	r3, r7, #16
 8007c08:	6812      	ldr	r2, [r2, #0]
 8007c0a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007c0c:	693a      	ldr	r2, [r7, #16]
 8007c0e:	6a3b      	ldr	r3, [r7, #32]
 8007c10:	b2db      	uxtb	r3, r3
 8007c12:	00db      	lsls	r3, r3, #3
 8007c14:	fa22 f303 	lsr.w	r3, r2, r3
 8007c18:	b2da      	uxtb	r2, r3
 8007c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c1c:	701a      	strb	r2, [r3, #0]
      i++;
 8007c1e:	6a3b      	ldr	r3, [r7, #32]
 8007c20:	3301      	adds	r3, #1
 8007c22:	623b      	str	r3, [r7, #32]
      pDest++;
 8007c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c26:	3301      	adds	r3, #1
 8007c28:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007c2a:	8bfb      	ldrh	r3, [r7, #30]
 8007c2c:	3b01      	subs	r3, #1
 8007c2e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007c30:	8bfb      	ldrh	r3, [r7, #30]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d1ea      	bne.n	8007c0c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	372c      	adds	r7, #44	@ 0x2c
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr

08007c44 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007c44:	b480      	push	{r7}
 8007c46:	b085      	sub	sp, #20
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	695b      	ldr	r3, [r3, #20]
 8007c50:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	699b      	ldr	r3, [r3, #24]
 8007c56:	68fa      	ldr	r2, [r7, #12]
 8007c58:	4013      	ands	r3, r2
 8007c5a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	3714      	adds	r7, #20
 8007c62:	46bd      	mov	sp, r7
 8007c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c68:	4770      	bx	lr

08007c6a <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8007c6a:	b480      	push	{r7}
 8007c6c:	b085      	sub	sp, #20
 8007c6e:	af00      	add	r7, sp, #0
 8007c70:	6078      	str	r0, [r7, #4]
 8007c72:	460b      	mov	r3, r1
 8007c74:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8007c7a:	78fb      	ldrb	r3, [r7, #3]
 8007c7c:	015a      	lsls	r2, r3, #5
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	4413      	add	r3, r2
 8007c82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c86:	689b      	ldr	r3, [r3, #8]
 8007c88:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8007c8a:	78fb      	ldrb	r3, [r7, #3]
 8007c8c:	015a      	lsls	r2, r3, #5
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	4413      	add	r3, r2
 8007c92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c96:	68db      	ldr	r3, [r3, #12]
 8007c98:	68ba      	ldr	r2, [r7, #8]
 8007c9a:	4013      	ands	r3, r2
 8007c9c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007c9e:	68bb      	ldr	r3, [r7, #8]
}
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	3714      	adds	r7, #20
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007caa:	4770      	bx	lr

08007cac <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007cac:	b480      	push	{r7}
 8007cae:	b083      	sub	sp, #12
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	695b      	ldr	r3, [r3, #20]
 8007cb8:	f003 0301 	and.w	r3, r3, #1
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	370c      	adds	r7, #12
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr

08007cc8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b085      	sub	sp, #20
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
 8007cd0:	460b      	mov	r3, r1
 8007cd2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	68fa      	ldr	r2, [r7, #12]
 8007ce2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007ce6:	f023 0303 	bic.w	r3, r3, #3
 8007cea:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007cf2:	681a      	ldr	r2, [r3, #0]
 8007cf4:	78fb      	ldrb	r3, [r7, #3]
 8007cf6:	f003 0303 	and.w	r3, r3, #3
 8007cfa:	68f9      	ldr	r1, [r7, #12]
 8007cfc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007d00:	4313      	orrs	r3, r2
 8007d02:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007d04:	78fb      	ldrb	r3, [r7, #3]
 8007d06:	2b01      	cmp	r3, #1
 8007d08:	d107      	bne.n	8007d1a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007d10:	461a      	mov	r2, r3
 8007d12:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007d16:	6053      	str	r3, [r2, #4]
 8007d18:	e00c      	b.n	8007d34 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8007d1a:	78fb      	ldrb	r3, [r7, #3]
 8007d1c:	2b02      	cmp	r3, #2
 8007d1e:	d107      	bne.n	8007d30 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007d26:	461a      	mov	r2, r3
 8007d28:	f241 7370 	movw	r3, #6000	@ 0x1770
 8007d2c:	6053      	str	r3, [r2, #4]
 8007d2e:	e001      	b.n	8007d34 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8007d30:	2301      	movs	r3, #1
 8007d32:	e000      	b.n	8007d36 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3714      	adds	r7, #20
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d40:	4770      	bx	lr

08007d42 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007d42:	b480      	push	{r7}
 8007d44:	b085      	sub	sp, #20
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007d54:	695b      	ldr	r3, [r3, #20]
 8007d56:	b29b      	uxth	r3, r3
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	3714      	adds	r7, #20
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d62:	4770      	bx	lr

08007d64 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007d64:	b480      	push	{r7}
 8007d66:	b089      	sub	sp, #36	@ 0x24
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
 8007d6c:	460b      	mov	r3, r1
 8007d6e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8007d74:	78fb      	ldrb	r3, [r7, #3]
 8007d76:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8007d78:	2300      	movs	r3, #0
 8007d7a:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8007d7c:	69bb      	ldr	r3, [r7, #24]
 8007d7e:	015a      	lsls	r2, r3, #5
 8007d80:	69fb      	ldr	r3, [r7, #28]
 8007d82:	4413      	add	r3, r2
 8007d84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	0c9b      	lsrs	r3, r3, #18
 8007d8c:	f003 0303 	and.w	r3, r3, #3
 8007d90:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007d92:	69bb      	ldr	r3, [r7, #24]
 8007d94:	015a      	lsls	r2, r3, #5
 8007d96:	69fb      	ldr	r3, [r7, #28]
 8007d98:	4413      	add	r3, r2
 8007d9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	0fdb      	lsrs	r3, r3, #31
 8007da2:	f003 0301 	and.w	r3, r3, #1
 8007da6:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8007da8:	69bb      	ldr	r3, [r7, #24]
 8007daa:	015a      	lsls	r2, r3, #5
 8007dac:	69fb      	ldr	r3, [r7, #28]
 8007dae:	4413      	add	r3, r2
 8007db0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007db4:	685b      	ldr	r3, [r3, #4]
 8007db6:	0fdb      	lsrs	r3, r3, #31
 8007db8:	f003 0301 	and.w	r3, r3, #1
 8007dbc:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	689b      	ldr	r3, [r3, #8]
 8007dc2:	f003 0320 	and.w	r3, r3, #32
 8007dc6:	2b20      	cmp	r3, #32
 8007dc8:	d10d      	bne.n	8007de6 <USB_HC_Halt+0x82>
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d10a      	bne.n	8007de6 <USB_HC_Halt+0x82>
 8007dd0:	693b      	ldr	r3, [r7, #16]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d005      	beq.n	8007de2 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	2b01      	cmp	r3, #1
 8007dda:	d002      	beq.n	8007de2 <USB_HC_Halt+0x7e>
 8007ddc:	697b      	ldr	r3, [r7, #20]
 8007dde:	2b03      	cmp	r3, #3
 8007de0:	d101      	bne.n	8007de6 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8007de2:	2300      	movs	r3, #0
 8007de4:	e0d8      	b.n	8007f98 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d002      	beq.n	8007df2 <USB_HC_Halt+0x8e>
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	2b02      	cmp	r3, #2
 8007df0:	d173      	bne.n	8007eda <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007df2:	69bb      	ldr	r3, [r7, #24]
 8007df4:	015a      	lsls	r2, r3, #5
 8007df6:	69fb      	ldr	r3, [r7, #28]
 8007df8:	4413      	add	r3, r2
 8007dfa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	69ba      	ldr	r2, [r7, #24]
 8007e02:	0151      	lsls	r1, r2, #5
 8007e04:	69fa      	ldr	r2, [r7, #28]
 8007e06:	440a      	add	r2, r1
 8007e08:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e0c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007e10:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	689b      	ldr	r3, [r3, #8]
 8007e16:	f003 0320 	and.w	r3, r3, #32
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d14a      	bne.n	8007eb4 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e22:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d133      	bne.n	8007e92 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007e2a:	69bb      	ldr	r3, [r7, #24]
 8007e2c:	015a      	lsls	r2, r3, #5
 8007e2e:	69fb      	ldr	r3, [r7, #28]
 8007e30:	4413      	add	r3, r2
 8007e32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	69ba      	ldr	r2, [r7, #24]
 8007e3a:	0151      	lsls	r1, r2, #5
 8007e3c:	69fa      	ldr	r2, [r7, #28]
 8007e3e:	440a      	add	r2, r1
 8007e40:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e44:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007e48:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007e4a:	69bb      	ldr	r3, [r7, #24]
 8007e4c:	015a      	lsls	r2, r3, #5
 8007e4e:	69fb      	ldr	r3, [r7, #28]
 8007e50:	4413      	add	r3, r2
 8007e52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	69ba      	ldr	r2, [r7, #24]
 8007e5a:	0151      	lsls	r1, r2, #5
 8007e5c:	69fa      	ldr	r2, [r7, #28]
 8007e5e:	440a      	add	r2, r1
 8007e60:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e64:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007e68:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8007e6a:	68bb      	ldr	r3, [r7, #8]
 8007e6c:	3301      	adds	r3, #1
 8007e6e:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007e76:	d82e      	bhi.n	8007ed6 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007e78:	69bb      	ldr	r3, [r7, #24]
 8007e7a:	015a      	lsls	r2, r3, #5
 8007e7c:	69fb      	ldr	r3, [r7, #28]
 8007e7e:	4413      	add	r3, r2
 8007e80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007e8a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e8e:	d0ec      	beq.n	8007e6a <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007e90:	e081      	b.n	8007f96 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007e92:	69bb      	ldr	r3, [r7, #24]
 8007e94:	015a      	lsls	r2, r3, #5
 8007e96:	69fb      	ldr	r3, [r7, #28]
 8007e98:	4413      	add	r3, r2
 8007e9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	69ba      	ldr	r2, [r7, #24]
 8007ea2:	0151      	lsls	r1, r2, #5
 8007ea4:	69fa      	ldr	r2, [r7, #28]
 8007ea6:	440a      	add	r2, r1
 8007ea8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007eac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007eb0:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007eb2:	e070      	b.n	8007f96 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007eb4:	69bb      	ldr	r3, [r7, #24]
 8007eb6:	015a      	lsls	r2, r3, #5
 8007eb8:	69fb      	ldr	r3, [r7, #28]
 8007eba:	4413      	add	r3, r2
 8007ebc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	69ba      	ldr	r2, [r7, #24]
 8007ec4:	0151      	lsls	r1, r2, #5
 8007ec6:	69fa      	ldr	r2, [r7, #28]
 8007ec8:	440a      	add	r2, r1
 8007eca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ece:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007ed2:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007ed4:	e05f      	b.n	8007f96 <USB_HC_Halt+0x232>
            break;
 8007ed6:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007ed8:	e05d      	b.n	8007f96 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007eda:	69bb      	ldr	r3, [r7, #24]
 8007edc:	015a      	lsls	r2, r3, #5
 8007ede:	69fb      	ldr	r3, [r7, #28]
 8007ee0:	4413      	add	r3, r2
 8007ee2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	69ba      	ldr	r2, [r7, #24]
 8007eea:	0151      	lsls	r1, r2, #5
 8007eec:	69fa      	ldr	r2, [r7, #28]
 8007eee:	440a      	add	r2, r1
 8007ef0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ef4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007ef8:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007efa:	69fb      	ldr	r3, [r7, #28]
 8007efc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007f00:	691b      	ldr	r3, [r3, #16]
 8007f02:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d133      	bne.n	8007f72 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007f0a:	69bb      	ldr	r3, [r7, #24]
 8007f0c:	015a      	lsls	r2, r3, #5
 8007f0e:	69fb      	ldr	r3, [r7, #28]
 8007f10:	4413      	add	r3, r2
 8007f12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	69ba      	ldr	r2, [r7, #24]
 8007f1a:	0151      	lsls	r1, r2, #5
 8007f1c:	69fa      	ldr	r2, [r7, #28]
 8007f1e:	440a      	add	r2, r1
 8007f20:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f24:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007f28:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007f2a:	69bb      	ldr	r3, [r7, #24]
 8007f2c:	015a      	lsls	r2, r3, #5
 8007f2e:	69fb      	ldr	r3, [r7, #28]
 8007f30:	4413      	add	r3, r2
 8007f32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	69ba      	ldr	r2, [r7, #24]
 8007f3a:	0151      	lsls	r1, r2, #5
 8007f3c:	69fa      	ldr	r2, [r7, #28]
 8007f3e:	440a      	add	r2, r1
 8007f40:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f44:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007f48:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8007f4a:	68bb      	ldr	r3, [r7, #8]
 8007f4c:	3301      	adds	r3, #1
 8007f4e:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007f56:	d81d      	bhi.n	8007f94 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007f58:	69bb      	ldr	r3, [r7, #24]
 8007f5a:	015a      	lsls	r2, r3, #5
 8007f5c:	69fb      	ldr	r3, [r7, #28]
 8007f5e:	4413      	add	r3, r2
 8007f60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f6a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f6e:	d0ec      	beq.n	8007f4a <USB_HC_Halt+0x1e6>
 8007f70:	e011      	b.n	8007f96 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007f72:	69bb      	ldr	r3, [r7, #24]
 8007f74:	015a      	lsls	r2, r3, #5
 8007f76:	69fb      	ldr	r3, [r7, #28]
 8007f78:	4413      	add	r3, r2
 8007f7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	69ba      	ldr	r2, [r7, #24]
 8007f82:	0151      	lsls	r1, r2, #5
 8007f84:	69fa      	ldr	r2, [r7, #28]
 8007f86:	440a      	add	r2, r1
 8007f88:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f8c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007f90:	6013      	str	r3, [r2, #0]
 8007f92:	e000      	b.n	8007f96 <USB_HC_Halt+0x232>
          break;
 8007f94:	bf00      	nop
    }
  }

  return HAL_OK;
 8007f96:	2300      	movs	r3, #0
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	3724      	adds	r7, #36	@ 0x24
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa2:	4770      	bx	lr

08007fa4 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b088      	sub	sp, #32
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007fac:	2300      	movs	r3, #0
 8007fae:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f7ff fd7a 	bl	8007ab2 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007fbe:	2110      	movs	r1, #16
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f7ff fd87 	bl	8007ad4 <USB_FlushTxFifo>
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d001      	beq.n	8007fd0 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007fcc:	2301      	movs	r3, #1
 8007fce:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007fd0:	6878      	ldr	r0, [r7, #4]
 8007fd2:	f7ff fdb1 	bl	8007b38 <USB_FlushRxFifo>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d001      	beq.n	8007fe0 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007fdc:	2301      	movs	r3, #1
 8007fde:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	61bb      	str	r3, [r7, #24]
 8007fe4:	e01f      	b.n	8008026 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8007fe6:	69bb      	ldr	r3, [r7, #24]
 8007fe8:	015a      	lsls	r2, r3, #5
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	4413      	add	r3, r2
 8007fee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007ff6:	693b      	ldr	r3, [r7, #16]
 8007ff8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007ffc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8007ffe:	693b      	ldr	r3, [r7, #16]
 8008000:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008004:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008006:	693b      	ldr	r3, [r7, #16]
 8008008:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800800c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800800e:	69bb      	ldr	r3, [r7, #24]
 8008010:	015a      	lsls	r2, r3, #5
 8008012:	697b      	ldr	r3, [r7, #20]
 8008014:	4413      	add	r3, r2
 8008016:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800801a:	461a      	mov	r2, r3
 800801c:	693b      	ldr	r3, [r7, #16]
 800801e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008020:	69bb      	ldr	r3, [r7, #24]
 8008022:	3301      	adds	r3, #1
 8008024:	61bb      	str	r3, [r7, #24]
 8008026:	69bb      	ldr	r3, [r7, #24]
 8008028:	2b0f      	cmp	r3, #15
 800802a:	d9dc      	bls.n	8007fe6 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800802c:	2300      	movs	r3, #0
 800802e:	61bb      	str	r3, [r7, #24]
 8008030:	e034      	b.n	800809c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8008032:	69bb      	ldr	r3, [r7, #24]
 8008034:	015a      	lsls	r2, r3, #5
 8008036:	697b      	ldr	r3, [r7, #20]
 8008038:	4413      	add	r3, r2
 800803a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008042:	693b      	ldr	r3, [r7, #16]
 8008044:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008048:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800804a:	693b      	ldr	r3, [r7, #16]
 800804c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008050:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008052:	693b      	ldr	r3, [r7, #16]
 8008054:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008058:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800805a:	69bb      	ldr	r3, [r7, #24]
 800805c:	015a      	lsls	r2, r3, #5
 800805e:	697b      	ldr	r3, [r7, #20]
 8008060:	4413      	add	r3, r2
 8008062:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008066:	461a      	mov	r2, r3
 8008068:	693b      	ldr	r3, [r7, #16]
 800806a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	3301      	adds	r3, #1
 8008070:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008078:	d80c      	bhi.n	8008094 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800807a:	69bb      	ldr	r3, [r7, #24]
 800807c:	015a      	lsls	r2, r3, #5
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	4413      	add	r3, r2
 8008082:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800808c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008090:	d0ec      	beq.n	800806c <USB_StopHost+0xc8>
 8008092:	e000      	b.n	8008096 <USB_StopHost+0xf2>
        break;
 8008094:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008096:	69bb      	ldr	r3, [r7, #24]
 8008098:	3301      	adds	r3, #1
 800809a:	61bb      	str	r3, [r7, #24]
 800809c:	69bb      	ldr	r3, [r7, #24]
 800809e:	2b0f      	cmp	r3, #15
 80080a0:	d9c7      	bls.n	8008032 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80080a2:	697b      	ldr	r3, [r7, #20]
 80080a4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80080a8:	461a      	mov	r2, r3
 80080aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80080ae:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80080b6:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f7ff fce9 	bl	8007a90 <USB_EnableGlobalInt>

  return ret;
 80080be:	7ffb      	ldrb	r3, [r7, #31]
}
 80080c0:	4618      	mov	r0, r3
 80080c2:	3720      	adds	r7, #32
 80080c4:	46bd      	mov	sp, r7
 80080c6:	bd80      	pop	{r7, pc}

080080c8 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b082      	sub	sp, #8
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80080d6:	1c5a      	adds	r2, r3, #1
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f000 f804 	bl	80080ec <USBH_HandleSof>
}
 80080e4:	bf00      	nop
 80080e6:	3708      	adds	r7, #8
 80080e8:	46bd      	mov	sp, r7
 80080ea:	bd80      	pop	{r7, pc}

080080ec <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b082      	sub	sp, #8
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	781b      	ldrb	r3, [r3, #0]
 80080f8:	b2db      	uxtb	r3, r3
 80080fa:	2b0b      	cmp	r3, #11
 80080fc:	d10a      	bne.n	8008114 <USBH_HandleSof+0x28>
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008104:	2b00      	cmp	r3, #0
 8008106:	d005      	beq.n	8008114 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800810e:	699b      	ldr	r3, [r3, #24]
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	4798      	blx	r3
  }
}
 8008114:	bf00      	nop
 8008116:	3708      	adds	r7, #8
 8008118:	46bd      	mov	sp, r7
 800811a:	bd80      	pop	{r7, pc}

0800811c <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800811c:	b480      	push	{r7}
 800811e:	b083      	sub	sp, #12
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2201      	movs	r2, #1
 8008128:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800812c:	bf00      	nop
}
 800812e:	370c      	adds	r7, #12
 8008130:	46bd      	mov	sp, r7
 8008132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008136:	4770      	bx	lr

08008138 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008138:	b480      	push	{r7}
 800813a:	b083      	sub	sp, #12
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2200      	movs	r2, #0
 8008144:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 8008148:	bf00      	nop
}
 800814a:	370c      	adds	r7, #12
 800814c:	46bd      	mov	sp, r7
 800814e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008152:	4770      	bx	lr

08008154 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008154:	b480      	push	{r7}
 8008156:	b083      	sub	sp, #12
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2201      	movs	r2, #1
 8008160:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2200      	movs	r2, #0
 8008168:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2200      	movs	r2, #0
 8008170:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8008174:	2300      	movs	r3, #0
}
 8008176:	4618      	mov	r0, r3
 8008178:	370c      	adds	r7, #12
 800817a:	46bd      	mov	sp, r7
 800817c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008180:	4770      	bx	lr

08008182 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008182:	b580      	push	{r7, lr}
 8008184:	b082      	sub	sp, #8
 8008186:	af00      	add	r7, sp, #0
 8008188:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2201      	movs	r2, #1
 800818e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2200      	movs	r2, #0
 8008196:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2200      	movs	r2, #0
 800819e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f000 f883 	bl	80082ae <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	791b      	ldrb	r3, [r3, #4]
 80081ac:	4619      	mov	r1, r3
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f000 f80b 	bl	80081ca <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	795b      	ldrb	r3, [r3, #5]
 80081b8:	4619      	mov	r1, r3
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f000 f805 	bl	80081ca <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80081c0:	2300      	movs	r3, #0
}
 80081c2:	4618      	mov	r0, r3
 80081c4:	3708      	adds	r7, #8
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}

080081ca <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80081ca:	b480      	push	{r7}
 80081cc:	b083      	sub	sp, #12
 80081ce:	af00      	add	r7, sp, #0
 80081d0:	6078      	str	r0, [r7, #4]
 80081d2:	460b      	mov	r3, r1
 80081d4:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80081d6:	78fb      	ldrb	r3, [r7, #3]
 80081d8:	2b0f      	cmp	r3, #15
 80081da:	d80d      	bhi.n	80081f8 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80081dc:	78fb      	ldrb	r3, [r7, #3]
 80081de:	687a      	ldr	r2, [r7, #4]
 80081e0:	33e0      	adds	r3, #224	@ 0xe0
 80081e2:	009b      	lsls	r3, r3, #2
 80081e4:	4413      	add	r3, r2
 80081e6:	685a      	ldr	r2, [r3, #4]
 80081e8:	78fb      	ldrb	r3, [r7, #3]
 80081ea:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80081ee:	6879      	ldr	r1, [r7, #4]
 80081f0:	33e0      	adds	r3, #224	@ 0xe0
 80081f2:	009b      	lsls	r3, r3, #2
 80081f4:	440b      	add	r3, r1
 80081f6:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80081f8:	2300      	movs	r3, #0
}
 80081fa:	4618      	mov	r0, r3
 80081fc:	370c      	adds	r7, #12
 80081fe:	46bd      	mov	sp, r7
 8008200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008204:	4770      	bx	lr

08008206 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8008206:	b580      	push	{r7, lr}
 8008208:	b082      	sub	sp, #8
 800820a:	af00      	add	r7, sp, #0
 800820c:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008214:	4618      	mov	r0, r3
 8008216:	f7ff ff57 	bl	80080c8 <USBH_LL_IncTimer>
}
 800821a:	bf00      	nop
 800821c:	3708      	adds	r7, #8
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}

08008222 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008222:	b580      	push	{r7, lr}
 8008224:	b082      	sub	sp, #8
 8008226:	af00      	add	r7, sp, #0
 8008228:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008230:	4618      	mov	r0, r3
 8008232:	f7ff ff8f 	bl	8008154 <USBH_LL_Connect>
}
 8008236:	bf00      	nop
 8008238:	3708      	adds	r7, #8
 800823a:	46bd      	mov	sp, r7
 800823c:	bd80      	pop	{r7, pc}

0800823e <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800823e:	b580      	push	{r7, lr}
 8008240:	b082      	sub	sp, #8
 8008242:	af00      	add	r7, sp, #0
 8008244:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800824c:	4618      	mov	r0, r3
 800824e:	f7ff ff98 	bl	8008182 <USBH_LL_Disconnect>
}
 8008252:	bf00      	nop
 8008254:	3708      	adds	r7, #8
 8008256:	46bd      	mov	sp, r7
 8008258:	bd80      	pop	{r7, pc}

0800825a <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800825a:	b480      	push	{r7}
 800825c:	b083      	sub	sp, #12
 800825e:	af00      	add	r7, sp, #0
 8008260:	6078      	str	r0, [r7, #4]
 8008262:	460b      	mov	r3, r1
 8008264:	70fb      	strb	r3, [r7, #3]
 8008266:	4613      	mov	r3, r2
 8008268:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800826a:	bf00      	nop
 800826c:	370c      	adds	r7, #12
 800826e:	46bd      	mov	sp, r7
 8008270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008274:	4770      	bx	lr

08008276 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008276:	b580      	push	{r7, lr}
 8008278:	b082      	sub	sp, #8
 800827a:	af00      	add	r7, sp, #0
 800827c:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008284:	4618      	mov	r0, r3
 8008286:	f7ff ff49 	bl	800811c <USBH_LL_PortEnabled>
}
 800828a:	bf00      	nop
 800828c:	3708      	adds	r7, #8
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}

08008292 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008292:	b580      	push	{r7, lr}
 8008294:	b082      	sub	sp, #8
 8008296:	af00      	add	r7, sp, #0
 8008298:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80082a0:	4618      	mov	r0, r3
 80082a2:	f7ff ff49 	bl	8008138 <USBH_LL_PortDisabled>
}
 80082a6:	bf00      	nop
 80082a8:	3708      	adds	r7, #8
 80082aa:	46bd      	mov	sp, r7
 80082ac:	bd80      	pop	{r7, pc}

080082ae <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80082ae:	b580      	push	{r7, lr}
 80082b0:	b084      	sub	sp, #16
 80082b2:	af00      	add	r7, sp, #0
 80082b4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80082b6:	2300      	movs	r3, #0
 80082b8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80082ba:	2300      	movs	r3, #0
 80082bc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80082c4:	4618      	mov	r0, r3
 80082c6:	f7fa fef0 	bl	80030aa <HAL_HCD_Stop>
 80082ca:	4603      	mov	r3, r0
 80082cc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80082ce:	7bfb      	ldrb	r3, [r7, #15]
 80082d0:	4618      	mov	r0, r3
 80082d2:	f000 f807 	bl	80082e4 <USBH_Get_USB_Status>
 80082d6:	4603      	mov	r3, r0
 80082d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80082da:	7bbb      	ldrb	r3, [r7, #14]
}
 80082dc:	4618      	mov	r0, r3
 80082de:	3710      	adds	r7, #16
 80082e0:	46bd      	mov	sp, r7
 80082e2:	bd80      	pop	{r7, pc}

080082e4 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80082e4:	b480      	push	{r7}
 80082e6:	b085      	sub	sp, #20
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	4603      	mov	r3, r0
 80082ec:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80082ee:	2300      	movs	r3, #0
 80082f0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80082f2:	79fb      	ldrb	r3, [r7, #7]
 80082f4:	2b03      	cmp	r3, #3
 80082f6:	d817      	bhi.n	8008328 <USBH_Get_USB_Status+0x44>
 80082f8:	a201      	add	r2, pc, #4	@ (adr r2, 8008300 <USBH_Get_USB_Status+0x1c>)
 80082fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082fe:	bf00      	nop
 8008300:	08008311 	.word	0x08008311
 8008304:	08008317 	.word	0x08008317
 8008308:	0800831d 	.word	0x0800831d
 800830c:	08008323 	.word	0x08008323
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8008310:	2300      	movs	r3, #0
 8008312:	73fb      	strb	r3, [r7, #15]
    break;
 8008314:	e00b      	b.n	800832e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8008316:	2302      	movs	r3, #2
 8008318:	73fb      	strb	r3, [r7, #15]
    break;
 800831a:	e008      	b.n	800832e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800831c:	2301      	movs	r3, #1
 800831e:	73fb      	strb	r3, [r7, #15]
    break;
 8008320:	e005      	b.n	800832e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8008322:	2302      	movs	r3, #2
 8008324:	73fb      	strb	r3, [r7, #15]
    break;
 8008326:	e002      	b.n	800832e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8008328:	2302      	movs	r3, #2
 800832a:	73fb      	strb	r3, [r7, #15]
    break;
 800832c:	bf00      	nop
  }
  return usb_status;
 800832e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008330:	4618      	mov	r0, r3
 8008332:	3714      	adds	r7, #20
 8008334:	46bd      	mov	sp, r7
 8008336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833a:	4770      	bx	lr

0800833c <arm_mean_q15>:
 800833c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800833e:	ea5f 0e91 	movs.w	lr, r1, lsr #2
 8008342:	d021      	beq.n	8008388 <arm_mean_q15+0x4c>
 8008344:	f100 0408 	add.w	r4, r0, #8
 8008348:	4675      	mov	r5, lr
 800834a:	2300      	movs	r3, #0
 800834c:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8008350:	f854 6c04 	ldr.w	r6, [r4, #-4]
 8008354:	fa03 f387 	sxtah	r3, r3, r7
 8008358:	eb03 4327 	add.w	r3, r3, r7, asr #16
 800835c:	fa03 f386 	sxtah	r3, r3, r6
 8008360:	3d01      	subs	r5, #1
 8008362:	eb03 4326 	add.w	r3, r3, r6, asr #16
 8008366:	f104 0408 	add.w	r4, r4, #8
 800836a:	d1ef      	bne.n	800834c <arm_mean_q15+0x10>
 800836c:	eb00 00ce 	add.w	r0, r0, lr, lsl #3
 8008370:	f011 0403 	ands.w	r4, r1, #3
 8008374:	d004      	beq.n	8008380 <arm_mean_q15+0x44>
 8008376:	f930 5b02 	ldrsh.w	r5, [r0], #2
 800837a:	3c01      	subs	r4, #1
 800837c:	442b      	add	r3, r5
 800837e:	d1fa      	bne.n	8008376 <arm_mean_q15+0x3a>
 8008380:	fb93 f3f1 	sdiv	r3, r3, r1
 8008384:	8013      	strh	r3, [r2, #0]
 8008386:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008388:	4673      	mov	r3, lr
 800838a:	e7f1      	b.n	8008370 <arm_mean_q15+0x34>

0800838c <arm_split_rfft_q15>:
 800838c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008390:	b083      	sub	sp, #12
 8008392:	f101 4480 	add.w	r4, r1, #1073741824	@ 0x40000000
 8008396:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8008398:	9001      	str	r0, [sp, #4]
 800839a:	3c01      	subs	r4, #1
 800839c:	ea4f 0a85 	mov.w	sl, r5, lsl #2
 80083a0:	00a0      	lsls	r0, r4, #2
 80083a2:	ea4f 0ec1 	mov.w	lr, r1, lsl #3
 80083a6:	3901      	subs	r1, #1
 80083a8:	9000      	str	r0, [sp, #0]
 80083aa:	4452      	add	r2, sl
 80083ac:	4453      	add	r3, sl
 80083ae:	d02f      	beq.n	8008410 <arm_split_rfft_q15+0x84>
 80083b0:	f100 0904 	add.w	r9, r0, #4
 80083b4:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80083b6:	9c01      	ldr	r4, [sp, #4]
 80083b8:	f1ae 0e08 	sub.w	lr, lr, #8
 80083bc:	4486      	add	lr, r0
 80083be:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80083c0:	44a1      	add	r9, r4
 80083c2:	f100 0808 	add.w	r8, r0, #8
 80083c6:	46a3      	mov	fp, r4
 80083c8:	f04f 0c00 	mov.w	ip, #0
 80083cc:	f85b 4f04 	ldr.w	r4, [fp, #4]!
 80083d0:	f852 000c 	ldr.w	r0, [r2, ip]
 80083d4:	fb44 f500 	smusd	r5, r4, r0
 80083d8:	f859 6d04 	ldr.w	r6, [r9, #-4]!
 80083dc:	f853 700c 	ldr.w	r7, [r3, ip]
 80083e0:	fb26 5507 	smlad	r5, r6, r7, r5
 80083e4:	fb46 f617 	smusdx	r6, r6, r7
 80083e8:	fb24 6010 	smladx	r0, r4, r0, r6
 80083ec:	1400      	asrs	r0, r0, #16
 80083ee:	0c2c      	lsrs	r4, r5, #16
 80083f0:	4246      	negs	r6, r0
 80083f2:	3901      	subs	r1, #1
 80083f4:	f828 0c02 	strh.w	r0, [r8, #-2]
 80083f8:	f828 4c04 	strh.w	r4, [r8, #-4]
 80083fc:	44d4      	add	ip, sl
 80083fe:	f8ae 6006 	strh.w	r6, [lr, #6]
 8008402:	f8ae 4004 	strh.w	r4, [lr, #4]
 8008406:	f108 0804 	add.w	r8, r8, #4
 800840a:	f1ae 0e04 	sub.w	lr, lr, #4
 800840e:	d1dd      	bne.n	80083cc <arm_split_rfft_q15+0x40>
 8008410:	9801      	ldr	r0, [sp, #4]
 8008412:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8008414:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 8008418:	f9b0 3000 	ldrsh.w	r3, [r0]
 800841c:	9900      	ldr	r1, [sp, #0]
 800841e:	1a9b      	subs	r3, r3, r2
 8008420:	4421      	add	r1, r4
 8008422:	2200      	movs	r2, #0
 8008424:	105b      	asrs	r3, r3, #1
 8008426:	808b      	strh	r3, [r1, #4]
 8008428:	80ca      	strh	r2, [r1, #6]
 800842a:	f9b0 1000 	ldrsh.w	r1, [r0]
 800842e:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
 8008432:	8062      	strh	r2, [r4, #2]
 8008434:	440b      	add	r3, r1
 8008436:	105b      	asrs	r3, r3, #1
 8008438:	8023      	strh	r3, [r4, #0]
 800843a:	b003      	add	sp, #12
 800843c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008440 <arm_rfft_q15>:
 8008440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008444:	4617      	mov	r7, r2
 8008446:	7902      	ldrb	r2, [r0, #4]
 8008448:	6805      	ldr	r5, [r0, #0]
 800844a:	6943      	ldr	r3, [r0, #20]
 800844c:	b085      	sub	sp, #20
 800844e:	2a01      	cmp	r2, #1
 8008450:	4606      	mov	r6, r0
 8008452:	9303      	str	r3, [sp, #12]
 8008454:	ea4f 0555 	mov.w	r5, r5, lsr #1
 8008458:	4688      	mov	r8, r1
 800845a:	d00f      	beq.n	800847c <arm_rfft_q15+0x3c>
 800845c:	4618      	mov	r0, r3
 800845e:	7973      	ldrb	r3, [r6, #5]
 8008460:	f000 fb46 	bl	8008af0 <arm_cfft_q15>
 8008464:	68b4      	ldr	r4, [r6, #8]
 8008466:	68f2      	ldr	r2, [r6, #12]
 8008468:	6933      	ldr	r3, [r6, #16]
 800846a:	9700      	str	r7, [sp, #0]
 800846c:	4640      	mov	r0, r8
 800846e:	4629      	mov	r1, r5
 8008470:	9401      	str	r4, [sp, #4]
 8008472:	f7ff ff8b 	bl	800838c <arm_split_rfft_q15>
 8008476:	b005      	add	sp, #20
 8008478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800847c:	f100 0308 	add.w	r3, r0, #8
 8008480:	e893 5008 	ldmia.w	r3, {r3, ip, lr}
 8008484:	ea4f 0985 	mov.w	r9, r5, lsl #2
 8008488:	b31d      	cbz	r5, 80084d2 <arm_rfft_q15+0x92>
 800848a:	f109 0904 	add.w	r9, r9, #4
 800848e:	4489      	add	r9, r1
 8008490:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 8008494:	46bb      	mov	fp, r7
 8008496:	f859 1d04 	ldr.w	r1, [r9, #-4]!
 800849a:	f8de 4000 	ldr.w	r4, [lr]
 800849e:	fb41 f304 	smusd	r3, r1, r4
 80084a2:	f858 0b04 	ldr.w	r0, [r8], #4
 80084a6:	f8dc 2000 	ldr.w	r2, [ip]
 80084aa:	fb20 3302 	smlad	r3, r0, r2, r3
 80084ae:	fb21 f114 	smuadx	r1, r1, r4
 80084b2:	4249      	negs	r1, r1
 80084b4:	fb42 1210 	smlsdx	r2, r2, r0, r1
 80084b8:	3d01      	subs	r5, #1
 80084ba:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80084be:	ea4f 4222 	mov.w	r2, r2, asr #16
 80084c2:	44d6      	add	lr, sl
 80084c4:	eac3 4202 	pkhbt	r2, r3, r2, lsl #16
 80084c8:	44d4      	add	ip, sl
 80084ca:	f84b 2b04 	str.w	r2, [fp], #4
 80084ce:	d1e2      	bne.n	8008496 <arm_rfft_q15+0x56>
 80084d0:	7932      	ldrb	r2, [r6, #4]
 80084d2:	7973      	ldrb	r3, [r6, #5]
 80084d4:	9803      	ldr	r0, [sp, #12]
 80084d6:	4639      	mov	r1, r7
 80084d8:	f000 fb0a 	bl	8008af0 <arm_cfft_q15>
 80084dc:	6833      	ldr	r3, [r6, #0]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d0c9      	beq.n	8008476 <arm_rfft_q15+0x36>
 80084e2:	3f02      	subs	r7, #2
 80084e4:	2200      	movs	r2, #0
 80084e6:	f937 3f02 	ldrsh.w	r3, [r7, #2]!
 80084ea:	005b      	lsls	r3, r3, #1
 80084ec:	803b      	strh	r3, [r7, #0]
 80084ee:	6833      	ldr	r3, [r6, #0]
 80084f0:	3201      	adds	r2, #1
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d8f7      	bhi.n	80084e6 <arm_rfft_q15+0xa6>
 80084f6:	b005      	add	sp, #20
 80084f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080084fc <arm_rfft_init_q15>:
 80084fc:	b289      	uxth	r1, r1
 80084fe:	b430      	push	{r4, r5}
 8008500:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008504:	4d36      	ldr	r5, [pc, #216]	@ (80085e0 <arm_rfft_init_q15+0xe4>)
 8008506:	4c37      	ldr	r4, [pc, #220]	@ (80085e4 <arm_rfft_init_q15+0xe8>)
 8008508:	7102      	strb	r2, [r0, #4]
 800850a:	7143      	strb	r3, [r0, #5]
 800850c:	6001      	str	r1, [r0, #0]
 800850e:	60c5      	str	r5, [r0, #12]
 8008510:	6104      	str	r4, [r0, #16]
 8008512:	d050      	beq.n	80085b6 <arm_rfft_init_q15+0xba>
 8008514:	d911      	bls.n	800853a <arm_rfft_init_q15+0x3e>
 8008516:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 800851a:	d054      	beq.n	80085c6 <arm_rfft_init_q15+0xca>
 800851c:	d938      	bls.n	8008590 <arm_rfft_init_q15+0x94>
 800851e:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8008522:	d022      	beq.n	800856a <arm_rfft_init_q15+0x6e>
 8008524:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8008528:	d155      	bne.n	80085d6 <arm_rfft_init_q15+0xda>
 800852a:	2201      	movs	r2, #1
 800852c:	4b2e      	ldr	r3, [pc, #184]	@ (80085e8 <arm_rfft_init_q15+0xec>)
 800852e:	6082      	str	r2, [r0, #8]
 8008530:	6143      	str	r3, [r0, #20]
 8008532:	2000      	movs	r0, #0
 8008534:	b240      	sxtb	r0, r0
 8008536:	bc30      	pop	{r4, r5}
 8008538:	4770      	bx	lr
 800853a:	2940      	cmp	r1, #64	@ 0x40
 800853c:	d033      	beq.n	80085a6 <arm_rfft_init_q15+0xaa>
 800853e:	d91c      	bls.n	800857a <arm_rfft_init_q15+0x7e>
 8008540:	2980      	cmp	r1, #128	@ 0x80
 8008542:	d00a      	beq.n	800855a <arm_rfft_init_q15+0x5e>
 8008544:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8008548:	d145      	bne.n	80085d6 <arm_rfft_init_q15+0xda>
 800854a:	2220      	movs	r2, #32
 800854c:	4b27      	ldr	r3, [pc, #156]	@ (80085ec <arm_rfft_init_q15+0xf0>)
 800854e:	6082      	str	r2, [r0, #8]
 8008550:	6143      	str	r3, [r0, #20]
 8008552:	2000      	movs	r0, #0
 8008554:	b240      	sxtb	r0, r0
 8008556:	bc30      	pop	{r4, r5}
 8008558:	4770      	bx	lr
 800855a:	2240      	movs	r2, #64	@ 0x40
 800855c:	4b24      	ldr	r3, [pc, #144]	@ (80085f0 <arm_rfft_init_q15+0xf4>)
 800855e:	6082      	str	r2, [r0, #8]
 8008560:	6143      	str	r3, [r0, #20]
 8008562:	2000      	movs	r0, #0
 8008564:	b240      	sxtb	r0, r0
 8008566:	bc30      	pop	{r4, r5}
 8008568:	4770      	bx	lr
 800856a:	2202      	movs	r2, #2
 800856c:	4b21      	ldr	r3, [pc, #132]	@ (80085f4 <arm_rfft_init_q15+0xf8>)
 800856e:	6082      	str	r2, [r0, #8]
 8008570:	6143      	str	r3, [r0, #20]
 8008572:	2000      	movs	r0, #0
 8008574:	b240      	sxtb	r0, r0
 8008576:	bc30      	pop	{r4, r5}
 8008578:	4770      	bx	lr
 800857a:	2920      	cmp	r1, #32
 800857c:	d12b      	bne.n	80085d6 <arm_rfft_init_q15+0xda>
 800857e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008582:	4b1d      	ldr	r3, [pc, #116]	@ (80085f8 <arm_rfft_init_q15+0xfc>)
 8008584:	6082      	str	r2, [r0, #8]
 8008586:	6143      	str	r3, [r0, #20]
 8008588:	2000      	movs	r0, #0
 800858a:	b240      	sxtb	r0, r0
 800858c:	bc30      	pop	{r4, r5}
 800858e:	4770      	bx	lr
 8008590:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008594:	d11f      	bne.n	80085d6 <arm_rfft_init_q15+0xda>
 8008596:	2208      	movs	r2, #8
 8008598:	4b18      	ldr	r3, [pc, #96]	@ (80085fc <arm_rfft_init_q15+0x100>)
 800859a:	6082      	str	r2, [r0, #8]
 800859c:	6143      	str	r3, [r0, #20]
 800859e:	2000      	movs	r0, #0
 80085a0:	b240      	sxtb	r0, r0
 80085a2:	bc30      	pop	{r4, r5}
 80085a4:	4770      	bx	lr
 80085a6:	2280      	movs	r2, #128	@ 0x80
 80085a8:	4b15      	ldr	r3, [pc, #84]	@ (8008600 <arm_rfft_init_q15+0x104>)
 80085aa:	6082      	str	r2, [r0, #8]
 80085ac:	6143      	str	r3, [r0, #20]
 80085ae:	2000      	movs	r0, #0
 80085b0:	b240      	sxtb	r0, r0
 80085b2:	bc30      	pop	{r4, r5}
 80085b4:	4770      	bx	lr
 80085b6:	2210      	movs	r2, #16
 80085b8:	4b12      	ldr	r3, [pc, #72]	@ (8008604 <arm_rfft_init_q15+0x108>)
 80085ba:	6082      	str	r2, [r0, #8]
 80085bc:	6143      	str	r3, [r0, #20]
 80085be:	2000      	movs	r0, #0
 80085c0:	b240      	sxtb	r0, r0
 80085c2:	bc30      	pop	{r4, r5}
 80085c4:	4770      	bx	lr
 80085c6:	2204      	movs	r2, #4
 80085c8:	4b0f      	ldr	r3, [pc, #60]	@ (8008608 <arm_rfft_init_q15+0x10c>)
 80085ca:	6082      	str	r2, [r0, #8]
 80085cc:	6143      	str	r3, [r0, #20]
 80085ce:	2000      	movs	r0, #0
 80085d0:	b240      	sxtb	r0, r0
 80085d2:	bc30      	pop	{r4, r5}
 80085d4:	4770      	bx	lr
 80085d6:	20ff      	movs	r0, #255	@ 0xff
 80085d8:	b240      	sxtb	r0, r0
 80085da:	bc30      	pop	{r4, r5}
 80085dc:	4770      	bx	lr
 80085de:	bf00      	nop
 80085e0:	08009110 	.word	0x08009110
 80085e4:	0800d110 	.word	0x0800d110
 80085e8:	08011140 	.word	0x08011140
 80085ec:	08011180 	.word	0x08011180
 80085f0:	08011160 	.word	0x08011160
 80085f4:	08011190 	.word	0x08011190
 80085f8:	08011120 	.word	0x08011120
 80085fc:	08011150 	.word	0x08011150
 8008600:	08011130 	.word	0x08011130
 8008604:	08011170 	.word	0x08011170
 8008608:	08011110 	.word	0x08011110

0800860c <arm_biquad_cascade_df1_q15>:
 800860c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008610:	b08b      	sub	sp, #44	@ 0x2c
 8008612:	085c      	lsrs	r4, r3, #1
 8008614:	f990 800c 	ldrsb.w	r8, [r0, #12]
 8008618:	6885      	ldr	r5, [r0, #8]
 800861a:	9407      	str	r4, [sp, #28]
 800861c:	4626      	mov	r6, r4
 800861e:	f003 0301 	and.w	r3, r3, #1
 8008622:	6844      	ldr	r4, [r0, #4]
 8008624:	f990 0000 	ldrsb.w	r0, [r0]
 8008628:	9004      	str	r0, [sp, #16]
 800862a:	9306      	str	r3, [sp, #24]
 800862c:	00b0      	lsls	r0, r6, #2
 800862e:	4613      	mov	r3, r2
 8008630:	4403      	add	r3, r0
 8008632:	9309      	str	r3, [sp, #36]	@ 0x24
 8008634:	f105 030c 	add.w	r3, r5, #12
 8008638:	9302      	str	r3, [sp, #8]
 800863a:	f104 0308 	add.w	r3, r4, #8
 800863e:	f1c8 090f 	rsb	r9, r8, #15
 8008642:	9205      	str	r2, [sp, #20]
 8008644:	9008      	str	r0, [sp, #32]
 8008646:	9101      	str	r1, [sp, #4]
 8008648:	f108 0811 	add.w	r8, r8, #17
 800864c:	9303      	str	r3, [sp, #12]
 800864e:	9a02      	ldr	r2, [sp, #8]
 8008650:	f852 4c0c 	ldr.w	r4, [r2, #-12]
 8008654:	e912 0003 	ldmdb	r2, {r0, r1}
 8008658:	9a03      	ldr	r2, [sp, #12]
 800865a:	f852 ac08 	ldr.w	sl, [r2, #-8]
 800865e:	f852 3c04 	ldr.w	r3, [r2, #-4]
 8008662:	9a07      	ldr	r2, [sp, #28]
 8008664:	2a00      	cmp	r2, #0
 8008666:	d06c      	beq.n	8008742 <arm_biquad_cascade_df1_q15+0x136>
 8008668:	f8dd c004 	ldr.w	ip, [sp, #4]
 800866c:	f8dd e014 	ldr.w	lr, [sp, #20]
 8008670:	4615      	mov	r5, r2
 8008672:	461f      	mov	r7, r3
 8008674:	f85c 6b04 	ldr.w	r6, [ip], #4
 8008678:	fb24 fb06 	smuad	fp, r4, r6
 800867c:	465a      	mov	r2, fp
 800867e:	17d3      	asrs	r3, r2, #31
 8008680:	461a      	mov	r2, r3
 8008682:	465b      	mov	r3, fp
 8008684:	fbc0 32ca 	smlald	r3, r2, r0, sl
 8008688:	fbc1 32c7 	smlald	r3, r2, r1, r7
 800868c:	fa23 f309 	lsr.w	r3, r3, r9
 8008690:	fa02 f208 	lsl.w	r2, r2, r8
 8008694:	431a      	orrs	r2, r3
 8008696:	eac6 430a 	pkhbt	r3, r6, sl, lsl #16
 800869a:	f302 020f 	ssat	r2, #16, r2
 800869e:	eac2 4707 	pkhbt	r7, r2, r7, lsl #16
 80086a2:	fb24 f216 	smuadx	r2, r4, r6
 80086a6:	ea4f 7be2 	mov.w	fp, r2, asr #31
 80086aa:	46da      	mov	sl, fp
 80086ac:	fbc0 2ac3 	smlald	r2, sl, r0, r3
 80086b0:	fbc1 2ac7 	smlald	r2, sl, r1, r7
 80086b4:	fa0a fa08 	lsl.w	sl, sl, r8
 80086b8:	fa22 f209 	lsr.w	r2, r2, r9
 80086bc:	3d01      	subs	r5, #1
 80086be:	ea4a 0202 	orr.w	r2, sl, r2
 80086c2:	ea4f 4626 	mov.w	r6, r6, asr #16
 80086c6:	f302 020f 	ssat	r2, #16, r2
 80086ca:	eac6 4a03 	pkhbt	sl, r6, r3, lsl #16
 80086ce:	eac7 4302 	pkhbt	r3, r7, r2, lsl #16
 80086d2:	eac2 4707 	pkhbt	r7, r2, r7, lsl #16
 80086d6:	f84e 3b04 	str.w	r3, [lr], #4
 80086da:	d1cb      	bne.n	8008674 <arm_biquad_cascade_df1_q15+0x68>
 80086dc:	9a01      	ldr	r2, [sp, #4]
 80086de:	9d08      	ldr	r5, [sp, #32]
 80086e0:	442a      	add	r2, r5
 80086e2:	9201      	str	r2, [sp, #4]
 80086e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086e6:	463b      	mov	r3, r7
 80086e8:	9d06      	ldr	r5, [sp, #24]
 80086ea:	b1b5      	cbz	r5, 800871a <arm_biquad_cascade_df1_q15+0x10e>
 80086ec:	9d01      	ldr	r5, [sp, #4]
 80086ee:	f9b5 5000 	ldrsh.w	r5, [r5]
 80086f2:	fb24 f405 	smuad	r4, r4, r5
 80086f6:	17e7      	asrs	r7, r4, #31
 80086f8:	463e      	mov	r6, r7
 80086fa:	fbc0 46ca 	smlald	r4, r6, r0, sl
 80086fe:	fbc1 46c3 	smlald	r4, r6, r1, r3
 8008702:	fa06 f608 	lsl.w	r6, r6, r8
 8008706:	fa24 f409 	lsr.w	r4, r4, r9
 800870a:	4326      	orrs	r6, r4
 800870c:	f306 060f 	ssat	r6, #16, r6
 8008710:	8016      	strh	r6, [r2, #0]
 8008712:	eac6 4303 	pkhbt	r3, r6, r3, lsl #16
 8008716:	eac5 4a0a 	pkhbt	sl, r5, sl, lsl #16
 800871a:	9903      	ldr	r1, [sp, #12]
 800871c:	f841 3c04 	str.w	r3, [r1, #-4]
 8008720:	9b02      	ldr	r3, [sp, #8]
 8008722:	f841 ac08 	str.w	sl, [r1, #-8]
 8008726:	330c      	adds	r3, #12
 8008728:	9302      	str	r3, [sp, #8]
 800872a:	f101 0308 	add.w	r3, r1, #8
 800872e:	9303      	str	r3, [sp, #12]
 8008730:	9b05      	ldr	r3, [sp, #20]
 8008732:	9301      	str	r3, [sp, #4]
 8008734:	9b04      	ldr	r3, [sp, #16]
 8008736:	3b01      	subs	r3, #1
 8008738:	9304      	str	r3, [sp, #16]
 800873a:	d188      	bne.n	800864e <arm_biquad_cascade_df1_q15+0x42>
 800873c:	b00b      	add	sp, #44	@ 0x2c
 800873e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008742:	9a05      	ldr	r2, [sp, #20]
 8008744:	e7d0      	b.n	80086e8 <arm_biquad_cascade_df1_q15+0xdc>
 8008746:	bf00      	nop

08008748 <arm_biquad_cascade_df1_init_q15>:
 8008748:	b538      	push	{r3, r4, r5, lr}
 800874a:	461d      	mov	r5, r3
 800874c:	4604      	mov	r4, r0
 800874e:	f99d 3010 	ldrsb.w	r3, [sp, #16]
 8008752:	6082      	str	r2, [r0, #8]
 8008754:	7001      	strb	r1, [r0, #0]
 8008756:	00ca      	lsls	r2, r1, #3
 8008758:	7303      	strb	r3, [r0, #12]
 800875a:	2100      	movs	r1, #0
 800875c:	4628      	mov	r0, r5
 800875e:	f000 fc81 	bl	8009064 <memset>
 8008762:	6065      	str	r5, [r4, #4]
 8008764:	bd38      	pop	{r3, r4, r5, pc}
 8008766:	bf00      	nop

08008768 <arm_cmplx_mag_q15>:
 8008768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800876c:	b083      	sub	sp, #12
 800876e:	0893      	lsrs	r3, r2, #2
 8008770:	9200      	str	r2, [sp, #0]
 8008772:	4607      	mov	r7, r0
 8008774:	460e      	mov	r6, r1
 8008776:	9301      	str	r3, [sp, #4]
 8008778:	d034      	beq.n	80087e4 <arm_cmplx_mag_q15+0x7c>
 800877a:	f100 0510 	add.w	r5, r0, #16
 800877e:	469b      	mov	fp, r3
 8008780:	460c      	mov	r4, r1
 8008782:	f855 0c10 	ldr.w	r0, [r5, #-16]
 8008786:	fb20 f000 	smuad	r0, r0, r0
 800878a:	f855 2c0c 	ldr.w	r2, [r5, #-12]
 800878e:	fb22 f802 	smuad	r8, r2, r2
 8008792:	f855 3c08 	ldr.w	r3, [r5, #-8]
 8008796:	fb23 fa03 	smuad	sl, r3, r3
 800879a:	f855 3c04 	ldr.w	r3, [r5, #-4]
 800879e:	fb23 f903 	smuad	r9, r3, r3
 80087a2:	4621      	mov	r1, r4
 80087a4:	1440      	asrs	r0, r0, #17
 80087a6:	f000 f831 	bl	800880c <arm_sqrt_q15>
 80087aa:	1ca1      	adds	r1, r4, #2
 80087ac:	ea4f 4068 	mov.w	r0, r8, asr #17
 80087b0:	f000 f82c 	bl	800880c <arm_sqrt_q15>
 80087b4:	f104 0806 	add.w	r8, r4, #6
 80087b8:	1d21      	adds	r1, r4, #4
 80087ba:	ea4f 406a 	mov.w	r0, sl, asr #17
 80087be:	f000 f825 	bl	800880c <arm_sqrt_q15>
 80087c2:	ea4f 4069 	mov.w	r0, r9, asr #17
 80087c6:	4641      	mov	r1, r8
 80087c8:	f000 f820 	bl	800880c <arm_sqrt_q15>
 80087cc:	f1bb 0b01 	subs.w	fp, fp, #1
 80087d0:	f105 0510 	add.w	r5, r5, #16
 80087d4:	f104 0408 	add.w	r4, r4, #8
 80087d8:	d1d3      	bne.n	8008782 <arm_cmplx_mag_q15+0x1a>
 80087da:	9a01      	ldr	r2, [sp, #4]
 80087dc:	eb07 1702 	add.w	r7, r7, r2, lsl #4
 80087e0:	eb06 06c2 	add.w	r6, r6, r2, lsl #3
 80087e4:	9b00      	ldr	r3, [sp, #0]
 80087e6:	f013 0403 	ands.w	r4, r3, #3
 80087ea:	d00b      	beq.n	8008804 <arm_cmplx_mag_q15+0x9c>
 80087ec:	f857 0b04 	ldr.w	r0, [r7], #4
 80087f0:	fb20 f000 	smuad	r0, r0, r0
 80087f4:	4631      	mov	r1, r6
 80087f6:	1440      	asrs	r0, r0, #17
 80087f8:	f000 f808 	bl	800880c <arm_sqrt_q15>
 80087fc:	3c01      	subs	r4, #1
 80087fe:	f106 0602 	add.w	r6, r6, #2
 8008802:	d1f3      	bne.n	80087ec <arm_cmplx_mag_q15+0x84>
 8008804:	b003      	add	sp, #12
 8008806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800880a:	bf00      	nop

0800880c <arm_sqrt_q15>:
 800880c:	2800      	cmp	r0, #0
 800880e:	dd72      	ble.n	80088f6 <arm_sqrt_q15+0xea>
 8008810:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008812:	fab0 f680 	clz	r6, r0
 8008816:	3e11      	subs	r6, #17
 8008818:	b2b6      	uxth	r6, r6
 800881a:	f016 0701 	ands.w	r7, r6, #1
 800881e:	bf1a      	itte	ne
 8008820:	f106 32ff 	addne.w	r2, r6, #4294967295	@ 0xffffffff
 8008824:	fa00 f302 	lslne.w	r3, r0, r2
 8008828:	fa00 f306 	lsleq.w	r3, r0, r6
 800882c:	b29b      	uxth	r3, r3
 800882e:	b21c      	sxth	r4, r3
 8008830:	ee07 4a90 	vmov	s15, r4
 8008834:	eefa 7ae8 	vcvt.f32.s32	s15, s15, #15
 8008838:	4831      	ldr	r0, [pc, #196]	@ (8008900 <arm_sqrt_q15+0xf4>)
 800883a:	ee17 5a90 	vmov	r5, s15
 800883e:	106d      	asrs	r5, r5, #1
 8008840:	1b40      	subs	r0, r0, r5
 8008842:	ee07 0a90 	vmov	s15, r0
 8008846:	eefe 7ac9 	vcvt.s32.f32	s15, s15, #14
 800884a:	b083      	sub	sp, #12
 800884c:	edcd 7a01 	vstr	s15, [sp, #4]
 8008850:	f8bd 5004 	ldrh.w	r5, [sp, #4]
 8008854:	fb15 f005 	smulbb	r0, r5, r5
 8008858:	f3c4 044f 	ubfx	r4, r4, #1, #16
 800885c:	f3c0 30cf 	ubfx	r0, r0, #15, #16
 8008860:	fb10 f004 	smulbb	r0, r0, r4
 8008864:	f340 32cf 	sbfx	r2, r0, #15, #16
 8008868:	f5c2 5040 	rsb	r0, r2, #12288	@ 0x3000
 800886c:	b22a      	sxth	r2, r5
 800886e:	fb00 f202 	mul.w	r2, r0, r2
 8008872:	f342 32cf 	sbfx	r2, r2, #15, #16
 8008876:	0092      	lsls	r2, r2, #2
 8008878:	b292      	uxth	r2, r2
 800887a:	fb12 f002 	smulbb	r0, r2, r2
 800887e:	f3c0 30cf 	ubfx	r0, r0, #15, #16
 8008882:	fb14 f000 	smulbb	r0, r4, r0
 8008886:	f340 3ecf 	sbfx	lr, r0, #15, #16
 800888a:	f5ce 5040 	rsb	r0, lr, #12288	@ 0x3000
 800888e:	fa0f fe82 	sxth.w	lr, r2
 8008892:	fb00 fe0e 	mul.w	lr, r0, lr
 8008896:	f34e 3ecf 	sbfx	lr, lr, #15, #16
 800889a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800889e:	fa1f fe8e 	uxth.w	lr, lr
 80088a2:	fb1e f50e 	smulbb	r5, lr, lr
 80088a6:	f3c5 35cf 	ubfx	r5, r5, #15, #16
 80088aa:	fb14 f405 	smulbb	r4, r4, r5
 80088ae:	f344 32cf 	sbfx	r2, r4, #15, #16
 80088b2:	f5c2 5440 	rsb	r4, r2, #12288	@ 0x3000
 80088b6:	fa0f f28e 	sxth.w	r2, lr
 80088ba:	fb04 f202 	mul.w	r2, r4, r2
 80088be:	f342 32cf 	sbfx	r2, r2, #15, #16
 80088c2:	0092      	lsls	r2, r2, #2
 80088c4:	fb13 f302 	smulbb	r3, r3, r2
 80088c8:	f343 33cf 	sbfx	r3, r3, #15, #16
 80088cc:	005b      	lsls	r3, r3, #1
 80088ce:	b29b      	uxth	r3, r3
 80088d0:	b15f      	cbz	r7, 80088ea <arm_sqrt_q15+0xde>
 80088d2:	3e01      	subs	r6, #1
 80088d4:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
 80088d8:	1076      	asrs	r6, r6, #1
 80088da:	b21b      	sxth	r3, r3
 80088dc:	4133      	asrs	r3, r6
 80088de:	b29b      	uxth	r3, r3
 80088e0:	2000      	movs	r0, #0
 80088e2:	b240      	sxtb	r0, r0
 80088e4:	800b      	strh	r3, [r1, #0]
 80088e6:	b003      	add	sp, #12
 80088e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088ea:	b21b      	sxth	r3, r3
 80088ec:	f346 064e 	sbfx	r6, r6, #1, #15
 80088f0:	4133      	asrs	r3, r6
 80088f2:	b29b      	uxth	r3, r3
 80088f4:	e7f4      	b.n	80088e0 <arm_sqrt_q15+0xd4>
 80088f6:	2300      	movs	r3, #0
 80088f8:	20ff      	movs	r0, #255	@ 0xff
 80088fa:	800b      	strh	r3, [r1, #0]
 80088fc:	b240      	sxtb	r0, r0
 80088fe:	4770      	bx	lr
 8008900:	5f3759df 	.word	0x5f3759df

08008904 <arm_offset_q15>:
 8008904:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 8008908:	b5f0      	push	{r4, r5, r6, r7, lr}
 800890a:	eac1 4e01 	pkhbt	lr, r1, r1, lsl #16
 800890e:	d01a      	beq.n	8008946 <arm_offset_q15+0x42>
 8008910:	f102 0508 	add.w	r5, r2, #8
 8008914:	f100 0408 	add.w	r4, r0, #8
 8008918:	4667      	mov	r7, ip
 800891a:	f854 6c08 	ldr.w	r6, [r4, #-8]
 800891e:	fa96 f61e 	qadd16	r6, r6, lr
 8008922:	f845 6c08 	str.w	r6, [r5, #-8]
 8008926:	f854 6c04 	ldr.w	r6, [r4, #-4]
 800892a:	fa96 f61e 	qadd16	r6, r6, lr
 800892e:	3f01      	subs	r7, #1
 8008930:	f845 6c04 	str.w	r6, [r5, #-4]
 8008934:	f104 0408 	add.w	r4, r4, #8
 8008938:	f105 0508 	add.w	r5, r5, #8
 800893c:	d1ed      	bne.n	800891a <arm_offset_q15+0x16>
 800893e:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8008942:	4462      	add	r2, ip
 8008944:	4460      	add	r0, ip
 8008946:	f013 0303 	ands.w	r3, r3, #3
 800894a:	d008      	beq.n	800895e <arm_offset_q15+0x5a>
 800894c:	3a02      	subs	r2, #2
 800894e:	f930 4b02 	ldrsh.w	r4, [r0], #2
 8008952:	fa94 f411 	qadd16	r4, r4, r1
 8008956:	3b01      	subs	r3, #1
 8008958:	f822 4f02 	strh.w	r4, [r2, #2]!
 800895c:	d1f7      	bne.n	800894e <arm_offset_q15+0x4a>
 800895e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008960 <arm_cfft_radix4by2_q15>:
 8008960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008964:	084d      	lsrs	r5, r1, #1
 8008966:	b081      	sub	sp, #4
 8008968:	4604      	mov	r4, r0
 800896a:	eb00 0741 	add.w	r7, r0, r1, lsl #1
 800896e:	4616      	mov	r6, r2
 8008970:	d04c      	beq.n	8008a0c <arm_cfft_radix4by2_q15+0xac>
 8008972:	46bc      	mov	ip, r7
 8008974:	4686      	mov	lr, r0
 8008976:	4691      	mov	r9, r2
 8008978:	4629      	mov	r1, r5
 800897a:	f04f 0800 	mov.w	r8, #0
 800897e:	f859 2b04 	ldr.w	r2, [r9], #4
 8008982:	f8de 3000 	ldr.w	r3, [lr]
 8008986:	fa93 fa28 	shadd16	sl, r3, r8
 800898a:	f8dc 0000 	ldr.w	r0, [ip]
 800898e:	fa90 f028 	shadd16	r0, r0, r8
 8008992:	fada fb10 	qsub16	fp, sl, r0
 8008996:	fa9a f020 	shadd16	r0, sl, r0
 800899a:	f84e 0b04 	str.w	r0, [lr], #4
 800899e:	fb22 f00b 	smuad	r0, r2, fp
 80089a2:	fb42 f21b 	smusdx	r2, r2, fp
 80089a6:	0c13      	lsrs	r3, r2, #16
 80089a8:	041b      	lsls	r3, r3, #16
 80089aa:	ea43 4310 	orr.w	r3, r3, r0, lsr #16
 80089ae:	3901      	subs	r1, #1
 80089b0:	f84c 3b04 	str.w	r3, [ip], #4
 80089b4:	d1e3      	bne.n	800897e <arm_cfft_radix4by2_q15+0x1e>
 80089b6:	4629      	mov	r1, r5
 80089b8:	4620      	mov	r0, r4
 80089ba:	4632      	mov	r2, r6
 80089bc:	2302      	movs	r3, #2
 80089be:	f000 f8f5 	bl	8008bac <arm_radix4_butterfly_q15>
 80089c2:	4629      	mov	r1, r5
 80089c4:	2302      	movs	r3, #2
 80089c6:	4638      	mov	r0, r7
 80089c8:	4632      	mov	r2, r6
 80089ca:	f000 f8ef 	bl	8008bac <arm_radix4_butterfly_q15>
 80089ce:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 80089d2:	1ca3      	adds	r3, r4, #2
 80089d4:	f933 7c02 	ldrsh.w	r7, [r3, #-2]
 80089d8:	f9b4 6002 	ldrsh.w	r6, [r4, #2]
 80089dc:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
 80089e0:	f9b4 2006 	ldrsh.w	r2, [r4, #6]
 80089e4:	007f      	lsls	r7, r7, #1
 80089e6:	0076      	lsls	r6, r6, #1
 80089e8:	0040      	lsls	r0, r0, #1
 80089ea:	0052      	lsls	r2, r2, #1
 80089ec:	f823 7c02 	strh.w	r7, [r3, #-2]
 80089f0:	3408      	adds	r4, #8
 80089f2:	f824 6c06 	strh.w	r6, [r4, #-6]
 80089f6:	f824 0c04 	strh.w	r0, [r4, #-4]
 80089fa:	f824 2c02 	strh.w	r2, [r4, #-2]
 80089fe:	42ac      	cmp	r4, r5
 8008a00:	f103 0308 	add.w	r3, r3, #8
 8008a04:	d1e6      	bne.n	80089d4 <arm_cfft_radix4by2_q15+0x74>
 8008a06:	b001      	add	sp, #4
 8008a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a0c:	4629      	mov	r1, r5
 8008a0e:	2302      	movs	r3, #2
 8008a10:	f000 f8cc 	bl	8008bac <arm_radix4_butterfly_q15>
 8008a14:	4638      	mov	r0, r7
 8008a16:	4629      	mov	r1, r5
 8008a18:	4632      	mov	r2, r6
 8008a1a:	2302      	movs	r3, #2
 8008a1c:	b001      	add	sp, #4
 8008a1e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a22:	f000 b8c3 	b.w	8008bac <arm_radix4_butterfly_q15>
 8008a26:	bf00      	nop

08008a28 <arm_cfft_radix4by2_inverse_q15>:
 8008a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a2c:	084d      	lsrs	r5, r1, #1
 8008a2e:	b081      	sub	sp, #4
 8008a30:	4604      	mov	r4, r0
 8008a32:	eb00 0741 	add.w	r7, r0, r1, lsl #1
 8008a36:	4616      	mov	r6, r2
 8008a38:	d04c      	beq.n	8008ad4 <arm_cfft_radix4by2_inverse_q15+0xac>
 8008a3a:	46bc      	mov	ip, r7
 8008a3c:	4686      	mov	lr, r0
 8008a3e:	4691      	mov	r9, r2
 8008a40:	4629      	mov	r1, r5
 8008a42:	f04f 0800 	mov.w	r8, #0
 8008a46:	f859 2b04 	ldr.w	r2, [r9], #4
 8008a4a:	f8de 3000 	ldr.w	r3, [lr]
 8008a4e:	fa93 fa28 	shadd16	sl, r3, r8
 8008a52:	f8dc 0000 	ldr.w	r0, [ip]
 8008a56:	fa90 f028 	shadd16	r0, r0, r8
 8008a5a:	fada fb10 	qsub16	fp, sl, r0
 8008a5e:	fa9a f020 	shadd16	r0, sl, r0
 8008a62:	f84e 0b04 	str.w	r0, [lr], #4
 8008a66:	fb42 f00b 	smusd	r0, r2, fp
 8008a6a:	fb22 f21b 	smuadx	r2, r2, fp
 8008a6e:	0c13      	lsrs	r3, r2, #16
 8008a70:	041b      	lsls	r3, r3, #16
 8008a72:	ea43 4310 	orr.w	r3, r3, r0, lsr #16
 8008a76:	3901      	subs	r1, #1
 8008a78:	f84c 3b04 	str.w	r3, [ip], #4
 8008a7c:	d1e3      	bne.n	8008a46 <arm_cfft_radix4by2_inverse_q15+0x1e>
 8008a7e:	4629      	mov	r1, r5
 8008a80:	4620      	mov	r0, r4
 8008a82:	4632      	mov	r2, r6
 8008a84:	2302      	movs	r3, #2
 8008a86:	f000 f9bf 	bl	8008e08 <arm_radix4_butterfly_inverse_q15>
 8008a8a:	4629      	mov	r1, r5
 8008a8c:	2302      	movs	r3, #2
 8008a8e:	4638      	mov	r0, r7
 8008a90:	4632      	mov	r2, r6
 8008a92:	f000 f9b9 	bl	8008e08 <arm_radix4_butterfly_inverse_q15>
 8008a96:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8008a9a:	1ca3      	adds	r3, r4, #2
 8008a9c:	f933 7c02 	ldrsh.w	r7, [r3, #-2]
 8008aa0:	f9b4 6002 	ldrsh.w	r6, [r4, #2]
 8008aa4:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
 8008aa8:	f9b4 2006 	ldrsh.w	r2, [r4, #6]
 8008aac:	007f      	lsls	r7, r7, #1
 8008aae:	0076      	lsls	r6, r6, #1
 8008ab0:	0040      	lsls	r0, r0, #1
 8008ab2:	0052      	lsls	r2, r2, #1
 8008ab4:	f823 7c02 	strh.w	r7, [r3, #-2]
 8008ab8:	3408      	adds	r4, #8
 8008aba:	f824 6c06 	strh.w	r6, [r4, #-6]
 8008abe:	f824 0c04 	strh.w	r0, [r4, #-4]
 8008ac2:	f824 2c02 	strh.w	r2, [r4, #-2]
 8008ac6:	42ac      	cmp	r4, r5
 8008ac8:	f103 0308 	add.w	r3, r3, #8
 8008acc:	d1e6      	bne.n	8008a9c <arm_cfft_radix4by2_inverse_q15+0x74>
 8008ace:	b001      	add	sp, #4
 8008ad0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ad4:	4629      	mov	r1, r5
 8008ad6:	2302      	movs	r3, #2
 8008ad8:	f000 f996 	bl	8008e08 <arm_radix4_butterfly_inverse_q15>
 8008adc:	4638      	mov	r0, r7
 8008ade:	4629      	mov	r1, r5
 8008ae0:	4632      	mov	r2, r6
 8008ae2:	2302      	movs	r3, #2
 8008ae4:	b001      	add	sp, #4
 8008ae6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aea:	f000 b98d 	b.w	8008e08 <arm_radix4_butterfly_inverse_q15>
 8008aee:	bf00      	nop

08008af0 <arm_cfft_q15>:
 8008af0:	b570      	push	{r4, r5, r6, lr}
 8008af2:	2a01      	cmp	r2, #1
 8008af4:	460d      	mov	r5, r1
 8008af6:	4604      	mov	r4, r0
 8008af8:	461e      	mov	r6, r3
 8008afa:	8801      	ldrh	r1, [r0, #0]
 8008afc:	d024      	beq.n	8008b48 <arm_cfft_q15+0x58>
 8008afe:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8008b02:	d013      	beq.n	8008b2c <arm_cfft_q15+0x3c>
 8008b04:	d808      	bhi.n	8008b18 <arm_cfft_q15+0x28>
 8008b06:	2920      	cmp	r1, #32
 8008b08:	d031      	beq.n	8008b6e <arm_cfft_q15+0x7e>
 8008b0a:	d945      	bls.n	8008b98 <arm_cfft_q15+0xa8>
 8008b0c:	2940      	cmp	r1, #64	@ 0x40
 8008b0e:	d00d      	beq.n	8008b2c <arm_cfft_q15+0x3c>
 8008b10:	2980      	cmp	r1, #128	@ 0x80
 8008b12:	d02c      	beq.n	8008b6e <arm_cfft_q15+0x7e>
 8008b14:	b98e      	cbnz	r6, 8008b3a <arm_cfft_q15+0x4a>
 8008b16:	bd70      	pop	{r4, r5, r6, pc}
 8008b18:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008b1c:	d006      	beq.n	8008b2c <arm_cfft_q15+0x3c>
 8008b1e:	d923      	bls.n	8008b68 <arm_cfft_q15+0x78>
 8008b20:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8008b24:	d023      	beq.n	8008b6e <arm_cfft_q15+0x7e>
 8008b26:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8008b2a:	d1f3      	bne.n	8008b14 <arm_cfft_q15+0x24>
 8008b2c:	4628      	mov	r0, r5
 8008b2e:	6862      	ldr	r2, [r4, #4]
 8008b30:	2301      	movs	r3, #1
 8008b32:	f000 f83b 	bl	8008bac <arm_radix4_butterfly_q15>
 8008b36:	2e00      	cmp	r6, #0
 8008b38:	d0ed      	beq.n	8008b16 <arm_cfft_q15+0x26>
 8008b3a:	4628      	mov	r0, r5
 8008b3c:	89a1      	ldrh	r1, [r4, #12]
 8008b3e:	68a2      	ldr	r2, [r4, #8]
 8008b40:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008b44:	f7f7 bb75 	b.w	8000232 <arm_bitreversal_16>
 8008b48:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8008b4c:	d01e      	beq.n	8008b8c <arm_cfft_q15+0x9c>
 8008b4e:	d813      	bhi.n	8008b78 <arm_cfft_q15+0x88>
 8008b50:	2920      	cmp	r1, #32
 8008b52:	d004      	beq.n	8008b5e <arm_cfft_q15+0x6e>
 8008b54:	d927      	bls.n	8008ba6 <arm_cfft_q15+0xb6>
 8008b56:	2940      	cmp	r1, #64	@ 0x40
 8008b58:	d018      	beq.n	8008b8c <arm_cfft_q15+0x9c>
 8008b5a:	2980      	cmp	r1, #128	@ 0x80
 8008b5c:	d1da      	bne.n	8008b14 <arm_cfft_q15+0x24>
 8008b5e:	4628      	mov	r0, r5
 8008b60:	6862      	ldr	r2, [r4, #4]
 8008b62:	f7ff ff61 	bl	8008a28 <arm_cfft_radix4by2_inverse_q15>
 8008b66:	e7d5      	b.n	8008b14 <arm_cfft_q15+0x24>
 8008b68:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008b6c:	d1d2      	bne.n	8008b14 <arm_cfft_q15+0x24>
 8008b6e:	4628      	mov	r0, r5
 8008b70:	6862      	ldr	r2, [r4, #4]
 8008b72:	f7ff fef5 	bl	8008960 <arm_cfft_radix4by2_q15>
 8008b76:	e7cd      	b.n	8008b14 <arm_cfft_q15+0x24>
 8008b78:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008b7c:	d006      	beq.n	8008b8c <arm_cfft_q15+0x9c>
 8008b7e:	d90e      	bls.n	8008b9e <arm_cfft_q15+0xae>
 8008b80:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8008b84:	d0eb      	beq.n	8008b5e <arm_cfft_q15+0x6e>
 8008b86:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8008b8a:	d1c3      	bne.n	8008b14 <arm_cfft_q15+0x24>
 8008b8c:	4628      	mov	r0, r5
 8008b8e:	6862      	ldr	r2, [r4, #4]
 8008b90:	2301      	movs	r3, #1
 8008b92:	f000 f939 	bl	8008e08 <arm_radix4_butterfly_inverse_q15>
 8008b96:	e7bd      	b.n	8008b14 <arm_cfft_q15+0x24>
 8008b98:	2910      	cmp	r1, #16
 8008b9a:	d1bb      	bne.n	8008b14 <arm_cfft_q15+0x24>
 8008b9c:	e7c6      	b.n	8008b2c <arm_cfft_q15+0x3c>
 8008b9e:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008ba2:	d0dc      	beq.n	8008b5e <arm_cfft_q15+0x6e>
 8008ba4:	e7b6      	b.n	8008b14 <arm_cfft_q15+0x24>
 8008ba6:	2910      	cmp	r1, #16
 8008ba8:	d1b4      	bne.n	8008b14 <arm_cfft_q15+0x24>
 8008baa:	e7ef      	b.n	8008b8c <arm_cfft_q15+0x9c>

08008bac <arm_radix4_butterfly_q15>:
 8008bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bb0:	b08f      	sub	sp, #60	@ 0x3c
 8008bb2:	469b      	mov	fp, r3
 8008bb4:	9101      	str	r1, [sp, #4]
 8008bb6:	0889      	lsrs	r1, r1, #2
 8008bb8:	460e      	mov	r6, r1
 8008bba:	910d      	str	r1, [sp, #52]	@ 0x34
 8008bbc:	0089      	lsls	r1, r1, #2
 8008bbe:	4607      	mov	r7, r0
 8008bc0:	900c      	str	r0, [sp, #48]	@ 0x30
 8008bc2:	eb0b 034b 	add.w	r3, fp, fp, lsl #1
 8008bc6:	4408      	add	r0, r1
 8008bc8:	2400      	movs	r4, #0
 8008bca:	1845      	adds	r5, r0, r1
 8008bcc:	009b      	lsls	r3, r3, #2
 8008bce:	4696      	mov	lr, r2
 8008bd0:	9209      	str	r2, [sp, #36]	@ 0x24
 8008bd2:	46b2      	mov	sl, r6
 8008bd4:	4429      	add	r1, r5
 8008bd6:	9302      	str	r3, [sp, #8]
 8008bd8:	4626      	mov	r6, r4
 8008bda:	4622      	mov	r2, r4
 8008bdc:	f8cd b000 	str.w	fp, [sp]
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	fa93 fc22 	shadd16	ip, r3, r2
 8008be6:	fa9c fc22 	shadd16	ip, ip, r2
 8008bea:	682b      	ldr	r3, [r5, #0]
 8008bec:	fa93 f322 	shadd16	r3, r3, r2
 8008bf0:	fa93 f322 	shadd16	r3, r3, r2
 8008bf4:	fa9c f813 	qadd16	r8, ip, r3
 8008bf8:	fadc fc13 	qsub16	ip, ip, r3
 8008bfc:	6803      	ldr	r3, [r0, #0]
 8008bfe:	fa93 f322 	shadd16	r3, r3, r2
 8008c02:	fa93 f922 	shadd16	r9, r3, r2
 8008c06:	680b      	ldr	r3, [r1, #0]
 8008c08:	fa93 f322 	shadd16	r3, r3, r2
 8008c0c:	fa93 f322 	shadd16	r3, r3, r2
 8008c10:	fa99 f313 	qadd16	r3, r9, r3
 8008c14:	fa98 f923 	shadd16	r9, r8, r3
 8008c18:	f847 9b04 	str.w	r9, [r7], #4
 8008c1c:	fad8 f313 	qsub16	r3, r8, r3
 8008c20:	f85e 9036 	ldr.w	r9, [lr, r6, lsl #3]
 8008c24:	fb29 fb03 	smuad	fp, r9, r3
 8008c28:	fb49 f913 	smusdx	r9, r9, r3
 8008c2c:	6803      	ldr	r3, [r0, #0]
 8008c2e:	fa93 f322 	shadd16	r3, r3, r2
 8008c32:	fa93 f822 	shadd16	r8, r3, r2
 8008c36:	ea4f 4919 	mov.w	r9, r9, lsr #16
 8008c3a:	ea4f 4909 	mov.w	r9, r9, lsl #16
 8008c3e:	ea49 431b 	orr.w	r3, r9, fp, lsr #16
 8008c42:	f840 3b04 	str.w	r3, [r0], #4
 8008c46:	680b      	ldr	r3, [r1, #0]
 8008c48:	fa93 f322 	shadd16	r3, r3, r2
 8008c4c:	fa93 f322 	shadd16	r3, r3, r2
 8008c50:	fad8 f313 	qsub16	r3, r8, r3
 8008c54:	faac f913 	qasx	r9, ip, r3
 8008c58:	faec fc13 	qsax	ip, ip, r3
 8008c5c:	f85e 3026 	ldr.w	r3, [lr, r6, lsl #2]
 8008c60:	fb23 f80c 	smuad	r8, r3, ip
 8008c64:	fb43 f31c 	smusdx	r3, r3, ip
 8008c68:	0c1b      	lsrs	r3, r3, #16
 8008c6a:	041b      	lsls	r3, r3, #16
 8008c6c:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 8008c70:	f845 3b04 	str.w	r3, [r5], #4
 8008c74:	f85e 3004 	ldr.w	r3, [lr, r4]
 8008c78:	fb23 fc09 	smuad	ip, r3, r9
 8008c7c:	fb43 f319 	smusdx	r3, r3, r9
 8008c80:	0c1b      	lsrs	r3, r3, #16
 8008c82:	041b      	lsls	r3, r3, #16
 8008c84:	ea43 431c 	orr.w	r3, r3, ip, lsr #16
 8008c88:	f841 3b04 	str.w	r3, [r1], #4
 8008c8c:	9b00      	ldr	r3, [sp, #0]
 8008c8e:	441e      	add	r6, r3
 8008c90:	9b02      	ldr	r3, [sp, #8]
 8008c92:	f1ba 0a01 	subs.w	sl, sl, #1
 8008c96:	441c      	add	r4, r3
 8008c98:	d1a2      	bne.n	8008be0 <arm_radix4_butterfly_q15+0x34>
 8008c9a:	f8dd b000 	ldr.w	fp, [sp]
 8008c9e:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8008ca2:	9306      	str	r3, [sp, #24]
 8008ca4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ca6:	2b04      	cmp	r3, #4
 8008ca8:	f240 8081 	bls.w	8008dae <arm_radix4_butterfly_q15+0x202>
 8008cac:	f8cd a008 	str.w	sl, [sp, #8]
 8008cb0:	930a      	str	r3, [sp, #40]	@ 0x28
 8008cb2:	469a      	mov	sl, r3
 8008cb4:	ea4f 039a 	mov.w	r3, sl, lsr #2
 8008cb8:	2200      	movs	r2, #0
 8008cba:	4611      	mov	r1, r2
 8008cbc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008cbe:	9204      	str	r2, [sp, #16]
 8008cc0:	1e5a      	subs	r2, r3, #1
 8008cc2:	009b      	lsls	r3, r3, #2
 8008cc4:	9308      	str	r3, [sp, #32]
 8008cc6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008cc8:	9207      	str	r2, [sp, #28]
 8008cca:	9105      	str	r1, [sp, #20]
 8008ccc:	ea4f 078a 	mov.w	r7, sl, lsl #2
 8008cd0:	9303      	str	r3, [sp, #12]
 8008cd2:	9908      	ldr	r1, [sp, #32]
 8008cd4:	9a03      	ldr	r2, [sp, #12]
 8008cd6:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8008cd8:	1850      	adds	r0, r2, r1
 8008cda:	9a05      	ldr	r2, [sp, #20]
 8008cdc:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8008ce0:	f856 c022 	ldr.w	ip, [r6, r2, lsl #2]
 8008ce4:	f856 9023 	ldr.w	r9, [r6, r3, lsl #2]
 8008ce8:	9b06      	ldr	r3, [sp, #24]
 8008cea:	f856 8032 	ldr.w	r8, [r6, r2, lsl #3]
 8008cee:	18d3      	adds	r3, r2, r3
 8008cf0:	9305      	str	r3, [sp, #20]
 8008cf2:	9a04      	ldr	r2, [sp, #16]
 8008cf4:	9b01      	ldr	r3, [sp, #4]
 8008cf6:	1845      	adds	r5, r0, r1
 8008cf8:	4293      	cmp	r3, r2
 8008cfa:	46b6      	mov	lr, r6
 8008cfc:	eb05 0401 	add.w	r4, r5, r1
 8008d00:	9e03      	ldr	r6, [sp, #12]
 8008d02:	d941      	bls.n	8008d88 <arm_radix4_butterfly_q15+0x1dc>
 8008d04:	eb02 0e0a 	add.w	lr, r2, sl
 8008d08:	6833      	ldr	r3, [r6, #0]
 8008d0a:	682a      	ldr	r2, [r5, #0]
 8008d0c:	fa93 fb12 	qadd16	fp, r3, r2
 8008d10:	fad3 f312 	qsub16	r3, r3, r2
 8008d14:	9300      	str	r3, [sp, #0]
 8008d16:	6802      	ldr	r2, [r0, #0]
 8008d18:	6821      	ldr	r1, [r4, #0]
 8008d1a:	fa92 f211 	qadd16	r2, r2, r1
 8008d1e:	fa9b f322 	shadd16	r3, fp, r2
 8008d22:	9902      	ldr	r1, [sp, #8]
 8008d24:	fa93 f121 	shadd16	r1, r3, r1
 8008d28:	6031      	str	r1, [r6, #0]
 8008d2a:	443e      	add	r6, r7
 8008d2c:	fadb f222 	shsub16	r2, fp, r2
 8008d30:	fb28 f102 	smuad	r1, r8, r2
 8008d34:	fb48 f212 	smusdx	r2, r8, r2
 8008d38:	0c12      	lsrs	r2, r2, #16
 8008d3a:	0412      	lsls	r2, r2, #16
 8008d3c:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 8008d40:	6801      	ldr	r1, [r0, #0]
 8008d42:	6002      	str	r2, [r0, #0]
 8008d44:	6822      	ldr	r2, [r4, #0]
 8008d46:	4438      	add	r0, r7
 8008d48:	fad1 f212 	qsub16	r2, r1, r2
 8008d4c:	9b00      	ldr	r3, [sp, #0]
 8008d4e:	faa3 f122 	shasx	r1, r3, r2
 8008d52:	fae3 f322 	shsax	r3, r3, r2
 8008d56:	fb2c fb03 	smuad	fp, ip, r3
 8008d5a:	fb4c f313 	smusdx	r3, ip, r3
 8008d5e:	0c1b      	lsrs	r3, r3, #16
 8008d60:	041b      	lsls	r3, r3, #16
 8008d62:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
 8008d66:	602b      	str	r3, [r5, #0]
 8008d68:	443d      	add	r5, r7
 8008d6a:	fb29 f301 	smuad	r3, r9, r1
 8008d6e:	fb49 f111 	smusdx	r1, r9, r1
 8008d72:	0c09      	lsrs	r1, r1, #16
 8008d74:	0409      	lsls	r1, r1, #16
 8008d76:	9a01      	ldr	r2, [sp, #4]
 8008d78:	ea41 4113 	orr.w	r1, r1, r3, lsr #16
 8008d7c:	4673      	mov	r3, lr
 8008d7e:	429a      	cmp	r2, r3
 8008d80:	6021      	str	r1, [r4, #0]
 8008d82:	44d6      	add	lr, sl
 8008d84:	443c      	add	r4, r7
 8008d86:	d8bf      	bhi.n	8008d08 <arm_radix4_butterfly_q15+0x15c>
 8008d88:	9a03      	ldr	r2, [sp, #12]
 8008d8a:	9b04      	ldr	r3, [sp, #16]
 8008d8c:	3204      	adds	r2, #4
 8008d8e:	9203      	str	r2, [sp, #12]
 8008d90:	9a07      	ldr	r2, [sp, #28]
 8008d92:	3301      	adds	r3, #1
 8008d94:	4293      	cmp	r3, r2
 8008d96:	9304      	str	r3, [sp, #16]
 8008d98:	d99b      	bls.n	8008cd2 <arm_radix4_butterfly_q15+0x126>
 8008d9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d9c:	9a06      	ldr	r2, [sp, #24]
 8008d9e:	f8dd a02c 	ldr.w	sl, [sp, #44]	@ 0x2c
 8008da2:	089b      	lsrs	r3, r3, #2
 8008da4:	0092      	lsls	r2, r2, #2
 8008da6:	2b04      	cmp	r3, #4
 8008da8:	930a      	str	r3, [sp, #40]	@ 0x28
 8008daa:	9206      	str	r2, [sp, #24]
 8008dac:	d882      	bhi.n	8008cb4 <arm_radix4_butterfly_q15+0x108>
 8008dae:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8008db0:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 8008db2:	3410      	adds	r4, #16
 8008db4:	f854 3c10 	ldr.w	r3, [r4, #-16]
 8008db8:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8008dbc:	fa93 f117 	qadd16	r1, r3, r7
 8008dc0:	f854 2c0c 	ldr.w	r2, [r4, #-12]
 8008dc4:	f854 0c04 	ldr.w	r0, [r4, #-4]
 8008dc8:	fa92 f510 	qadd16	r5, r2, r0
 8008dcc:	fa91 f525 	shadd16	r5, r1, r5
 8008dd0:	f844 5c10 	str.w	r5, [r4, #-16]
 8008dd4:	fa92 f510 	qadd16	r5, r2, r0
 8008dd8:	fad1 f125 	shsub16	r1, r1, r5
 8008ddc:	f844 1c0c 	str.w	r1, [r4, #-12]
 8008de0:	fad3 f317 	qsub16	r3, r3, r7
 8008de4:	fad2 f210 	qsub16	r2, r2, r0
 8008de8:	fae3 f122 	shsax	r1, r3, r2
 8008dec:	f844 1c08 	str.w	r1, [r4, #-8]
 8008df0:	faa3 f322 	shasx	r3, r3, r2
 8008df4:	3e01      	subs	r6, #1
 8008df6:	f844 3c04 	str.w	r3, [r4, #-4]
 8008dfa:	f104 0410 	add.w	r4, r4, #16
 8008dfe:	d1d9      	bne.n	8008db4 <arm_radix4_butterfly_q15+0x208>
 8008e00:	b00f      	add	sp, #60	@ 0x3c
 8008e02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e06:	bf00      	nop

08008e08 <arm_radix4_butterfly_inverse_q15>:
 8008e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e0c:	b08f      	sub	sp, #60	@ 0x3c
 8008e0e:	469b      	mov	fp, r3
 8008e10:	9101      	str	r1, [sp, #4]
 8008e12:	0889      	lsrs	r1, r1, #2
 8008e14:	460e      	mov	r6, r1
 8008e16:	910d      	str	r1, [sp, #52]	@ 0x34
 8008e18:	0089      	lsls	r1, r1, #2
 8008e1a:	4607      	mov	r7, r0
 8008e1c:	900c      	str	r0, [sp, #48]	@ 0x30
 8008e1e:	eb0b 034b 	add.w	r3, fp, fp, lsl #1
 8008e22:	4408      	add	r0, r1
 8008e24:	2400      	movs	r4, #0
 8008e26:	1845      	adds	r5, r0, r1
 8008e28:	009b      	lsls	r3, r3, #2
 8008e2a:	4696      	mov	lr, r2
 8008e2c:	9209      	str	r2, [sp, #36]	@ 0x24
 8008e2e:	46b2      	mov	sl, r6
 8008e30:	4429      	add	r1, r5
 8008e32:	9302      	str	r3, [sp, #8]
 8008e34:	4626      	mov	r6, r4
 8008e36:	4622      	mov	r2, r4
 8008e38:	f8cd b000 	str.w	fp, [sp]
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	fa93 fc22 	shadd16	ip, r3, r2
 8008e42:	fa9c fc22 	shadd16	ip, ip, r2
 8008e46:	682b      	ldr	r3, [r5, #0]
 8008e48:	fa93 f322 	shadd16	r3, r3, r2
 8008e4c:	fa93 f322 	shadd16	r3, r3, r2
 8008e50:	fa9c f813 	qadd16	r8, ip, r3
 8008e54:	fadc fc13 	qsub16	ip, ip, r3
 8008e58:	6803      	ldr	r3, [r0, #0]
 8008e5a:	fa93 f322 	shadd16	r3, r3, r2
 8008e5e:	fa93 f922 	shadd16	r9, r3, r2
 8008e62:	680b      	ldr	r3, [r1, #0]
 8008e64:	fa93 f322 	shadd16	r3, r3, r2
 8008e68:	fa93 f322 	shadd16	r3, r3, r2
 8008e6c:	fa99 f313 	qadd16	r3, r9, r3
 8008e70:	fa98 f923 	shadd16	r9, r8, r3
 8008e74:	f847 9b04 	str.w	r9, [r7], #4
 8008e78:	fad8 f313 	qsub16	r3, r8, r3
 8008e7c:	f85e 9036 	ldr.w	r9, [lr, r6, lsl #3]
 8008e80:	fb49 fb03 	smusd	fp, r9, r3
 8008e84:	fb29 f913 	smuadx	r9, r9, r3
 8008e88:	6803      	ldr	r3, [r0, #0]
 8008e8a:	fa93 f322 	shadd16	r3, r3, r2
 8008e8e:	fa93 f822 	shadd16	r8, r3, r2
 8008e92:	ea4f 4919 	mov.w	r9, r9, lsr #16
 8008e96:	ea4f 4909 	mov.w	r9, r9, lsl #16
 8008e9a:	ea49 431b 	orr.w	r3, r9, fp, lsr #16
 8008e9e:	f840 3b04 	str.w	r3, [r0], #4
 8008ea2:	680b      	ldr	r3, [r1, #0]
 8008ea4:	fa93 f322 	shadd16	r3, r3, r2
 8008ea8:	fa93 f322 	shadd16	r3, r3, r2
 8008eac:	fad8 f313 	qsub16	r3, r8, r3
 8008eb0:	faec f913 	qsax	r9, ip, r3
 8008eb4:	faac fc13 	qasx	ip, ip, r3
 8008eb8:	f85e 3026 	ldr.w	r3, [lr, r6, lsl #2]
 8008ebc:	fb43 f80c 	smusd	r8, r3, ip
 8008ec0:	fb23 f31c 	smuadx	r3, r3, ip
 8008ec4:	0c1b      	lsrs	r3, r3, #16
 8008ec6:	041b      	lsls	r3, r3, #16
 8008ec8:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 8008ecc:	f845 3b04 	str.w	r3, [r5], #4
 8008ed0:	f85e 3004 	ldr.w	r3, [lr, r4]
 8008ed4:	fb43 fc09 	smusd	ip, r3, r9
 8008ed8:	fb23 f319 	smuadx	r3, r3, r9
 8008edc:	0c1b      	lsrs	r3, r3, #16
 8008ede:	041b      	lsls	r3, r3, #16
 8008ee0:	ea43 431c 	orr.w	r3, r3, ip, lsr #16
 8008ee4:	f841 3b04 	str.w	r3, [r1], #4
 8008ee8:	9b00      	ldr	r3, [sp, #0]
 8008eea:	441e      	add	r6, r3
 8008eec:	9b02      	ldr	r3, [sp, #8]
 8008eee:	f1ba 0a01 	subs.w	sl, sl, #1
 8008ef2:	441c      	add	r4, r3
 8008ef4:	d1a2      	bne.n	8008e3c <arm_radix4_butterfly_inverse_q15+0x34>
 8008ef6:	f8dd b000 	ldr.w	fp, [sp]
 8008efa:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8008efe:	9306      	str	r3, [sp, #24]
 8008f00:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008f02:	2b04      	cmp	r3, #4
 8008f04:	f240 8081 	bls.w	800900a <arm_radix4_butterfly_inverse_q15+0x202>
 8008f08:	f8cd a008 	str.w	sl, [sp, #8]
 8008f0c:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f0e:	469a      	mov	sl, r3
 8008f10:	ea4f 039a 	mov.w	r3, sl, lsr #2
 8008f14:	2200      	movs	r2, #0
 8008f16:	4611      	mov	r1, r2
 8008f18:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f1a:	9204      	str	r2, [sp, #16]
 8008f1c:	1e5a      	subs	r2, r3, #1
 8008f1e:	009b      	lsls	r3, r3, #2
 8008f20:	9308      	str	r3, [sp, #32]
 8008f22:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008f24:	9207      	str	r2, [sp, #28]
 8008f26:	9105      	str	r1, [sp, #20]
 8008f28:	ea4f 078a 	mov.w	r7, sl, lsl #2
 8008f2c:	9303      	str	r3, [sp, #12]
 8008f2e:	9908      	ldr	r1, [sp, #32]
 8008f30:	9a03      	ldr	r2, [sp, #12]
 8008f32:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8008f34:	1850      	adds	r0, r2, r1
 8008f36:	9a05      	ldr	r2, [sp, #20]
 8008f38:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8008f3c:	f856 c022 	ldr.w	ip, [r6, r2, lsl #2]
 8008f40:	f856 9023 	ldr.w	r9, [r6, r3, lsl #2]
 8008f44:	9b06      	ldr	r3, [sp, #24]
 8008f46:	f856 8032 	ldr.w	r8, [r6, r2, lsl #3]
 8008f4a:	18d3      	adds	r3, r2, r3
 8008f4c:	9305      	str	r3, [sp, #20]
 8008f4e:	9a04      	ldr	r2, [sp, #16]
 8008f50:	9b01      	ldr	r3, [sp, #4]
 8008f52:	1845      	adds	r5, r0, r1
 8008f54:	4293      	cmp	r3, r2
 8008f56:	46b6      	mov	lr, r6
 8008f58:	eb05 0401 	add.w	r4, r5, r1
 8008f5c:	9e03      	ldr	r6, [sp, #12]
 8008f5e:	d941      	bls.n	8008fe4 <arm_radix4_butterfly_inverse_q15+0x1dc>
 8008f60:	eb02 0e0a 	add.w	lr, r2, sl
 8008f64:	6833      	ldr	r3, [r6, #0]
 8008f66:	682a      	ldr	r2, [r5, #0]
 8008f68:	fa93 fb12 	qadd16	fp, r3, r2
 8008f6c:	fad3 f312 	qsub16	r3, r3, r2
 8008f70:	9300      	str	r3, [sp, #0]
 8008f72:	6802      	ldr	r2, [r0, #0]
 8008f74:	6821      	ldr	r1, [r4, #0]
 8008f76:	fa92 f211 	qadd16	r2, r2, r1
 8008f7a:	fa9b f322 	shadd16	r3, fp, r2
 8008f7e:	9902      	ldr	r1, [sp, #8]
 8008f80:	fa93 f121 	shadd16	r1, r3, r1
 8008f84:	6031      	str	r1, [r6, #0]
 8008f86:	443e      	add	r6, r7
 8008f88:	fadb f222 	shsub16	r2, fp, r2
 8008f8c:	fb48 f102 	smusd	r1, r8, r2
 8008f90:	fb28 f212 	smuadx	r2, r8, r2
 8008f94:	0c12      	lsrs	r2, r2, #16
 8008f96:	0412      	lsls	r2, r2, #16
 8008f98:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 8008f9c:	6801      	ldr	r1, [r0, #0]
 8008f9e:	6002      	str	r2, [r0, #0]
 8008fa0:	6822      	ldr	r2, [r4, #0]
 8008fa2:	4438      	add	r0, r7
 8008fa4:	fad1 f212 	qsub16	r2, r1, r2
 8008fa8:	9b00      	ldr	r3, [sp, #0]
 8008faa:	fae3 f122 	shsax	r1, r3, r2
 8008fae:	faa3 f322 	shasx	r3, r3, r2
 8008fb2:	fb4c fb03 	smusd	fp, ip, r3
 8008fb6:	fb2c f313 	smuadx	r3, ip, r3
 8008fba:	0c1b      	lsrs	r3, r3, #16
 8008fbc:	041b      	lsls	r3, r3, #16
 8008fbe:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
 8008fc2:	602b      	str	r3, [r5, #0]
 8008fc4:	443d      	add	r5, r7
 8008fc6:	fb49 f301 	smusd	r3, r9, r1
 8008fca:	fb29 f111 	smuadx	r1, r9, r1
 8008fce:	0c09      	lsrs	r1, r1, #16
 8008fd0:	0409      	lsls	r1, r1, #16
 8008fd2:	9a01      	ldr	r2, [sp, #4]
 8008fd4:	ea41 4113 	orr.w	r1, r1, r3, lsr #16
 8008fd8:	4673      	mov	r3, lr
 8008fda:	429a      	cmp	r2, r3
 8008fdc:	6021      	str	r1, [r4, #0]
 8008fde:	44d6      	add	lr, sl
 8008fe0:	443c      	add	r4, r7
 8008fe2:	d8bf      	bhi.n	8008f64 <arm_radix4_butterfly_inverse_q15+0x15c>
 8008fe4:	9a03      	ldr	r2, [sp, #12]
 8008fe6:	9b04      	ldr	r3, [sp, #16]
 8008fe8:	3204      	adds	r2, #4
 8008fea:	9203      	str	r2, [sp, #12]
 8008fec:	9a07      	ldr	r2, [sp, #28]
 8008fee:	3301      	adds	r3, #1
 8008ff0:	4293      	cmp	r3, r2
 8008ff2:	9304      	str	r3, [sp, #16]
 8008ff4:	d99b      	bls.n	8008f2e <arm_radix4_butterfly_inverse_q15+0x126>
 8008ff6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ff8:	9a06      	ldr	r2, [sp, #24]
 8008ffa:	f8dd a02c 	ldr.w	sl, [sp, #44]	@ 0x2c
 8008ffe:	089b      	lsrs	r3, r3, #2
 8009000:	0092      	lsls	r2, r2, #2
 8009002:	2b04      	cmp	r3, #4
 8009004:	930a      	str	r3, [sp, #40]	@ 0x28
 8009006:	9206      	str	r2, [sp, #24]
 8009008:	d882      	bhi.n	8008f10 <arm_radix4_butterfly_inverse_q15+0x108>
 800900a:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800900c:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 800900e:	3410      	adds	r4, #16
 8009010:	f854 3c10 	ldr.w	r3, [r4, #-16]
 8009014:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8009018:	fa93 f117 	qadd16	r1, r3, r7
 800901c:	f854 2c0c 	ldr.w	r2, [r4, #-12]
 8009020:	f854 0c04 	ldr.w	r0, [r4, #-4]
 8009024:	fa92 f510 	qadd16	r5, r2, r0
 8009028:	fa91 f525 	shadd16	r5, r1, r5
 800902c:	f844 5c10 	str.w	r5, [r4, #-16]
 8009030:	fa92 f510 	qadd16	r5, r2, r0
 8009034:	fad1 f125 	shsub16	r1, r1, r5
 8009038:	f844 1c0c 	str.w	r1, [r4, #-12]
 800903c:	fad3 f317 	qsub16	r3, r3, r7
 8009040:	fad2 f210 	qsub16	r2, r2, r0
 8009044:	faa3 f122 	shasx	r1, r3, r2
 8009048:	f844 1c08 	str.w	r1, [r4, #-8]
 800904c:	fae3 f322 	shsax	r3, r3, r2
 8009050:	3e01      	subs	r6, #1
 8009052:	f844 3c04 	str.w	r3, [r4, #-4]
 8009056:	f104 0410 	add.w	r4, r4, #16
 800905a:	d1d9      	bne.n	8009010 <arm_radix4_butterfly_inverse_q15+0x208>
 800905c:	b00f      	add	sp, #60	@ 0x3c
 800905e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009062:	bf00      	nop

08009064 <memset>:
 8009064:	4402      	add	r2, r0
 8009066:	4603      	mov	r3, r0
 8009068:	4293      	cmp	r3, r2
 800906a:	d100      	bne.n	800906e <memset+0xa>
 800906c:	4770      	bx	lr
 800906e:	f803 1b01 	strb.w	r1, [r3], #1
 8009072:	e7f9      	b.n	8009068 <memset+0x4>

08009074 <__libc_init_array>:
 8009074:	b570      	push	{r4, r5, r6, lr}
 8009076:	4d0d      	ldr	r5, [pc, #52]	@ (80090ac <__libc_init_array+0x38>)
 8009078:	4c0d      	ldr	r4, [pc, #52]	@ (80090b0 <__libc_init_array+0x3c>)
 800907a:	1b64      	subs	r4, r4, r5
 800907c:	10a4      	asrs	r4, r4, #2
 800907e:	2600      	movs	r6, #0
 8009080:	42a6      	cmp	r6, r4
 8009082:	d109      	bne.n	8009098 <__libc_init_array+0x24>
 8009084:	4d0b      	ldr	r5, [pc, #44]	@ (80090b4 <__libc_init_array+0x40>)
 8009086:	4c0c      	ldr	r4, [pc, #48]	@ (80090b8 <__libc_init_array+0x44>)
 8009088:	f000 f826 	bl	80090d8 <_init>
 800908c:	1b64      	subs	r4, r4, r5
 800908e:	10a4      	asrs	r4, r4, #2
 8009090:	2600      	movs	r6, #0
 8009092:	42a6      	cmp	r6, r4
 8009094:	d105      	bne.n	80090a2 <__libc_init_array+0x2e>
 8009096:	bd70      	pop	{r4, r5, r6, pc}
 8009098:	f855 3b04 	ldr.w	r3, [r5], #4
 800909c:	4798      	blx	r3
 800909e:	3601      	adds	r6, #1
 80090a0:	e7ee      	b.n	8009080 <__libc_init_array+0xc>
 80090a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80090a6:	4798      	blx	r3
 80090a8:	3601      	adds	r6, #1
 80090aa:	e7f2      	b.n	8009092 <__libc_init_array+0x1e>
 80090ac:	0801af70 	.word	0x0801af70
 80090b0:	0801af70 	.word	0x0801af70
 80090b4:	0801af70 	.word	0x0801af70
 80090b8:	0801af74 	.word	0x0801af74

080090bc <memcpy>:
 80090bc:	440a      	add	r2, r1
 80090be:	4291      	cmp	r1, r2
 80090c0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80090c4:	d100      	bne.n	80090c8 <memcpy+0xc>
 80090c6:	4770      	bx	lr
 80090c8:	b510      	push	{r4, lr}
 80090ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80090d2:	4291      	cmp	r1, r2
 80090d4:	d1f9      	bne.n	80090ca <memcpy+0xe>
 80090d6:	bd10      	pop	{r4, pc}

080090d8 <_init>:
 80090d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090da:	bf00      	nop
 80090dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090de:	bc08      	pop	{r3}
 80090e0:	469e      	mov	lr, r3
 80090e2:	4770      	bx	lr

080090e4 <_fini>:
 80090e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090e6:	bf00      	nop
 80090e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090ea:	bc08      	pop	{r3}
 80090ec:	469e      	mov	lr, r3
 80090ee:	4770      	bx	lr
