ISim log file
Running: D:\BUAA\CS\ComputerOrgan\ISE\adder_4bit\adder_4bit_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/BUAA/CS/ComputerOrgan/ISE/adder_4bit/adder_4bit_test_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/bit0/, width 1 of formal port FlowIn is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
0ns : A= 5, B=15, Sum= 0, Overflow=0
100ns : A= 5, B=15, Sum= 4, Overflow=1
