// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
 */

#include <linux/errno.h>
#include <linux/mm.h>
#include <linux/delay.h>
#include <linux/gpio.h>
#include <linux/spinlock.h>
#include <linux/rtc.h>
#include <linux/timekeeping.h>

#include <linux/amlogic/media/vout/hdmitx_common/hdmitx_common.h>
#include <linux/amlogic/media/vout/vout_notify.h>

#include "hdmitx_boot_parameters.h"
#include "hdmitx_log.h"
#if IS_ENABLED(CONFIG_ODROID_CUSTOM_DISPLAY_MODES)
#include "hdmitx_odroid_modes.h"
#endif
#include "hdmitx_check_valid.h"
#include "hdmitx_module.h"
#include "efuse.h"
#include "hdmitx_hdr.h"
#include "hdmitx_compliance.h"
#include "hdmi_tx_connector/hdmitx/tx21/hdmitx_ddc.h"

#define MAX_ERR_CNT       0x7fff
#define ERR_CNT_THRESHOLD 1000
#define ERR_CNT_CHECK_NUM 1

const struct hdmi_timing *hdmitx_mode_match_timing_name(const char *name);

static struct vout_device_s hdmitx_vdev = {
	.fresh_tx_hdr_pkt = hdmitx_set_drm_pkt,
	.fresh_tx_sbtm_pkt = hdmitx_set_sbtm_pkt,
	.fresh_tx_vsif_pkt = hdmitx_set_vsif_pkt,
	.fresh_tx_hdr10plus_pkt = hdmitx_set_hdr10plus_pkt,
	.fresh_tx_cuva_hdr_vsif = hdmitx_set_cuva_hdr_vsif,
	.fresh_tx_cuva_hdr_vs_emds = hdmitx_set_cuva_hdr_vs_emds,
	.fresh_tx_input_vpp_info = hdmitx_sync_input_vpp_info,
};

void hdmitx_get_init_state(struct hdmitx_common *tx_common,
			   struct hdmitx_common_state *state)
{
	struct hdmi_format_para *para = &tx_common->fmt_para;

	memcpy(&state->para, para, sizeof(*para));
	state->hdr_priority = tx_common->hdr_priority;
}
EXPORT_SYMBOL(hdmitx_get_init_state);

static void hdmitx_rxsense_process(struct work_struct *work)
{
	int sense;
	struct hdmitx_common *tx_comm = container_of((struct delayed_work *)work,
		struct hdmitx_common, work_rxsense);

	sense = hdmitx_hw_cntl(tx_comm->tx_hw, PLATFORM_RXSENSE, NULL, NULL);
	hdmitx_set_uevent(tx_comm, HDMITX_RXSENSE_EVENT, sense);
	queue_delayed_work(tx_comm->rxsense_wq, &tx_comm->work_rxsense,
			msecs_to_jiffies(1000));
}

static void hdmitx_cedst_process(struct work_struct *work)
{
	int ced;
	struct hdmitx_common *tx_comm = container_of((struct delayed_work *)work,
		struct hdmitx_common, work_cedst);
	u16 ch0_cnt = 0;
	u16 ch1_cnt = 0;
	u16 ch2_cnt = 0;
	u8 ch0_locked = 0;
	u8 ch1_locked = 0;
	u8 ch2_locked = 0;

	/* SCDC not present, should not access SCDC */
	if (!tx_comm->rxcap.scdc_present)
		return;

	if (!tx_comm->ready) {
		HDMITX_INFO("signal disabled, cancel ced process\n");
		return;
	}

	ced = hdmitx_hw_cntl(tx_comm->tx_hw, DDC_GET_CEDST, NULL, NULL);
	/* firstly send as 0, then real ced, A trigger signal */
	hdmitx_set_uevent(tx_comm, HDMITX_CEDST_EVENT, 0);
	hdmitx_set_uevent(tx_comm, HDMITX_CEDST_EVENT, ced);
	if (ced & CED_UPDATE) {
		if (tx_comm->ced_cnt.ch0_valid)
			ch0_cnt = tx_comm->ced_cnt.ch0_cnt;
		if (tx_comm->ced_cnt.ch1_valid)
			ch1_cnt = tx_comm->ced_cnt.ch1_cnt;
		if (tx_comm->ced_cnt.ch2_valid)
			ch2_cnt = tx_comm->ced_cnt.ch2_cnt;
	}

	if (ced & STATUS_UPDATE) {
		ch0_locked = tx_comm->ch_locked_st.ch0_locked;
		ch1_locked = tx_comm->ch_locked_st.ch1_locked;
		ch2_locked = tx_comm->ch_locked_st.ch2_locked;
	}

	/*
	 * case 1
	 * If ced is updated, read the value of ced. If it is between the threshold and
	 * the maximum value, report the uevent of HDMITX_INCOMPATIBLE_CABLE
	 *
	 * case 2
	 * If the ced status is updated, read the lock information value of ced. If it
	 * is 0, report the HDMITX_INCOMPATIBLE_CABLE uevent
	 */
	if (((ced & CED_UPDATE) && ((ch0_cnt >= ERR_CNT_THRESHOLD && ch0_cnt < MAX_ERR_CNT) ||
			(ch1_cnt >= ERR_CNT_THRESHOLD && ch1_cnt < MAX_ERR_CNT) ||
			(ch2_cnt >= ERR_CNT_THRESHOLD && ch2_cnt < MAX_ERR_CNT))) ||
			((ced & STATUS_UPDATE) && (ch0_locked == 0 ||
			ch1_locked == 0 || ch2_locked == 0))) {
		HDMITX_INFO("too much err cnt, send HDMITX_INCOMPATIBLE_CABLE event\n");
		hdmitx_set_uevent(tx_comm, HDMITX_INCOMPATIBLE_CABLE, 1);
	}
	queue_delayed_work(tx_comm->cedst_wq, &tx_comm->work_cedst,
			msecs_to_jiffies(1000));

	/* After setting the mode, detect the err count information of ced for 10s */
	tx_comm->ced_check_count += 1;
	if (tx_comm->ced_check_count >= ERR_CNT_CHECK_NUM)
		cancel_delayed_work(&tx_comm->work_cedst);
}

static void hdmitx_work_init(struct hdmitx_common *tx_comm)
{
	tx_comm->hdmi_hpd_wq = alloc_ordered_workqueue(DEVICE_NAME,
					WQ_HIGHPRI | __WQ_LEGACY | WQ_MEM_RECLAIM);
	/* for rx sense feature */
	tx_comm->rxsense_wq = alloc_workqueue("hdmitx_rxsense",
					   WQ_SYSFS | WQ_FREEZABLE, 0);
	INIT_DELAYED_WORK(&tx_comm->work_rxsense, hdmitx_rxsense_process);
	/* for cedst feature */
	tx_comm->cedst_wq = alloc_workqueue("hdmitx_cedst",
					 WQ_SYSFS | WQ_FREEZABLE, 0);
	INIT_DELAYED_WORK(&tx_comm->work_cedst, hdmitx_cedst_process);
	INIT_DELAYED_WORK(&tx_comm->work_hpd_plugin, hdmitx_hpd_plugin_irq_handler);
	INIT_DELAYED_WORK(&tx_comm->work_hpd_plugout, hdmitx_hpd_plugout_irq_handler);
}

/* init hdmitx_common struct which is done only when driver probe */
int hdmitx_common_init(struct hdmitx_common *tx_comm, struct hdmitx_hw_common *hw_comm)
{
	struct hdmi_format_para *para = &tx_comm->fmt_para;
	struct hdmitx_boot_param *boot_param = get_hdmitx_boot_params();

	tx_comm->vdev = &hdmitx_vdev;
	tx_comm->vdev->tx_instance = tx_comm;

	/*load tx boot params*/
	tx_comm->hdr_priority = boot_param->hdr_mask;
	tx_comm->config_csc_en = boot_param->config_csc;
	tx_comm->scan_info = boot_param->scan_info;
	tx_comm->res_1080p = 0;
	tx_comm->max_refresh_rate = 60;
	tx_comm->rxcap.edid_check = boot_param->edid_check;
	/* by default, edid parse in plug interrupt is handled in drm */
	tx_comm->edid_parse_dbg = false;

	tx_comm->tx_hw = hw_comm;
	if (tx_comm->tx_hw)
		tx_comm->tx_hw->hdmi_tx_cap.dsc_policy = boot_param->dsc_policy;

	tx_comm->debug_param.avmute_frame = 0;

	hdmitx_format_para_reset(para);
	para->frac_mode = boot_param->fraction_refresh_rate;
	hdmitx_parse_color_attr(boot_param->color_attr, &para->cs, &para->cd, &para->cr);

	tx_comm->ready = 0;
	if (hw_comm->chip_data->chip_type < MESON_CPU_ID_T7)
		tx_comm->hdcptx_comm.hdcp_user = 1;
	else
		tx_comm->hdcptx_comm.hdcp_user = 0;
	tx_comm->hdcptx_comm.hdcp_rpt_en = 0;
	tx_comm->hdcptx_comm.hdcp_mode = 0;

	tx_comm->hdr_mute_frame = 20;
	/* no RxSense by default */
	tx_comm->rxsense_policy = 0;
	/* enable or disable HDMITX SSPLL, enable by default */
	tx_comm->sspll = 1;
	para->flag_3dfp = 0;
	para->flag_3dss = 0;
	para->flag_3dtb = 0;
	tx_comm->vid_mute_op = VIDEO_NONE_OP;
	tx_comm->vid_mute_op = VIDEO_NONE_OP;

	/* default audio configure is on */
	tx_comm->cur_audio_param.aud_output_en = 1;

	/* reset hdmitx csc para */
	tx_comm->in_colorimetry = 0xff;
	tx_comm->out_colorimetry = 0xff;
	tx_comm->in_color_range = 0xff;
	tx_comm->out_color_range = 0xff;
	tx_comm->in_color_fmt = 0xff;

	/* ced check count init */
	tx_comm->ced_check_count = 0;

	/* mutex init */
	mutex_init(&tx_comm->hdmimode_mutex);
	mutex_init(&tx_comm->valid_mutex);
	mutex_init(&tx_comm->aud_mute_mutex);

	spin_lock_init(&tx_comm->edid_spinlock);
	/* init work and delay work */
	hdmitx_work_init(tx_comm);
	hdmitx_vout_init(tx_comm, hw_comm);
	hdmitx_hdr_init(tx_comm);
	hdmitx_ext_instance_init(tx_comm);
	/* get efuse ctrl state */
	get_hdmi_efuse(tx_comm);

	return 0;
}

int hdmitx_common_attch_platform_data(struct hdmitx_common *tx_comm,
	enum HDMITX_PLATFORM_API_TYPE type, void *plt_data)
{
	switch (type) {
	case HDMITX_PLATFORM_TRACER:
		tx_comm->tx_tracer = (struct hdmitx_tracer *)plt_data;
		break;
	case HDMITX_PLATFORM_UEVENT:
		tx_comm->event_mgr = (struct hdmitx_event_mgr *)plt_data;
		break;
	default:
		HDMITX_ERROR("%s unknown platform api %d\n", __func__, type);
		break;
	};

	return 0;
}

int hdmitx_common_destroy(struct hdmitx_common *tx_comm)
{
	if (tx_comm->tx_tracer)
		hdmitx_tracer_destroy(tx_comm->tx_tracer);
	if (tx_comm->event_mgr)
		hdmitx_event_mgr_destroy(tx_comm->event_mgr);
	return 0;
}

/* build format para of current mode + cs/cd + frac */
int hdmitx_common_build_format_para(struct hdmitx_common *tx_comm,
		struct hdmi_format_para *para, enum hdmi_vic vic, u32 frac_rate_policy,
		enum hdmi_colorspace cs, enum hdmi_color_depth cd, enum hdmi_quantization_range cr)
{
	int ret = 0;
	u32 frac_mode = frac_rate_policy;

	/* override frac_mode set by drm for debug */
	if (tx_comm->force_frac_mode & 0x2) {
		frac_mode = tx_comm->force_frac_mode & 0x1;
		HDMITX_INFO("%s force frac_mode: %d\n", __func__, frac_mode);
	}
	ret = hdmitx_format_para_init(para, vic, frac_mode, cs, cd, cr);
	if (ret == 0)
		ret = hdmitx_hw_calc_format_para(tx_comm->tx_hw, para);
	if (ret < 0)
		hdmitx_format_para_print(para, NULL);

	return ret;
}
EXPORT_SYMBOL(hdmitx_common_build_format_para);

/* similar as valid_mode_store(), but with additional lock */
/*
 * validation step:
 * step1, check if mode related VIC is supported in EDID
 * step2, check if VIC is supported by SOC hdmitx
 * step3, build format with mode/attr and check if it's
 * supported by EDID/hdmitx_cap
 */
int hdmitx_common_validate_mode_locked(struct hdmitx_common *tx_comm,
				       struct hdmitx_common_state *new_state,
				       char *mode, enum hdmi_colorspace cs,
				       enum hdmi_color_depth cd, bool brr_valid)
{
	int ret = 0;
	struct hdmi_format_para *new_para;
	enum hdmi_vic vic = HDMI_0_UNKNOWN;

	new_para = &new_state->para;

	if (new_state->state_sequence_id != tx_comm->tx_hw->hw_sequence_id) {
		HDMITX_ERROR("%s: state_sequence_id failed: %lld\n",
						__func__, new_state->state_sequence_id);
		return -1;
	}

	mutex_lock(&tx_comm->hdmimode_mutex);
	mutex_lock(&tx_comm->valid_mutex);

	if (!mode) {
		ret = -EINVAL;
		goto out;
	}

#if IS_ENABLED(CONFIG_ODROID_CUSTOM_DISPLAY_MODES)
	{
		struct hdmi_timing odroid_timing;

		if (!odroid_hdmitx_mode_get_timing_by_name(mode, &odroid_timing)) {
			odroid_hdmitx_mode_set_current_timing(&odroid_timing);
			ret = hdmitx_common_build_format_para(tx_comm, new_para,
				HDMI_ODROID_CUSTOM_VIDEO,
				brr_valid ? 0 : new_para->frac_mode, cs, cd,
				HDMI_QUANTIZATION_RANGE_FULL);
			if (ret != 0) {
				hdmitx_format_para_reset(new_para);
				HDMITX_DEBUG("build custom format para [%s,cs:%d,cd:%d] return error %d\n",
					     mode, cs, cd, ret);
				goto out;
			}

			ret = hdmitx_common_validate_format_para(tx_comm, new_para);
			if (ret)
				HDMITX_DEBUG("validate custom format para [%s,cs:%d,cd:%d] return error %d\n",
					     mode, cs, cd, ret);
			goto out;
		}
	}
#endif

	vic = hdmitx_common_parse_vic_in_edid(tx_comm, mode);
	if (vic == HDMI_0_UNKNOWN) {
		HDMITX_DEBUG("%s: get vic from (%s) fail\n", __func__, mode);
		ret = -EINVAL;
		goto out;
	}

	ret = hdmitx_common_validate_vic(tx_comm, vic);
	if (ret != 0) {
		HDMITX_DEBUG("validate vic [%s,cs:%d,cd:%d]-%d return error %d\n",
			     mode, cs, cd, vic, ret);
		goto out;
	}

	ret = hdmitx_common_build_format_para(tx_comm,
		new_para, vic, brr_valid ? 0 : new_para->frac_mode,
		cs, cd, HDMI_QUANTIZATION_RANGE_FULL);
	if (ret != 0) {
		hdmitx_format_para_reset(new_para);
		HDMITX_DEBUG("build format para [%s,cs:%d,cd:%d] return error %d\n",
			     mode, cs, cd, ret);
		goto out;
	}

	ret = hdmitx_common_validate_format_para(tx_comm, new_para);
	if (ret)
		HDMITX_DEBUG("validate format para [%s,cs:%d,cd:%d] return error %d\n",
			     mode, cs, cd, ret);
out:
	mutex_unlock(&tx_comm->valid_mutex);
	mutex_unlock(&tx_comm->hdmimode_mutex);
	return ret;
}
EXPORT_SYMBOL(hdmitx_common_validate_mode_locked);

/* init format para only when probe */
int hdmitx_common_init_bootup_format_para(struct hdmitx_common *tx_comm,
		struct hdmi_format_para *para)
{
	int ret = 0;
	struct hdmitx_hw_common *tx_hw = tx_comm->tx_hw;
	struct hdmitx_boot_param *boot_param = get_hdmitx_boot_params();
	enum hdmi_tf_type amdv_type;
	bool dsc_en = false;

	if (hdmitx_hw_cntl(tx_hw, CORE_MISC_GET_OUTPUT_ST, NULL, NULL)) {
		/* TODO: it has not consider VESA mode witch HW VIC = 0 */
		para->vic = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AVI_VIC, NULL, NULL);
		para->cs = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AVI_CS, NULL, NULL);
		para->cd = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_GCP_CD, NULL, NULL);
		/*
		 * when STD DV has already output in uboot, the real cs is rgb
		 * but hdmi CSC actually uses the Y444. So here needs to reassign
		 * the para->cs as YUV444
		 */
		if (para->cs == HDMI_COLORSPACE_RGB) {
			amdv_type = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AMDV_ST, NULL, NULL);
			if (amdv_type == HDMI_DV_VSIF_STD)
				para->cs = HDMI_COLORSPACE_YUV444;
		}

		/*
		 * when already output in uboot, use uboot fmt_attr to update cs cd
		 * if dsc is enabled, as cd from HW register is 8bit under dsc
		 */
		if (hdmitx_hw_cntl(tx_hw, DSC_GET_TX_EN, NULL, NULL)) {
			hdmitx_parse_color_attr(boot_param->color_attr,
						&para->cs, &para->cd, &para->cr);
			dsc_en = true;
		}

		ret = hdmitx_common_build_format_para(tx_comm, para, para->vic,
			para->frac_mode, para->cs, para->cd,
			HDMI_QUANTIZATION_RANGE_FULL);
		if (ret == 0) {
			HDMITX_DEBUG("%s init ok\n", __func__);
			/* for bootup, override build format with HW state */
			para->dsc_en = dsc_en;
			para->frl_rate = hdmitx_hw_cntl(tx_hw, FRL_GET_MODE, NULL, NULL);
			hdmitx_format_para_print(para, NULL);
		} else {
			HDMITX_INFO("%s: init uboot format para fail (%d,%d,%d)\n",
				__func__, para->vic, para->cs, para->cd);
		}

		return ret;
	}

	ret = hdmitx_hw_cntl(tx_comm->tx_hw, QMS_GET_INFO, NULL, NULL);
	HDMITX_INFO("qms: uboot brr %d qms_en %d\n", ret & 0xffff, ret >> 16);

	HDMITX_INFO("%s hdmi is not enabled\n", __func__);
	return hdmitx_format_para_reset(para);
}

int hdmitx_fire_drm_hpd_cb_unlocked(struct hdmitx_common *tx_comm)
{
	if (tx_comm->drm_hpd_cb.callback)
		tx_comm->drm_hpd_cb.callback(tx_comm->drm_hpd_cb.data);

	return 0;
}

int hdmitx_register_hpd_cb(struct hdmitx_common *tx_comm, struct connector_hpd_cb *hpd_cb)
{
	tx_comm->drm_hpd_cb.callback = hpd_cb->callback;
	tx_comm->drm_hpd_cb.data = hpd_cb->data;
	return 0;
}
EXPORT_SYMBOL(hdmitx_register_hpd_cb);

/* get hdp plugin sequence id */
u64 hdmitx_get_hpd_hw_sequence_id(struct hdmitx_common *tx_comm)
{
	u64 tmp_sequence_id;

	mutex_lock(&tx_comm->hdmimode_mutex);
	tmp_sequence_id = tx_comm->tx_hw->hw_sequence_id;
	mutex_unlock(&tx_comm->hdmimode_mutex);

	return tmp_sequence_id;
}
EXPORT_SYMBOL(hdmitx_get_hpd_hw_sequence_id);

/* TODO: no mutex */
int hdmitx_get_hpd_state(struct hdmitx_common *tx_comm)
{
	return tx_comm->hpd_state;
}
EXPORT_SYMBOL(hdmitx_get_hpd_state);

/* TODO: no mutex */
unsigned char *hdmitx_get_raw_edid(struct hdmitx_common *tx_comm)
{
	return tx_comm->edid_buf;
}
EXPORT_SYMBOL(hdmitx_get_raw_edid);

/* TODO: no mutex */
bool hdmitx_common_get_ready_state(struct hdmitx_common *tx_comm)
{
	return tx_comm->ready;
}
EXPORT_SYMBOL(hdmitx_common_get_ready_state);

bool hdmitx_common_get_edid_valid_state(struct hdmitx_common *tx_comm)
{
	return tx_comm->rxcap.edid_parsing;
}
EXPORT_SYMBOL(hdmitx_common_get_edid_valid_state);

bool hdmitx_common_get_hdcp_user_state(struct hdmitx_common *tx_comm)
{
	return tx_comm->hdcptx_comm.hdcp_user;
}
EXPORT_SYMBOL(hdmitx_common_get_hdcp_user_state);

bool hdmitx_common_get_hdmi_used_state(struct hdmitx_common *tx_comm)
{
	return tx_comm->already_used;
}
EXPORT_SYMBOL(hdmitx_common_get_hdmi_used_state);

int hdmitx_get_attr(struct hdmitx_common *tx_comm, int *cs, int *cd)
{
	*cs = tx_comm->fmt_para.cs;
	*cd = tx_comm->fmt_para.cd;
	return 0;
}
EXPORT_SYMBOL(hdmitx_get_attr);

static void disable_dv_info(struct dv_info *des)
{
	if (!des)
		return;

	memset(des, 0, sizeof(*des));
}

static void disable_hdr10_info(struct hdr_info *des)
{
	if (!des)
		return;

	des->hdr_support &= ~BIT(2);
	des->static_metadata_type1 = 0;
	des->lumi_max = 0;
	des->lumi_avg = 0;
	des->lumi_min = 0;
	des->lumi_peak = 0;
	des->ldim_support = 0;
}

/* hdr10plus */
static void disable_hdr10p_info(struct hdr10_plus_info *des)
{
	if (!des)
		return;

	memset(des, 0, sizeof(*des));
}

static void disable_hlg_info(struct hdr_info *des)
{
	if (!des)
		return;

	des->hdr_support &= ~BIT(3);
}

static void enable_all_hdr_info(struct hdmitx_common *tx_comm, struct rx_cap *prxcap,
		struct hdr_info *hdr_info, struct dv_info *dv_info)
{
	struct hdmi_format_para *para = NULL;

	if (!tx_comm || !prxcap || !hdr_info || !dv_info)
		return;

	para = &tx_comm->fmt_para;

	memcpy(hdr_info, &prxcap->hdr_info, sizeof(prxcap->hdr_info));
	memcpy(dv_info, &prxcap->dv_info, sizeof(prxcap->dv_info));
	/*
	 * if currently config_csc_en is true, and EDID
	 * support 422, Need to switch small mode in output
	 * hdr10/hlg/hdr10plus, Since hdmitx csc does not support
	 * 420 conversion, the hdr capability of 420 is blocked.
	 * Otherwise, the 8-bit output will shield the HDR capability.
	 */
	if (para->cd == COLORDEPTH_24B && !tx_comm->hdr_8bit_en) {
		if (!tx_comm->config_csc_en || !is_support_y422(prxcap) ||
				para->cs == HDMI_COLORSPACE_YUV420)
			memset(hdr_info, 0, sizeof(struct hdr_info));
	}
	if (hdmitx_find_vendor_shield_hdr(tx_comm->edid_buf)) {
		if (para->cd == COLORDEPTH_36B &&
			para->cs == HDMI_COLORSPACE_YUV422) {
			memset(hdr_info, 0, sizeof(struct hdr_info));
		}
	}
}

static void update_hdr_strategy_linux(struct hdmitx_common *tx_comm, struct hdr_info *hdr_info,
		struct dv_info *dv_info, u32 strategy)
{
	struct rx_cap *prxcap;

	if (!tx_comm || !hdr_info || !dv_info)
		return;

	prxcap = &tx_comm->rxcap;
	/* init hdr_info and dv_info */
	enable_all_hdr_info(tx_comm, prxcap, hdr_info, dv_info);

	switch (strategy) {
	case 1:
		disable_dv_info(dv_info);
		break;
	case 2:
		disable_dv_info(dv_info);
		disable_hdr10_info(hdr_info);
		disable_hdr10p_info(&hdr_info->hdr10plus_info);
		disable_hlg_info(hdr_info);
		break;
	default:
		break;
	}
}

static void update_hdr_strategy_android(struct hdmitx_common *tx_comm, struct hdr_info *hdr_info,
		struct dv_info *dv_info, u32 strategy)
{
	struct rx_cap *prxcap;

	if (!tx_comm || !hdr_info || !dv_info)
		return;

	prxcap = &tx_comm->rxcap;
	/* init hdr_info and dv_info */
	enable_all_hdr_info(tx_comm, prxcap, hdr_info, dv_info);

	/* bit4: 1 disable dv  0 enable dv */
	if (strategy & BIT(4))
		disable_dv_info(dv_info);
	/* bit5: 1 disable hdr10/hdr10+   0 enable hdr10/hdr10+ */
	if (strategy & BIT(5)) {
		disable_hdr10_info(hdr_info);
		disable_hdr10p_info(&hdr_info->hdr10plus_info);
	}
	/* bit6: 1 disable hlg   0 enable hlg */
	if (strategy & BIT(6))
		disable_hlg_info(hdr_info);
}

/*
 * hdr_priority definition:
 *   strategy_linux: bit[3:0]
 *       0: original cap
 *       1: disable DV cap
 *       2: disable DV and hdr cap
 *   strategy_android:
 *       bit4: 1: disable dv  0:enable dv
 *       bit5: 1: disable hdr10/hdr10+  0: enable hdr10/hdr10+
 *       bit6: 1: disable hlg  0: enable hlg
 *   bit28-bit31 choose strategy: bit[31:28]
 *       0: strategy_linux
 *       1: strategy_android
 */
int hdmitx_set_hdr_priority(struct hdmitx_common *tx_comm, u32 hdr_priority,
		struct hdr_info *hdr_info, struct dv_info *dv_info)
{
	u32 choose = 0;
	u32 strategy = 0;
	unsigned long flags = 0;

	if (!hdr_info || !dv_info || !tx_comm) {
		HDMITX_ERROR("%s fail\n", __func__);
		return 0;
	}

	spin_lock_irqsave(&tx_comm->edid_spinlock, flags);
	tx_comm->hdr_priority = hdr_priority;
	/* choose strategy: bit[31:28] */
	choose = (tx_comm->hdr_priority >> 28) & 0xf;
	switch (choose) {
	case 0:
		strategy = tx_comm->hdr_priority & 0xf;
		update_hdr_strategy_linux(tx_comm, hdr_info, dv_info, strategy);
		break;
	case 1:
		strategy = tx_comm->hdr_priority & 0xf0;
		update_hdr_strategy_android(tx_comm, hdr_info, dv_info, strategy);
		break;
	default:
		break;
	}
	spin_unlock_irqrestore(&tx_comm->edid_spinlock, flags);

	return 0;
}
EXPORT_SYMBOL(hdmitx_set_hdr_priority);

int hdmitx_get_hdr_priority(struct hdmitx_common *tx_comm, u32 *hdr_priority)
{
	*hdr_priority = tx_comm->hdr_priority;
	return 0;
}
EXPORT_SYMBOL(hdmitx_get_hdr_priority);

int hdmitx_get_hdrinfo_rx(struct hdmitx_common *tx_comm, struct hdr_info *hdrinfo)
{
	struct rx_cap *prxcap = &tx_comm->rxcap;

	memcpy(hdrinfo, &prxcap->hdr_info, sizeof(struct hdr_info));
	hdrinfo->colorimetry_support = prxcap->colorimetry_data;

	return 0;
}

enum hdmi_vic hdmitx_get_prefer_vic(struct hdmitx_common *tx_comm, enum hdmi_vic vic)
{
	int i = 0;
	const struct {
		u32 mode_prefer_vic;
		u32 mode_alternate_vic;
	} vic_pairs[] = {
		{HDMI_7_720x480i60_16x9, HDMI_6_720x480i60_4x3},
		{HDMI_3_720x480p60_16x9, HDMI_2_720x480p60_4x3},
		{HDMI_22_720x576i50_16x9, HDMI_21_720x576i50_4x3},
		{HDMI_18_720x576p50_16x9, HDMI_17_720x576p50_4x3},
	};

	for (i = 0; i < ARRAY_SIZE(vic_pairs); i++) {
		if (vic_pairs[i].mode_alternate_vic == vic || vic_pairs[i].mode_prefer_vic == vic) {
			/* check if mode_best_vic supported by RX */
			if (hdmitx_edid_validate_mode(&tx_comm->rxcap,
						vic_pairs[i].mode_prefer_vic))
				return vic_pairs[i].mode_prefer_vic;
			if (hdmitx_edid_validate_mode(&tx_comm->rxcap,
						vic_pairs[i].mode_alternate_vic))
				return vic_pairs[i].mode_alternate_vic;
			return HDMI_0_UNKNOWN;
		}
	}

	return vic;
}

/* get corresponding vic of mode, and will check if it's supported in EDID */
int hdmitx_common_parse_vic_in_edid(struct hdmitx_common *tx_comm, const char *mode)
{
	const struct hdmi_timing *timing;
	enum hdmi_vic prefer_vic = HDMI_0_UNKNOWN;

	if (!tx_comm || !mode)
		return HDMI_0_UNKNOWN;
	/* parse by name to find default mode */
	timing = hdmitx_mode_match_timing_name(mode);
	if (!timing || timing->vic == HDMI_0_UNKNOWN)
		return HDMI_0_UNKNOWN;
#if IS_ENABLED(CONFIG_ODROID_CUSTOM_DISPLAY_MODES)
	if (odroid_hdmitx_mode_is_custom_vic(timing->vic))
		return timing->vic;
#endif

	prefer_vic = hdmitx_get_prefer_vic(tx_comm, timing->vic);

	/* check if vic supported by rx, except:480i 480p 576i 576p */
	if (prefer_vic != HDMI_0_UNKNOWN &&
		hdmitx_edid_validate_mode(&tx_comm->rxcap, prefer_vic) == false)
		prefer_vic = HDMI_0_UNKNOWN;

	/*
	 * Don't call hdmitx_common_check_valid_para_of_vic anymore.
	 * This function used to parse user passed mode name which should already
	 * checked by hdmitx_common_check_valid_para_of_vic().
	 */

	if (prefer_vic == HDMI_0_UNKNOWN)
		HDMITX_DEBUG("parse mode %s not find vic %d in edid\n", mode, prefer_vic);

	return prefer_vic;
}
EXPORT_SYMBOL(hdmitx_common_parse_vic_in_edid);

int hdmitx_common_notify_hpd_status(struct hdmitx_common *tx_comm, bool force_uevent)
{
	if (!tx_comm->suspend_flag) {
		/* notify to userspace by uevent */
		hdmitx_event_mgr_send_uevent(tx_comm->event_mgr,
				HDMITX_HPD_EVENT, tx_comm->hpd_state, force_uevent);
		hdmitx_event_mgr_send_uevent(tx_comm->event_mgr,
				HDMITX_AUDIO_EVENT, tx_comm->hpd_state, force_uevent);
	} else {
		/*
		 * under early suspend, only update uevent state, not
		 * post to system, in case 1.old android system will
		 * set hdmi mode, 2.audio server and audio_hal will
		 * start run, increase power consumption
		 */
		hdmitx_event_mgr_set_uevent_state(tx_comm->event_mgr,
				HDMITX_HPD_EVENT, tx_comm->hpd_state);
		hdmitx_event_mgr_set_uevent_state(tx_comm->event_mgr,
				HDMITX_AUDIO_EVENT, tx_comm->hpd_state);
	}

	/*
	 * always notify to other driver module: CEC/RX
	 * CEC/RX side will decide to update HPD/EDID or
	 * not by product type
	 */
	/* if (tx_comm->hdmi_repeater == 1) { */
	if (tx_comm->hpd_state)
		hdmitx_event_mgr_notify(tx_comm->event_mgr, HDMITX_PLUG, tx_comm->edid_buf);
	else
		hdmitx_event_mgr_notify(tx_comm->event_mgr, HDMITX_UNPLUG, NULL);

	return 0;
}
EXPORT_SYMBOL(hdmitx_common_notify_hpd_status);

int hdmitx_set_uevent(struct hdmitx_common *tx_comm, enum hdmitx_event type, int val)
{
	return hdmitx_event_mgr_send_uevent(tx_comm->event_mgr,
				type, val, false);
}

bool hdmitx_hdr_en(struct hdmitx_hw_common *tx_hw)
{
	if (!tx_hw)
		return false;

	return (hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_HDR_ST, NULL, NULL) & HDMI_HDR_TYPE) ==
		HDMI_HDR_TYPE;
}

bool hdmitx_dv_en(struct hdmitx_hw_common *tx_hw)
{
	if (!tx_hw)
		return false;

	return (hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AMDV_ST, NULL, NULL) & HDMI_DV_TYPE) ==
		HDMI_DV_TYPE;
}

bool hdmitx_hdr10p_en(struct hdmitx_hw_common *tx_hw)
{
	if (!tx_hw)
		return false;

	return (hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_HDR10P_ST, NULL, NULL) & HDMI_HDR10P_TYPE) ==
		HDMI_HDR10P_TYPE;
}

/* index is hdmi 1.4 vic in vsif, value is hdmi2.0 vic */
static const u32 hdmi14_4k_vics[] = {
	/* 0 - dummy */
	0,
	/* 1 - 3840x2160@30Hz */
	95,
	/* 2 - 3840x2160@25Hz */
	94,
	/* 3 - 3840x2160@24Hz */
	93,
	/* 4 - 4096x2160@24Hz (SMPTE) */
	98,
};

/*
 * HDMI 1.4 introduces the 4 types of 4K resolutions
 * 3840x2160@30/25/24Hz and 4096x2160@24Hz
 * but no corresponding CEA-861-D VIC.
 * so it uses VSIF.hdmi_vic as 1/2/3/4 to represent 4 types
 * In CEA-861-F, here assigns the VIC 95/94/93/98 later
 * this function converts 861-F 4k vic to VSIF.hdmi_vic
 */
u32 hdmitx_edid_get_hdmi14_4k_vic(u32 vic)
{
	u32 ret = 0;
	int i;

	for (i = 0; i < ARRAY_SIZE(hdmi14_4k_vics); i++) {
		if (vic == hdmi14_4k_vics[i]) {
			ret = i;
			break;
		}
	}

	return ret;
}

/*
 * CE Video Format: Any Video Format listed in Table 1, or listed in
 * Table 11 and Table 12, except the 640x480p Video Format
 *
 * From CTA-861-I Page 26
 */
static bool is_ce_video_format(enum hdmi_vic vic)
{
	bool ret = false;

	if ((vic > HDMI_1_640x480p60_4x3 && vic <= HDMI_127_5120x2160p100_64x27) ||
		(vic >= HDMI_193_5120x2160p120_64x27 && vic <= HDMI_219_4096x2160p120_256x135))
		ret = true;

	/* TODO: RID is also CE video format, need to add in the future */
	return ret;
}

enum hdmi_scan_mode hdmitx_check_scan_info(struct rx_cap *prxcap,
		enum hdmi_scan_mode val, enum hdmi_vic vic)
{
	enum hdmi_scan_mode scan_mode = val;
	u8 vcdb = 0;

	if (!prxcap)
		return scan_mode;

	vcdb = prxcap->video_capability_data;
	/*
	 * If the display does not provide a VCDB then the Source should assume that
	 * CE Video Formats are over scanned by the display and that IT Video Format
	 * behavior is indicated by CEA Extension byte 3 bit 7 (underscan).
	 * If underscan=1 then the Source should assume that IT Video Formats are
	 * underscanned and if underscan=0, that IT Video Formats are over scanned
	 */
	if (!vcdb && !is_ce_video_format(vic)) {
		if (prxcap->underscan)
			scan_mode = HDMI_SCAN_MODE_UNDERSCAN;
		else
			scan_mode = HDMI_SCAN_MODE_OVERSCAN;
	}

	if (vcdb) {
		/*
		 * If the display declares a non-zero value for the S_PT (preferred timing
		 * overscan/underscan behavior) field, and the Source outputs that Video
		 * Format, then the S_PT declaration shall take precedence over both S_CE
		 * and S_IT declarations
		 */
		if (((vcdb & 0x30) != PT_VIDEO_FORMAT_NO_DATA) &&
				prxcap->flag_vfpdb && vic == prxcap->preferred_mode) {
			if ((vcdb & 0x30) == PT_VIDEO_FORMAT_ALWAYS_OVERSCAN)
				scan_mode = HDMI_SCAN_MODE_OVERSCAN;
			if ((vcdb & 0x30) == PT_VIDEO_FORMAT_ALWAYS_UNDERSCANSCAN)
				scan_mode = HDMI_SCAN_MODE_UNDERSCAN;
		} else {
			/*
			 * If the S_PT field is 0 then the overscan/underscan behavior of this
			 * format is indicated by either the S_CE or S_IT fields, depending on
			 * whether the Preferred Video Format is a CE or IT Video Format
			 */
			if (is_ce_video_format(vic)) {
				if ((vcdb & 0x3) == CE_VIDEO_FORMAT_NOT_SUPPORT)
					scan_mode = HDMI_SCAN_MODE_NONE;
				else if ((vcdb & 0x3) == CE_VIDEO_FORMAT_ALWAYS_OVERSCAN)
					scan_mode = HDMI_SCAN_MODE_OVERSCAN;
				else if ((vcdb & 0x3) == CE_VIDEO_FORMAT_ALWAYS_UNDERSCANSCAN)
					scan_mode = HDMI_SCAN_MODE_UNDERSCAN;
			} else {
				if ((vcdb & 0xC) == IT_VIDEO_FORMAT_NOT_SUPPORT)
					scan_mode = HDMI_SCAN_MODE_NONE;
				else if ((vcdb & 0xC) == IT_VIDEO_FORMAT_ALWAYS_OVERSCAN)
					scan_mode = HDMI_SCAN_MODE_OVERSCAN;
				else if ((vcdb & 0xC) == IT_VIDEO_FORMAT_ALWAYS_UNDERSCANSCAN)
					scan_mode = HDMI_SCAN_MODE_UNDERSCAN;
			}
		}
	}
	return scan_mode;
}

/* ALLM HF_VSIF/HDMI14 VSIF */
int hdmitx_common_setup_vsif_packet(struct hdmitx_common *tx_comm,
	enum vsif_type type, int on, void *param)
{
	u8 len = 0;
	/* transmission usage, excluding checksum */
	u8 buffer[31] = {0x81, 0x1, 0};
	u32 ieeeoui = 0;
	u32 vic = 0;
	struct hdmitx_hw_common *tx_hw = NULL;
	u32 arg = 0;

	if (!tx_comm) {
		HDMITX_ERROR("hdr: [%s]: null tx_instance param\n", __func__);
		return -EINVAL;
	}
	tx_hw = tx_comm->tx_hw;
	if (!tx_hw) {
		HDMITX_ERROR("hdr: [%s]: null tx_hw param\n", __func__);
		return -EINVAL;
	}

	if (type >= VT_MAX)
		return -EINVAL;

	switch (type) {
	case VT_DEFAULT:
		break;
	case VT_HDMI14_4K:
		ieeeoui = HDMI_IEEE_OUI;
		len = 5;
		vic = hdmitx_edid_get_hdmi14_4k_vic(tx_comm->fmt_para.vic);
		if (vic > 0) {
			buffer[2] = len;
			buffer[4] = GET_OUI_BYTE0(ieeeoui);
			buffer[5] = GET_OUI_BYTE1(ieeeoui);
			buffer[6] = GET_OUI_BYTE2(ieeeoui);
			buffer[7] = 0x20;
			buffer[8] = vic & 0xf;
			arg = 0;
			hdmitx_hw_cntl(tx_hw, AUX_PKT_SET_AVI_VIC, (void *)&arg, NULL);
			hdmitx_hw_cntl(tx_hw, AUX_PKT_SET_VSIF1, buffer, NULL);
		} else {
			hdmitx_hw_cntl(tx_hw, AUX_PKT_SET_VSIF1, NULL, NULL);
			HDMITX_INFO("clear vsif for non-4k mode.\n");
			return -EINVAL;
		}
		break;
	case VT_ALLM:
		ieeeoui = HDMI_FORUM_IEEE_OUI;
		len = 5;
		/* Fixed value */
		buffer[7] = 0x1;
		if (on) {
			buffer[2] = len;
			buffer[4] = GET_OUI_BYTE0(ieeeoui);
			buffer[5] = GET_OUI_BYTE1(ieeeoui);
			buffer[6] = GET_OUI_BYTE2(ieeeoui);
			/* set bit1, ALLM_MODE */
			buffer[8] |= 1 << 1;
			/* reset vic which may be reset by VT_HDMI14_4K */
			if (hdmitx_edid_get_hdmi14_4k_vic(tx_comm->fmt_para.vic) > 0) {
				arg = tx_comm->fmt_para.vic;
				hdmitx_hw_cntl(tx_hw, AUX_PKT_SET_AVI_VIC, (void *)&arg, NULL);
			}
			hdmitx_hw_cntl(tx_hw, AUX_PKT_SET_VSIF2, buffer, NULL);
		} else {
			/* clear bit1, ALLM_MODE */
			buffer[8] &= ~(1 << 1);
			/*
			 * 1.When the Source stops transmitting the HF-VSIF,
			 * the Sink shall interpret this as an indication
			 * that transmission of features described in this
			 * Infoframe has stopped
			 * 2.When a Source is utilizing the HF-VSIF for ALLM
			 * signaling only and indicates the Sink should
			 * revert from low-latency Mode to its previous mode,
			 * the Source should send ALLM Mode = 0 to quickly
			 * and reliably request the change. If a Source
			 * indicates ALLM Mode = 0 in this manner, the
			 * Source should transmit an HF-VSIF with ALLM Mode = 0
			 * for at least 4 frames but for not more than 1 second.
			 */
			/* hdmi_vend_infoframe2_rawset(hb, vsif_db); */
			/* wait for 4frames ~ 1S, then stop send HF-VSIF */
			hdmitx_hw_cntl(tx_hw, AUX_PKT_SET_VSIF2, NULL, NULL);
		}
		break;
	default:
		break;
	}

	return 1;
}

int hdmitx_common_set_allm_mode(struct hdmitx_common *tx_comm, int mode)
{
	struct hdmitx_hw_common *tx_hw_base = tx_comm->tx_hw;
	u32 arg = 0;

	/* disable ALLM HF-VSIF, recover HDMI1.4 4k VSIF if it's legacy 4k24/25/30hz */
	if (mode == 0) {
		tx_comm->allm_mode = 0;
		hdmitx_common_setup_vsif_packet(tx_comm, VT_ALLM, 0, NULL);
		if (hdmitx_edid_get_hdmi14_4k_vic(tx_comm->fmt_para.vic) > 0 &&
			!hdmitx_dv_en(tx_hw_base) &&
			!hdmitx_hdr10p_en(tx_hw_base))
			hdmitx_common_setup_vsif_packet(tx_comm, VT_HDMI14_4K, 1, NULL);
	}
	/* enable ALLM HF-VSIF, will config vic in AVI if it's legacy 4k24/25/30hz */
	if (mode == 1) {
		tx_comm->allm_mode = 1;
		hdmitx_common_setup_vsif_packet(tx_comm, VT_ALLM, 1, NULL);
		tx_comm->ct_mode = 0;
		arg = SET_CT_OFF;
		hdmitx_hw_cntl(tx_hw_base, AUX_PKT_CONF_AVI_CT, (void *)&arg, NULL);
	}
	/* disable ALLM HF-VSIF, not recover HDMI1.4 legacy 4k VSIF */
	if (mode == -1) {
		if (tx_comm->allm_mode == 1) {
			tx_comm->allm_mode = 0;
			/* just for hdmitx20 */
			hdmitx_hw_cntl(tx_hw_base, AUX_PKT_DIS_VSIF, NULL, NULL);
			/* common for hdmitx20/21 to disable HF-VSIF */
			hdmitx_common_setup_vsif_packet(tx_comm, VT_ALLM, 0, NULL);
		}
	}
	return 0;
}
EXPORT_SYMBOL(hdmitx_common_set_allm_mode);

static unsigned int get_frame_duration(struct vinfo_s *vinfo)
{
	unsigned int frame_duration;

	if (!vinfo || !vinfo->sync_duration_num)
		return 0;

	frame_duration =
		1000000 * vinfo->sync_duration_den / vinfo->sync_duration_num;
	return frame_duration;
}

int hdmitx_common_avmute_locked(struct hdmitx_common *tx_comm,
	int mute_flag, int mute_path_hint)
{
	static DEFINE_MUTEX(avmute_mutex);
	static unsigned int global_avmute_mask;
	unsigned int mute_us =
		tx_comm->debug_param.avmute_frame * get_frame_duration(&tx_comm->hdmitx_vinfo);
	u32 arg = 0;

	mutex_lock(&avmute_mutex);
	if (mute_flag == SET_AVMUTE) {
		global_avmute_mask |= mute_path_hint;
		HDMITX_DEBUG("%s: AVMUTE path=0x%x\n", __func__, mute_path_hint);
		arg = SET_AVMUTE;
		hdmitx_hw_cntl(tx_comm->tx_hw, AUX_PKT_CONFIG_AVMUTE, (void *)&arg, NULL);
	} else if (mute_flag == CLR_AVMUTE) {
		global_avmute_mask &= ~mute_path_hint;
		/* unmute only if none of the paths are muted */
		if (global_avmute_mask == 0) {
			HDMITX_DEBUG("%s: AV UNMUTE path=0x%x\n", __func__, mute_path_hint);
			arg = CLR_AVMUTE;
			hdmitx_hw_cntl(tx_comm->tx_hw, AUX_PKT_CONFIG_AVMUTE, (void *)&arg, NULL);
		}
	} else if (mute_flag == OFF_AVMUTE) {
		arg = OFF_AVMUTE;
		hdmitx_hw_cntl(tx_comm->tx_hw, AUX_PKT_CONFIG_AVMUTE, (void *)&arg, NULL);
	}
	if (mute_flag == SET_AVMUTE) {
		if (tx_comm->debug_param.avmute_frame > 0)
			msleep(mute_us / 1000);
		else if (mute_path_hint == AVMUTE_PATH_HDMITX)
			msleep(100);
	}

	mutex_unlock(&avmute_mutex);

	return 0;
}
EXPORT_SYMBOL(hdmitx_common_avmute_locked);

/********************************Debug function***********************************/

static int hdmitx_common_edid_tracer_post_proc(struct hdmitx_common *tx_comm, struct rx_cap *prxcap)
{
	struct dv_info *dv;
	struct hdr_info *hdr;

	if (!prxcap)
		return -1;

	if (prxcap->head_err)
		hdmitx_tracer_write_event(tx_comm->tx_tracer, HDMITX_EDID_HEAD_ERROR);
	if (prxcap->chksum_err)
		hdmitx_tracer_write_event(tx_comm->tx_tracer, HDMITX_EDID_CHECKSUM_ERROR);

	dv = &prxcap->dv_info;
	if (dv->ieeeoui == DV_IEEE_OUI && dv->block_flag == CORRECT)
		hdmitx_tracer_write_event(tx_comm->tx_tracer, HDMITX_EDID_DV_SUPPORT);

	hdr = &prxcap->hdr_info;
	if (hdr->hdr_support > 0)
		hdmitx_tracer_write_event(tx_comm->tx_tracer, HDMITX_EDID_HDR_SUPPORT);

	if (prxcap->ieeeoui == HDMI_IEEE_OUI)
		hdmitx_tracer_write_event(tx_comm->tx_tracer, HDMITX_EDID_HDMI_DEVICE);
	else
		hdmitx_tracer_write_event(tx_comm->tx_tracer, HDMITX_EDID_DVI_DEVICE);

	return 0;
}

int hdmitx_common_get_edid(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw_base = tx_comm->tx_hw;
	u32 arg = 0;

	arg = DDC_I2C_50K;
	hdmitx_hw_cntl(tx_hw_base, DDC_I2C_RATE, (void *)&arg, NULL);
	if (tx_comm->forced_edid) {
		HDMITX_INFO("using fixed edid\n");
		return 0;
	}
	hdmitx_edid_buffer_clear(tx_comm->edid_buf, sizeof(tx_comm->edid_buf));

	/* reset i2c before edid read */
	hdmitx_hw_cntl(tx_hw_base, DDC_I2C_RESET, NULL, NULL);
	hdmitx_hw_cntl(tx_hw_base, DDC_RESET_EDID, NULL, NULL);
	arg = PIN_MUX;
	hdmitx_hw_cntl(tx_hw_base, DDC_PIN_MUX_OP, (void *)&arg, NULL);
	/* start reading edid first time */
	hdmitx_hw_cntl(tx_hw_base, DDC_EDID_READ_DATA, NULL, NULL);
	if (hdmitx_edid_is_all_zeros(tx_comm->edid_buf)) {
		HDMITX_INFO("First read edid all 0 data\n");
		hdmitx_hw_cntl(tx_hw_base, DDC_GLITCH_FILTER_RESET, NULL, NULL);
		hdmitx_hw_cntl(tx_hw_base, DDC_EDID_READ_DATA, NULL, NULL);
	}
	/* If EDID is not correct at first time, then retry */
	if (hdmitx_edid_check_data_valid(&tx_comm->rxcap, tx_comm->edid_buf) == false) {
		struct timespec64 kts;
		struct rtc_time tm;

		arg = DDC_I2C_25K;
		hdmitx_hw_cntl(tx_hw_base, DDC_I2C_RATE, (void *)&arg, NULL);
		HDMITX_INFO("config i2c 25k and read edid again\n");
		msleep(20);
		ktime_get_real_ts64(&kts);
		rtc_time64_to_tm(kts.tv_sec, &tm);
		if (tx_hw_base->hdmitx_gpios_scl >= 0)
			HDMITX_INFO("UTC+0 %ptRd %ptRt DDC SCL %s\n", &tm, &tm,
			gpio_get_value(tx_hw_base->hdmitx_gpios_scl) ? "HIGH" : "LOW");
		if (tx_hw_base->hdmitx_gpios_sda >= 0)
			HDMITX_INFO("UTC+0 %ptRd %ptRt DDC SDA %s\n", &tm, &tm,
			gpio_get_value(tx_hw_base->hdmitx_gpios_sda) ? "HIGH" : "LOW");
		msleep(80);

		/* start reading edid second time */
		hdmitx_hw_cntl(tx_hw_base, DDC_EDID_READ_DATA, NULL, NULL);
		if (hdmitx_edid_is_all_zeros(tx_comm->edid_buf)) {
			hdmitx_hw_cntl(tx_hw_base, DDC_GLITCH_FILTER_RESET, NULL, NULL);
			hdmitx_hw_cntl(tx_hw_base, DDC_EDID_READ_DATA, NULL, NULL);
		}
		arg = DDC_I2C_50K;
		hdmitx_hw_cntl(tx_hw_base, DDC_I2C_RATE, (void *)&arg, NULL);
		HDMITX_INFO("Recovery i2c 50k\n");
		msleep_interruptible(20);
	}

	/*
	 * notify phy addr to rx/cec:
	 * rx/cec currently do not use the phy addr of below
	 * two interfaces, just keep for safety
	 */
	/* if (tx_comm->hdmi_repeater == 1) { */
	/* hdmitx_event_mgr_notify(tx_comm->event_mgr, */
	/* HDMITX_PHY_ADDR_VALID, &tx_comm->rxcap.physical_addr); */
	/* rx_edid_physical_addr(tx_comm->rxcap.vsdb_phy_addr.a, */
	/* tx_comm->rxcap.vsdb_phy_addr.b, */
	/* tx_comm->rxcap.vsdb_phy_addr.c, */
	/* tx_comm->rxcap.vsdb_phy_addr.d); */
	/* } */
	hdmitx_edid_print(tx_comm->edid_buf);

	return 0;
}

/* only for first time plugout */
bool is_tv_changed(char *cur_edid_chksum, char *boot_param_edid_chksum)
{
	char invalid_checksum[11] = {
		'i', 'n', 'v', 'a', 'l', 'i', 'd', 'c', 'r', 'c', '\0'
	};
	char empty_check_sum[11] = {0};
	bool ret = false;

	if (!cur_edid_chksum || !boot_param_edid_chksum)
		return ret;

	if (memcmp(boot_param_edid_chksum, cur_edid_chksum, 10) &&
		memcmp(empty_check_sum, cur_edid_chksum, 10) &&
		memcmp(invalid_checksum, boot_param_edid_chksum, 10)) {
		ret = true;
		HDMITX_INFO("hdmi crc is diff between uboot and kernel\n");
	}

	return ret;
}

/* common work for plugout/suspend, which is done in lock */
void hdmitx_common_edid_clear(struct hdmitx_common *tx_comm)
{
	/* clear edid */
	hdmitx_edid_buffer_clear(tx_comm->edid_buf, sizeof(tx_comm->edid_buf));
	hdmitx_edid_rxcap_clear(&tx_comm->rxcap);
	/* if (tx_comm->hdmi_repeater == 1) */
	/* rx_edid_physical_addr(0, 0, 0, 0); */
}

void hdmitx_current_status(struct hdmitx_common *tx_comm, enum hdmitx_event_log_bits event)
{
	hdmitx_tracer_write_event(tx_comm->tx_tracer, event);
}

void hdmitx_hdr_state_init(struct hdmitx_common *tx_comm)
{
	enum hdmi_tf_type hdr_type = HDMI_NONE;
	unsigned int colorimetry = 0;
	unsigned int hdr_mode = 0;
	struct hdmitx_hw_common *tx_hw_base = tx_comm->tx_hw;

	hdr_type = hdmitx_hw_get_hdr_st(tx_hw_base);
	colorimetry = hdmitx_hw_cntl(tx_hw_base, AUX_PKT_GET_AVI_EXTENDED_COLORIMETRY, NULL, NULL);
	/* 1:standard HDR, 2:non-standard, 3:HLG, 0:other */
	if (hdr_type == HDMI_HDR_SMPTE_2084) {
		if (colorimetry == HDMI_EXTENDED_COLORIMETRY_BT2020)
			hdr_mode = 1;
		else
			hdr_mode = 2;
	} else if (hdr_type == HDMI_HDR_HLG) {
		if (colorimetry == HDMI_EXTENDED_COLORIMETRY_BT2020)
			hdr_mode = 3;
	} else {
		hdr_mode = 0;
	}

	tx_comm->hdmi_last_hdr_mode = hdr_mode;
	tx_comm->hdmi_current_hdr_mode = hdr_mode;
}

u32 hdmitx_calc_tmds_clk(u32 pixel_freq,
	enum hdmi_colorspace cs, enum hdmi_color_depth cd)
{
	u32 tmds_clk = pixel_freq;

	if (cs == HDMI_COLORSPACE_YUV420)
		tmds_clk = tmds_clk / 2;
	if (cs != HDMI_COLORSPACE_YUV422) {
		switch (cd) {
		case COLORDEPTH_48B:
			tmds_clk *= 2;
			break;
		case COLORDEPTH_36B:
			tmds_clk = tmds_clk * 3 / 2;
			break;
		case COLORDEPTH_30B:
			tmds_clk = tmds_clk * 5 / 4;
			break;
		case COLORDEPTH_24B:
		default:
			break;
		}
	}

	return tmds_clk;
}

/* get the corresponding bandwidth of current FRL_RATE, Unit: MHz */
u32 hdmitx_get_frl_bandwidth(const enum frl_rate_enum rate)
{
	const u32 frl_bandwidth[] = {
		[FRL_NONE] = 0,
		[FRL_3G3L] = 9000,
		[FRL_6G3L] = 18000,
		[FRL_6G4L] = 24000,
		[FRL_8G4L] = 32000,
		[FRL_10G4L] = 40000,
		[FRL_12G4L] = 48000,
	};

	if (rate > FRL_12G4L)
		return frl_bandwidth[FRL_12G4L];
	return frl_bandwidth[rate];
}

u32 hdmitx_calc_frl_bandwidth(u32 pixel_freq, enum hdmi_colorspace cs,
	enum hdmi_color_depth cd)
{
	u32 bandwidth;

	bandwidth = hdmitx_calc_tmds_clk(pixel_freq, cs, cd);

	/* bandwidth = tmds_bandwidth * 24 * 1.122 */
	bandwidth = bandwidth * 24;
	bandwidth = bandwidth * 561 / 500;

	return bandwidth;
}

/* for legacy HDMI2.0 or earlier modes, still select TMDS */
enum frl_rate_enum hdmitx_select_frl_rate(u8 *dsc_en, u8 dsc_policy, enum hdmi_vic vic,
	enum hdmi_colorspace cs, enum hdmi_color_depth cd)
{
	const struct hdmi_timing *timing;
	enum frl_rate_enum frl_rate = FRL_NONE;
	u32 tx_frl_bandwidth = 0;
	u32 tx_tmds_bandwidth = 0;

	if (!dsc_en)
		return frl_rate;
	HDMITX_DEBUG("dsc_policy %d  vic %d  cs %d  cd %d\n", dsc_policy, vic, cs, cd);
	*dsc_en = 0;
	timing = hdmitx_mode_vic_to_hdmi_timing(vic);
	if (!timing)
		return FRL_NONE;

	tx_tmds_bandwidth = hdmitx_calc_tmds_clk(timing->pixel_freq / 1000, cs, cd);
	HDMITX_DEBUG("Hactive=%d Vactive=%d Vfreq=%d TMDS_BandWidth=%d\n",
		timing->h_active, timing->v_active,
		timing->v_freq, tx_tmds_bandwidth);
	/* If the tmds bandwidth is less than 594MHz, then select the tmds mode */
	/* the HxVp48hz is new introduced in HDMI 2.1 / CEA-861-H */
	if (tx_tmds_bandwidth <= 594 && timing->pixel_freq / 1000 < 600)
		return FRL_NONE;
	/* tx_frl_bandwidth = tmds_bandwidth * 24 * 1.122 */
	tx_frl_bandwidth = tx_tmds_bandwidth * 24;
	tx_frl_bandwidth = tx_frl_bandwidth * 561 / 500;
	for (frl_rate = FRL_3G3L; frl_rate < FRL_12G4L + 1; frl_rate++) {
		if (tx_frl_bandwidth <= hdmitx_get_frl_bandwidth(frl_rate)) {
			HDMITX_DEBUG("select frl_rate as %d\n", frl_rate);
			break;
		}
	}

#ifdef CONFIG_AMLOGIC_DSC
	/* check tx_cap outside */
	//if (!tx_hw->base.hdmi_tx_cap.dsc_capable) {
	//	HDMITX_DEBUG("%s hdmitx not support DSC\n", __func__);
	//	return frl_rate;
	//}
	/* DSC specific, automatically enable dsc if necessary */
	if (vic == HDMI_199_7680x4320p60_16x9 ||
		vic == HDMI_207_7680x4320p60_64x27) {
		if (cs == HDMI_COLORSPACE_YUV444 ||
			cs == HDMI_COLORSPACE_RGB) {
			*dsc_en = 1;
			/* note: previously spec FRL_6G4L can't work */
			frl_rate = FRL_6G4L;
			HDMITX_DEBUG_DSC("%s automatically dsc enable\n", __func__);
		} else if ((cs == HDMI_COLORSPACE_YUV420 &&
			cd == COLORDEPTH_36B) ||
			(cs == HDMI_COLORSPACE_YUV422)) {
			*dsc_en = 1;
			/* note: previously spec FRL_6G3L can't work */
			frl_rate = FRL_6G3L;
			HDMITX_DEBUG_DSC("%s automatically dsc enable\n", __func__);
		} else if (dsc_policy == 1) {
			/* for 420,8/10bit */
			/* force mode for dsc test, may need to also set manual_frl_rate */
			*dsc_en = 1;
			/* note: previously spec FRL_6G3L can't work */
			frl_rate = FRL_6G3L;
		} else {
			*dsc_en = 0;
		}
		if (*dsc_en == 1)
			HDMITX_DEBUG_DSC("forced DSC rate %d\n", frl_rate);
	} else if (vic == HDMI_198_7680x4320p50_16x9 ||
		vic == HDMI_206_7680x4320p50_64x27) {
		if (cs == HDMI_COLORSPACE_YUV444 ||
			cs == HDMI_COLORSPACE_RGB) {
			*dsc_en = 1;
			frl_rate = FRL_6G4L;
			HDMITX_DEBUG_DSC("%s automatically dsc enable\n", __func__);
		} else if ((cs == HDMI_COLORSPACE_YUV420 &&
			cd == COLORDEPTH_36B) ||
			(cs == HDMI_COLORSPACE_YUV422)) {
			*dsc_en = 1;
			frl_rate = FRL_6G3L;
			HDMITX_DEBUG_DSC("%s automatically dsc enable\n", __func__);
		} else if (dsc_policy == 1) {
			/* for 420,8/10bit */
			/* force mode for dsc test, may need to also set manual_frl_rate */
			*dsc_en = 1;
			frl_rate = FRL_6G3L;
		} else {
			*dsc_en = 0;
		}
		if (*dsc_en)
			HDMITX_DEBUG_DSC("spec recommended DSC frl rate: %d\n", frl_rate);
	} else if (vic == HDMI_195_7680x4320p25_16x9 ||
		vic == HDMI_203_7680x4320p25_64x27 ||
		vic == HDMI_194_7680x4320p24_16x9 ||
		vic == HDMI_202_7680x4320p24_64x27) {
		if ((cs == HDMI_COLORSPACE_YUV444 ||
			cs == HDMI_COLORSPACE_RGB) &&
			cd == COLORDEPTH_36B) {
			*dsc_en = 1;
			frl_rate = FRL_6G3L;
			HDMITX_DEBUG_DSC("%s automatically dsc enable\n", __func__);
		} else if (dsc_policy == 1) {
			/* force mode for test, may need to also set manual_frl_rate */
			*dsc_en = 1;
			/* for y444/rgb,8/10bit */
			if (cs == HDMI_COLORSPACE_YUV444 ||
				cs == HDMI_COLORSPACE_RGB)
				frl_rate = FRL_6G3L;
			else
				/* for 422/420 */
				frl_rate = FRL_3G3L;
		} else {
			*dsc_en = 0;
		}
		if (*dsc_en)
			HDMITX_DEBUG_DSC("spec recommended DSC frl rate: %d\n", frl_rate);
	} else if (vic == HDMI_196_7680x4320p30_16x9 ||
		vic == HDMI_204_7680x4320p30_64x27) {
		if ((cs == HDMI_COLORSPACE_YUV444 ||
			cs == HDMI_COLORSPACE_RGB) &&
			cd == COLORDEPTH_36B) {
			*dsc_en = 1;
			frl_rate = FRL_6G3L;
			HDMITX_DEBUG_DSC("%s automatically dsc enable\n", __func__);
		} else if (dsc_policy == 1) {
			/* force mode for test, may need to also set manual_frl_rate */
			*dsc_en = 1;
			/* for 444/rgb,8/10bit */
			if (cs == HDMI_COLORSPACE_YUV444 ||
				cs == HDMI_COLORSPACE_RGB)
				frl_rate = FRL_6G3L;
			else /* for 422/420, note: previously spec FRL_3G3L can't work */
				frl_rate = FRL_3G3L;
		} else {
			*dsc_en = 0;
		}
		if (*dsc_en)
			HDMITX_DEBUG_DSC("forced DSC frl rate: %d\n", frl_rate);
	} else if (vic == HDMI_97_3840x2160p60_16x9 ||
		vic == HDMI_107_3840x2160p60_64x27 ||
		vic == HDMI_96_3840x2160p50_16x9 ||
		vic == HDMI_106_3840x2160p50_64x27) {
		if (dsc_policy == 1) {
			/* force mode for test, may need to also set manual_frl_rate */
			*dsc_en = 1;
			frl_rate = FRL_3G3L;
		} else {
			*dsc_en = 0;
		}
		if (*dsc_en)
			HDMITX_DEBUG_DSC("spec recommended DSC frl rate: %d\n", frl_rate);
	} else if (vic == HDMI_117_3840x2160p100_16x9 ||
		vic == HDMI_119_3840x2160p100_64x27 ||
		vic == HDMI_118_3840x2160p120_16x9 ||
		vic == HDMI_120_3840x2160p120_64x27) {
		/* need 12G4L under uncompressed format */
		if ((cs == HDMI_COLORSPACE_YUV444 ||
			cs == HDMI_COLORSPACE_RGB) &&
			cd == COLORDEPTH_36B) {
			*dsc_en = 1;
			frl_rate = FRL_6G3L;
			HDMITX_DEBUG_DSC("%s automatically dsc enable\n", __func__);
		} else if (dsc_policy == 1) {
			/* force mode for test, may need to also set manual_frl_rate */
			*dsc_en = 1;
			/* for 444/rgb,8/10bit */
			if (cs == HDMI_COLORSPACE_YUV444 ||
				cs == HDMI_COLORSPACE_RGB)
				frl_rate = FRL_6G3L;
			else
				/* for 422/420, note: previously spec FRL_3G3L can't work */
				frl_rate = FRL_3G3L;
		} else {
			*dsc_en = 0;
		}
		if (*dsc_en)
			HDMITX_DEBUG_DSC("spec recommended DSC frl rate: %d\n", frl_rate);
	} else {
		/* when switch mode to lower resolution, need to back to non-dsc mode */
		if (dsc_policy != 2)
			*dsc_en = 0;
	}
#endif

	return frl_rate;
}

unsigned int hdmitx_get_frame_duration(struct hdmitx_common *tx_comm)
{
	unsigned int frame_duration;
	struct vinfo_s *vinfo = hdmitx_get_current_vinfo(tx_comm);

	if (!vinfo || !vinfo->sync_duration_num)
		return 0;

	frame_duration =
		1000000 * vinfo->sync_duration_den / vinfo->sync_duration_num;
	return frame_duration;
}

static char *efuse_name_table[] = {"FEAT_DISABLE_HDMI_60HZ",
				   "FEAT_DISABLE_OUTPUT_4K",
				   "FEAT_DISABLE_HDCP_TX_22",
				   "FEAT_DISABLE_HDMI_TX_3D",
				   "FEAT_DISABLE_HDMITX",
				    NULL};
void get_hdmi_efuse(struct hdmitx_common *tx_comm)
{
	struct efuse_obj_field_t efuse_field;
	u8 buff[32];
	u32 bufflen = sizeof(buff);
	char *efuse_field_name;
	u32 rc = 0;
	int i = 0;

	memset(&buff[0], 0, sizeof(buff));
	memset(&efuse_field, 0, sizeof(efuse_field));

	for (; efuse_name_table[i]; i++) {
		efuse_field_name = efuse_name_table[i];
		rc = efuse_obj_read(EFUSE_OBJ_EFUSE_DATA, efuse_field_name, buff, &bufflen);
		if (rc == EFUSE_OBJ_SUCCESS) {
			strncpy(efuse_field.name, efuse_field_name, sizeof(efuse_field.name) - 1);
			memcpy(efuse_field.data, buff, bufflen);
			efuse_field.size = bufflen;

			if (*efuse_field.data == 1) {
				switch (i) {
				case 0:
					tx_comm->efuse_dis_hdmi_4k60 = 1;
					HDMITX_DEBUG("get efuse FEAT_DISABLE_HDMI_60HZ = 1\n");
					break;
				case 1:
					tx_comm->efuse_dis_output_4k = 1;
					HDMITX_DEBUG("get efuse FEAT_DISABLE_OUTPUT_4K = 1\n");
					break;
				case 2:
					tx_comm->efuse_dis_hdcp_tx22 = 1;
					HDMITX_DEBUG("get efuse FEAT_DISABLE_HDCP_TX_22 = 1\n");
					break;
				case 3:
					tx_comm->efuse_dis_hdmi_tx3d = 1;
					HDMITX_DEBUG("get efuse FEAT_DISABLE_HDMI_TX_3D = 1\n");
					break;
				case 4:
					tx_comm->efuse_dis_hdcp_tx14 = 1;
					HDMITX_DEBUG("get efuse FEAT_DISABLE_HDMI = 1\n");
					break;
				default:
					break;
				}
			}
		} else {
			HDMITX_DEBUG("warn getting %s: %d\n", efuse_field_name, rc);
		}
	}
}

bool hdmitx_edid_only_support_sd(struct rx_cap *prxcap)
{
	enum hdmi_vic vic;
	u32 i, j;
	bool only_support_sd = true;
	/* EDID of SL8800 equipment only support below formats */
	static enum hdmi_vic sd_fmt[] = {
		1, 3, 4, 17, 18
	};

	if (!prxcap)
		return false;

	for (i = 0; i < prxcap->VIC_count; i++) {
		vic = prxcap->VIC[i];
		for (j = 0; j < ARRAY_SIZE(sd_fmt); j++) {
			if (vic == sd_fmt[j])
				break;
		}
		if (j == ARRAY_SIZE(sd_fmt)) {
			only_support_sd = false;
			break;
		}
	}

	return only_support_sd;
}

/*
 * if the EDID is invalid, then set the fallback mode
 * Resolution & RefreshRate:
 *   1920x1080p60hz 16:9
 *   1280x720p60hz 16:9 (default)
 *   720x480p 16:9
 * ColorSpace: RGB
 * ColorDepth: 8bit
 * audio : pcm
 */
static void edid_set_fallback_mode(struct rx_cap *prxcap)
{
	struct vsdb_phyaddr *phyaddr;

	if (!prxcap)
		return;

	HDMITX_INFO("set fallback mode\n");
	/* EDID extended blk chk error, set the 720p60, rgb,8bit */
	phyaddr = &prxcap->vsdb_phy_addr;
	prxcap->ieeeoui = HDMI_IEEE_OUI;

	/* set the default cec physical address as 0xffff */
	phyaddr->a = 0xf;
	phyaddr->b = 0xf;
	phyaddr->c = 0xf;
	phyaddr->d = 0xf;
	phyaddr->valid = 0;

	/* 165MHZ / 5 */
	prxcap->Max_TMDS_Clock1 = DEFAULT_MAX_TMDS_CLK;
	/* only RGB */
	prxcap->native_Mode = 0;
	/* only 8bit */
	prxcap->dc_y444 = 0;
	prxcap->VIC_count = 0x3;
	prxcap->VIC[0] = HDMI_16_1920x1080p60_16x9;
	prxcap->VIC[1] = HDMI_4_1280x720p60_16x9;
	prxcap->VIC[2] = HDMI_3_720x480p60_16x9;
	prxcap->native_vic = HDMI_4_1280x720p60_16x9;
	HDMITX_INFO("set default vic 720p60hz\n");

	prxcap->AUD_count = 1;
	/* PCM */
	prxcap->RxAudioCap[0].audio_format_code = 1;
	/* 2ch */
	prxcap->RxAudioCap[0].channel_num_max = 1;
	/* 32/44.1/48 kHz */
	prxcap->RxAudioCap[0].freq_cc = 7;
	/* 16bit */
	prxcap->RxAudioCap[0].cc3 = 1;
}

static int hdmitx_update_ced_en(struct hdmitx_common *tx_comm)
{
	/* if cedst_en is 1, ced detection will be enabled in hdmitx_common_post_enable_mode */
	if (tx_comm->cedst_policy == 1)
		tx_comm->cedst_en = !!tx_comm->rxcap.scdc_present;

	return 0;
}

/*
 * Connect the HDMI cable and power on.
 * The boot flag is true, and drm_parse_part is false.
 *
 * Connect the HDMI cable after power on is a two-step process.
 * step1: set the boot flag to false and drm_parse_part to false.
 * step2: set the boot flag to false and drm_parse_part to true
 */
void hdmitx_edid_process(struct hdmitx_common *tx_comm, bool boot_flag, bool drm_parse_part)
{
	unsigned long flags = 0;
	struct rx_cap *prxcap = NULL;

	if (!tx_comm)
		return;

	spin_lock_irqsave(&tx_comm->edid_spinlock, flags);
	prxcap = &tx_comm->rxcap;

	if (boot_flag || tx_comm->edid_parse_dbg) {
		hdmitx_edid_rxcap_clear(prxcap);
		prxcap->edid_parsing = hdmitx_edid_check_data_valid(prxcap, tx_comm->edid_buf);
		/* if edid is valid, parse edid, otherwise set fallback mode */
		if (prxcap->edid_parsing) {
			hdmitx_edid_parse(prxcap, tx_comm->edid_buf);
			hdmitx_update_ced_en(tx_comm);
			/* parse cec phy addr and audio data block */
			hdmitx_cec_phy_addr_parse(prxcap, tx_comm->edid_buf);
			hdmitx_audio_parse(prxcap, tx_comm->edid_buf);
		} else {
			edid_set_fallback_mode(prxcap);
		}
		hdmitx_common_edid_tracer_post_proc(tx_comm, prxcap);
	} else if (!drm_parse_part) {
		hdmitx_edid_rxcap_clear(prxcap);
		prxcap->edid_parsing = hdmitx_edid_check_data_valid(prxcap, tx_comm->edid_buf);
		/* step1: hdmitx parse part */
		if (prxcap->edid_parsing) {
			/* parse cec phy addr and audio data block */
			hdmitx_cec_phy_addr_parse(prxcap, tx_comm->edid_buf);
			hdmitx_audio_parse(prxcap, tx_comm->edid_buf);
		} else {
			edid_set_fallback_mode(prxcap);
		}
		HDMITX_DEBUG_EDID("parse phy_addr/audio on hdmi side\n");
	} else {
		/* step2: drm parse part */
		if (prxcap->edid_parsing) {
			hdmitx_edid_parse(prxcap, tx_comm->edid_buf);
			hdmitx_update_ced_en(tx_comm);
		}
		hdmitx_common_edid_tracer_post_proc(tx_comm, prxcap);
		HDMITX_DEBUG_EDID("parse most parts on drm side\n");
	}

	if (hdmitx_find_vendor_audio_ddp_pop(tx_comm->edid_buf) &&
		tx_comm->tx_hw->chip_data->chip_type >= MESON_CPU_ID_T7) {
		/* special sony TV, report only support pcm format */
		tx_comm->rxcap.AUD_count = 1;
		/* PCM */
		tx_comm->rxcap.RxAudioCap[0].audio_format_code = 1;
		/* 2ch */
		tx_comm->rxcap.RxAudioCap[0].channel_num_max = 1;
		/* 32/44.1/48 kHz */
		tx_comm->rxcap.RxAudioCap[0].freq_cc = 7;
		/* 16bit */
		tx_comm->rxcap.RxAudioCap[0].cc3 = 1;
	}

	spin_unlock_irqrestore(&tx_comm->edid_spinlock, flags);
}
EXPORT_SYMBOL(hdmitx_edid_process);

#ifdef CONFIG_AMLOGIC_DSC
/*
 * get the needed frl rate, refer to 2.1 spec table 7-37/38,
 * actually it may also need to check bpp
 */
enum frl_rate_enum get_dsc_frl_rate(enum dsc_encode_mode dsc_mode)
{
	enum frl_rate_enum frl_rate = FRL_RATE_MAX;

	switch (dsc_mode) {
	case DSC_RGB_3840X2160_60HZ:
	case DSC_YUV444_3840X2160_60HZ:
	case DSC_YUV422_3840X2160_60HZ:
	case DSC_YUV420_3840X2160_60HZ:
	case DSC_RGB_3840X2160_50HZ:
	case DSC_YUV444_3840X2160_50HZ:
	case DSC_YUV422_3840X2160_50HZ:
	case DSC_YUV420_3840X2160_50HZ:
		frl_rate = FRL_3G3L;
		break;
	case DSC_RGB_3840X2160_120HZ:
	case DSC_YUV444_3840X2160_120HZ:
	case DSC_RGB_3840X2160_100HZ:
	case DSC_YUV444_3840X2160_100HZ:
		frl_rate = FRL_6G3L;
		break;
	case DSC_YUV422_3840X2160_120HZ:
	case DSC_YUV420_3840X2160_120HZ:
	case DSC_YUV422_3840X2160_100HZ:
	case DSC_YUV420_3840X2160_100HZ:
		frl_rate = FRL_3G3L;
		break;

	case DSC_RGB_7680X4320_60HZ:
	case DSC_YUV444_7680X4320_60HZ:
		/*
		 * 6G4L is spec recommended, but actually it can't
		 * work on board, need to work under 8G4L
		 */
		frl_rate = FRL_6G4L;
		break;
	case DSC_YUV422_7680X4320_60HZ:
	case DSC_YUV420_7680X4320_60HZ:
		/*
		 * 6G3L is spec recommended, but actually it can't
		 * work on board, need to work under 6G4L
		 */
		frl_rate = FRL_6G3L;
		break;

	case DSC_RGB_7680X4320_50HZ:
	case DSC_YUV444_7680X4320_50HZ:
		frl_rate = FRL_6G4L;
		break;
	case DSC_YUV422_7680X4320_50HZ:
	case DSC_YUV420_7680X4320_50HZ:
		frl_rate = FRL_6G3L;
		break;

	/* bpp = 12 */
	case DSC_YUV444_7680X4320_30HZ:
	case DSC_RGB_7680X4320_30HZ:
		frl_rate = FRL_6G3L;
		break;
	/* bpp = 7.375 */
	case DSC_YUV422_7680X4320_30HZ:
	case DSC_YUV420_7680X4320_30HZ:
		/*
		 * 3G3L is spec recommended, but actually it can't
		 * work on board, need to work under 6G3L
		 */
		frl_rate = FRL_3G3L;
		break;

	/* bpp = 12 */
	case DSC_YUV444_7680X4320_25HZ:
	case DSC_RGB_7680X4320_25HZ:
	case DSC_YUV444_7680X4320_24HZ:
	case DSC_RGB_7680X4320_24HZ:
		frl_rate = FRL_6G3L;
		break;
	/* bpp = 7.6875 */
	case DSC_YUV422_7680X4320_25HZ:
	case DSC_YUV420_7680X4320_25HZ:
	case DSC_YUV422_7680X4320_24HZ:
	case DSC_YUV420_7680X4320_24HZ:
		frl_rate = FRL_3G3L;
		break;
	case DSC_ENCODE_MAX:
	default:
		frl_rate = FRL_RATE_MAX;
		break;
	}
	return frl_rate;
}
#endif

void setup_attr(const char *buf)
{
	HDMITX_ERROR("Not support tx20 %s anymore.\n", __func__);
}
EXPORT_SYMBOL(setup_attr);

unsigned int hdmitx_common_get_content_types(struct hdmitx_common *tx_comm)
{
	unsigned int types = 1 << DRM_MODE_CONTENT_TYPE_NO_DATA;/*NONE DATA*/
	struct rx_cap *prxcap = &tx_comm->rxcap;

	if (prxcap->cnc0)
		types |= 1 << DRM_MODE_CONTENT_TYPE_GRAPHICS;
	if (prxcap->cnc1)
		types |= 1 << DRM_MODE_CONTENT_TYPE_PHOTO;
	if (prxcap->cnc2)
		types |= 1 << DRM_MODE_CONTENT_TYPE_CINEMA;
	if (prxcap->cnc3)
		types |= 1 << DRM_MODE_CONTENT_TYPE_GAME;

	return types;
}
EXPORT_SYMBOL(hdmitx_common_get_content_types);

int hdmitx_common_set_contenttype(struct hdmitx_common *tx_comm, int content_type)
{
	int ret = 0;
	u32 arg = 0;

	/* for content type game function conflict with ALLM, so
	 * reset allm to enable contenttype.
	 * TODO: follow spec to skip contenttype when ALLM is on.
	 */
	/* recover hdmi1.4 vsif if necessary */
	if (hdmitx_edid_get_hdmi14_4k_vic(tx_comm->fmt_para.vic) &&
		!hdmitx_dv_en(tx_comm->tx_hw) &&
		!hdmitx_hdr10p_en(tx_comm->tx_hw))
		hdmitx_common_setup_vsif_packet(tx_comm, VT_HDMI14_4K, 1, NULL);

	/*reset previous ct.*/
	arg = SET_CT_OFF;
	hdmitx_hw_cntl(tx_comm->tx_hw, AUX_PKT_CONF_AVI_CT, (void *)&arg, NULL);
	tx_comm->ct_mode = 0;

	switch (content_type) {
	case DRM_MODE_CONTENT_TYPE_GRAPHICS:
		content_type = SET_CT_GRAPHICS;
		break;
	case DRM_MODE_CONTENT_TYPE_PHOTO:
		content_type = SET_CT_PHOTO;
		break;
	case DRM_MODE_CONTENT_TYPE_CINEMA:
		content_type = SET_CT_CINEMA;
		break;
	case DRM_MODE_CONTENT_TYPE_GAME:
		content_type = SET_CT_GAME;
		break;
	default:
		HDMITX_ERROR("[%s]: [%d] unsupported type\n",
			__func__, content_type);
		content_type = 0;
		ret = -EINVAL;
		break;
	};
	arg = content_type;
	hdmitx_hw_cntl(tx_comm->tx_hw,
		AUX_PKT_CONF_AVI_CT, (void *)&arg, NULL);
	tx_comm->ct_mode = content_type;

	return ret;
}
EXPORT_SYMBOL(hdmitx_common_set_contenttype);

const struct dv_info *hdmitx_common_get_dv_info_rx(struct hdmitx_common *tx_comm)
{
	const struct dv_info *dv = &tx_comm->rxcap.dv_info;

	return dv;
}
EXPORT_SYMBOL(hdmitx_common_get_dv_info_rx);

const struct hdr_info *hdmitx_common_get_hdr_info_rx(struct hdmitx_common *tx_comm)
{
	static struct hdr_info hdrinfo;

	hdmitx_get_hdrinfo_rx(tx_comm, &hdrinfo);
	return &hdrinfo;
}
EXPORT_SYMBOL(hdmitx_common_get_hdr_info_rx);

/* similar as disp_cap_show() */
int hdmitx_common_get_vic_list(struct hdmitx_common *tx_comm, int **vics)
{
	struct rx_cap *prxcap = &tx_comm->rxcap;
	enum hdmi_vic vic;
	int len = prxcap->VIC_count + VESA_MAX_TIMING;
	int i;
	int count = 0;
	int *viclist = NULL;
	int *edid_vics = NULL;
	enum hdmi_vic prefer_vic = HDMI_0_UNKNOWN;

	mutex_lock(&tx_comm->valid_mutex);
	viclist = kcalloc(len, sizeof(int),  GFP_KERNEL);
	edid_vics = kcalloc(len, sizeof(int), GFP_KERNEL);
	if (!viclist || !edid_vics) {
		HDMITX_ERROR("%s alloc fail\n", __func__);
		goto out;
	}
	memset(edid_vics, 0, len * sizeof(int));

	/* step1: only select VIC which is supported in EDID */
	/*copy edid vic list*/
	if (prxcap->VIC_count > 0)
		memcpy(edid_vics, prxcap->VIC, sizeof(int) * prxcap->VIC_count);
	for (i = 0; i < VESA_MAX_TIMING && prxcap->vesa_timing[i]; i++)
		edid_vics[prxcap->VIC_count + i] = prxcap->vesa_timing[i];

	for (i = 0; i < len; i++) {
		vic = edid_vics[i];
		if (vic == HDMI_0_UNKNOWN)
			continue;

		prefer_vic = hdmitx_get_prefer_vic(tx_comm, vic);
		/* if mode_best_vic is support by RX, try 16x9 first */
		if (prefer_vic != vic) {
			HDMITX_DEBUG("%s: check prefer vic:%d exist, ignore [%d] later.\n",
				__func__, prefer_vic, vic);
			continue;
		}

		/* step2, check if VIC is supported by SOC hdmitx */
		if (hdmitx_common_validate_vic(tx_comm, vic) != 0) {
			//HDMITX_ERROR("%s: vic[%d] over range.\n", __func__, vic);
			continue;
		}
		/* step3, build format with basic mode/attr and check
		 * if it's supported by EDID/hdmitx_cap
		 */
		if (hdmitx_common_check_valid_para_of_vic(tx_comm, vic) != 0) {
			//HDMITX_ERROR("%s: vic[%d] check fmt attr failed.\n", __func__, vic);
			continue;
		}

		viclist[count] = vic;
		count++;
	}
out:
	kfree(edid_vics);

	if (count == 0)
		kfree(viclist);
	else
		*vics = viclist;

	mutex_unlock(&tx_comm->valid_mutex);
	return count;
}
EXPORT_SYMBOL(hdmitx_common_get_vic_list);

enum hdmi_hdr_status hdmitx_common_get_hdr_status(struct hdmitx_common *tx_comm)
{
	enum hdmi_tf_type type = HDMI_NONE;

	type = hdmitx_hw_cntl(tx_comm->tx_hw, AUX_PKT_GET_HDR10P_ST, NULL, NULL);
	if (type) {
		if (type == HDMI_HDR10P_DV_VSIF)
			return HDR10PLUS_VSIF;
	}
	type = hdmitx_hw_cntl(tx_comm->tx_hw, AUX_PKT_GET_AMDV_ST, NULL, NULL);
	if (type) {
		if (type == HDMI_DV_VSIF_STD)
			return DOLBYVISION_STD;
		else if (type == HDMI_DV_VSIF_LL)
			return DOLBYVISION_LOWLATENCY;
	}
	type = hdmitx_hw_cntl(tx_comm->tx_hw, AUX_PKT_GET_HDR_ST, NULL, NULL);
	if (type) {
		if (type == HDMI_HDR_SMPTE_2084)
			return HDR10_GAMMA_ST2084;
		else if (type == HDMI_HDR_HLG)
			return HDR10_GAMMA_HLG;
		else if (type == HDMI_HDR_HDR)
			return HDR10_OTHERS;
	}

	/* default is SDR */
	return SDR;
}
EXPORT_SYMBOL(hdmitx_common_get_hdr_status);

void hdmitx_get_qms_init_state(struct hdmitx_common *tx_comm, u32 *brr, u32 *qms_en)
{
	int value;

	if (!tx_comm || !brr || !qms_en)
		return;

	value = hdmitx_hw_cntl(tx_comm->tx_hw, QMS_GET_INFO, NULL, NULL);
	*brr = value & 0xffff;
	*qms_en = value >> 16;
	if (*qms_en)
		HDMITX_DEBUG("qms: brr %d qms_en %d\n", *brr, *qms_en);
}
EXPORT_SYMBOL(hdmitx_get_qms_init_state);

u32 hdmitx_common_get_vrr_cap(struct hdmitx_common *tx_comm)
{
	struct rx_cap *prxcap = &tx_comm->rxcap;
	u32 vrr_cap = 0;

	if (tx_comm->edid_mask_qms)
		return 0;

	if (prxcap->qms || prxcap->vrr_max || prxcap->vrr_min) {
		vrr_cap |= prxcap->qms ? QMS_VRR_SUP : 0;
		vrr_cap |= prxcap->vrr_min ? GAMING_VRR_SUP : 0;
		HDMITX_DEBUG("%s get vrr cap : %d\n", __func__, vrr_cap);
		return vrr_cap;
	}

	return 0;
}
EXPORT_SYMBOL(hdmitx_common_get_vrr_cap);

bool hdmitx_common_get_sink_device_type(struct hdmitx_common *tx_comm)
{
	struct rx_cap *prxcap;

	if (!tx_comm)
		return 0;

	prxcap = &tx_comm->rxcap;
	return prxcap->ieeeoui ? 0 : 1;
}
EXPORT_SYMBOL(hdmitx_common_get_sink_device_type);

static bool check_hpd_hw_id(struct hdmitx_common *tx_comm)
{
	if (tx_comm->qms_log_id == hdmitx_get_hpd_hw_sequence_id(tx_comm))
		return 0;
	tx_comm->qms_log_id = hdmitx_get_hpd_hw_sequence_id(tx_comm);
	return 1;
}

/* for QMS BRR list */
const enum hdmi_vic qms_brr_list[9] = {
	HDMI_63_1920x1080p120_16x9,
	HDMI_16_1920x1080p60_16x9,
	HDMI_47_1280x720p120_16x9,
	HDMI_4_1280x720p60_16x9,
	HDMI_118_3840x2160p120_16x9,
	HDMI_97_3840x2160p60_16x9,
	HDMI_219_4096x2160p120_256x135,
	HDMI_102_4096x2160p60_256x135,
	HDMI_199_7680x4320p60_16x9,
};

/* for GAME BRR list */
const enum hdmi_vic game_brr_list[13] = {
	HDMI_63_1920x1080p120_16x9,
	HDMI_64_1920x1080p100_16x9,
	HDMI_16_1920x1080p60_16x9,
	HDMI_47_1280x720p120_16x9,
	HDMI_41_1280x720p100_16x9,
	HDMI_4_1280x720p60_16x9,
	HDMI_118_3840x2160p120_16x9,
	HDMI_117_3840x2160p100_16x9,
	HDMI_97_3840x2160p60_16x9,
	HDMI_219_4096x2160p120_256x135,
	HDMI_218_4096x2160p100_256x135,
	HDMI_102_4096x2160p60_256x135,
	HDMI_199_7680x4320p60_16x9,
};

u32 reduce_0p1_percent(u32 value)
{
	/* the max value is 120000, so multiply with 1000 won't overflow */
	if (value % 6 == 0)
		return DIV_ROUND_CLOSEST_ULL(mul_u32_u32(value, 1000), 1001);
	return value;
}

u32 reduce_1p3_percent(u32 value)
{
	return DIV_ROUND_CLOSEST_ULL(mul_u32_u32(value, 10000), 10131);
}

/* refer to HDMI 2.1 Sink Capability Indication for QMS/GAME VRR */
/* brr_vfreq unit: 100    23.976Hz -> 2397 */
static void calc_vrr_range(struct rx_cap *prxcap,
	struct hdmitx_vrr_mode_group *group, u32 brr_vfreq)
{
	bool qms;
	bool qms_tfr_min;
	bool qms_tfr_max;
	bool vrrmin;
	bool vrrmax;
	u8 data;

	if (!prxcap || !group)
		return;

	qms = !!prxcap->qms;
	qms_tfr_min = !!prxcap->qms_tfr_min;
	qms_tfr_max = !!prxcap->qms_tfr_max;
	vrrmin = !!prxcap->vrr_min;
	vrrmax = !!(prxcap->vrr_max >= 100);
	data = (qms << 4) | (qms_tfr_min << 3) | (qms_tfr_max << 2) | (vrrmin << 1) | vrrmax;

	switch (data) {
	case 0x00:
		group->vrr_min = 0;
		group->vrr_max = 0;
		group->game_vrr_min = 0;
		group->game_vrr_max = 0;
		break;
	case 0x02:
		group->vrr_min = 0;
		group->vrr_max = 0;
		group->game_vrr_min = prxcap->vrr_min * 100;
		group->game_vrr_max = brr_vfreq;
		break;
	case 0x03:
		group->vrr_min = 0;
		group->vrr_max = 0;
		group->game_vrr_min = prxcap->vrr_min * 100;
		group->game_vrr_max = prxcap->vrr_max * 100;
		break;
	case 0x10:
		group->vrr_min = reduce_0p1_percent(4800);
		group->vrr_max = 60 * 100;
		group->game_vrr_min = 0;
		group->game_vrr_max = 0;
		break;
	case 0x14:
		group->vrr_min = reduce_0p1_percent(4800);
		group->vrr_max = brr_vfreq;
		group->game_vrr_min = 0;
		group->game_vrr_max = 0;
		break;
	case 0x12:
		group->vrr_min = reduce_0p1_percent(prxcap->vrr_min * 100);
		group->vrr_max = 60 * 100;
		group->game_vrr_min = prxcap->vrr_min * 100;
		group->game_vrr_max = brr_vfreq;
		break;
	case 0x16:
		group->vrr_min = reduce_0p1_percent(prxcap->vrr_min * 100);
		group->vrr_max = brr_vfreq;
		group->game_vrr_min = prxcap->vrr_min * 100;
		group->game_vrr_max = brr_vfreq;
		break;
	case 0x13:
		group->vrr_min = reduce_0p1_percent(prxcap->vrr_min * 100);
		group->vrr_max = 60 * 100;
		group->game_vrr_min = prxcap->vrr_min * 100;
		group->game_vrr_max = prxcap->vrr_max * 100;
		break;
	case 0x17:
		group->vrr_min = reduce_0p1_percent(prxcap->vrr_min * 100);
		group->vrr_max = prxcap->vrr_max * 100;
		group->game_vrr_min = prxcap->vrr_min * 100;
		group->game_vrr_max = prxcap->vrr_max * 100;
		break;
	case 0x18:
		group->vrr_min = reduce_0p1_percent(2400);
		group->vrr_max = 60 * 100;
		group->game_vrr_min = 0;
		group->game_vrr_max = 0;
		break;
	case 0x1c:
		group->vrr_min = reduce_0p1_percent(2400);
		group->vrr_max = brr_vfreq;
		group->game_vrr_min = 0;
		group->game_vrr_max = 0;
		break;
	case 0x1a:
		group->vrr_min = reduce_0p1_percent(2400);
		group->vrr_max = 60 * 100;
		group->game_vrr_min = prxcap->vrr_min * 100;
		group->game_vrr_max = brr_vfreq;
		break;
	case 0x1e:
		group->vrr_min = reduce_0p1_percent(2400);
		group->vrr_max = brr_vfreq;
		group->game_vrr_min = prxcap->vrr_min * 100;
		group->game_vrr_max = brr_vfreq;
		break;
	case 0x1b:
		group->vrr_min = reduce_0p1_percent(2400);
		group->vrr_max = 60 * 100;
		group->game_vrr_min = prxcap->vrr_min * 100;
		group->game_vrr_max = prxcap->vrr_max * 100;
		break;
	case 0x1f:
		group->vrr_min = reduce_0p1_percent(2400);
		group->vrr_max = prxcap->vrr_max * 100;
		group->game_vrr_min = prxcap->vrr_min * 100;
		group->game_vrr_max = prxcap->vrr_max * 100;
		break;
	default:
		group->vrr_min = 0;
		group->vrr_max = 0;
		group->game_vrr_min = 0;
		group->game_vrr_max = 0;
		HDMITX_DEBUG("qms: %s invalid VRR capability\n", __func__);
		HDMITX_DEBUG("qms: %d qms_tfr_min/max %d %d vrr_min/max %d %d\n",
			qms, qms_tfr_min, qms_tfr_max, prxcap->vrr_min, prxcap->vrr_max);
		break;
	}
	HDMITX_DEBUG("qms: %d qms_tfr_min/max %d %d vrr_min/max %d %d game_min/max %d %d\n",
	qms, qms_tfr_min, qms_tfr_max, prxcap->vrr_min, prxcap->vrr_max,
	group->game_vrr_min, group->game_vrr_max);
	/*
	 * Values of 49-63 are reserved.
	 * Sources shall interpret values higher than 48 as a value of 48.
	 * The actual limit is approximately 1.31% below this integer value in order
	 * to support fractional frame rates (e.g., 24/1.001) and pixel clock extremes。
	 */
	if (prxcap->vrr_min >= 49 && prxcap->vrr_min <= 63)
		group->game_vrr_min = 4800;
	if (group->game_vrr_min)
		group->game_vrr_min = reduce_1p3_percent(group->game_vrr_min);
}

static bool is_rx_supported_vic(struct hdmitx_common *tx_comm, enum hdmi_vic brr_vic)
{
	int i;
	struct rx_cap *prxcap = &tx_comm->rxcap;

	for (i = 0; i < prxcap->VIC_count; i++) {
		if (brr_vic == prxcap->VIC[i])
			return 1;
	}

	return 0;
}

static void add_brr_vic_lists(struct hdmitx_vrr_mode_group *group)
{
	int i = 0;
	enum hdmi_vic vic;
	const struct hdmi_timing *brr_timing;
	const struct hdmi_timing *vic_timing;
	int vsync;
	char *brr_modename;

	if (!group)
		return;

	brr_timing = hdmitx_mode_vic_to_hdmi_timing(group->brr_vic);
	if (!brr_timing)
		return;

	brr_modename = brr_timing->sname ? brr_timing->sname : brr_timing->name;
	strncpy(group->qms_modename, brr_modename, DRM_DISPLAY_MODE_LEN);
	group->qms_modename[DRM_DISPLAY_MODE_LEN - 1] = '\0';

	for (vic = HDMI_1_640x480p60_4x3; vic <= HDMI_219_4096x2160p120_256x135; vic++) {
		/* there is no VIC in 128 ~ 192 */
		if (vic == 128)
			vic = HDMI_193_5120x2160p120_64x27;

		vic_timing = hdmitx_mode_vic_to_hdmi_timing(vic);
		if (!vic_timing)
			continue;
		if (!vic_timing->pi_mode) /* skip interlaced mode */
			continue;
		/* if vsync larger than the brr VIC, skip */
		if (vic_timing->v_freq > brr_timing->v_freq)
			continue;
		if (vic_timing->h_active != brr_timing->h_active)
			continue;
		if (vic_timing->v_active != brr_timing->v_active)
			continue;
		if (vic_timing->h_pict != brr_timing->h_pict)
			continue;
		if (vic_timing->v_pict != brr_timing->v_pict)
			continue;
		vsync = vic_timing->v_freq / 10;
		if (vsync >= reduce_0p1_percent(group->vrr_min) &&
			(vic_timing->v_freq / 10) <= group->vrr_max) {
			if (i >= MAX_QMS_GROUP_NUM) {
				HDMITX_INFO("qms: vic list number over %d\n", MAX_QMS_GROUP_NUM);
				continue;
			}
			if (i < ARRAY_SIZE(group->qms_vic_lists))
				group->qms_vic_lists[i++] = vic_timing->vic;
		}
	}
}

static void add_qms_vic_to_group(struct hdmitx_common *tx_comm, enum hdmi_vic vic,
	struct hdmitx_vrr_mode_group *group, bool log_en)
{
	const struct hdmi_timing *timing;
	struct rx_cap *prxcap = &tx_comm->rxcap;
	char str_vics[64];
	int i;
	int len = 0;

	timing = hdmitx_mode_vic_to_hdmi_timing(vic);
	if (!timing)
		return;
	group->brr_vic = vic;
	group->width = timing->h_active;
	group->height = timing->v_active;
	if (!prxcap->qms) {
		group->vrr_min = 0;
		group->vrr_max = 0;
	}
	if (!(prxcap->vrr_max || prxcap->vrr_min)) {
		group->game_vrr_min = 0;
		group->game_vrr_max = 0;
	}
	calc_vrr_range(prxcap, group, timing->v_freq / 10);
	add_brr_vic_lists(group);
	if (log_en)
		HDMITX_DEBUG("qms: brr %d %s W/H %d %d min/max %d %d game brr %d min/max %d %d\n",
			group->brr_vic, group->qms_modename, group->width, group->height,
			group->vrr_min, group->vrr_max, group->game_brr_vic,
			group->game_vrr_min, group->game_vrr_max);
	memset(str_vics, 0, sizeof(str_vics));
	for (i = 0; i < MAX_QMS_GROUP_NUM; i++)
		if (group->qms_vic_lists[i])
			len += snprintf(str_vics + len, sizeof(str_vics) - len, "%d ",
				group->qms_vic_lists[i]);
	if (prxcap->qms && log_en && str_vics[0])
		HDMITX_INFO("qms: qms range group %s\n", str_vics);
}

static void add_game_vic_to_group(struct hdmitx_common *tx_comm, enum hdmi_vic qms_brr_vic,
	struct hdmitx_vrr_mode_group *group, bool log_en)
{
	int i;
	const struct hdmi_timing *qms_timing = hdmitx_mode_vic_to_hdmi_timing(qms_brr_vic);
	struct rx_cap *prxcap = &tx_comm->rxcap;
	const struct hdmi_timing *game_timing = NULL;
	const char *game_modename;

	if (!qms_brr_vic || !qms_timing || !group)
		return;

	for (i = 0; i < ARRAY_SIZE(game_brr_list); i++) {
		game_timing = hdmitx_mode_vic_to_hdmi_timing(game_brr_list[i]);
		if (!game_timing)
			continue;
		if (prxcap->vrr_max != 0) {
			if (game_timing->v_freq / 1000 > prxcap->vrr_max)
				continue;
			if (qms_timing->v_freq / 1000 > prxcap->vrr_max)
				continue;
		}
		if (qms_timing->h_active != game_timing->h_active)
			continue;
		if (qms_timing->v_active != game_timing->v_active)
			continue;
		if ((hdmitx_common_validate_vic(tx_comm, game_brr_list[i]) >= 0) &&
			is_rx_supported_vic(tx_comm, game_brr_list[i])) {
			group->game_brr_vic = game_brr_list[i];
			if (prxcap->vrr_max == 0)
				group->vrr_max = game_timing->v_freq / 1000;
			if (hdmitx_mode_get_timing_name(game_brr_list[i])) {
				game_modename = hdmitx_mode_get_timing_name(game_brr_list[i]);
				strncpy(group->modename, game_modename,
				sizeof(group->modename) - 1);
				group->modename[sizeof(group->modename) - 1] = '\0';
			}
			break;
		}
	}
}

int hdmitx_common_get_vrr_mode_group(struct hdmitx_common *tx_comm,
				     struct hdmitx_vrr_mode_group *groups,
				     int max_group)
{
	int i = 0, j = 0;
	const struct hdmi_timing *timing;
	struct rx_cap *prxcap = &tx_comm->rxcap;
	bool log_en = 0;

	if (!groups || max_group == 0)
		return 0;
	/* check RX VRR capabilities */
	if (!hdmitx_common_get_vrr_cap(tx_comm))
		return 0;

	log_en = check_hpd_hw_id(tx_comm);

	for (i = 0, j = 0; i < ARRAY_SIZE(qms_brr_list) && j < max_group; i++) {
		timing = hdmitx_mode_vic_to_hdmi_timing(qms_brr_list[i]);
		if (!timing)
			continue;
		if (prxcap->vrr_min)
			add_game_vic_to_group(tx_comm, qms_brr_list[i], groups + j, log_en);
		/* if RX not support QMS tfr_max, then skip 120 */
		if (!prxcap->qms_tfr_max && timing->v_freq == 120000)
			continue;
		/* check both TX and RX support current vic */
		if ((hdmitx_common_validate_vic(tx_comm, qms_brr_list[i]) >= 0) &&
			is_rx_supported_vic(tx_comm, qms_brr_list[i])) {
			add_qms_vic_to_group(tx_comm, qms_brr_list[i], groups + j, log_en);
			j++;
			/* if RX support tfr_max and BRR is 120, then skip 60 */
			if (prxcap->qms_tfr_max && timing->v_freq == 120000)
				i++;
		}
	}

	return j;
}
EXPORT_SYMBOL(hdmitx_common_get_vrr_mode_group);

int hdmitx_common_set_vframe_rate_hint(struct hdmitx_common *tx_comm,
		struct hdmitx_common_state *new_state, int rate, void *data)
{
	if (!tx_comm || !tx_comm->tx_hw)
		return -EINVAL;

	if (new_state->mode & VMODE_INIT_BIT_MASK) {
		HDMITX_INFO("skip real vrr rate setting for uboot init\n");
		return 0;
	}
	return hdmitx_hw_set_vrr_rate(tx_comm->tx_hw, rate, data);
}
EXPORT_SYMBOL(hdmitx_common_set_vframe_rate_hint);

unsigned char *hdmitx_common_get_resolution(struct hdmitx_common *tx_comm)
{
	unsigned char *resolution = NULL;

	if (tx_comm)
		resolution = tx_comm->fmt_para.timing.name;

	return resolution;
}
EXPORT_SYMBOL(hdmitx_common_get_resolution);

int hdmitx_common_get_rxsense(struct hdmitx_common *tx_comm)
{
	unsigned char rxsense = 0;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		rxsense = !!(hdmitx_hw_cntl(tx_hw, PLATFORM_RXSENSE, NULL, NULL));
	}

	return rxsense;
}
EXPORT_SYMBOL(hdmitx_common_get_rxsense);

enum hdmi_colorspace hdmitx_common_get_colorspace(struct hdmitx_common *tx_comm)
{
	enum hdmi_colorspace colorspace = HDMI_COLORSPACE_RGB;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		colorspace = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AVI_CS, NULL, NULL);
	}

	return colorspace;
}
EXPORT_SYMBOL(hdmitx_common_get_colorspace);

int hdmitx_common_get_colordepth(struct hdmitx_common *tx_comm)
{
	int colordepth = 8;

	if (tx_comm)
		colordepth = tx_comm->fmt_para.cd * 2;

	return colordepth;
}
EXPORT_SYMBOL(hdmitx_common_get_colordepth);

enum hdmi_colorimetry hdmitx_common_get_colorimetry(struct hdmitx_common *tx_comm)
{
	enum hdmi_colorimetry colorimetry = HDMI_COLORIMETRY_NONE;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		colorimetry = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AVI_COLORIMETRY, NULL, NULL);
	}

	return colorimetry;
}
EXPORT_SYMBOL(hdmitx_common_get_colorimetry);

enum hdmi_extended_colorimetry hdmitx_common_get_extended_colorimetry(struct hdmitx_common *tx_comm)
{
	enum hdmi_extended_colorimetry extended_colorimetry =
			HDMI_EXTENDED_COLORIMETRY_XV_YCC_601;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		extended_colorimetry = hdmitx_hw_cntl(tx_hw,
				AUX_PKT_GET_AVI_EXTENDED_COLORIMETRY, NULL, NULL);
	}

	return extended_colorimetry;
}
EXPORT_SYMBOL(hdmitx_common_get_extended_colorimetry);

int hdmitx_common_get_vic(struct hdmitx_common *tx_comm)
{
	int vic = 0;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		vic = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AVI_VIDEO_CODE, NULL, NULL);
	}

	return vic;
}
EXPORT_SYMBOL(hdmitx_common_get_vic);

enum hdmi_picture_aspect hdmitx_common_get_picture_aspect(struct hdmitx_common *tx_comm)
{
	enum hdmi_picture_aspect picture_aspect = HDMI_PICTURE_ASPECT_NONE;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		picture_aspect = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AVI_PICTURE_ASPECT, NULL, NULL);
	}

	return picture_aspect;
}
EXPORT_SYMBOL(hdmitx_common_get_picture_aspect);

enum hdmi_active_aspect hdmitx_common_get_active_aspect(struct hdmitx_common *tx_comm)
{
	enum hdmi_active_aspect active_aspect = HDMI_ACTIVE_ASPECT_16_9_TOP;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		active_aspect = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AVI_ACTIVE_ASPECT, NULL, NULL);
	}

	return active_aspect;
}
EXPORT_SYMBOL(hdmitx_common_get_active_aspect);

enum hdmi_quantization_range hdmitx_common_get_quantization_range(struct hdmitx_common *tx_comm)
{
	enum hdmi_quantization_range quantization_range = HDMI_QUANTIZATION_RANGE_DEFAULT;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		quantization_range = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AVI_Q01, NULL, NULL);
	}

	return quantization_range;
}
EXPORT_SYMBOL(hdmitx_common_get_quantization_range);

/* non-uniform picture scaling */
enum hdmi_nups hdmitx_common_get_nups(struct hdmitx_common *tx_comm)
{
	enum hdmi_nups nups = HDMI_NUPS_UNKNOWN;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		nups = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AVI_NUPS, NULL, NULL);
	}

	return nups;
}
EXPORT_SYMBOL(hdmitx_common_get_nups);

enum hdmi_ycc_quantization_range
hdmitx_common_get_ycc_quantization_range(struct hdmitx_common *tx_comm)
{
	enum hdmi_ycc_quantization_range ycc_quantization_range =
			HDMI_YCC_QUANTIZATION_RANGE_LIMITED;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		ycc_quantization_range = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AVI_YQ01, NULL, NULL);
	}

	return ycc_quantization_range;
}
EXPORT_SYMBOL(hdmitx_common_get_ycc_quantization_range);

bool hdmitx_common_get_itc(struct hdmitx_common *tx_comm)
{
	int ret = 0;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		ret = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AVI_ITC, NULL, NULL);
	}

	return ret;
}
EXPORT_SYMBOL(hdmitx_common_get_itc);

enum hdmi_content_type hdmitx_common_get_content_type(struct hdmitx_common *tx_comm)
{
	enum hdmi_content_type content_type = HDMI_CONTENT_TYPE_GRAPHICS;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		content_type = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AVI_CT_TYPE, NULL, NULL);
	}

	return content_type;
}
EXPORT_SYMBOL(hdmitx_common_get_content_type);

unsigned char hdmitx_common_get_pixel_repeat(struct hdmitx_common *tx_comm)
{
	unsigned char pixel_repeat = 0;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		pixel_repeat = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AVI_PIXEL_REPEAT, NULL, NULL);
	}

	return pixel_repeat;
}
EXPORT_SYMBOL(hdmitx_common_get_pixel_repeat);

unsigned short hdmitx_common_get_top_bar(struct hdmitx_common *tx_comm)
{
	unsigned short top_bar = 0;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		top_bar = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AVI_TOP_BAR, NULL, NULL);
	}

	return top_bar;
}
EXPORT_SYMBOL(hdmitx_common_get_top_bar);

unsigned short hdmitx_common_get_bottom_bar(struct hdmitx_common *tx_comm)
{
	unsigned short bottom_bar = 0;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		bottom_bar = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AVI_BOTTOM_BAR, NULL, NULL);
	}

	return bottom_bar;
}
EXPORT_SYMBOL(hdmitx_common_get_bottom_bar);

unsigned short hdmitx_common_get_left_bar(struct hdmitx_common *tx_comm)
{
	unsigned short left_bar = 0;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		left_bar = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AVI_LEFT_BAR, NULL, NULL);
	}

	return left_bar;
}
EXPORT_SYMBOL(hdmitx_common_get_left_bar);

unsigned short hdmitx_common_get_right_bar(struct hdmitx_common *tx_comm)
{
	unsigned short right_bar = 0;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		right_bar = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AVI_RIGHT_BAR, NULL, NULL);
	}

	return right_bar;
}
EXPORT_SYMBOL(hdmitx_common_get_right_bar);

enum hdmi_scan_mode hdmitx_common_get_scan_info(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	enum hdmi_scan_mode scan_info = HDMI_SCAN_MODE_NONE;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		scan_info = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AVI_SCAN, NULL, NULL);
	}

	return scan_info;
}
EXPORT_SYMBOL(hdmitx_common_get_scan_info);

int hdmitx_common_set_scan_info(struct hdmitx_common *tx_comm, enum hdmi_scan_mode val)
{
	struct hdmitx_hw_common *tx_hw_base = tx_comm->tx_hw;
	u32 arg = val;

	HDMITX_INFO("set scan_info: %d\n", val);
	tx_comm->scan_info = val;
	hdmitx_hw_cntl(tx_hw_base, AUX_PKT_CONF_AVI_SCAN, (void *)&arg, NULL);

	return 0;
}
EXPORT_SYMBOL(hdmitx_common_set_scan_info);

unsigned char hdmitx_common_get_drm_eotf(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	unsigned char drm_eotf = 0;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		drm_eotf = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_DRM_EOTF, NULL, NULL);
	}

	return drm_eotf;
}
EXPORT_SYMBOL(hdmitx_common_get_drm_eotf);

unsigned char hdmitx_common_get_audio_channel(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	unsigned char channels = 0;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		channels = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AUDIO_CHANNEL, NULL, NULL);
	}

	return channels;
}
EXPORT_SYMBOL(hdmitx_common_get_audio_channel);

unsigned int hdmitx_common_get_audio_n(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	unsigned int n = 0;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		n = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AUDIO_N, NULL, NULL);
	}

	return n;
}
EXPORT_SYMBOL(hdmitx_common_get_audio_n);

unsigned int hdmitx_common_get_audio_cts(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	unsigned int cts = 0;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		cts = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AUDIO_CTS, NULL, NULL);
	}

	return cts;
}
EXPORT_SYMBOL(hdmitx_common_get_audio_cts);

unsigned int hdmitx_common_get_audio_layout(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	unsigned int layout = 0;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		layout = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AUDIO_LAYOUT, NULL, NULL);
	}

	return layout;
}
EXPORT_SYMBOL(hdmitx_common_get_audio_layout);

enum hdmi_audio_coding_type hdmitx_common_get_audio_coding_type(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	enum hdmi_audio_coding_type coding_type = HDMI_AUDIO_CODING_TYPE_STREAM;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		coding_type = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AUDIO_CODING_TYPE, NULL, NULL);
	}

	return coding_type;
}
EXPORT_SYMBOL(hdmitx_common_get_audio_coding_type);

enum hdmi_audio_sample_size hdmitx_common_get_audio_sample_size(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	enum hdmi_audio_sample_size sample_size = HDMI_AUDIO_SAMPLE_SIZE_STREAM;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		sample_size = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AUDIO_SAMPLE_SIZE, NULL, NULL);
	}

	return sample_size;
}
EXPORT_SYMBOL(hdmitx_common_get_audio_sample_size);

enum hdmi_audio_sample_frequency
hdmitx_common_get_audio_sample_frequency(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	enum hdmi_audio_sample_frequency sample_frequency = HDMI_AUDIO_SAMPLE_FREQUENCY_STREAM;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		sample_frequency =
			hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AUDIO_CODING_FREQUENCY, NULL, NULL);
	}

	return sample_frequency;
}
EXPORT_SYMBOL(hdmitx_common_get_audio_sample_frequency);

enum hdmi_audio_coding_type_ext
hdmitx_common_get_audio_coding_type_ext(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	enum hdmi_audio_coding_type_ext coding_type_ext = HDMI_AUDIO_CODING_TYPE_EXT_CT;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		coding_type_ext =
			hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AUDIO_CODING_TYPE_EXT, NULL, NULL);
	}

	return coding_type_ext;
}
EXPORT_SYMBOL(hdmitx_common_get_audio_coding_type_ext);

unsigned char hdmitx_common_get_audio_channel_allocation(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	unsigned char channel_allocation = 0;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		channel_allocation =
			hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AUDIO_CHANNEL_ALLOCATION, NULL, NULL);
	}

	return channel_allocation;
}
EXPORT_SYMBOL(hdmitx_common_get_audio_channel_allocation);

unsigned char hdmitx_common_get_audio_level_shift_value(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	unsigned char level_shift_value = 0;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		level_shift_value =
			hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AUDIO_LEVEL_SHIFT_VALUE, NULL, NULL);
	}

	return level_shift_value;
}
EXPORT_SYMBOL(hdmitx_common_get_audio_level_shift_value);

bool hdmitx_common_get_audio_downmix_inhibit(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	bool downmix_inhibit = 0;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		downmix_inhibit =
			hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AUDIO_DOWNMIX_INHIBIT, NULL, NULL);
	}

	return downmix_inhibit;
}
EXPORT_SYMBOL(hdmitx_common_get_audio_downmix_inhibit);

unsigned int hdmitx_common_get_vsif_ieeeoui(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	unsigned int vsif_ieeeoui = 0;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		vsif_ieeeoui =
			hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_VSIF_IEEEOUI, NULL, NULL);
	}

	return vsif_ieeeoui;
}
EXPORT_SYMBOL(hdmitx_common_get_vsif_ieeeoui);

unsigned int hdmitx_common_get_vsif_vic(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	unsigned int vsif_vic = 0;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		vsif_vic =
			hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_VSIF_VIC, NULL, NULL);
	}

	return vsif_vic;
}
EXPORT_SYMBOL(hdmitx_common_get_vsif_vic);

unsigned int hdmitx_common_get_vsif_allm(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	unsigned int vsif_allm = 0;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		vsif_allm =
			hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_VSIF_ALLM, NULL, NULL);
	}

	return vsif_allm;
}
EXPORT_SYMBOL(hdmitx_common_get_vsif_allm);

unsigned int hdmitx_common_get_vsif_amdv_signal(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	unsigned int vsif_amdv_signal = 0;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		vsif_amdv_signal =
			hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_VSIF_AMDV_SIGNAL, NULL, NULL);
	}

	return vsif_amdv_signal;
}
EXPORT_SYMBOL(hdmitx_common_get_vsif_amdv_signal);

unsigned int hdmitx_common_get_vsif_amdv_low_latency(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	unsigned int vsif_amdv_low_latency = 0;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		vsif_amdv_low_latency =
			hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_VSIF_AMDV_LOW_LATENCY, NULL, NULL);
	}

	return vsif_amdv_low_latency;
}
EXPORT_SYMBOL(hdmitx_common_get_vsif_amdv_low_latency);

enum hdmi_spd_sdi hdmitx_common_get_spd_sdi(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	enum hdmi_spd_sdi sdi = HDMI_SPD_SDI_UNKNOWN;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		sdi = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_SPD_SDI, NULL, NULL);
	}

	return sdi;
}
EXPORT_SYMBOL(hdmitx_common_get_spd_sdi);

enum hdmi_color_depth hdmitx_common_get_color_depth(struct hdmitx_common *tx_comm)
{
	enum hdmi_color_depth cd = COLORDEPTH_24B;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		cd = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_GCP_CD, NULL, NULL);
	}

	return cd;
}
EXPORT_SYMBOL(hdmitx_common_get_color_depth);

unsigned char hdmitx_common_get_avmute_state(struct hdmitx_common *tx_comm)
{
	unsigned char avmute_state = 0;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		avmute_state = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_AVMUTE_ST, NULL, NULL);
	}

	return avmute_state;
}
EXPORT_SYMBOL(hdmitx_common_get_avmute_state);

unsigned char hdmitx_common_get_m_const(struct hdmitx_common *tx_comm)
{
	unsigned int m_const = 0;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		m_const = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_QMS_M_CONST, NULL, NULL);
	}

	return m_const;
}
EXPORT_SYMBOL(hdmitx_common_get_m_const);

unsigned char hdmitx_common_get_next_tfr(struct hdmitx_common *tx_comm)
{
	unsigned int next_tfr = 0;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		next_tfr = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_QMS_NEXT_TFR, NULL, NULL);
	}

	return next_tfr;
}
EXPORT_SYMBOL(hdmitx_common_get_next_tfr);

unsigned char hdmitx_common_get_base_refresh_rate(struct hdmitx_common *tx_comm)
{
	unsigned int base_refresh_rate = 0;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		base_refresh_rate = hdmitx_hw_cntl(tx_hw, AUX_PKT_GET_QMS_BASE_REFRESH_RATE,
								NULL, NULL);
	}

	return base_refresh_rate;
}
EXPORT_SYMBOL(hdmitx_common_get_base_refresh_rate);

unsigned int hdmitx_common_get_tmds_clk(struct hdmitx_common *tx_comm)
{
	unsigned int tmds_clk = 0;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		tmds_clk = hdmitx_hw_cntl(tx_hw, PLATFORM_GET_TMDS_CLK,
								NULL, NULL);
	}

	return tmds_clk;
}
EXPORT_SYMBOL(hdmitx_common_get_tmds_clk);

unsigned int hdmitx_common_get_pixel_clk(struct hdmitx_common *tx_comm)
{
	unsigned int pixel_clk = 0;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		pixel_clk = hdmitx_hw_cntl(tx_hw, PLATFORM_GET_PIXEL_CLK,
								NULL, NULL);
	}

	return pixel_clk;
}
EXPORT_SYMBOL(hdmitx_common_get_pixel_clk);

unsigned int hdmitx_common_get_hdcp_auth_state(struct hdmitx_common *tx_comm)
{
	unsigned int hdcp_auth_state = 0;
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		hdcp_auth_state = hdmitx_hw_cntl(tx_hw, HDCP_GET_AUTH_RESULT,
								NULL, NULL);
	}

	return hdcp_auth_state;
}
EXPORT_SYMBOL(hdmitx_common_get_hdcp_auth_state);

unsigned int hdmitx_common_get_hdcp_an(struct hdmitx_common *tx_comm, u8 *an)
{
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm && an) {
		tx_hw = tx_comm->tx_hw;
		hdmitx_hw_cntl(tx_hw, HDCP14_GET_AN, NULL, an);
	}

	return 0;
}
EXPORT_SYMBOL(hdmitx_common_get_hdcp_an);

unsigned int hdmitx_common_get_hdcp_bksv(struct hdmitx_common *tx_comm, u8 *bksv)
{
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm && bksv) {
		tx_hw = tx_comm->tx_hw;
		hdmitx_hw_cntl(tx_hw, HDCP_GET_BKSV, NULL, bksv);
	}

	return 0;
}
EXPORT_SYMBOL(hdmitx_common_get_hdcp_bksv);

unsigned int hdmitx_common_get_hdcp_aksv(struct hdmitx_common *tx_comm, u8 *aksv)
{
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm && aksv) {
		tx_hw = tx_comm->tx_hw;
		hdmitx_hw_cntl(tx_hw, HDCP_GET_AKSV, NULL, aksv);
	}

	return 0;
}
EXPORT_SYMBOL(hdmitx_common_get_hdcp_aksv);

unsigned int hdmitx_common_get_hdcp_bstatus(struct hdmitx_common *tx_comm, u8 *bstatus)
{
	struct hdmitx_hw_common *tx_hw = NULL;

	if (tx_comm && bstatus) {
		tx_hw = tx_comm->tx_hw;
		hdmitx_hw_cntl(tx_hw, HDCP14_GET_BSTATUS, NULL, bstatus);
	}

	return 0;
}
EXPORT_SYMBOL(hdmitx_common_get_hdcp_bstatus);

unsigned int hdmitx_common_get_hdcp_bcaps(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	unsigned int bcaps = 0;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		bcaps = hdmitx_hw_cntl(tx_hw, HDCP14_GET_BCAPS, NULL, NULL);
	}

	return bcaps;
}
EXPORT_SYMBOL(hdmitx_common_get_hdcp_bcaps);

unsigned int hdmitx_common_get_hdcp_ri(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	unsigned int ri = 0;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		ri = hdmitx_hw_cntl(tx_hw, HDCP14_GET_RI, NULL, NULL);
	}

	return ri;
}
EXPORT_SYMBOL(hdmitx_common_get_hdcp_ri);

unsigned int hdmitx_common_get_scdc_sts_flag0(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	unsigned int scdc_sts_flag0 = 0;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		scdc_sts_flag0 = hdmitx_hw_cntl(tx_hw, DDC_SCDC_STS_FLAG0, NULL, NULL);
	}

	return scdc_sts_flag0;
}
EXPORT_SYMBOL(hdmitx_common_get_scdc_sts_flag0);

unsigned int hdmitx_common_get_scdc_ln0_ln1_ltp(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	unsigned int ln0_ln1_ltp = 0;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		ln0_ln1_ltp = hdmitx_hw_cntl(tx_hw, DDC_SCDC_LN0_LN1_LTP, NULL, NULL);
	}

	return ln0_ln1_ltp;
}
EXPORT_SYMBOL(hdmitx_common_get_scdc_ln0_ln1_ltp);

unsigned int hdmitx_common_get_scdc_ln2_ln3_ltp(struct hdmitx_common *tx_comm)
{
	struct hdmitx_hw_common *tx_hw = NULL;
	unsigned int ln2_ln3_ltp = 0;

	if (tx_comm) {
		tx_hw = tx_comm->tx_hw;
		ln2_ln3_ltp = hdmitx_hw_cntl(tx_hw, DDC_SCDC_LN2_LN3_LTP, NULL, NULL);
	}

	return ln2_ln3_ltp;
}
EXPORT_SYMBOL(hdmitx_common_get_scdc_ln2_ln3_ltp);

