$date
	Wed Feb 14 13:01:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tbdecoder_3to8 $end
$var wire 1 ! out7 $end
$var wire 1 " out6 $end
$var wire 1 # out5 $end
$var wire 1 $ out4 $end
$var wire 1 % out3 $end
$var wire 1 & out2 $end
$var wire 1 ' out1 $end
$var wire 1 ( out0 $end
$var reg 1 ) in0 $end
$var reg 1 * in1 $end
$var reg 1 + in2 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#10
0%
1!
0(
0'
1+
1*
1)
#20
1$
0!
0*
0)
#30
