library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity tb_funcao is
end tb_funcao;

architecture teste of tb_funcao is

component funcao is
port
   (
      x: in std_logic_vector(3 downto 0);
      resultado: out std_logic_vector(7 downto 0)
   );
end component;

signal A, B, S: std_logic_vector(3 downto 0);
signal Entrada, Cout: std_logic;

begin
instancia_Somador_4_Bits: Somador_4_Bits port map(x => X);
X <= x"0", x"5" after 10 ns, x"2" after 20 ns, x"1" after 30 ns, x"3" after 40 ns;

end teste;