// Seed: 1063253785
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1;
  assign id_1[1'b0] = id_1;
  tri1 id_4 = id_2 - 1;
  module_0(
      id_4, id_4, id_4, id_4
  );
  wire id_5;
endmodule
module module_2 (
    input supply0 id_0,
    output tri1 id_1,
    input uwire id_2
    , id_11,
    output wand id_3,
    input tri1 id_4,
    input tri1 id_5,
    output wor id_6,
    input tri1 id_7,
    output wand id_8,
    input uwire id_9
);
  wire id_12;
  assign id_11 = 1;
  wire id_13;
  module_0(
      id_12, id_12, id_13, id_13
  );
  always @(posedge 1 or posedge 1) begin
    id_3 = id_4;
  end
endmodule
