Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Mon Jan 27 12:52:55 2020
| Host         : eecs-digital-17 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   155 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     3 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              61 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              89 |           31 |
| Yes          | No                    | No                     |             164 |           56 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             139 |           45 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-------------------------------------------+------------------------------------------------+------------------+----------------+
|        Clock Signal       |               Enable Signal               |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+---------------------------+-------------------------------------------+------------------------------------------------+------------------+----------------+
|  clkdivider/inst/clk_out1 | db1/clean_out_reg_3                       |                                                |                1 |              1 |
|  clkdivider/inst/clk_out1 | db1/clean_out_reg_2                       |                                                |                1 |              1 |
|  clkdivider/inst/clk_out1 | db1/clean_out_reg_1                       |                                                |                1 |              1 |
|  clkdivider/inst/clk_out1 | db1/clean_out_reg_0                       |                                                |                1 |              1 |
|  clkdivider/inst/clk_out1 | db1/new_input_i_1_n_0                     |                                                |                1 |              1 |
|  clkdivider/inst/clk_out1 | move_player_2/game_1/hp[4]_i_2__0_n_0     | db1/clean_out_reg_4[0]                         |                4 |              4 |
|  clkdivider/inst/clk_out1 | p1_score/p_1_in                           | move_player_1/game_1/SR[0]                     |                1 |              4 |
|  clkdivider/inst/clk_out1 | xvga1/E[0]                                |                                                |                3 |              4 |
|  clkdivider/inst/clk_out1 | p2_score/p_1_in                           | move_player_2/game_1/SR[0]                     |                1 |              4 |
|  clkdivider/inst/clk_out1 | p1_hundred_score/pixel_out[11]_i_1__3_n_0 |                                                |                2 |              4 |
|  clkdivider/inst/clk_out1 | xvga1/hcount_out_reg[7]_3[0]              |                                                |                2 |              4 |
|  clkdivider/inst/clk_out1 | xvga1/hcount_out_reg[9]_6[0]              |                                                |                2 |              4 |
|  clkdivider/inst/clk_out1 | p2_hundred_score/pixel_out[11]_i_1__4_n_0 |                                                |                3 |              4 |
|  clkdivider/inst/clk_out1 | xvga1/hcount_out_reg[9]_7[0]              |                                                |                2 |              4 |
|  clkdivider/inst/clk_out1 | move_player_1/game_1/hp[4]_i_2_n_0        | db1/SR[0]                                      |                2 |              4 |
|  clkdivider/inst/clk_out1 |                                           | xvga1/hcount_out_reg[8]_0                      |                1 |              4 |
|  clkdivider/inst/clk_out1 |                                           | xvga1/hcount_out_reg[7]_0                      |                2 |              4 |
|  clkdivider/inst/clk_out1 |                                           | xvga1/hcount_out_reg[6]_2                      |                2 |              4 |
|  clk_100mhz_IBUF_BUFG     | seven_seg/segment_state                   | db1/system_reset                               |                2 |              8 |
|  clkdivider/inst/clk_out1 |                                           | db1/system_reset                               |                4 |             10 |
|  clkdivider/inst/clk_out1 | move_player_1/x_in_p2[10]_i_1_n_0         |                                                |                3 |             11 |
|  clkdivider/inst/clk_out1 | move_player_1/x_in_p1[10]_i_1_n_0         |                                                |                3 |             11 |
|  clkdivider/inst/clk_out1 | move_player_2/x_in_p1[10]_i_1__0_n_0      |                                                |                3 |             11 |
|  clkdivider/inst/clk_out1 | move_player_2/x_in_p2[10]_i_1__0_n_0      |                                                |                3 |             11 |
|  clkdivider/inst/clk_out1 |                                           | xvga1/hreset                                   |                4 |             11 |
|  clkdivider/inst/clk_out1 |                                           | move_player_2/p2_blob/pixel_out[11]_i_1__6_n_0 |                4 |             12 |
|  clkdivider/inst/clk_out1 |                                           | xvga1/vcount_out_reg[8]_4                      |                5 |             12 |
|  clkdivider/inst/clk_out1 | move_player_2/game_1/E[0]                 |                                                |                4 |             14 |
|  clkdivider/inst/clk_out1 | move_player_1/game_1/clean_out_reg[0]     |                                                |                4 |             14 |
|  clkdivider/inst/clk_out1 | xvga1/hreset                              | xvga1/vcount_out0                              |               10 |             15 |
|  clkdivider/inst/clk_out1 | db1/count                                 | db1/new_input_i_1_n_0                          |                5 |             20 |
|  clkdivider/inst/clk_out1 | db5/count                                 | db1/clean_out_reg_3                            |                5 |             20 |
|  clkdivider/inst/clk_out1 | db3/count                                 | db1/clean_out_reg_1                            |                5 |             20 |
|  clkdivider/inst/clk_out1 | db4/count                                 | db1/clean_out_reg_2                            |                5 |             20 |
|  clkdivider/inst/clk_out1 | db2/count                                 | db1/clean_out_reg_0                            |                5 |             20 |
|  clk_100mhz_IBUF_BUFG     |                                           | db1/system_reset                               |                9 |             32 |
|  clkdivider/inst/clk_out1 |                                           |                                                |               33 |             61 |
|  clkdivider/inst/clk_out1 | db1/E[0]                                  |                                                |               17 |             63 |
+---------------------------+-------------------------------------------+------------------------------------------------+------------------+----------------+


