#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr  1 19:00:49 2020
# Process ID: 2504
# Current directory: C:/Users/yixin/Desktop/DL202010_Yi/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15172 C:\Users\yixin\Desktop\DL202010_Yi\project_1\project_1.xpr
# Log file: C:/Users/yixin/Desktop/DL202010_Yi/project_1/vivado.log
# Journal file: C:/Users/yixin/Desktop/DL202010_Yi/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/yixin/Desktop/project_1' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/yixin/Desktop/DL202010_Yi/project_2/project_2.srcs/sources_1/new/register.sv'; using path 'C:/Users/yixin/Desktop/project_2/project_2.srcs/sources_1/new/register.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/yixin/Desktop/DL202010_Yi/project_2/project_2.srcs/sim_1/new/register_test.sv'; using path 'C:/Users/yixin/Desktop/project_2/project_2.srcs/sim_1/new/register_test.sv' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 727.184 ; gain = 130.715
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj register_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/project_2/project_2.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/project_2/project_2.srcs/sim_1/new/register_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 734.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 64ac3a39efe64dbf8da3552880a83b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_test_behav xil_defaultlib.register_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register(N=4)
Compiling module xil_defaultlib.register_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_test_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 734.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_test_behav -key {Behavioral:sim_1:Functional:register_test} -tclbatch {register_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source register_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 55 ns : File "C:/Users/yixin/Desktop/project_2/project_2.srcs/sim_1/new/register_test.sv" Line 48
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 734.117 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 734.117 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj register_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/project_2/project_2.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/project_2/project_2.srcs/sim_1/new/register_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_test
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 64ac3a39efe64dbf8da3552880a83b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_test_behav xil_defaultlib.register_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register(N=4)
Compiling module xil_defaultlib.register_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_test_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 791.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_test_behav -key {Behavioral:sim_1:Functional:register_test} -tclbatch {register_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source register_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 55 ns : File "C:/Users/yixin/Desktop/project_2/project_2.srcs/sim_1/new/register_test.sv" Line 48
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 791.031 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 791.031 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj register_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/project_2/project_2.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/project_2/project_2.srcs/sim_1/new/register_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 64ac3a39efe64dbf8da3552880a83b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_test_behav xil_defaultlib.register_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register(N=4)
Compiling module xil_defaultlib.register_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_test_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 839.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_test_behav -key {Behavioral:sim_1:Functional:register_test} -tclbatch {register_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source register_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 55 ns : File "C:/Users/yixin/Desktop/project_2/project_2.srcs/sim_1/new/register_test.sv" Line 48
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 839.609 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 839.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj register_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/project_2/project_2.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/project_2/project_2.srcs/sim_1/new/register_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_test
ERROR: [VRFC 10-1412] syntax error near h0 [C:/Users/yixin/Desktop/project_2/project_2.srcs/sim_1/new/register_test.sv:35]
ERROR: [VRFC 10-1412] syntax error near hA [C:/Users/yixin/Desktop/project_2/project_2.srcs/sim_1/new/register_test.sv:37]
ERROR: [VRFC 10-1412] syntax error near h3 [C:/Users/yixin/Desktop/project_2/project_2.srcs/sim_1/new/register_test.sv:38]
ERROR: [VRFC 10-1412] syntax error near h0 [C:/Users/yixin/Desktop/project_2/project_2.srcs/sim_1/new/register_test.sv:41]
ERROR: [VRFC 10-1412] syntax error near h6 [C:/Users/yixin/Desktop/project_2/project_2.srcs/sim_1/new/register_test.sv:44]
ERROR: [VRFC 10-2865] module 'register_test' ignored due to previous errors [C:/Users/yixin/Desktop/project_2/project_2.srcs/sim_1/new/register_test.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj register_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/project_2/project_2.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/project_2/project_2.srcs/sim_1/new/register_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 64ac3a39efe64dbf8da3552880a83b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_test_behav xil_defaultlib.register_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register(N=4)
Compiling module xil_defaultlib.register_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_test_behav -key {Behavioral:sim_1:Functional:register_test} -tclbatch {register_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source register_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 55 ns : File "C:/Users/yixin/Desktop/project_2/project_2.srcs/sim_1/new/register_test.sv" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 848.727 ; gain = 2.082
export_ip_user_files -of_objects  [get_files C:/Users/yixin/Desktop/project_2/project_2.srcs/sources_1/new/register.sv] -no_script -reset -force -quiet
remove_files  C:/Users/yixin/Desktop/project_2/project_2.srcs/sources_1/new/register.sv
export_ip_user_files -of_objects  [get_files C:/Users/yixin/Desktop/project_2/project_2.srcs/sim_1/new/register_test.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/yixin/Desktop/project_2/project_2.srcs/sim_1/new/register_test.sv
file mkdir C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sources_1/new
close [ open C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sources_1/new/register.sv w ]
add_files C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sources_1/new/register.sv
file mkdir C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sim_1/new/register_test.sv w ]
add_files -fileset sim_1 C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sim_1/new/register_test.sv
update_compile_order -fileset sim_1
set_property top register_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj register_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sim_1/new/register_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 64ac3a39efe64dbf8da3552880a83b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_test_behav xil_defaultlib.register_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register(N=4)
Compiling module xil_defaultlib.register_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_test_behav -key {Behavioral:sim_1:Functional:register_test} -tclbatch {register_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source register_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 55 ns : File "C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sim_1/new/register_test.sv" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 850.547 ; gain = 1.023
close [ open C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sources_1/new/alu.sv w ]
add_files C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sources_1/new/alu.sv
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sim_1/new/alu_test.v w ]
add_files -fileset sim_1 C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sim_1/new/alu_test.v
update_compile_order -fileset sim_1
create_fileset -simset sim_2
export_ip_user_files -of_objects  [get_files C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sim_1/new/alu_test.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sim_1/new/alu_test.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sim_1/new/alu_test.sv w ]
add_files -fileset sim_1 C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sim_1/new/alu_test.sv
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_2]
add_files -fileset sim_2 -norecurse C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sim_1/new/alu_test.sv
update_compile_order -fileset sim_2
close [ open C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sources_1/new/top_lab9.sv w ]
add_files C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sources_1/new/top_lab9.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr  1 21:37:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.runs/synth_1/runme.log
[Wed Apr  1 21:37:00 2020] Launched impl_1...
Run output will be captured here: C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.runs/impl_1/runme.log
add_files -fileset constrs_1 -norecurse {C:/Users/yixin/Downloads/switches.xdc C:/Users/yixin/Downloads/led.xdc C:/Users/yixin/Downloads/clock.xdc C:/Users/yixin/Downloads/btnU.xdc C:/Users/yixin/Downloads/btnD.xdc C:/Users/yixin/Downloads/btnC.xdc}
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr  1 21:40:42 2020] Launched impl_1...
Run output will be captured here: C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr  1 21:42:54 2020] Launched synth_1...
Run output will be captured here: C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.runs/synth_1/runme.log
[Wed Apr  1 21:42:54 2020] Launched impl_1...
Run output will be captured here: C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1767.809 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0F1FA
set_property PROGRAM.FILE {C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.runs/impl_1/top_lab9.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.runs/impl_1/top_lab9.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA0F1FA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0F1FA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.runs/impl_1/top_lab9.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA0F1FA
set_property top alu_test [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
update_compile_order -fileset sim_2
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sim_1/new/alu_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 64ac3a39efe64dbf8da3552880a83b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_2/behav/xsim/xsim.dir/alu_test_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 83.098 ; gain = 0.934
INFO: [Common 17-206] Exiting Webtalk at Wed Apr  1 22:03:27 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2714.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_2:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sim_1/new/alu_test.sv" Line 15
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2714.137 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 2714.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2714.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  1 22:07:36 2020...
