!SESSION 2020-08-11 16:57:58.663 -----------------------------------------------
eclipse.buildId=2019.2
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_CA
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.emf.ecore 2 0 2020-08-11 16:58:48.999
!MESSAGE Both 'com.autoesl.autopilot.ui.models' and 'com.autoesl.autopilot.ui.models' register a package for 'com.autoesl.autopilot.solution'

!ENTRY org.eclipse.ui 4 4 2020-08-11 16:58:55.181
!MESSAGE Referenced part does not exist yet: org.eclipse.ui.views.TaskList.

!ENTRY org.eclipse.ui 4 4 2020-08-11 16:58:59.165
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.ui 4 4 2020-08-11 16:58:59.177
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.osgi 2 0 2020-08-11 16:59:11.793
!MESSAGE While loading class "com.xilinx.sdsoc.ui.SDSInit", thread "Thread[Worker-2: Workbench early startup,5,main]" timed out waiting (5002ms) for thread "Thread[main,6,main]" to finish starting bundle "com.xilinx.sdsoc.ui_1.0.0.201911070517 [53]". To avoid deadlock, thread "Thread[Worker-2: Workbench early startup,5,main]" is proceeding but "com.xilinx.sdsoc.ui.SDSInit" may not be fully initialized.
!STACK 0
org.osgi.framework.BundleException: Unable to acquire the state change lock for the module: osgi.identity; type="osgi.bundle"; version:Version="1.0.0.201911070517"; osgi.identity="com.xilinx.sdsoc.ui"; singleton:="true" [id=53] STARTED [STARTED]
	at org.eclipse.osgi.container.Module.lockStateChange(Module.java:337)
	at org.eclipse.osgi.container.Module.start(Module.java:401)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:468)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:114)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:505)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:328)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:392)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:470)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:411)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:150)
	at java.base/java.lang.ClassLoader.loadClass(Unknown Source)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.loadClass(EquinoxBundle.java:609)
	at org.eclipse.core.internal.registry.osgi.RegistryStrategyOSGI.createExecutableExtension(RegistryStrategyOSGI.java:177)
	at org.eclipse.core.internal.registry.ExtensionRegistry.createExecutableExtension(ExtensionRegistry.java:931)
	at org.eclipse.core.internal.registry.ConfigurationElement.createExecutableExtension(ConfigurationElement.java:243)
	at org.eclipse.core.internal.registry.ConfigurationElementHandle.createExecutableExtension(ConfigurationElementHandle.java:60)
	at org.eclipse.ui.internal.WorkbenchPlugin.lambda$0(WorkbenchPlugin.java:288)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:54)
	at org.eclipse.ui.internal.WorkbenchPlugin.createExtension(WorkbenchPlugin.java:285)
	at org.eclipse.ui.internal.EarlyStartupRunnable.run(EarlyStartupRunnable.java:53)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.ui.internal.Workbench$40.run(Workbench.java:2758)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)
Caused by: java.util.concurrent.TimeoutException: Timeout after waiting 5 seconds to acquire the lock.
	at org.eclipse.osgi.container.Module.lockStateChange(Module.java:334)
	... 23 more
Root exception:
java.util.concurrent.TimeoutException: Timeout after waiting 5 seconds to acquire the lock.
	at org.eclipse.osgi.container.Module.lockStateChange(Module.java:334)
	at org.eclipse.osgi.container.Module.start(Module.java:401)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:468)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:114)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:505)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:328)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:392)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:470)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:411)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:150)
	at java.base/java.lang.ClassLoader.loadClass(Unknown Source)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.loadClass(EquinoxBundle.java:609)
	at org.eclipse.core.internal.registry.osgi.RegistryStrategyOSGI.createExecutableExtension(RegistryStrategyOSGI.java:177)
	at org.eclipse.core.internal.registry.ExtensionRegistry.createExecutableExtension(ExtensionRegistry.java:931)
	at org.eclipse.core.internal.registry.ConfigurationElement.createExecutableExtension(ConfigurationElement.java:243)
	at org.eclipse.core.internal.registry.ConfigurationElementHandle.createExecutableExtension(ConfigurationElementHandle.java:60)
	at org.eclipse.ui.internal.WorkbenchPlugin.lambda$0(WorkbenchPlugin.java:288)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:54)
	at org.eclipse.ui.internal.WorkbenchPlugin.createExtension(WorkbenchPlugin.java:285)
	at org.eclipse.ui.internal.EarlyStartupRunnable.run(EarlyStartupRunnable.java:53)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.ui.internal.Workbench$40.run(Workbench.java:2758)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 16:59:11.846
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 16:59:11.858
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 16:59:11.869
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 16:59:11.878
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 16:59:11.891
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 16:59:11.902
!MESSAGE XSCT Command: [setws C:/Users/xujia/Genesys/Vitis], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 16:59:16.880
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 16:59:16.915
!MESSAGE XSCT command with result: [setws C:/Users/xujia/Genesys/Vitis], Result: [null, ]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 16:59:16.936
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 16:59:16.980
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, C:/Xilinx/Vitis/Vitis/2019.2/data]. Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-11 16:59:31.540
!MESSAGE Opening file dialog using preferences. Current path: C:\Xilinx\Vitis\Vitis\2019.2\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-11 16:59:57.899
!MESSAGE Opening file dialog using preferences. Current path: C:\Xilinx\Vitis\Vitis\2019.2\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:04.346
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/xujia/Genesys/Bitstream_and_Hardware/Genesys_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:06.854
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/xujia/Genesys/Bitstream_and_Hardware/Genesys_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:06.955
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/xujia/Genesys/Bitstream_and_Hardware/Genesys_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:06.976
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/xujia/Genesys/Bitstream_and_Hardware/Genesys_wrapper.xsa], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_bram_ctrl_0_bram": {"hier_name": "axi_bram_ctrl_0_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_local_memory_lmb_v10": {"hier_name": "microblaze_0_local_memory_lmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_100M": {"hier_name": "rst_mig_7series_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_mig_7series_0_225M": {"hier_name": "rst_mig_7series_0_225M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"system_ila": {"hier_name": "system_ila",
"type": "system_ila",
"version": "1.1",
"ip_type": "MONITOR",
},
"system_ila_g_inst": {"hier_name": "system_ila/system_ila_g_inst",
"type": "gigantic_mux",
"version": "1.0",
"ip_type": "MONITOR",
},
"system_ila_ila_lib": {"hier_name": "system_ila/system_ila_ila_lib",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"system_ila_slot_0_ar": {"hier_name": "system_ila/system_ila_slot_0_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_slot_0_aw": {"hier_name": "system_ila/system_ila_slot_0_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_slot_0_b": {"hier_name": "system_ila/system_ila_slot_0_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_slot_0_r": {"hier_name": "system_ila/system_ila_slot_0_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_slot_0_w": {"hier_name": "system_ila/system_ila_slot_0_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:06.991
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/xujia/Genesys/Bitstream_and_Hardware/Genesys_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:07.014
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/xujia/Genesys/Bitstream_and_Hardware/Genesys_wrapper.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:07.097
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/xujia/Genesys/Bitstream_and_Hardware/Genesys_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:07.111
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/xujia/Genesys/Bitstream_and_Hardware/Genesys_wrapper.xsa], Result: [null, {"device": "7k325t",
"family": "kintex7",
"timestamp": "Tue Aug 11 16:04:11 2020",
"vivado_version": "2019.2",
"part": "xc7k325tffg900-2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:09.125
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:09.314
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "standalone",
"bsp_constraints": "true",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
"bsp_constraints": "false",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"async_buffer": {"userdefname": "async_buffer",
"description": "A graph to demonstrate cardano async windows. Use Other flags --enable-async-window and mapper option -c0 with default compilation options",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/async_buffer",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"async_rtp_control_iterative": {"userdefname": "async_rtp_control_iterative",
"description": "A graph to demonstrate simple use of asynchronous rtp update run with test iteration",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/async_rtp_control_iterative",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"GMIO_bandwidth": {"userdefname": "GMIO_bandwidth",
"description": "A graph to demonstrate GMIO performance profiling. Use Device file S20.MEPL.json and Other flags -use-phy-shim -use-real-noc with default compilation options.",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/GMIO_bandwidth",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"bsp_constraints": "false",
},
"MappingPlacement": {"userdefname": "Mapping Placement",
"description": "A graph with relocatable mapping expressed as template parameters.",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/MappingPlacement",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"me_empty_app": {"userdefname": "ME Empty Application",
"description": "Empty ME Application Project",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/me_empty_app",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"PacketSwitching": {"userdefname": "Packet Switching",
"description": "A graph to demonstrate packet switching on 2x4 AIE Device. Use Device file me_2x4.json and Other flags --allow-pkt-switching options along with the default compilation options",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/PacketSwitching",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"ShimConstraints": {"userdefname": "ShimConstraints",
"description": "Shim Constraints example. Use Device file me_9x4.json, Other flags -use-phy-shim=true --phydevice=xc10S80 and browse constraints.json from src folder along with the default compilation option",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/ShimConstraints",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple": {"userdefname": "Simple",
"description": "A simple 2-kernel graph with window-based data communication",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_128_bit_interface": {"userdefname": "simple_128_bit_interface",
"description": "A graph to demonstrate simple 128 bit donwsizer/upsizer ME_PL Interface on 4x4 ME Device ",
"supp_proc": "me",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_128_bit_interface",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_64_bit_interface": {"userdefname": "simple_64_bit_interface",
"description": "A graph to demonstrate simple 64 bit donwsizer/upsizer ME_PL Interface on 4x4 ME Device ",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_64_bit_interface",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_bypass": {"userdefname": "simple_bypass Test",
"description": "A graph to demonstrate simple use of bypass 4x4 ME Device ",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_bypass",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_chained": {"userdefname": "Simple_chained",
"description": "A simple 2-kernel graph with array parameter triggered communication",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_chained",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_margin": {"userdefname": "simple_margin",
"description": "A graph to demonstrate simple use of margin copy",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_margin",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_packet_split_merge": {"userdefname": "simple_packet_split_merge",
"description": "A graph to demonstrate simple split and merge of packet stream. Use --allow-pkt-switching in other flags with default compilation options.",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_packet_split_merge",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_param": {"userdefname": "Simple_param ",
"description": "A simple 1-kernel graph with scalar parameter update using external trigger",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_param",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_single_buffer": {"userdefname": "simple_single_buffer Test",
"description": "A graph to demonstrate single buffer uses with margin copy ",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_single_buffer",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"StreamSwitchFIFO": {"userdefname": "Stream Switch FIFO",
"description": "A graph to demonstrate use of Stream Switch FIFO to avoid deadlocks",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/StreamSwitchFIFO",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:09.457
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/xujia/Genesys/Bitstream_and_Hardware/Genesys_wrapper.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:09.499
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/xujia/Genesys/Bitstream_and_Hardware/Genesys_wrapper.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:09.511
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/xujia/Genesys/Bitstream_and_Hardware/Genesys_wrapper.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:09.548
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/xujia/Genesys/Bitstream_and_Hardware/Genesys_wrapper.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:11.585
!MESSAGE XSCT Command: [platform create -name {Genesys_wrapper} -hw {C:\Users\xujia\Genesys\Bitstream_and_Hardware\Genesys_wrapper.xsa} -out {C:/Users/xujia/Genesys/Vitis};platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:19.290
!MESSAGE XSCT command with result: [platform create -name {Genesys_wrapper} -hw {C:\Users\xujia\Genesys\Bitstream_and_Hardware\Genesys_wrapper.xsa} -out {C:/Users/xujia/Genesys/Vitis};platform write], Result: [null, Successfully saved  the platform at "C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:19.473
!MESSAGE XSCT Command: [domain create -name {standalone_domain} -display-name {standalone on microblaze_0} -os {standalone} -proc {microblaze_0} -runtime {cpp} -arch {32-bit} -support-app {hello_world}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:28.434
!MESSAGE XSCT command with result: [domain create -name {standalone_domain} -display-name {standalone on microblaze_0} -os {standalone} -proc {microblaze_0} -runtime {cpp} -arch {32-bit} -support-app {hello_world}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:28.447
!MESSAGE XSCT Command: [platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:28.906
!MESSAGE XSCT command with result: [platform write], Result: [null, Successfully saved  the platform at "C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:28.962
!MESSAGE XSCT Command: [platform active {Genesys_wrapper}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:28.977
!MESSAGE XSCT command with result: [platform active {Genesys_wrapper}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:28.991
!MESSAGE XSCT Command: [platform generate -quick], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:29.798
!MESSAGE XSCT command with result: [platform generate -quick], Result: [null, Successfully generated platform at "C:/Users/xujia/Genesys/Vitis"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:31.055
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:33.874
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:33.882
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:33.904
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_bram_ctrl_0_bram": {"hier_name": "axi_bram_ctrl_0_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_local_memory_lmb_v10": {"hier_name": "microblaze_0_local_memory_lmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_100M": {"hier_name": "rst_mig_7series_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_mig_7series_0_225M": {"hier_name": "rst_mig_7series_0_225M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"system_ila": {"hier_name": "system_ila",
"type": "system_ila",
"version": "1.1",
"ip_type": "MONITOR",
},
"system_ila_g_inst": {"hier_name": "system_ila/system_ila_g_inst",
"type": "gigantic_mux",
"version": "1.0",
"ip_type": "MONITOR",
},
"system_ila_ila_lib": {"hier_name": "system_ila/system_ila_ila_lib",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"system_ila_slot_0_ar": {"hier_name": "system_ila/system_ila_slot_0_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_slot_0_aw": {"hier_name": "system_ila/system_ila_slot_0_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_slot_0_b": {"hier_name": "system_ila/system_ila_slot_0_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_slot_0_r": {"hier_name": "system_ila/system_ila_slot_0_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_slot_0_w": {"hier_name": "system_ila/system_ila_slot_0_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:33.956
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa C:/Users/xujia/Genesys/Vitis/DDR/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:33.969
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa C:/Users/xujia/Genesys/Vitis/DDR/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:33.977
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa C:/Users/xujia/Genesys/Vitis/DDR/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:33.989
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa C:/Users/xujia/Genesys/Vitis/DDR/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.244
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.260
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.273
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.287
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.298
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.311
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.322
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.332
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.344
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.356
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.366
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.378
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.391
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.404
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.417
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.430
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.446
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.477
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.487
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa C:/Users/xujia/Genesys/Vitis/DDR/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.500
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa C:/Users/xujia/Genesys/Vitis/DDR/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.511
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa C:/Users/xujia/Genesys/Vitis/DDR/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.525
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa C:/Users/xujia/Genesys/Vitis/DDR/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.533
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.544
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0], Result: [null, axi_bram_ctrl_0 axi_gpio_0 axi_uartlite_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.553
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa C:/Users/xujia/Genesys/Vitis/DDR/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.568
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa C:/Users/xujia/Genesys/Vitis/DDR/system.mss], Result: [null, {"axi_bram_ctrl_0": {"name": "bram",
"ver": "4.3",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.3",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.1",
},
"microblaze_0": {"name": "cpu",
"ver": "2.10",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.579
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.755
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa], Result: [null, {"axi_bram_ctrl_0": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_3": {"name": "bram",
"version": "4.3",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_bram_ctrl_0_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_smc": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_3": {"name": "uartlite",
"version": "3.3",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_3": {"name": "uartlite",
"version": "3.3",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_v2_10": {"name": "cpu",
"version": "2.10",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_3": {"name": "bram",
"version": "4.3",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_3": {"name": "bram",
"version": "4.3",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_lmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mig_7series_0": {"version": "4.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"mig_7series_v2_1": {"name": "mig_7series",
"version": "2.1",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/mig_7series_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"rst_mig_7series_0_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_mig_7series_0_225M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"system_ila": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"system_ila_g_inst": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"system_ila_ila_lib": {"version": "6.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"system_ila_slot_0_ar": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"system_ila_slot_0_aw": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"system_ila_slot_0_b": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"system_ila_slot_0_r": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"system_ila_slot_0_w": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.765
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa C:/Users/xujia/Genesys/Vitis/DDR/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.775
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa C:/Users/xujia/Genesys/Vitis/DDR/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.782
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa C:/Users/xujia/Genesys/Vitis/DDR/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.794
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa C:/Users/xujia/Genesys/Vitis/DDR/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.891
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.904
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.916
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/Users/xujia/Genesys/Vitis/DDR/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.925
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/Users/xujia/Genesys/Vitis/DDR/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:36.934
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa -sw C:/Users/xujia/Genesys/Vitis/DDR/system.mss -app hello_world -processor microblaze_0 -os standalone -dir C:/Users/xujia/Genesys/Vitis/DDR/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:37.128
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa -sw C:/Users/xujia/Genesys/Vitis/DDR/system.mss -app hello_world -processor microblaze_0 -os standalone -dir C:/Users/xujia/Genesys/Vitis/DDR/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:37.204
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\xujia\Genesys\Vitis\DDR\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:37.458
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\xujia\Genesys\Vitis\DDR\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:37.467
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:37.483
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa], Result: [null, {"device": "7k325t",
"family": "kintex7",
"timestamp": "Tue Aug 11 16:04:11 2020",
"vivado_version": "2019.2",
"part": "xc7k325tffg900-2",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:37.636
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/xujia/Genesys/Vitis/DDR/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:37.660
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/xujia/Genesys/Vitis/DDR/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-11 17:00:37.809
!MESSAGE Generating MD5 hash for file: C:\Users\xujia\Genesys\Vitis\Genesys_wrapper\export\Genesys_wrapper\sw\Genesys_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:38.853
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/xujia/Genesys/Bitstream_and_Hardware/Genesys_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:00:38.880
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/xujia/Genesys/Bitstream_and_Hardware/Genesys_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2020-08-11 17:00:42.392
!MESSAGE Indexed 'DDR' (2 sources, 54 headers) in 2.35 sec: 1,578 declarations; 2,353 references; 1 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2020-08-11 17:00:42.408
!MESSAGE Indexed 'DDR_system' (0 sources, 0 headers) in 0.001 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2020-08-11 17:00:44.141
!MESSAGE Indexed 'Genesys_wrapper' (48 sources, 47 headers) in 1.71 sec: 1,225 declarations; 6,003 references; 31 unresolved inclusions; 3 syntax errors; 27 unresolved names (0.37%)

!ENTRY org.eclipse.ui 4 4 2020-08-11 17:02:18.942
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler@7bc342f6} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.ui 4 4 2020-08-11 17:02:18.957
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler@7bc342f6} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.launchbar.core 2 0 2020-08-11 17:02:20.308
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2020-08-11 17:02:20.321
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2020-08-11 17:02:20.333
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:21.139
!MESSAGE XSCT Command: [enable_info_messages], Thread: Worker-7: Enabling info messages in xsct server

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:32.431
!MESSAGE XSCT command with result: [enable_info_messages], Result: [null, ]. Thread: Worker-7: Enabling info messages in xsct server

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:32.828
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/sw/Genesys_wrapper/standalone_domain/system.mss ], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:32.847
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/sw/Genesys_wrapper/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:32.856
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/sw/Genesys_wrapper/standalone_domain/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:32.885
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/sw/Genesys_wrapper/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-11 17:02:32.897
!MESSAGE Generating MD5 hash for file: C:\Users\xujia\Genesys\Vitis\Genesys_wrapper\export\Genesys_wrapper\sw\Genesys_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:32.913
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/sw/Genesys_wrapper/standalone_domain/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:32.934
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/sw/Genesys_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:36.165
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:36.176
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 2]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:36.186
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:36.197
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:36.205
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:36.218
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:37.650
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:37.661
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:37.668
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:37.690
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_bram_ctrl_0_bram": {"hier_name": "axi_bram_ctrl_0_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_local_memory_lmb_v10": {"hier_name": "microblaze_0_local_memory_lmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_100M": {"hier_name": "rst_mig_7series_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_mig_7series_0_225M": {"hier_name": "rst_mig_7series_0_225M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"system_ila": {"hier_name": "system_ila",
"type": "system_ila",
"version": "1.1",
"ip_type": "MONITOR",
},
"system_ila_g_inst": {"hier_name": "system_ila/system_ila_g_inst",
"type": "gigantic_mux",
"version": "1.0",
"ip_type": "MONITOR",
},
"system_ila_ila_lib": {"hier_name": "system_ila/system_ila_ila_lib",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"system_ila_slot_0_ar": {"hier_name": "system_ila/system_ila_slot_0_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_slot_0_aw": {"hier_name": "system_ila/system_ila_slot_0_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_slot_0_b": {"hier_name": "system_ila/system_ila_slot_0_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_slot_0_r": {"hier_name": "system_ila/system_ila_slot_0_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_slot_0_w": {"hier_name": "system_ila/system_ila_slot_0_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:37.703
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:37.714
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa], Result: [null, {"device": "7k325t",
"family": "kintex7",
"timestamp": "Tue Aug 11 16:04:11 2020",
"vivado_version": "2019.2",
"part": "xc7k325tffg900-2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-11 17:02:39.538
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.010
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.025
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa], Result: [null, {}]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.031
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.075
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0], Result: [null, {"axi_bram_ctrl_0": {},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741824,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741828,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741832,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741836,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742108,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742120,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742112,
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
}]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.086
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.102
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0000FFFF",
"size": "65536",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0xBFFFFFFF",
"size": "1073741824",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
"axi_bram_ctrl_0_S_AXI_Mem0": {"name": "axi_bram_ctrl_0",
"base": "0xC0000000",
"high": "0xC0001FFF",
"size": "8192",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.111
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.126
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.136
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa mdm_1], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.148
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa mdm_1], Result: [null, {"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB1_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0000FFFF",
"size": "65536",
"slaveintf": "SLMB1",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0xBFFFFFFF",
"size": "1073741824",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
"axi_bram_ctrl_0_S_AXI_Mem0": {"name": "axi_bram_ctrl_0",
"base": "0xC0000000",
"high": "0xC0001FFF",
"size": "8192",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.155
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa mdm_1], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.168
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa mdm_1], Result: [null, {"axi_bram_ctrl_0": {},
"microblaze_0": {},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"mig_7series_0": {},
"system_ila": {},
}]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.175
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa mdm_1], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.183
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa mdm_1], Result: [null, axi_bram_ctrl_0 microblaze_0 microblaze_0_local_memory_dlmb_bram_if_cntlr mig_7series_0 system_ila]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.190
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.199
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.207
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.216
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.226
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.243
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.256
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.447
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Genesys 2 200300AD1A5DB]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.459
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.479
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Genesys 2 200300AD1A5DB]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.488
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.541
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.550
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==0} -index 0], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.614
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==0} -index 0], Result: [null, ]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.622
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.637
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.646
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.656
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.666
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.684
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Genesys 2 200300AD1A5DB]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.694
!MESSAGE XSCT Command: [version -server], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.703
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.2]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.715
!MESSAGE XSCT Command: [version], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.726
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.2
SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.740
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.763
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Genesys 2 200300AD1A5DB]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.773
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.813
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.825
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.845
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Genesys 2 200300AD1A5DB]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.860
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.908
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.921
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.946
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Genesys 2 200300AD1A5DB]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:45.956
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:46.040
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:46.054
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:46.087
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Genesys 2 200300AD1A5DB]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:46.102
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:46.193
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:46.206
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Genesys 2 200300AD1A5DB" && level == 0}], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:46.286
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Genesys 2 200300AD1A5DB" && level == 0}], Result: [null, ]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:46.295
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:46.309
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:46.323
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:46.343
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:46.355
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:46.372
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:46.386
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:46.457
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:46.471
!MESSAGE XSCT Command: [rst -system], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:46.491
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:46.518
!MESSAGE XSCT Command: [after 3000], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:49.531
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:49.540
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:49.567
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:49.574
!MESSAGE XSCT Command: [dow C:/Users/xujia/Genesys/Vitis/DDR/Debug/DDR.elf], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:49.646
!MESSAGE XSCT command with result: [dow C:/Users/xujia/Genesys/Vitis/DDR/Debug/DDR.elf], Result: [null, ]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:49.782
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:49.851
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:49.859
!MESSAGE XSCT Command: [con], Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:02:49.877
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-12: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-11 17:02:49.903
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:05.412
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-130

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:05.436
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-130

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.430
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.443
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.450
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.478
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Genesys 2 200300AD1A5DB]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.488
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.506
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Genesys 2 200300AD1A5DB]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.516
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.560
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.567
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==0} -index 0], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.608
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==0} -index 0], Result: [null, ]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.615
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.624
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.631
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.640
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.647
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.664
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Genesys 2 200300AD1A5DB]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.671
!MESSAGE XSCT Command: [version -server], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.680
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.2]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.687
!MESSAGE XSCT Command: [version], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.695
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.2
SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.707
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.723
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Genesys 2 200300AD1A5DB]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.730
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.777
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.785
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.802
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Genesys 2 200300AD1A5DB]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.809
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.843
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.853
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.870
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Genesys 2 200300AD1A5DB]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.879
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.915
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.924
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.941
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Genesys 2 200300AD1A5DB]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.949
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.984
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:06.992
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Genesys 2 200300AD1A5DB" && level == 0}], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:07.025
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Genesys 2 200300AD1A5DB" && level == 0}], Result: [null, ]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:07.033
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:07.041
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:07.048
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:07.058
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:07.065
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:07.107
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:07.116
!MESSAGE XSCT Command: [rst -system], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:07.127
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:07.138
!MESSAGE XSCT Command: [after 3000], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:10.152
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:10.165
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:10.199
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:10.205
!MESSAGE XSCT Command: [dow C:/Users/xujia/Genesys/Vitis/DDR/Debug/DDR.elf], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:10.256
!MESSAGE XSCT command with result: [dow C:/Users/xujia/Genesys/Vitis/DDR/Debug/DDR.elf], Result: [null, ]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:10.317
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:10.370
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:10.377
!MESSAGE XSCT Command: [con], Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:03:10.396
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-2: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-11 17:03:10.410
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '2'

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:37.879
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/sw/Genesys_wrapper/standalone_domain/system.mss ], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:37.914
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/sw/Genesys_wrapper/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:37.928
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/sw/Genesys_wrapper/standalone_domain/system.mss], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:37.947
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/hw/Genesys_wrapper.xsa C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/sw/Genesys_wrapper/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-11 17:17:37.959
!MESSAGE Generating MD5 hash for file: C:\Users\xujia\Genesys\Vitis\Genesys_wrapper\export\Genesys_wrapper\sw\Genesys_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:37.987
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/sw/Genesys_wrapper/standalone_domain/system.mss], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:38.002
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/xujia/Genesys/Vitis/Genesys_wrapper/export/Genesys_wrapper/sw/Genesys_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:45.109
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-178

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:45.129
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-178

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.113
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.129
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.139
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.160
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Genesys 2 200300AD1A5DB]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.166
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.184
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Genesys 2 200300AD1A5DB]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.192
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.240
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.247
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==0} -index 0], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.287
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==0} -index 0], Result: [null, ]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.297
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.308
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.317
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.328
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.336
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.355
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Genesys 2 200300AD1A5DB]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.363
!MESSAGE XSCT Command: [version -server], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.372
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.2]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.379
!MESSAGE XSCT Command: [version], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.389
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.2
SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.399
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.416
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Genesys 2 200300AD1A5DB]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.423
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.458
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.466
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.482
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Genesys 2 200300AD1A5DB]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.489
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.531
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.539
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.554
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Genesys 2 200300AD1A5DB]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.565
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.595
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.602
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.617
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Genesys 2 200300AD1A5DB]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.626
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.659
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Genesys 2 200300AD1A5DB" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.665
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Genesys 2 200300AD1A5DB" && level == 0}], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.698
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Genesys 2 200300AD1A5DB" && level == 0}], Result: [null, ]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.708
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.715
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.722
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.733
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.741
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.780
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.787
!MESSAGE XSCT Command: [rst -system], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.798
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:46.806
!MESSAGE XSCT Command: [after 3000], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:49.821
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:49.831
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:49.869
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:49.877
!MESSAGE XSCT Command: [dow C:/Users/xujia/Genesys/Vitis/DDR/Debug/DDR.elf], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:49.930
!MESSAGE XSCT command with result: [dow C:/Users/xujia/Genesys/Vitis/DDR/Debug/DDR.elf], Result: [null, ]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:49.992
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:50.051
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:50.059
!MESSAGE XSCT Command: [con], Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:50.077
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-17: Launching Debugger_DDR-Default

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-11 17:17:50.089
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '3'

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:55.954
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-217

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 17:17:55.967
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-217

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-11 17:17:56.342
!MESSAGE Executing command: cmd /C C:\Xilinx\Vitis\Vitis\2019.2\bin\wbtcv.bat -mode batch -source vitis_webtalk.tcl

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-11 17:17:56.415
!MESSAGE Executed Webtalk command
