// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _func1_execute8_HH_
#define _func1_execute8_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "kernel_2mm_wrappebkb.h"
#include "kernel_2mm_wrappecud.h"

namespace ap_rtl {

struct func1_execute8 : public sc_module {
    // Port declarations 58
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<6> > tmp_mid_execute_0_address0;
    sc_out< sc_logic > tmp_mid_execute_0_ce0;
    sc_out< sc_logic > tmp_mid_execute_0_we0;
    sc_out< sc_lv<32> > tmp_mid_execute_0_d0;
    sc_in< sc_lv<32> > tmp_mid_execute_0_q0;
    sc_out< sc_lv<6> > tmp_mid_execute_1_address0;
    sc_out< sc_logic > tmp_mid_execute_1_ce0;
    sc_out< sc_logic > tmp_mid_execute_1_we0;
    sc_out< sc_lv<32> > tmp_mid_execute_1_d0;
    sc_in< sc_lv<32> > tmp_mid_execute_1_q0;
    sc_out< sc_lv<5> > tmp_mid_execute_2_address0;
    sc_out< sc_logic > tmp_mid_execute_2_ce0;
    sc_out< sc_logic > tmp_mid_execute_2_we0;
    sc_out< sc_lv<32> > tmp_mid_execute_2_d0;
    sc_in< sc_lv<32> > tmp_mid_execute_2_q0;
    sc_out< sc_lv<5> > tmp_mid_execute_3_address0;
    sc_out< sc_logic > tmp_mid_execute_3_ce0;
    sc_out< sc_logic > tmp_mid_execute_3_we0;
    sc_out< sc_lv<32> > tmp_mid_execute_3_d0;
    sc_in< sc_lv<32> > tmp_mid_execute_3_q0;
    sc_out< sc_lv<5> > tmp_mid_execute_4_address0;
    sc_out< sc_logic > tmp_mid_execute_4_ce0;
    sc_out< sc_logic > tmp_mid_execute_4_we0;
    sc_out< sc_lv<32> > tmp_mid_execute_4_d0;
    sc_in< sc_lv<32> > tmp_mid_execute_4_q0;
    sc_out< sc_lv<5> > tmp_mid_execute_5_address0;
    sc_out< sc_logic > tmp_mid_execute_5_ce0;
    sc_out< sc_logic > tmp_mid_execute_5_we0;
    sc_out< sc_lv<32> > tmp_mid_execute_5_d0;
    sc_in< sc_lv<32> > tmp_mid_execute_5_q0;
    sc_out< sc_lv<5> > tmp_mid_execute_6_address0;
    sc_out< sc_logic > tmp_mid_execute_6_ce0;
    sc_out< sc_logic > tmp_mid_execute_6_we0;
    sc_out< sc_lv<32> > tmp_mid_execute_6_d0;
    sc_in< sc_lv<32> > tmp_mid_execute_6_q0;
    sc_out< sc_lv<5> > tmp_mid_execute_7_address0;
    sc_out< sc_logic > tmp_mid_execute_7_ce0;
    sc_out< sc_logic > tmp_mid_execute_7_we0;
    sc_out< sc_lv<32> > tmp_mid_execute_7_d0;
    sc_in< sc_lv<32> > tmp_mid_execute_7_q0;
    sc_out< sc_lv<8> > A_0_address0;
    sc_out< sc_logic > A_0_ce0;
    sc_in< sc_lv<32> > A_0_q0;
    sc_out< sc_lv<8> > A_1_address0;
    sc_out< sc_logic > A_1_ce0;
    sc_in< sc_lv<32> > A_1_q0;
    sc_out< sc_lv<8> > B_0_address0;
    sc_out< sc_logic > B_0_ce0;
    sc_in< sc_lv<32> > B_0_q0;
    sc_out< sc_lv<8> > B_1_address0;
    sc_out< sc_logic > B_1_ce0;
    sc_in< sc_lv<32> > B_1_q0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    func1_execute8(sc_module_name name);
    SC_HAS_PROCESS(func1_execute8);

    ~func1_execute8();

    sc_trace_file* mVcdFile;

    kernel_2mm_wrappebkb<1,5,32,8,32>* kernel_2mm_wrappebkb_U42;
    kernel_2mm_wrappebkb<1,5,32,8,32>* kernel_2mm_wrappebkb_U43;
    kernel_2mm_wrappecud<1,5,32,32,32>* kernel_2mm_wrappecud_U44;
    kernel_2mm_wrappecud<1,5,32,32,32>* kernel_2mm_wrappecud_U45;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > k_reg_295;
    sc_signal< sc_lv<9> > indvar_flatten_next_fu_334_p2;
    sc_signal< sc_lv<9> > indvar_flatten_next_reg_572;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<5> > j_mid2_fu_352_p3;
    sc_signal< sc_lv<5> > j_mid2_reg_577;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_328_p2;
    sc_signal< sc_lv<5> > tmp_mid2_v_fu_360_p3;
    sc_signal< sc_lv<5> > tmp_mid2_v_reg_583;
    sc_signal< sc_lv<3> > tmp_8_fu_368_p1;
    sc_signal< sc_lv<3> > tmp_8_reg_592;
    sc_signal< sc_lv<2> > tmp_10_reg_596;
    sc_signal< sc_lv<9> > tmp_16_fu_420_p2;
    sc_signal< sc_lv<9> > tmp_16_reg_601;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<9> > tmp_cast_fu_426_p1;
    sc_signal< sc_lv<9> > tmp_cast_reg_606;
    sc_signal< sc_lv<6> > tmp_mid_execute_0_a_reg_611;
    sc_signal< sc_lv<6> > tmp_mid_execute_1_a_reg_616;
    sc_signal< sc_lv<5> > tmp_mid_execute_2_a_reg_621;
    sc_signal< sc_lv<5> > tmp_mid_execute_3_a_reg_626;
    sc_signal< sc_lv<5> > tmp_mid_execute_4_a_reg_631;
    sc_signal< sc_lv<5> > tmp_mid_execute_5_a_reg_636;
    sc_signal< sc_lv<5> > tmp_mid_execute_6_a_reg_641;
    sc_signal< sc_lv<5> > tmp_mid_execute_7_a_reg_646;
    sc_signal< sc_lv<1> > exitcond_fu_460_p2;
    sc_signal< sc_lv<1> > exitcond_reg_651;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_reg_651_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_reg_651_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_reg_651_pp0_iter3_reg;
    sc_signal< sc_lv<4> > newIndex8_fu_466_p4;
    sc_signal< sc_lv<4> > newIndex8_reg_655;
    sc_signal< sc_lv<4> > newIndex8_reg_655_pp0_iter1_reg;
    sc_signal< sc_lv<9> > tmp_23_fu_506_p2;
    sc_signal< sc_lv<9> > tmp_23_reg_660;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter3;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<8> > B_1_addr_reg_670;
    sc_signal< sc_lv<32> > B_0_load_reg_675;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state7_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state19_pp0_stage2_iter3;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > B_1_load_reg_680;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state8_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state20_pp0_stage3_iter3;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<5> > k_9_1_fu_521_p2;
    sc_signal< sc_lv<5> > k_9_1_reg_685;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > A_1_addr_reg_695;
    sc_signal< sc_lv<32> > grp_fu_516_p2;
    sc_signal< sc_lv<32> > tmp1_reg_700;
    sc_signal< sc_lv<32> > A_0_load_reg_705;
    sc_signal< sc_lv<32> > grp_fu_527_p2;
    sc_signal< sc_lv<32> > tmp2_reg_710;
    sc_signal< sc_lv<32> > A_1_load_reg_715;
    sc_signal< sc_lv<32> > grp_fu_546_p2;
    sc_signal< sc_lv<32> > tmp_9_reg_720;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > grp_fu_550_p2;
    sc_signal< sc_lv<32> > tmp_9_1_reg_765;
    sc_signal< sc_lv<32> > tmp_10_1_fu_558_p2;
    sc_signal< sc_lv<32> > tmp_10_1_reg_770;
    sc_signal< sc_lv<5> > j_2_fu_564_p2;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<9> > indvar_flatten_reg_262;
    sc_signal< sc_lv<5> > i_reg_273;
    sc_signal< sc_lv<5> > j_reg_284;
    sc_signal< sc_lv<5> > ap_phi_mux_k_phi_fu_299_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_tmp_mid_execute_load_reg_307;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_tmp_mid_execute_load_reg_307;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_tmp_mid_execute_load_reg_307;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307;
    sc_signal< sc_lv<64> > tmp_57_cast_fu_438_p1;
    sc_signal< sc_lv<64> > tmp_58_cast_fu_450_p1;
    sc_signal< sc_lv<64> > tmp_63_cast_fu_511_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > tmp_59_cast_fu_540_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<1> > exitcond1_fu_346_p2;
    sc_signal< sc_lv<5> > i_2_fu_340_p2;
    sc_signal< sc_lv<7> > tmp_fu_385_p3;
    sc_signal< sc_lv<7> > tmp_mid2_cast_fu_382_p1;
    sc_signal< sc_lv<6> > tmp_14_fu_402_p3;
    sc_signal< sc_lv<9> > tmp_15_fu_413_p3;
    sc_signal< sc_lv<9> > p_shl2_cast_fu_392_p1;
    sc_signal< sc_lv<7> > newIndex7_cast_fu_429_p1;
    sc_signal< sc_lv<7> > tmp_s_fu_396_p2;
    sc_signal< sc_lv<7> > tmp_17_fu_432_p2;
    sc_signal< sc_lv<7> > tmp_53_cast_fu_409_p1;
    sc_signal< sc_lv<7> > tmp_18_fu_444_p2;
    sc_signal< sc_lv<8> > tmp_20_fu_476_p3;
    sc_signal< sc_lv<5> > tmp_21_fu_488_p3;
    sc_signal< sc_lv<9> > p_shl4_cast_fu_496_p1;
    sc_signal< sc_lv<9> > p_shl3_cast_fu_484_p1;
    sc_signal< sc_lv<9> > tmp_22_fu_500_p2;
    sc_signal< sc_lv<8> > grp_fu_516_p1;
    sc_signal< sc_lv<8> > grp_fu_527_p1;
    sc_signal< sc_lv<9> > newIndex9_cast_fu_532_p1;
    sc_signal< sc_lv<9> > tmp_19_fu_535_p2;
    sc_signal< sc_lv<32> > tmp3_fu_554_p2;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_state2;
    static const sc_lv<9> ap_ST_fsm_state3;
    static const sc_lv<9> ap_ST_fsm_state4;
    static const sc_lv<9> ap_ST_fsm_pp0_stage0;
    static const sc_lv<9> ap_ST_fsm_pp0_stage1;
    static const sc_lv<9> ap_ST_fsm_pp0_stage2;
    static const sc_lv<9> ap_ST_fsm_pp0_stage3;
    static const sc_lv<9> ap_ST_fsm_state22;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<9> ap_const_lv9_120;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<32> ap_const_lv32_7B;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_A_0_address0();
    void thread_A_0_ce0();
    void thread_A_1_address0();
    void thread_A_1_ce0();
    void thread_B_0_address0();
    void thread_B_0_ce0();
    void thread_B_1_address0();
    void thread_B_1_ce0();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state10_pp0_stage1_iter1();
    void thread_ap_block_state11_pp0_stage2_iter1();
    void thread_ap_block_state12_pp0_stage3_iter1();
    void thread_ap_block_state13_pp0_stage0_iter2();
    void thread_ap_block_state14_pp0_stage1_iter2();
    void thread_ap_block_state15_pp0_stage2_iter2();
    void thread_ap_block_state16_pp0_stage3_iter2();
    void thread_ap_block_state17_pp0_stage0_iter3();
    void thread_ap_block_state18_pp0_stage1_iter3();
    void thread_ap_block_state19_pp0_stage2_iter3();
    void thread_ap_block_state20_pp0_stage3_iter3();
    void thread_ap_block_state21_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter0();
    void thread_ap_block_state6_pp0_stage1_iter0();
    void thread_ap_block_state7_pp0_stage2_iter0();
    void thread_ap_block_state8_pp0_stage3_iter0();
    void thread_ap_block_state9_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state5();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_k_phi_fu_299_p4();
    void thread_ap_phi_reg_pp0_iter0_tmp_mid_execute_load_reg_307();
    void thread_ap_ready();
    void thread_exitcond1_fu_346_p2();
    void thread_exitcond_flatten_fu_328_p2();
    void thread_exitcond_fu_460_p2();
    void thread_grp_fu_516_p1();
    void thread_grp_fu_527_p1();
    void thread_i_2_fu_340_p2();
    void thread_indvar_flatten_next_fu_334_p2();
    void thread_j_2_fu_564_p2();
    void thread_j_mid2_fu_352_p3();
    void thread_k_9_1_fu_521_p2();
    void thread_newIndex7_cast_fu_429_p1();
    void thread_newIndex8_fu_466_p4();
    void thread_newIndex9_cast_fu_532_p1();
    void thread_p_shl2_cast_fu_392_p1();
    void thread_p_shl3_cast_fu_484_p1();
    void thread_p_shl4_cast_fu_496_p1();
    void thread_tmp3_fu_554_p2();
    void thread_tmp_10_1_fu_558_p2();
    void thread_tmp_14_fu_402_p3();
    void thread_tmp_15_fu_413_p3();
    void thread_tmp_16_fu_420_p2();
    void thread_tmp_17_fu_432_p2();
    void thread_tmp_18_fu_444_p2();
    void thread_tmp_19_fu_535_p2();
    void thread_tmp_20_fu_476_p3();
    void thread_tmp_21_fu_488_p3();
    void thread_tmp_22_fu_500_p2();
    void thread_tmp_23_fu_506_p2();
    void thread_tmp_53_cast_fu_409_p1();
    void thread_tmp_57_cast_fu_438_p1();
    void thread_tmp_58_cast_fu_450_p1();
    void thread_tmp_59_cast_fu_540_p1();
    void thread_tmp_63_cast_fu_511_p1();
    void thread_tmp_8_fu_368_p1();
    void thread_tmp_cast_fu_426_p1();
    void thread_tmp_fu_385_p3();
    void thread_tmp_mid2_cast_fu_382_p1();
    void thread_tmp_mid2_v_fu_360_p3();
    void thread_tmp_mid_execute_0_address0();
    void thread_tmp_mid_execute_0_ce0();
    void thread_tmp_mid_execute_0_d0();
    void thread_tmp_mid_execute_0_we0();
    void thread_tmp_mid_execute_1_address0();
    void thread_tmp_mid_execute_1_ce0();
    void thread_tmp_mid_execute_1_d0();
    void thread_tmp_mid_execute_1_we0();
    void thread_tmp_mid_execute_2_address0();
    void thread_tmp_mid_execute_2_ce0();
    void thread_tmp_mid_execute_2_d0();
    void thread_tmp_mid_execute_2_we0();
    void thread_tmp_mid_execute_3_address0();
    void thread_tmp_mid_execute_3_ce0();
    void thread_tmp_mid_execute_3_d0();
    void thread_tmp_mid_execute_3_we0();
    void thread_tmp_mid_execute_4_address0();
    void thread_tmp_mid_execute_4_ce0();
    void thread_tmp_mid_execute_4_d0();
    void thread_tmp_mid_execute_4_we0();
    void thread_tmp_mid_execute_5_address0();
    void thread_tmp_mid_execute_5_ce0();
    void thread_tmp_mid_execute_5_d0();
    void thread_tmp_mid_execute_5_we0();
    void thread_tmp_mid_execute_6_address0();
    void thread_tmp_mid_execute_6_ce0();
    void thread_tmp_mid_execute_6_d0();
    void thread_tmp_mid_execute_6_we0();
    void thread_tmp_mid_execute_7_address0();
    void thread_tmp_mid_execute_7_ce0();
    void thread_tmp_mid_execute_7_d0();
    void thread_tmp_mid_execute_7_we0();
    void thread_tmp_s_fu_396_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
