Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : NV_NVDLA_partition_p
Version: T-2022.03-SP3
Date   : Tue May  6 22:13:07 2025
****************************************


  Timing Path Group 'nvdla_core_clk'
  -----------------------------------
  Levels of Logic:            25.0000
  Critical Path Length:        4.2785
  Critical Path Slack:        -3.6519
  Critical Path Clk Period:    0.9000
  Total Negative Slack:   -23487.2168
  No. of Violating Paths:  14185.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        484
  Hierarchical Port Count:      37944
  Leaf Cell Count:              63670
  Buf/Inv Cell Count:            8891
  Buf Cell Count:                 563
  Inv Cell Count:                8328
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     49137
  Sequential Cell Count:        14533
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     126784.5645
  Noncombinational Area:  128005.7246
  Buf/Inv Area:            12283.2879
  Total Buffer Area:        1369.3279
  Total Inverter Area:     10913.9600
  Macro/Black Box Area:        0.0000
  Net Area:               111852.9445
  -----------------------------------
  Cell Area:              254790.2891
  Design Area:            366643.2336


  Design Rules
  -----------------------------------
  Total Number of Nets:         73311
  Nets With Violations:            36
  Max Trans Violations:            32
  Max Cap Violations:               4
  -----------------------------------


  Hostname: bender.engr.ucr.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                 39.2468
  Logic Optimization:               60.0103
  Mapping Optimization:            396.8828
  -----------------------------------------
  Overall Compile Time:            712.9253
  Overall Compile Wall Clock Time: 759.7495

  --------------------------------------------------------------------

  Design  WNS: 3.6519  TNS: 23487.2168  Number of Violating Paths: 14185


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 5
        -input_pins
        -nets
        -max_paths 50
Design : NV_NVDLA_partition_p
Version: T-2022.03-SP3
Date   : Tue May  6 22:13:07 2025
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U68/A2 (AO21X1_RVT)   0.0000   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U68/Y (AO21X1_RVT)   0.1673   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1371 (net)     1   0.0000   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1448/A1 (XNOR2X2_RVT)   0.0000   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1448/Y (XNOR2X2_RVT)   0.1659   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1373 (net)     1   0.0000   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U302/A1 (AND2X1_RVT)   0.0000   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U302/Y (AND2X1_RVT)   0.1086   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[46] (net)     2   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[46] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[46] (net)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[46] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[46] (net)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U10/A2 (MUX21X2_RVT)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U10/Y (MUX21X2_RVT)   0.1606   4.2785 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n338 (net)     1   0.0000   4.2785 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]/D (SDFFX1_RVT)   0.0000   4.2785 f
  data arrival time                                                4.2785

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2734     0.6266
  data required time                                               0.6266
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6266
  data arrival time                                               -4.2785
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6519


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U66/A2 (AO21X1_RVT)   0.0000   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U66/Y (AO21X1_RVT)   0.1673   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1652 (net)     1   0.0000   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (XNOR2X2_RVT)   0.0000   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (XNOR2X2_RVT)   0.1659   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1653 (net)     1   0.0000   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U304/A1 (AND2X1_RVT)   0.0000   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U304/Y (AND2X1_RVT)   0.1086   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[36] (net)     2   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[36] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[36] (net)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[36] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[36] (net)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U13/A2 (MUX21X2_RVT)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U13/Y (MUX21X2_RVT)   0.1606   4.2785 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n328 (net)     1   0.0000   4.2785 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/D (SDFFX1_RVT)   0.0000   4.2785 f
  data arrival time                                                4.2785

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2734     0.6266
  data required time                                               0.6266
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6266
  data arrival time                                               -4.2785
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6519


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U71/A2 (AO21X1_RVT)   0.0000   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U71/Y (AO21X1_RVT)   0.1673   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1752 (net)     1   0.0000   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1596/A1 (XNOR2X2_RVT)   0.0000   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1596/Y (XNOR2X2_RVT)   0.1659   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1753 (net)     1   0.0000   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U309/A1 (AND2X1_RVT)   0.0000   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U309/Y (AND2X1_RVT)   0.1086   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[45] (net)     2   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[45] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[45] (net)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[45] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[45] (net)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U12/A2 (MUX21X2_RVT)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U12/Y (MUX21X2_RVT)   0.1606   4.2785 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n337 (net)     1   0.0000   4.2785 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]/D (SDFFX1_RVT)   0.0000   4.2785 f
  data arrival time                                                4.2785

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2734     0.6266
  data required time                                               0.6266
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6266
  data arrival time                                               -4.2785
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6519


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U67/A2 (AO21X1_RVT)   0.0000   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U67/Y (AO21X1_RVT)   0.1673   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1395 (net)     1   0.0000   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1460/A1 (XNOR2X2_RVT)   0.0000   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1460/Y (XNOR2X2_RVT)   0.1659   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1396 (net)     1   0.0000   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U303/A1 (AND2X1_RVT)   0.0000   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U303/Y (AND2X1_RVT)   0.1086   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[47] (net)     2   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[47] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[47] (net)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[47] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[47] (net)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U11/A2 (MUX21X2_RVT)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U11/Y (MUX21X2_RVT)   0.1606   4.2785 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n339 (net)     1   0.0000   4.2785 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]/D (SDFFX1_RVT)   0.0000   4.2785 f
  data arrival time                                                4.2785

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2734     0.6266
  data required time                                               0.6266
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6266
  data arrival time                                               -4.2785
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6519


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U65/A2 (AO21X1_RVT)   0.0000   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U65/Y (AO21X1_RVT)   0.1673   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1658 (net)     1   0.0000   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1556/A1 (XNOR2X2_RVT)   0.0000   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1556/Y (XNOR2X2_RVT)   0.1659   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1659 (net)     1   0.0000   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U305/A1 (AND2X1_RVT)   0.0000   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U305/Y (AND2X1_RVT)   0.1086   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[37] (net)     2   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[37] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[37] (net)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[37] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[37] (net)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U6/A2 (MUX21X2_RVT)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U6/Y (MUX21X2_RVT)   0.1606   4.2785 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n329 (net)     1   0.0000   4.2785 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/D (SDFFX1_RVT)   0.0000   4.2785 f
  data arrival time                                                4.2785

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2785
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6518


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U70/A2 (AO21X1_RVT)   0.0000   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U70/Y (AO21X1_RVT)   0.1673   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1671 (net)     1   0.0000   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1560/A1 (XNOR2X2_RVT)   0.0000   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1560/Y (XNOR2X2_RVT)   0.1659   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1672 (net)     1   0.0000   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U306/A1 (AND2X1_RVT)   0.0000   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U306/Y (AND2X1_RVT)   0.1086   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[38] (net)     2   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[38] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[38] (net)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[38] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[38] (net)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U9/A2 (MUX21X2_RVT)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U9/Y (MUX21X2_RVT)   0.1606   4.2785 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n330 (net)     1   0.0000   4.2785 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/D (SDFFX1_RVT)   0.0000   4.2785 f
  data arrival time                                                4.2785

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2785
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6518


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A2 (AO21X1_RVT)   0.0000   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (AO21X1_RVT)   0.1673   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1679 (net)     1   0.0000   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1563/A1 (XNOR2X2_RVT)   0.0000   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1563/Y (XNOR2X2_RVT)   0.1659   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1680 (net)     1   0.0000   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U307/A1 (AND2X1_RVT)   0.0000   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U307/Y (AND2X1_RVT)   0.1086   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[39] (net)     2   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[39] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[39] (net)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[39] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[39] (net)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U7/A2 (MUX21X2_RVT)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U7/Y (MUX21X2_RVT)   0.1606   4.2785 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n331 (net)     1   0.0000   4.2785 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/D (SDFFX1_RVT)   0.0000   4.2785 f
  data arrival time                                                4.2785

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2785
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6518


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[41]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U69/A2 (AO21X1_RVT)   0.0000   3.6762 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U69/Y (AO21X1_RVT)   0.1673   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1689 (net)     1   0.0000   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1566/A1 (XNOR2X2_RVT)   0.0000   3.8435 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1566/Y (XNOR2X2_RVT)   0.1659   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1690 (net)     1   0.0000   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U308/A1 (AND2X1_RVT)   0.0000   4.0093 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U308/Y (AND2X1_RVT)   0.1086   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[40] (net)     2   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[40] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[40] (net)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[40] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[40] (net)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U8/A2 (MUX21X2_RVT)   0.0000   4.1180 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U8/Y (MUX21X2_RVT)   0.1606   4.2785 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n332 (net)     1   0.0000   4.2785 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[41]/D (SDFFX1_RVT)   0.0000   4.2785 f
  data arrival time                                                4.2785

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[41]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2785
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6518


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U244/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U244/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n61 (net)     1   0.0000     0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U245/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U245/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[3] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[3] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[3] (net)           0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[3] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[3] (net)        0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[3] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[3] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[3] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[3] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U52/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U52/Y (AND2X1_RVT)   0.1287   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[3] (net)     1   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[3] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[3] (net)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U91/A2 (MUX21X2_RVT)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U91/Y (MUX21X2_RVT)   0.1701   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_in[3] (net)     1   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[3] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[3] (net)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U738/A (NBUFFX8_RVT)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U738/Y (NBUFFX8_RVT)   0.1332   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n87 (net)    17   0.0000   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1106/A1 (XNOR2X2_RVT)   0.0000   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1106/Y (XNOR2X2_RVT)   0.1700   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n625 (net)     2   0.0000   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U504/A4 (OAI22X1_RVT)   0.0000   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U504/Y (OAI22X1_RVT)   0.1798   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n672 (net)     2   0.0000   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1134/A1 (XNOR2X2_RVT)   0.0000   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1134/Y (XNOR2X2_RVT)   0.1726   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1099 (net)     1   0.0000   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1364/CI (FADDX1_RVT)   0.0000   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1364/S (FADDX1_RVT)   0.2998   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1117 (net)     1   0.0000   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1369/CI (FADDX1_RVT)   0.0000   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1369/CO (FADDX1_RVT)   0.1803   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1105 (net)     1   0.0000   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1367/CI (FADDX1_RVT)   0.0000   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1367/CO (FADDX1_RVT)   0.2077   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1112 (net)     2   0.0000   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U760/A1 (XOR3X2_RVT)   0.0000   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U760/Y (XOR3X2_RVT)   0.3348   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1301 (net)     2   0.0000   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U8/A (INVX1_RVT)   0.0000   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U8/Y (INVX1_RVT)   0.0734   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n106 (net)     2   0.0000   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U762/A1 (AND2X1_RVT)   0.0000   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U762/Y (AND2X1_RVT)   0.1121   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1591 (net)     3   0.0000   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U63/A2 (OR2X1_RVT)   0.0000   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U63/Y (OR2X1_RVT)   0.1037   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U764/A1 (OA21X1_RVT)   0.0000   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U764/Y (OA21X1_RVT)   0.1306   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1305 (net)     1   0.0000   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A3 (OA21X1_RVT)   0.0000   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1080   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1823   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0720   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U68/A2 (AO21X1_RVT)   0.0000   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U68/Y (AO21X1_RVT)   0.1823   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1371 (net)     1   0.0000   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1448/A1 (XNOR2X2_RVT)   0.0000   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1448/Y (XNOR2X2_RVT)   0.1623   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1373 (net)     1   0.0000   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U302/A1 (AND2X1_RVT)   0.0000   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U302/Y (AND2X1_RVT)   0.1086   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[46] (net)     2   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[46] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[46] (net)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[46] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[46] (net)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U10/A2 (MUX21X2_RVT)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U10/Y (MUX21X2_RVT)   0.1606   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n338 (net)     1   0.0000   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]/D (SDFFX1_RVT)   0.0000   4.2773 f
  data arrival time                                                4.2773

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2734     0.6266
  data required time                                               0.6266
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6266
  data arrival time                                               -4.2773
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6508


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U244/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U244/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n61 (net)     1   0.0000     0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U245/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U245/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[3] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[3] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[3] (net)           0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[3] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[3] (net)        0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[3] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[3] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[3] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[3] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U52/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U52/Y (AND2X1_RVT)   0.1287   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[3] (net)     1   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[3] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[3] (net)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U91/A2 (MUX21X2_RVT)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U91/Y (MUX21X2_RVT)   0.1701   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_in[3] (net)     1   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[3] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[3] (net)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U738/A (NBUFFX8_RVT)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U738/Y (NBUFFX8_RVT)   0.1332   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n87 (net)    17   0.0000   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1106/A1 (XNOR2X2_RVT)   0.0000   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1106/Y (XNOR2X2_RVT)   0.1700   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n625 (net)     2   0.0000   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U504/A4 (OAI22X1_RVT)   0.0000   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U504/Y (OAI22X1_RVT)   0.1798   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n672 (net)     2   0.0000   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1134/A1 (XNOR2X2_RVT)   0.0000   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1134/Y (XNOR2X2_RVT)   0.1726   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1099 (net)     1   0.0000   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1364/CI (FADDX1_RVT)   0.0000   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1364/S (FADDX1_RVT)   0.2998   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1117 (net)     1   0.0000   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1369/CI (FADDX1_RVT)   0.0000   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1369/CO (FADDX1_RVT)   0.1803   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1105 (net)     1   0.0000   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1367/CI (FADDX1_RVT)   0.0000   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1367/CO (FADDX1_RVT)   0.2077   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1112 (net)     2   0.0000   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U760/A1 (XOR3X2_RVT)   0.0000   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U760/Y (XOR3X2_RVT)   0.3348   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1301 (net)     2   0.0000   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U8/A (INVX1_RVT)   0.0000   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U8/Y (INVX1_RVT)   0.0734   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n106 (net)     2   0.0000   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U762/A1 (AND2X1_RVT)   0.0000   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U762/Y (AND2X1_RVT)   0.1121   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1591 (net)     3   0.0000   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U63/A2 (OR2X1_RVT)   0.0000   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U63/Y (OR2X1_RVT)   0.1037   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U764/A1 (OA21X1_RVT)   0.0000   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U764/Y (OA21X1_RVT)   0.1306   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1305 (net)     1   0.0000   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A3 (OA21X1_RVT)   0.0000   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1080   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1823   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0720   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U66/A2 (AO21X1_RVT)   0.0000   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U66/Y (AO21X1_RVT)   0.1823   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1652 (net)     1   0.0000   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (XNOR2X2_RVT)   0.0000   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (XNOR2X2_RVT)   0.1623   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1653 (net)     1   0.0000   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U304/A1 (AND2X1_RVT)   0.0000   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U304/Y (AND2X1_RVT)   0.1086   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[36] (net)     2   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[36] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[36] (net)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[36] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[36] (net)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U13/A2 (MUX21X2_RVT)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U13/Y (MUX21X2_RVT)   0.1606   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n328 (net)     1   0.0000   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/D (SDFFX1_RVT)   0.0000   4.2773 f
  data arrival time                                                4.2773

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2734     0.6266
  data required time                                               0.6266
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6266
  data arrival time                                               -4.2773
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6507


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U244/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U244/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n61 (net)     1   0.0000     0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U245/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U245/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[3] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[3] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[3] (net)           0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[3] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[3] (net)        0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[3] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[3] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[3] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[3] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U52/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U52/Y (AND2X1_RVT)   0.1287   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[3] (net)     1   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[3] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[3] (net)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U91/A2 (MUX21X2_RVT)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U91/Y (MUX21X2_RVT)   0.1701   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_in[3] (net)     1   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[3] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[3] (net)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U738/A (NBUFFX8_RVT)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U738/Y (NBUFFX8_RVT)   0.1332   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n87 (net)    17   0.0000   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1106/A1 (XNOR2X2_RVT)   0.0000   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1106/Y (XNOR2X2_RVT)   0.1700   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n625 (net)     2   0.0000   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U504/A4 (OAI22X1_RVT)   0.0000   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U504/Y (OAI22X1_RVT)   0.1798   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n672 (net)     2   0.0000   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1134/A1 (XNOR2X2_RVT)   0.0000   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1134/Y (XNOR2X2_RVT)   0.1726   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1099 (net)     1   0.0000   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1364/CI (FADDX1_RVT)   0.0000   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1364/S (FADDX1_RVT)   0.2998   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1117 (net)     1   0.0000   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1369/CI (FADDX1_RVT)   0.0000   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1369/CO (FADDX1_RVT)   0.1803   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1105 (net)     1   0.0000   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1367/CI (FADDX1_RVT)   0.0000   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1367/CO (FADDX1_RVT)   0.2077   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1112 (net)     2   0.0000   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U760/A1 (XOR3X2_RVT)   0.0000   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U760/Y (XOR3X2_RVT)   0.3348   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1301 (net)     2   0.0000   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U8/A (INVX1_RVT)   0.0000   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U8/Y (INVX1_RVT)   0.0734   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n106 (net)     2   0.0000   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U762/A1 (AND2X1_RVT)   0.0000   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U762/Y (AND2X1_RVT)   0.1121   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1591 (net)     3   0.0000   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U63/A2 (OR2X1_RVT)   0.0000   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U63/Y (OR2X1_RVT)   0.1037   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U764/A1 (OA21X1_RVT)   0.0000   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U764/Y (OA21X1_RVT)   0.1306   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1305 (net)     1   0.0000   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A3 (OA21X1_RVT)   0.0000   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1080   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1823   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0720   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U71/A2 (AO21X1_RVT)   0.0000   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U71/Y (AO21X1_RVT)   0.1823   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1752 (net)     1   0.0000   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1596/A1 (XNOR2X2_RVT)   0.0000   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1596/Y (XNOR2X2_RVT)   0.1623   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1753 (net)     1   0.0000   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U309/A1 (AND2X1_RVT)   0.0000   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U309/Y (AND2X1_RVT)   0.1086   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[45] (net)     2   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[45] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[45] (net)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[45] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[45] (net)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U12/A2 (MUX21X2_RVT)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U12/Y (MUX21X2_RVT)   0.1606   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n337 (net)     1   0.0000   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]/D (SDFFX1_RVT)   0.0000   4.2773 f
  data arrival time                                                4.2773

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2734     0.6266
  data required time                                               0.6266
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6266
  data arrival time                                               -4.2773
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6507


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U244/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U244/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n61 (net)     1   0.0000     0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U245/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U245/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[3] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[3] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[3] (net)           0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[3] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[3] (net)        0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[3] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[3] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[3] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[3] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U52/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U52/Y (AND2X1_RVT)   0.1287   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[3] (net)     1   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[3] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[3] (net)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U91/A2 (MUX21X2_RVT)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U91/Y (MUX21X2_RVT)   0.1701   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_in[3] (net)     1   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[3] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[3] (net)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U738/A (NBUFFX8_RVT)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U738/Y (NBUFFX8_RVT)   0.1332   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n87 (net)    17   0.0000   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1106/A1 (XNOR2X2_RVT)   0.0000   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1106/Y (XNOR2X2_RVT)   0.1700   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n625 (net)     2   0.0000   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U504/A4 (OAI22X1_RVT)   0.0000   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U504/Y (OAI22X1_RVT)   0.1798   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n672 (net)     2   0.0000   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1134/A1 (XNOR2X2_RVT)   0.0000   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1134/Y (XNOR2X2_RVT)   0.1726   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1099 (net)     1   0.0000   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1364/CI (FADDX1_RVT)   0.0000   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1364/S (FADDX1_RVT)   0.2998   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1117 (net)     1   0.0000   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1369/CI (FADDX1_RVT)   0.0000   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1369/CO (FADDX1_RVT)   0.1803   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1105 (net)     1   0.0000   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1367/CI (FADDX1_RVT)   0.0000   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1367/CO (FADDX1_RVT)   0.2077   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1112 (net)     2   0.0000   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U760/A1 (XOR3X2_RVT)   0.0000   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U760/Y (XOR3X2_RVT)   0.3348   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1301 (net)     2   0.0000   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U8/A (INVX1_RVT)   0.0000   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U8/Y (INVX1_RVT)   0.0734   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n106 (net)     2   0.0000   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U762/A1 (AND2X1_RVT)   0.0000   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U762/Y (AND2X1_RVT)   0.1121   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1591 (net)     3   0.0000   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U63/A2 (OR2X1_RVT)   0.0000   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U63/Y (OR2X1_RVT)   0.1037   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U764/A1 (OA21X1_RVT)   0.0000   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U764/Y (OA21X1_RVT)   0.1306   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1305 (net)     1   0.0000   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A3 (OA21X1_RVT)   0.0000   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1080   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1823   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0720   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U67/A2 (AO21X1_RVT)   0.0000   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U67/Y (AO21X1_RVT)   0.1823   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1395 (net)     1   0.0000   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1460/A1 (XNOR2X2_RVT)   0.0000   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1460/Y (XNOR2X2_RVT)   0.1623   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1396 (net)     1   0.0000   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U303/A1 (AND2X1_RVT)   0.0000   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U303/Y (AND2X1_RVT)   0.1086   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[47] (net)     2   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[47] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[47] (net)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[47] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[47] (net)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U11/A2 (MUX21X2_RVT)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U11/Y (MUX21X2_RVT)   0.1606   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n339 (net)     1   0.0000   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]/D (SDFFX1_RVT)   0.0000   4.2773 f
  data arrival time                                                4.2773

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2734     0.6266
  data required time                                               0.6266
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6266
  data arrival time                                               -4.2773
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6507


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U42/A2 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U42/Y (OR2X2_RVT)   0.1336   0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n117 (net)    13   0.0000    0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A2 (OA22X1_RVT)   0.0000   0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1525   0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U68/A2 (AO21X1_RVT)   0.0000   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U68/Y (AO21X1_RVT)   0.1673   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1371 (net)     1   0.0000   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1448/A1 (XNOR2X2_RVT)   0.0000   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1448/Y (XNOR2X2_RVT)   0.1659   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1373 (net)     1   0.0000   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U302/A1 (AND2X1_RVT)   0.0000   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U302/Y (AND2X1_RVT)   0.1086   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[46] (net)     2   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[46] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[46] (net)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[46] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[46] (net)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U10/A2 (MUX21X2_RVT)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U10/Y (MUX21X2_RVT)   0.1606   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n338 (net)     1   0.0000   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]/D (SDFFX1_RVT)   0.0000   4.2773 f
  data arrival time                                                4.2773

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2734     0.6266
  data required time                                               0.6266
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6266
  data arrival time                                               -4.2773
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6507


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U244/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U244/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n61 (net)     1   0.0000     0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U245/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U245/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[3] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[3] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[3] (net)           0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[3] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[3] (net)        0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[3] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[3] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[3] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[3] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U52/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U52/Y (AND2X1_RVT)   0.1287   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[3] (net)     1   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[3] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[3] (net)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U91/A2 (MUX21X2_RVT)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U91/Y (MUX21X2_RVT)   0.1701   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_in[3] (net)     1   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[3] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[3] (net)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U738/A (NBUFFX8_RVT)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U738/Y (NBUFFX8_RVT)   0.1332   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n87 (net)    17   0.0000   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1106/A1 (XNOR2X2_RVT)   0.0000   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1106/Y (XNOR2X2_RVT)   0.1700   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n625 (net)     2   0.0000   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U504/A4 (OAI22X1_RVT)   0.0000   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U504/Y (OAI22X1_RVT)   0.1798   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n672 (net)     2   0.0000   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1134/A1 (XNOR2X2_RVT)   0.0000   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1134/Y (XNOR2X2_RVT)   0.1726   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1099 (net)     1   0.0000   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1364/CI (FADDX1_RVT)   0.0000   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1364/S (FADDX1_RVT)   0.2998   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1117 (net)     1   0.0000   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1369/CI (FADDX1_RVT)   0.0000   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1369/CO (FADDX1_RVT)   0.1803   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1105 (net)     1   0.0000   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1367/CI (FADDX1_RVT)   0.0000   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1367/CO (FADDX1_RVT)   0.2077   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1112 (net)     2   0.0000   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U760/A1 (XOR3X2_RVT)   0.0000   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U760/Y (XOR3X2_RVT)   0.3348   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1301 (net)     2   0.0000   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U8/A (INVX1_RVT)   0.0000   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U8/Y (INVX1_RVT)   0.0734   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n106 (net)     2   0.0000   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U762/A1 (AND2X1_RVT)   0.0000   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U762/Y (AND2X1_RVT)   0.1121   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1591 (net)     3   0.0000   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U63/A2 (OR2X1_RVT)   0.0000   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U63/Y (OR2X1_RVT)   0.1037   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U764/A1 (OA21X1_RVT)   0.0000   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U764/Y (OA21X1_RVT)   0.1306   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1305 (net)     1   0.0000   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A3 (OA21X1_RVT)   0.0000   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1080   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1823   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0720   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U65/A2 (AO21X1_RVT)   0.0000   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U65/Y (AO21X1_RVT)   0.1823   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1658 (net)     1   0.0000   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1556/A1 (XNOR2X2_RVT)   0.0000   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1556/Y (XNOR2X2_RVT)   0.1623   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1659 (net)     1   0.0000   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U305/A1 (AND2X1_RVT)   0.0000   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U305/Y (AND2X1_RVT)   0.1086   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[37] (net)     2   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[37] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[37] (net)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[37] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[37] (net)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U6/A2 (MUX21X2_RVT)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U6/Y (MUX21X2_RVT)   0.1606   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n329 (net)     1   0.0000   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/D (SDFFX1_RVT)   0.0000   4.2773 f
  data arrival time                                                4.2773

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2773
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6507


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U244/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U244/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n61 (net)     1   0.0000     0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U245/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U245/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[3] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[3] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[3] (net)           0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[3] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[3] (net)        0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[3] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[3] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[3] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[3] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U52/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U52/Y (AND2X1_RVT)   0.1287   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[3] (net)     1   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[3] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[3] (net)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U91/A2 (MUX21X2_RVT)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U91/Y (MUX21X2_RVT)   0.1701   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_in[3] (net)     1   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[3] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[3] (net)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U738/A (NBUFFX8_RVT)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U738/Y (NBUFFX8_RVT)   0.1332   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n87 (net)    17   0.0000   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1106/A1 (XNOR2X2_RVT)   0.0000   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1106/Y (XNOR2X2_RVT)   0.1700   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n625 (net)     2   0.0000   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U504/A4 (OAI22X1_RVT)   0.0000   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U504/Y (OAI22X1_RVT)   0.1798   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n672 (net)     2   0.0000   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1134/A1 (XNOR2X2_RVT)   0.0000   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1134/Y (XNOR2X2_RVT)   0.1726   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1099 (net)     1   0.0000   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1364/CI (FADDX1_RVT)   0.0000   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1364/S (FADDX1_RVT)   0.2998   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1117 (net)     1   0.0000   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1369/CI (FADDX1_RVT)   0.0000   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1369/CO (FADDX1_RVT)   0.1803   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1105 (net)     1   0.0000   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1367/CI (FADDX1_RVT)   0.0000   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1367/CO (FADDX1_RVT)   0.2077   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1112 (net)     2   0.0000   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U760/A1 (XOR3X2_RVT)   0.0000   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U760/Y (XOR3X2_RVT)   0.3348   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1301 (net)     2   0.0000   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U8/A (INVX1_RVT)   0.0000   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U8/Y (INVX1_RVT)   0.0734   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n106 (net)     2   0.0000   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U762/A1 (AND2X1_RVT)   0.0000   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U762/Y (AND2X1_RVT)   0.1121   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1591 (net)     3   0.0000   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U63/A2 (OR2X1_RVT)   0.0000   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U63/Y (OR2X1_RVT)   0.1037   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U764/A1 (OA21X1_RVT)   0.0000   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U764/Y (OA21X1_RVT)   0.1306   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1305 (net)     1   0.0000   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A3 (OA21X1_RVT)   0.0000   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1080   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1823   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0720   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U70/A2 (AO21X1_RVT)   0.0000   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U70/Y (AO21X1_RVT)   0.1823   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1671 (net)     1   0.0000   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1560/A1 (XNOR2X2_RVT)   0.0000   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1560/Y (XNOR2X2_RVT)   0.1623   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1672 (net)     1   0.0000   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U306/A1 (AND2X1_RVT)   0.0000   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U306/Y (AND2X1_RVT)   0.1086   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[38] (net)     2   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[38] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[38] (net)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[38] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[38] (net)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U9/A2 (MUX21X2_RVT)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U9/Y (MUX21X2_RVT)   0.1606   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n330 (net)     1   0.0000   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/D (SDFFX1_RVT)   0.0000   4.2773 f
  data arrival time                                                4.2773

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2773
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6507


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U244/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U244/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n61 (net)     1   0.0000     0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U245/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U245/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[3] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[3] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[3] (net)           0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[3] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[3] (net)        0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[3] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[3] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[3] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[3] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U52/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U52/Y (AND2X1_RVT)   0.1287   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[3] (net)     1   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[3] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[3] (net)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U91/A2 (MUX21X2_RVT)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U91/Y (MUX21X2_RVT)   0.1701   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_in[3] (net)     1   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[3] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[3] (net)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U738/A (NBUFFX8_RVT)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U738/Y (NBUFFX8_RVT)   0.1332   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n87 (net)    17   0.0000   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1106/A1 (XNOR2X2_RVT)   0.0000   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1106/Y (XNOR2X2_RVT)   0.1700   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n625 (net)     2   0.0000   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U504/A4 (OAI22X1_RVT)   0.0000   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U504/Y (OAI22X1_RVT)   0.1798   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n672 (net)     2   0.0000   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1134/A1 (XNOR2X2_RVT)   0.0000   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1134/Y (XNOR2X2_RVT)   0.1726   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1099 (net)     1   0.0000   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1364/CI (FADDX1_RVT)   0.0000   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1364/S (FADDX1_RVT)   0.2998   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1117 (net)     1   0.0000   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1369/CI (FADDX1_RVT)   0.0000   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1369/CO (FADDX1_RVT)   0.1803   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1105 (net)     1   0.0000   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1367/CI (FADDX1_RVT)   0.0000   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1367/CO (FADDX1_RVT)   0.2077   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1112 (net)     2   0.0000   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U760/A1 (XOR3X2_RVT)   0.0000   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U760/Y (XOR3X2_RVT)   0.3348   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1301 (net)     2   0.0000   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U8/A (INVX1_RVT)   0.0000   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U8/Y (INVX1_RVT)   0.0734   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n106 (net)     2   0.0000   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U762/A1 (AND2X1_RVT)   0.0000   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U762/Y (AND2X1_RVT)   0.1121   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1591 (net)     3   0.0000   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U63/A2 (OR2X1_RVT)   0.0000   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U63/Y (OR2X1_RVT)   0.1037   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U764/A1 (OA21X1_RVT)   0.0000   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U764/Y (OA21X1_RVT)   0.1306   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1305 (net)     1   0.0000   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A3 (OA21X1_RVT)   0.0000   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1080   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1823   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0720   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A2 (AO21X1_RVT)   0.0000   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (AO21X1_RVT)   0.1823   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1679 (net)     1   0.0000   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1563/A1 (XNOR2X2_RVT)   0.0000   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1563/Y (XNOR2X2_RVT)   0.1623   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1680 (net)     1   0.0000   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U307/A1 (AND2X1_RVT)   0.0000   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U307/Y (AND2X1_RVT)   0.1086   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[39] (net)     2   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[39] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[39] (net)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[39] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[39] (net)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U7/A2 (MUX21X2_RVT)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U7/Y (MUX21X2_RVT)   0.1606   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n331 (net)     1   0.0000   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/D (SDFFX1_RVT)   0.0000   4.2773 f
  data arrival time                                                4.2773

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2773
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6507


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[41]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U244/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U244/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n61 (net)     1   0.0000     0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U245/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U245/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[3] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[3] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[3] (net)           0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[3] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[3] (net)        0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[3] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[3] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[3] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[3] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U52/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U52/Y (AND2X1_RVT)   0.1287   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[3] (net)     1   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[3] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[3] (net)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U91/A2 (MUX21X2_RVT)   0.0000   1.0332 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U91/Y (MUX21X2_RVT)   0.1701   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_in[3] (net)     1   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[3] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[3] (net)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U738/A (NBUFFX8_RVT)   0.0000   1.2033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U738/Y (NBUFFX8_RVT)   0.1332   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n87 (net)    17   0.0000   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1106/A1 (XNOR2X2_RVT)   0.0000   1.3365 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1106/Y (XNOR2X2_RVT)   0.1700   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n625 (net)     2   0.0000   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U504/A4 (OAI22X1_RVT)   0.0000   1.5065 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U504/Y (OAI22X1_RVT)   0.1798   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n672 (net)     2   0.0000   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1134/A1 (XNOR2X2_RVT)   0.0000   1.6862 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1134/Y (XNOR2X2_RVT)   0.1726   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1099 (net)     1   0.0000   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1364/CI (FADDX1_RVT)   0.0000   1.8589 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1364/S (FADDX1_RVT)   0.2998   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1117 (net)     1   0.0000   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1369/CI (FADDX1_RVT)   0.0000   2.1587 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1369/CO (FADDX1_RVT)   0.1803   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1105 (net)     1   0.0000   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1367/CI (FADDX1_RVT)   0.0000   2.3390 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1367/CO (FADDX1_RVT)   0.2077   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1112 (net)     2   0.0000   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U760/A1 (XOR3X2_RVT)   0.0000   2.5467 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U760/Y (XOR3X2_RVT)   0.3348   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1301 (net)     2   0.0000   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U8/A (INVX1_RVT)   0.0000   2.8815 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U8/Y (INVX1_RVT)   0.0734   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n106 (net)     2   0.0000   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U762/A1 (AND2X1_RVT)   0.0000   2.9549 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U762/Y (AND2X1_RVT)   0.1121   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1591 (net)     3   0.0000   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U63/A2 (OR2X1_RVT)   0.0000   3.0670 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U63/Y (OR2X1_RVT)   0.1037   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U764/A1 (OA21X1_RVT)   0.0000   3.1707 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U764/Y (OA21X1_RVT)   0.1306   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1305 (net)     1   0.0000   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A3 (OA21X1_RVT)   0.0000   3.3013 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1080   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.4093 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1823   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5916 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0720   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U69/A2 (AO21X1_RVT)   0.0000   3.6636 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U69/Y (AO21X1_RVT)   0.1823   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1689 (net)     1   0.0000   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1566/A1 (XNOR2X2_RVT)   0.0000   3.8459 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1566/Y (XNOR2X2_RVT)   0.1623   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1690 (net)     1   0.0000   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U308/A1 (AND2X1_RVT)   0.0000   4.0082 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U308/Y (AND2X1_RVT)   0.1086   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[40] (net)     2   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[40] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[40] (net)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[40] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[40] (net)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U8/A2 (MUX21X2_RVT)   0.0000   4.1168 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U8/Y (MUX21X2_RVT)   0.1606   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n332 (net)     1   0.0000   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[41]/D (SDFFX1_RVT)   0.0000   4.2773 f
  data arrival time                                                4.2773

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[41]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2773
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6507


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U42/A2 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U42/Y (OR2X2_RVT)   0.1336   0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n117 (net)    13   0.0000    0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A2 (OA22X1_RVT)   0.0000   0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1525   0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U66/A2 (AO21X1_RVT)   0.0000   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U66/Y (AO21X1_RVT)   0.1673   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1652 (net)     1   0.0000   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (XNOR2X2_RVT)   0.0000   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (XNOR2X2_RVT)   0.1659   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1653 (net)     1   0.0000   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U304/A1 (AND2X1_RVT)   0.0000   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U304/Y (AND2X1_RVT)   0.1086   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[36] (net)     2   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[36] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[36] (net)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[36] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[36] (net)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U13/A2 (MUX21X2_RVT)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U13/Y (MUX21X2_RVT)   0.1606   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n328 (net)     1   0.0000   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/D (SDFFX1_RVT)   0.0000   4.2773 f
  data arrival time                                                4.2773

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2734     0.6266
  data required time                                               0.6266
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6266
  data arrival time                                               -4.2773
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6507


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U42/A2 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U42/Y (OR2X2_RVT)   0.1336   0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n117 (net)    13   0.0000    0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A2 (OA22X1_RVT)   0.0000   0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1525   0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U71/A2 (AO21X1_RVT)   0.0000   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U71/Y (AO21X1_RVT)   0.1673   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1752 (net)     1   0.0000   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1596/A1 (XNOR2X2_RVT)   0.0000   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1596/Y (XNOR2X2_RVT)   0.1659   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1753 (net)     1   0.0000   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U309/A1 (AND2X1_RVT)   0.0000   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U309/Y (AND2X1_RVT)   0.1086   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[45] (net)     2   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[45] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[45] (net)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[45] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[45] (net)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U12/A2 (MUX21X2_RVT)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U12/Y (MUX21X2_RVT)   0.1606   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n337 (net)     1   0.0000   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]/D (SDFFX1_RVT)   0.0000   4.2773 f
  data arrival time                                                4.2773

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2734     0.6266
  data required time                                               0.6266
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6266
  data arrival time                                               -4.2773
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6507


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U42/A2 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U42/Y (OR2X2_RVT)   0.1336   0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n117 (net)    13   0.0000    0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A2 (OA22X1_RVT)   0.0000   0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1525   0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U67/A2 (AO21X1_RVT)   0.0000   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U67/Y (AO21X1_RVT)   0.1673   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1395 (net)     1   0.0000   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1460/A1 (XNOR2X2_RVT)   0.0000   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1460/Y (XNOR2X2_RVT)   0.1659   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1396 (net)     1   0.0000   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U303/A1 (AND2X1_RVT)   0.0000   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U303/Y (AND2X1_RVT)   0.1086   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[47] (net)     2   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[47] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[47] (net)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[47] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[47] (net)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U11/A2 (MUX21X2_RVT)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U11/Y (MUX21X2_RVT)   0.1606   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n339 (net)     1   0.0000   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]/D (SDFFX1_RVT)   0.0000   4.2773 f
  data arrival time                                                4.2773

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2734     0.6266
  data required time                                               0.6266
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6266
  data arrival time                                               -4.2773
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6507


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U42/A2 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U42/Y (OR2X2_RVT)   0.1336   0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n117 (net)    13   0.0000    0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A2 (OA22X1_RVT)   0.0000   0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1525   0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U65/A2 (AO21X1_RVT)   0.0000   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U65/Y (AO21X1_RVT)   0.1673   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1658 (net)     1   0.0000   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1556/A1 (XNOR2X2_RVT)   0.0000   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1556/Y (XNOR2X2_RVT)   0.1659   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1659 (net)     1   0.0000   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U305/A1 (AND2X1_RVT)   0.0000   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U305/Y (AND2X1_RVT)   0.1086   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[37] (net)     2   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[37] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[37] (net)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[37] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[37] (net)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U6/A2 (MUX21X2_RVT)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U6/Y (MUX21X2_RVT)   0.1606   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n329 (net)     1   0.0000   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/D (SDFFX1_RVT)   0.0000   4.2773 f
  data arrival time                                                4.2773

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2773
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6506


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U42/A2 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U42/Y (OR2X2_RVT)   0.1336   0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n117 (net)    13   0.0000    0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A2 (OA22X1_RVT)   0.0000   0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1525   0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U70/A2 (AO21X1_RVT)   0.0000   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U70/Y (AO21X1_RVT)   0.1673   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1671 (net)     1   0.0000   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1560/A1 (XNOR2X2_RVT)   0.0000   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1560/Y (XNOR2X2_RVT)   0.1659   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1672 (net)     1   0.0000   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U306/A1 (AND2X1_RVT)   0.0000   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U306/Y (AND2X1_RVT)   0.1086   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[38] (net)     2   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[38] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[38] (net)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[38] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[38] (net)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U9/A2 (MUX21X2_RVT)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U9/Y (MUX21X2_RVT)   0.1606   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n330 (net)     1   0.0000   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/D (SDFFX1_RVT)   0.0000   4.2773 f
  data arrival time                                                4.2773

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2773
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6506


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U42/A2 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U42/Y (OR2X2_RVT)   0.1336   0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n117 (net)    13   0.0000    0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A2 (OA22X1_RVT)   0.0000   0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1525   0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A2 (AO21X1_RVT)   0.0000   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (AO21X1_RVT)   0.1673   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1679 (net)     1   0.0000   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1563/A1 (XNOR2X2_RVT)   0.0000   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1563/Y (XNOR2X2_RVT)   0.1659   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1680 (net)     1   0.0000   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U307/A1 (AND2X1_RVT)   0.0000   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U307/Y (AND2X1_RVT)   0.1086   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[39] (net)     2   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[39] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[39] (net)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[39] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[39] (net)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U7/A2 (MUX21X2_RVT)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U7/Y (MUX21X2_RVT)   0.1606   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n331 (net)     1   0.0000   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/D (SDFFX1_RVT)   0.0000   4.2773 f
  data arrival time                                                4.2773

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2773
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6506


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[41]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U42/A2 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U42/Y (OR2X2_RVT)   0.1336   0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n117 (net)    13   0.0000    0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A2 (OA22X1_RVT)   0.0000   0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1525   0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U69/A2 (AO21X1_RVT)   0.0000   3.6750 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U69/Y (AO21X1_RVT)   0.1673   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1689 (net)     1   0.0000   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1566/A1 (XNOR2X2_RVT)   0.0000   3.8422 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1566/Y (XNOR2X2_RVT)   0.1659   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1690 (net)     1   0.0000   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U308/A1 (AND2X1_RVT)   0.0000   4.0081 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U308/Y (AND2X1_RVT)   0.1086   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[40] (net)     2   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[40] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[40] (net)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[40] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[40] (net)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U8/A2 (MUX21X2_RVT)   0.0000   4.1167 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U8/Y (MUX21X2_RVT)   0.1606   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n332 (net)     1   0.0000   4.2773 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[41]/D (SDFFX1_RVT)   0.0000   4.2773 f
  data arrival time                                                4.2773

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[41]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2773
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6506


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]/Q (SDFFARX1_RVT)   0.3642   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[0] (net)     3   0.0000   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U11/A2 (AND2X1_RVT)   0.0000   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U11/Y (AND2X1_RVT)   0.1176   0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n16 (net)     2   0.0000     0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U10/A (INVX1_RVT)   0.0000   0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U10/Y (INVX1_RVT)   0.0361   0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n4 (net)     1    0.0000     0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U41/A2 (OR2X2_RVT)   0.0000   0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U41/Y (OR2X2_RVT)   0.1492   0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n111 (net)    16   0.0000    0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U174/A4 (OA22X1_RVT)   0.0000   0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U174/Y (OA22X1_RVT)   0.1469   0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n121 (net)     1   0.0000    0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A1 (NAND4X0_RVT)   0.0000   0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.0807   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1079   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0328   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1798   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0946   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1861   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U68/A2 (AO21X1_RVT)   0.0000   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U68/Y (AO21X1_RVT)   0.1673   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1371 (net)     1   0.0000   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1448/A1 (XNOR2X2_RVT)   0.0000   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1448/Y (XNOR2X2_RVT)   0.1659   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1373 (net)     1   0.0000   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U302/A1 (AND2X1_RVT)   0.0000   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U302/Y (AND2X1_RVT)   0.1086   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[46] (net)     2   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[46] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[46] (net)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[46] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[46] (net)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U10/A2 (MUX21X2_RVT)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U10/Y (MUX21X2_RVT)   0.1606   4.2772 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n338 (net)     1   0.0000   4.2772 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]/D (SDFFX1_RVT)   0.0000   4.2772 f
  data arrival time                                                4.2772

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2734     0.6266
  data required time                                               0.6266
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6266
  data arrival time                                               -4.2772
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6506


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]/Q (SDFFARX1_RVT)   0.3642   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[0] (net)     3   0.0000   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U11/A2 (AND2X1_RVT)   0.0000   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U11/Y (AND2X1_RVT)   0.1176   0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n16 (net)     2   0.0000     0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U10/A (INVX1_RVT)   0.0000   0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U10/Y (INVX1_RVT)   0.0361   0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n4 (net)     1    0.0000     0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U41/A2 (OR2X2_RVT)   0.0000   0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U41/Y (OR2X2_RVT)   0.1492   0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n111 (net)    16   0.0000    0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U174/A4 (OA22X1_RVT)   0.0000   0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U174/Y (OA22X1_RVT)   0.1469   0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n121 (net)     1   0.0000    0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A1 (NAND4X0_RVT)   0.0000   0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.0807   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1079   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0328   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1798   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0946   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1861   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U66/A2 (AO21X1_RVT)   0.0000   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U66/Y (AO21X1_RVT)   0.1673   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1652 (net)     1   0.0000   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (XNOR2X2_RVT)   0.0000   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (XNOR2X2_RVT)   0.1659   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1653 (net)     1   0.0000   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U304/A1 (AND2X1_RVT)   0.0000   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U304/Y (AND2X1_RVT)   0.1086   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[36] (net)     2   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[36] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[36] (net)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[36] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[36] (net)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U13/A2 (MUX21X2_RVT)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U13/Y (MUX21X2_RVT)   0.1606   4.2772 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n328 (net)     1   0.0000   4.2772 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/D (SDFFX1_RVT)   0.0000   4.2772 f
  data arrival time                                                4.2772

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2734     0.6266
  data required time                                               0.6266
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6266
  data arrival time                                               -4.2772
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6505


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]/Q (SDFFARX1_RVT)   0.3642   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[0] (net)     3   0.0000   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U11/A2 (AND2X1_RVT)   0.0000   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U11/Y (AND2X1_RVT)   0.1176   0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n16 (net)     2   0.0000     0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U10/A (INVX1_RVT)   0.0000   0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U10/Y (INVX1_RVT)   0.0361   0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n4 (net)     1    0.0000     0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U41/A2 (OR2X2_RVT)   0.0000   0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U41/Y (OR2X2_RVT)   0.1492   0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n111 (net)    16   0.0000    0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U174/A4 (OA22X1_RVT)   0.0000   0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U174/Y (OA22X1_RVT)   0.1469   0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n121 (net)     1   0.0000    0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A1 (NAND4X0_RVT)   0.0000   0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.0807   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1079   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0328   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1798   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0946   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1861   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U71/A2 (AO21X1_RVT)   0.0000   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U71/Y (AO21X1_RVT)   0.1673   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1752 (net)     1   0.0000   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1596/A1 (XNOR2X2_RVT)   0.0000   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1596/Y (XNOR2X2_RVT)   0.1659   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1753 (net)     1   0.0000   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U309/A1 (AND2X1_RVT)   0.0000   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U309/Y (AND2X1_RVT)   0.1086   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[45] (net)     2   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[45] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[45] (net)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[45] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[45] (net)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U12/A2 (MUX21X2_RVT)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U12/Y (MUX21X2_RVT)   0.1606   4.2772 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n337 (net)     1   0.0000   4.2772 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]/D (SDFFX1_RVT)   0.0000   4.2772 f
  data arrival time                                                4.2772

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2734     0.6266
  data required time                                               0.6266
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6266
  data arrival time                                               -4.2772
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6505


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]/Q (SDFFARX1_RVT)   0.3642   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[0] (net)     3   0.0000   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U11/A2 (AND2X1_RVT)   0.0000   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U11/Y (AND2X1_RVT)   0.1176   0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n16 (net)     2   0.0000     0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U10/A (INVX1_RVT)   0.0000   0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U10/Y (INVX1_RVT)   0.0361   0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n4 (net)     1    0.0000     0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U41/A2 (OR2X2_RVT)   0.0000   0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U41/Y (OR2X2_RVT)   0.1492   0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n111 (net)    16   0.0000    0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U174/A4 (OA22X1_RVT)   0.0000   0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U174/Y (OA22X1_RVT)   0.1469   0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n121 (net)     1   0.0000    0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A1 (NAND4X0_RVT)   0.0000   0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.0807   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1079   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0328   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1798   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0946   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1861   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U67/A2 (AO21X1_RVT)   0.0000   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U67/Y (AO21X1_RVT)   0.1673   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1395 (net)     1   0.0000   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1460/A1 (XNOR2X2_RVT)   0.0000   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1460/Y (XNOR2X2_RVT)   0.1659   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1396 (net)     1   0.0000   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U303/A1 (AND2X1_RVT)   0.0000   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U303/Y (AND2X1_RVT)   0.1086   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[47] (net)     2   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[47] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[47] (net)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[47] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[47] (net)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U11/A2 (MUX21X2_RVT)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U11/Y (MUX21X2_RVT)   0.1606   4.2772 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n339 (net)     1   0.0000   4.2772 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]/D (SDFFX1_RVT)   0.0000   4.2772 f
  data arrival time                                                4.2772

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2734     0.6266
  data required time                                               0.6266
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6266
  data arrival time                                               -4.2772
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6505


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]/Q (SDFFARX1_RVT)   0.3642   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[0] (net)     3   0.0000   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U11/A2 (AND2X1_RVT)   0.0000   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U11/Y (AND2X1_RVT)   0.1176   0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n16 (net)     2   0.0000     0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U10/A (INVX1_RVT)   0.0000   0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U10/Y (INVX1_RVT)   0.0361   0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n4 (net)     1    0.0000     0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U41/A2 (OR2X2_RVT)   0.0000   0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U41/Y (OR2X2_RVT)   0.1492   0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n111 (net)    16   0.0000    0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U174/A4 (OA22X1_RVT)   0.0000   0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U174/Y (OA22X1_RVT)   0.1469   0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n121 (net)     1   0.0000    0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A1 (NAND4X0_RVT)   0.0000   0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.0807   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1079   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0328   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1798   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0946   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1861   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U65/A2 (AO21X1_RVT)   0.0000   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U65/Y (AO21X1_RVT)   0.1673   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1658 (net)     1   0.0000   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1556/A1 (XNOR2X2_RVT)   0.0000   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1556/Y (XNOR2X2_RVT)   0.1659   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1659 (net)     1   0.0000   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U305/A1 (AND2X1_RVT)   0.0000   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U305/Y (AND2X1_RVT)   0.1086   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[37] (net)     2   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[37] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[37] (net)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[37] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[37] (net)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U6/A2 (MUX21X2_RVT)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U6/Y (MUX21X2_RVT)   0.1606   4.2772 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n329 (net)     1   0.0000   4.2772 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/D (SDFFX1_RVT)   0.0000   4.2772 f
  data arrival time                                                4.2772

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2772
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6505


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]/Q (SDFFARX1_RVT)   0.3642   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[0] (net)     3   0.0000   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U11/A2 (AND2X1_RVT)   0.0000   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U11/Y (AND2X1_RVT)   0.1176   0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n16 (net)     2   0.0000     0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U10/A (INVX1_RVT)   0.0000   0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U10/Y (INVX1_RVT)   0.0361   0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n4 (net)     1    0.0000     0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U41/A2 (OR2X2_RVT)   0.0000   0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U41/Y (OR2X2_RVT)   0.1492   0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n111 (net)    16   0.0000    0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U174/A4 (OA22X1_RVT)   0.0000   0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U174/Y (OA22X1_RVT)   0.1469   0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n121 (net)     1   0.0000    0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A1 (NAND4X0_RVT)   0.0000   0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.0807   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1079   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0328   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1798   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0946   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1861   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U70/A2 (AO21X1_RVT)   0.0000   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U70/Y (AO21X1_RVT)   0.1673   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1671 (net)     1   0.0000   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1560/A1 (XNOR2X2_RVT)   0.0000   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1560/Y (XNOR2X2_RVT)   0.1659   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1672 (net)     1   0.0000   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U306/A1 (AND2X1_RVT)   0.0000   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U306/Y (AND2X1_RVT)   0.1086   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[38] (net)     2   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[38] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[38] (net)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[38] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[38] (net)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U9/A2 (MUX21X2_RVT)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U9/Y (MUX21X2_RVT)   0.1606   4.2772 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n330 (net)     1   0.0000   4.2772 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/D (SDFFX1_RVT)   0.0000   4.2772 f
  data arrival time                                                4.2772

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2772
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6505


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]/Q (SDFFARX1_RVT)   0.3642   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[0] (net)     3   0.0000   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U11/A2 (AND2X1_RVT)   0.0000   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U11/Y (AND2X1_RVT)   0.1176   0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n16 (net)     2   0.0000     0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U10/A (INVX1_RVT)   0.0000   0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U10/Y (INVX1_RVT)   0.0361   0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n4 (net)     1    0.0000     0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U41/A2 (OR2X2_RVT)   0.0000   0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U41/Y (OR2X2_RVT)   0.1492   0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n111 (net)    16   0.0000    0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U174/A4 (OA22X1_RVT)   0.0000   0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U174/Y (OA22X1_RVT)   0.1469   0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n121 (net)     1   0.0000    0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A1 (NAND4X0_RVT)   0.0000   0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.0807   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1079   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0328   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1798   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0946   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1861   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A2 (AO21X1_RVT)   0.0000   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (AO21X1_RVT)   0.1673   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1679 (net)     1   0.0000   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1563/A1 (XNOR2X2_RVT)   0.0000   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1563/Y (XNOR2X2_RVT)   0.1659   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1680 (net)     1   0.0000   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U307/A1 (AND2X1_RVT)   0.0000   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U307/Y (AND2X1_RVT)   0.1086   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[39] (net)     2   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[39] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[39] (net)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[39] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[39] (net)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U7/A2 (MUX21X2_RVT)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U7/Y (MUX21X2_RVT)   0.1606   4.2772 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n331 (net)     1   0.0000   4.2772 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/D (SDFFX1_RVT)   0.0000   4.2772 f
  data arrival time                                                4.2772

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2772
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6505


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[41]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]/Q (SDFFARX1_RVT)   0.3642   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[0] (net)     3   0.0000   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U11/A2 (AND2X1_RVT)   0.0000   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U11/Y (AND2X1_RVT)   0.1176   0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n16 (net)     2   0.0000     0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U10/A (INVX1_RVT)   0.0000   0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U10/Y (INVX1_RVT)   0.0361   0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n4 (net)     1    0.0000     0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U41/A2 (OR2X2_RVT)   0.0000   0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U41/Y (OR2X2_RVT)   0.1492   0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n111 (net)    16   0.0000    0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U174/A4 (OA22X1_RVT)   0.0000   0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U174/Y (OA22X1_RVT)   0.1469   0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n121 (net)     1   0.0000    0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A1 (NAND4X0_RVT)   0.0000   0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.0807   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1079   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0328   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1798   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0946   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1861   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U69/A2 (AO21X1_RVT)   0.0000   3.6748 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U69/Y (AO21X1_RVT)   0.1673   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1689 (net)     1   0.0000   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1566/A1 (XNOR2X2_RVT)   0.0000   3.8421 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1566/Y (XNOR2X2_RVT)   0.1659   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1690 (net)     1   0.0000   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U308/A1 (AND2X1_RVT)   0.0000   4.0080 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U308/Y (AND2X1_RVT)   0.1086   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[40] (net)     2   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[40] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[40] (net)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[40] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[40] (net)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U8/A2 (MUX21X2_RVT)   0.0000   4.1166 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U8/Y (MUX21X2_RVT)   0.1606   4.2772 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n332 (net)     1   0.0000   4.2772 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[41]/D (SDFFX1_RVT)   0.0000   4.2772 f
  data arrival time                                                4.2772

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[41]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2772
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6505


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U297/A1 (XNOR2X2_RVT)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U297/Y (XNOR2X2_RVT)   0.1800   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1076 (net)     2   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U75/A3 (AO21X1_RVT)   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U75/Y (AO21X1_RVT)   0.0983   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1071 (net)     1   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1355/B0 (HADDX1_RVT)   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1355/SO (HADDX1_RVT)   0.2008   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1084 (net)     1   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1360/CI (FADDX1_RVT)   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1360/CO (FADDX1_RVT)   0.1742   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1087 (net)     1   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1361/CI (FADDX1_RVT)   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1361/S (FADDX1_RVT)   0.3113   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1160 (net)     1   0.0000   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1382/B (FADDX1_RVT)   0.0000   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1382/S (FADDX1_RVT)   0.2940   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1165 (net)     1   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1383/CI (FADDX1_RVT)   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1383/S (FADDX1_RVT)   0.3131   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1299 (net)     3   0.0000   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U76/A (INVX1_RVT)   0.0000   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U76/Y (INVX1_RVT)   0.0412   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n91 (net)     1   0.0000   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U326/A1 (AND2X1_RVT)   0.0000   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U326/Y (AND2X1_RVT)   0.1052   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n23 (net)     2   0.0000   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U325/A2 (OR2X1_RVT)   0.0000   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U325/Y (OR2X1_RVT)   0.1103   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n85 (net)     2   0.0000   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/A2 (OR2X1_RVT)   0.0000   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/Y (OR2X1_RVT)   0.1063   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A1 (OA21X1_RVT)   0.0000   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1441   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U68/A2 (AO21X1_RVT)   0.0000   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U68/Y (AO21X1_RVT)   0.1673   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1371 (net)     1   0.0000   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1448/A1 (XNOR2X2_RVT)   0.0000   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1448/Y (XNOR2X2_RVT)   0.1659   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1373 (net)     1   0.0000   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U302/A1 (AND2X1_RVT)   0.0000   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U302/Y (AND2X1_RVT)   0.1086   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[46] (net)     2   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[46] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[46] (net)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[46] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[46] (net)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U10/A2 (MUX21X2_RVT)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U10/Y (MUX21X2_RVT)   0.1606   4.2770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n338 (net)     1   0.0000   4.2770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]/D (SDFFX1_RVT)   0.0000   4.2770 f
  data arrival time                                                4.2770

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2734     0.6266
  data required time                                               0.6266
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6266
  data arrival time                                               -4.2770
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6504


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U297/A1 (XNOR2X2_RVT)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U297/Y (XNOR2X2_RVT)   0.1800   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1076 (net)     2   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U75/A3 (AO21X1_RVT)   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U75/Y (AO21X1_RVT)   0.0983   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1071 (net)     1   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1355/B0 (HADDX1_RVT)   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1355/SO (HADDX1_RVT)   0.2008   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1084 (net)     1   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1360/CI (FADDX1_RVT)   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1360/CO (FADDX1_RVT)   0.1742   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1087 (net)     1   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1361/CI (FADDX1_RVT)   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1361/S (FADDX1_RVT)   0.3113   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1160 (net)     1   0.0000   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1382/B (FADDX1_RVT)   0.0000   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1382/S (FADDX1_RVT)   0.2940   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1165 (net)     1   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1383/CI (FADDX1_RVT)   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1383/S (FADDX1_RVT)   0.3131   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1299 (net)     3   0.0000   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U76/A (INVX1_RVT)   0.0000   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U76/Y (INVX1_RVT)   0.0412   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n91 (net)     1   0.0000   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U326/A1 (AND2X1_RVT)   0.0000   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U326/Y (AND2X1_RVT)   0.1052   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n23 (net)     2   0.0000   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U325/A2 (OR2X1_RVT)   0.0000   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U325/Y (OR2X1_RVT)   0.1103   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n85 (net)     2   0.0000   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/A2 (OR2X1_RVT)   0.0000   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/Y (OR2X1_RVT)   0.1063   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A1 (OA21X1_RVT)   0.0000   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1441   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U66/A2 (AO21X1_RVT)   0.0000   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U66/Y (AO21X1_RVT)   0.1673   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1652 (net)     1   0.0000   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/A1 (XNOR2X2_RVT)   0.0000   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1554/Y (XNOR2X2_RVT)   0.1659   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1653 (net)     1   0.0000   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U304/A1 (AND2X1_RVT)   0.0000   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U304/Y (AND2X1_RVT)   0.1086   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[36] (net)     2   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[36] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[36] (net)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[36] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[36] (net)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U13/A2 (MUX21X2_RVT)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U13/Y (MUX21X2_RVT)   0.1606   4.2770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n328 (net)     1   0.0000   4.2770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/D (SDFFX1_RVT)   0.0000   4.2770 f
  data arrival time                                                4.2770

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2734     0.6266
  data required time                                               0.6266
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6266
  data arrival time                                               -4.2770
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U297/A1 (XNOR2X2_RVT)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U297/Y (XNOR2X2_RVT)   0.1800   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1076 (net)     2   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U75/A3 (AO21X1_RVT)   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U75/Y (AO21X1_RVT)   0.0983   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1071 (net)     1   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1355/B0 (HADDX1_RVT)   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1355/SO (HADDX1_RVT)   0.2008   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1084 (net)     1   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1360/CI (FADDX1_RVT)   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1360/CO (FADDX1_RVT)   0.1742   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1087 (net)     1   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1361/CI (FADDX1_RVT)   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1361/S (FADDX1_RVT)   0.3113   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1160 (net)     1   0.0000   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1382/B (FADDX1_RVT)   0.0000   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1382/S (FADDX1_RVT)   0.2940   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1165 (net)     1   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1383/CI (FADDX1_RVT)   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1383/S (FADDX1_RVT)   0.3131   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1299 (net)     3   0.0000   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U76/A (INVX1_RVT)   0.0000   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U76/Y (INVX1_RVT)   0.0412   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n91 (net)     1   0.0000   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U326/A1 (AND2X1_RVT)   0.0000   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U326/Y (AND2X1_RVT)   0.1052   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n23 (net)     2   0.0000   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U325/A2 (OR2X1_RVT)   0.0000   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U325/Y (OR2X1_RVT)   0.1103   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n85 (net)     2   0.0000   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/A2 (OR2X1_RVT)   0.0000   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/Y (OR2X1_RVT)   0.1063   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A1 (OA21X1_RVT)   0.0000   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1441   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U71/A2 (AO21X1_RVT)   0.0000   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U71/Y (AO21X1_RVT)   0.1673   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1752 (net)     1   0.0000   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1596/A1 (XNOR2X2_RVT)   0.0000   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1596/Y (XNOR2X2_RVT)   0.1659   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1753 (net)     1   0.0000   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U309/A1 (AND2X1_RVT)   0.0000   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U309/Y (AND2X1_RVT)   0.1086   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[45] (net)     2   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[45] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[45] (net)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[45] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[45] (net)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U12/A2 (MUX21X2_RVT)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U12/Y (MUX21X2_RVT)   0.1606   4.2770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n337 (net)     1   0.0000   4.2770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]/D (SDFFX1_RVT)   0.0000   4.2770 f
  data arrival time                                                4.2770

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2734     0.6266
  data required time                                               0.6266
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6266
  data arrival time                                               -4.2770
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U297/A1 (XNOR2X2_RVT)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U297/Y (XNOR2X2_RVT)   0.1800   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1076 (net)     2   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U75/A3 (AO21X1_RVT)   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U75/Y (AO21X1_RVT)   0.0983   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1071 (net)     1   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1355/B0 (HADDX1_RVT)   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1355/SO (HADDX1_RVT)   0.2008   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1084 (net)     1   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1360/CI (FADDX1_RVT)   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1360/CO (FADDX1_RVT)   0.1742   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1087 (net)     1   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1361/CI (FADDX1_RVT)   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1361/S (FADDX1_RVT)   0.3113   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1160 (net)     1   0.0000   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1382/B (FADDX1_RVT)   0.0000   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1382/S (FADDX1_RVT)   0.2940   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1165 (net)     1   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1383/CI (FADDX1_RVT)   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1383/S (FADDX1_RVT)   0.3131   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1299 (net)     3   0.0000   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U76/A (INVX1_RVT)   0.0000   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U76/Y (INVX1_RVT)   0.0412   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n91 (net)     1   0.0000   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U326/A1 (AND2X1_RVT)   0.0000   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U326/Y (AND2X1_RVT)   0.1052   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n23 (net)     2   0.0000   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U325/A2 (OR2X1_RVT)   0.0000   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U325/Y (OR2X1_RVT)   0.1103   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n85 (net)     2   0.0000   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/A2 (OR2X1_RVT)   0.0000   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/Y (OR2X1_RVT)   0.1063   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A1 (OA21X1_RVT)   0.0000   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1441   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U67/A2 (AO21X1_RVT)   0.0000   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U67/Y (AO21X1_RVT)   0.1673   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1395 (net)     1   0.0000   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1460/A1 (XNOR2X2_RVT)   0.0000   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1460/Y (XNOR2X2_RVT)   0.1659   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1396 (net)     1   0.0000   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U303/A1 (AND2X1_RVT)   0.0000   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U303/Y (AND2X1_RVT)   0.1086   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[47] (net)     2   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[47] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[47] (net)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[47] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[47] (net)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U11/A2 (MUX21X2_RVT)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U11/Y (MUX21X2_RVT)   0.1606   4.2770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n339 (net)     1   0.0000   4.2770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]/D (SDFFX1_RVT)   0.0000   4.2770 f
  data arrival time                                                4.2770

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2734     0.6266
  data required time                                               0.6266
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6266
  data arrival time                                               -4.2770
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U297/A1 (XNOR2X2_RVT)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U297/Y (XNOR2X2_RVT)   0.1800   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1076 (net)     2   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U75/A3 (AO21X1_RVT)   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U75/Y (AO21X1_RVT)   0.0983   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1071 (net)     1   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1355/B0 (HADDX1_RVT)   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1355/SO (HADDX1_RVT)   0.2008   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1084 (net)     1   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1360/CI (FADDX1_RVT)   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1360/CO (FADDX1_RVT)   0.1742   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1087 (net)     1   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1361/CI (FADDX1_RVT)   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1361/S (FADDX1_RVT)   0.3113   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1160 (net)     1   0.0000   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1382/B (FADDX1_RVT)   0.0000   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1382/S (FADDX1_RVT)   0.2940   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1165 (net)     1   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1383/CI (FADDX1_RVT)   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1383/S (FADDX1_RVT)   0.3131   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1299 (net)     3   0.0000   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U76/A (INVX1_RVT)   0.0000   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U76/Y (INVX1_RVT)   0.0412   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n91 (net)     1   0.0000   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U326/A1 (AND2X1_RVT)   0.0000   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U326/Y (AND2X1_RVT)   0.1052   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n23 (net)     2   0.0000   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U325/A2 (OR2X1_RVT)   0.0000   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U325/Y (OR2X1_RVT)   0.1103   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n85 (net)     2   0.0000   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/A2 (OR2X1_RVT)   0.0000   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/Y (OR2X1_RVT)   0.1063   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A1 (OA21X1_RVT)   0.0000   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1441   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U65/A2 (AO21X1_RVT)   0.0000   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U65/Y (AO21X1_RVT)   0.1673   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1658 (net)     1   0.0000   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1556/A1 (XNOR2X2_RVT)   0.0000   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1556/Y (XNOR2X2_RVT)   0.1659   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1659 (net)     1   0.0000   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U305/A1 (AND2X1_RVT)   0.0000   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U305/Y (AND2X1_RVT)   0.1086   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[37] (net)     2   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[37] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[37] (net)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[37] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[37] (net)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U6/A2 (MUX21X2_RVT)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U6/Y (MUX21X2_RVT)   0.1606   4.2770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n329 (net)     1   0.0000   4.2770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/D (SDFFX1_RVT)   0.0000   4.2770 f
  data arrival time                                                4.2770

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2770
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U297/A1 (XNOR2X2_RVT)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U297/Y (XNOR2X2_RVT)   0.1800   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1076 (net)     2   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U75/A3 (AO21X1_RVT)   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U75/Y (AO21X1_RVT)   0.0983   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1071 (net)     1   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1355/B0 (HADDX1_RVT)   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1355/SO (HADDX1_RVT)   0.2008   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1084 (net)     1   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1360/CI (FADDX1_RVT)   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1360/CO (FADDX1_RVT)   0.1742   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1087 (net)     1   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1361/CI (FADDX1_RVT)   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1361/S (FADDX1_RVT)   0.3113   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1160 (net)     1   0.0000   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1382/B (FADDX1_RVT)   0.0000   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1382/S (FADDX1_RVT)   0.2940   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1165 (net)     1   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1383/CI (FADDX1_RVT)   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1383/S (FADDX1_RVT)   0.3131   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1299 (net)     3   0.0000   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U76/A (INVX1_RVT)   0.0000   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U76/Y (INVX1_RVT)   0.0412   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n91 (net)     1   0.0000   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U326/A1 (AND2X1_RVT)   0.0000   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U326/Y (AND2X1_RVT)   0.1052   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n23 (net)     2   0.0000   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U325/A2 (OR2X1_RVT)   0.0000   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U325/Y (OR2X1_RVT)   0.1103   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n85 (net)     2   0.0000   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/A2 (OR2X1_RVT)   0.0000   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/Y (OR2X1_RVT)   0.1063   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A1 (OA21X1_RVT)   0.0000   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1441   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U70/A2 (AO21X1_RVT)   0.0000   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U70/Y (AO21X1_RVT)   0.1673   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1671 (net)     1   0.0000   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1560/A1 (XNOR2X2_RVT)   0.0000   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1560/Y (XNOR2X2_RVT)   0.1659   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1672 (net)     1   0.0000   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U306/A1 (AND2X1_RVT)   0.0000   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U306/Y (AND2X1_RVT)   0.1086   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[38] (net)     2   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[38] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[38] (net)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[38] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[38] (net)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U9/A2 (MUX21X2_RVT)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U9/Y (MUX21X2_RVT)   0.1606   4.2770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n330 (net)     1   0.0000   4.2770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/D (SDFFX1_RVT)   0.0000   4.2770 f
  data arrival time                                                4.2770

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2770
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U297/A1 (XNOR2X2_RVT)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U297/Y (XNOR2X2_RVT)   0.1800   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1076 (net)     2   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U75/A3 (AO21X1_RVT)   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U75/Y (AO21X1_RVT)   0.0983   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1071 (net)     1   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1355/B0 (HADDX1_RVT)   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1355/SO (HADDX1_RVT)   0.2008   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1084 (net)     1   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1360/CI (FADDX1_RVT)   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1360/CO (FADDX1_RVT)   0.1742   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1087 (net)     1   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1361/CI (FADDX1_RVT)   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1361/S (FADDX1_RVT)   0.3113   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1160 (net)     1   0.0000   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1382/B (FADDX1_RVT)   0.0000   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1382/S (FADDX1_RVT)   0.2940   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1165 (net)     1   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1383/CI (FADDX1_RVT)   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1383/S (FADDX1_RVT)   0.3131   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1299 (net)     3   0.0000   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U76/A (INVX1_RVT)   0.0000   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U76/Y (INVX1_RVT)   0.0412   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n91 (net)     1   0.0000   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U326/A1 (AND2X1_RVT)   0.0000   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U326/Y (AND2X1_RVT)   0.1052   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n23 (net)     2   0.0000   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U325/A2 (OR2X1_RVT)   0.0000   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U325/Y (OR2X1_RVT)   0.1103   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n85 (net)     2   0.0000   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/A2 (OR2X1_RVT)   0.0000   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/Y (OR2X1_RVT)   0.1063   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A1 (OA21X1_RVT)   0.0000   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1441   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/A2 (AO21X1_RVT)   0.0000   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U64/Y (AO21X1_RVT)   0.1673   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1679 (net)     1   0.0000   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1563/A1 (XNOR2X2_RVT)   0.0000   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1563/Y (XNOR2X2_RVT)   0.1659   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1680 (net)     1   0.0000   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U307/A1 (AND2X1_RVT)   0.0000   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U307/Y (AND2X1_RVT)   0.1086   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[39] (net)     2   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[39] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[39] (net)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[39] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[39] (net)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U7/A2 (MUX21X2_RVT)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U7/Y (MUX21X2_RVT)   0.1606   4.2770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n331 (net)     1   0.0000   4.2770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/D (SDFFX1_RVT)   0.0000   4.2770 f
  data arrival time                                                4.2770

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2770
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[41]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U297/A1 (XNOR2X2_RVT)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U297/Y (XNOR2X2_RVT)   0.1800   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1076 (net)     2   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U75/A3 (AO21X1_RVT)   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U75/Y (AO21X1_RVT)   0.0983   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1071 (net)     1   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1355/B0 (HADDX1_RVT)   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1355/SO (HADDX1_RVT)   0.2008   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1084 (net)     1   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1360/CI (FADDX1_RVT)   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1360/CO (FADDX1_RVT)   0.1742   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1087 (net)     1   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1361/CI (FADDX1_RVT)   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1361/S (FADDX1_RVT)   0.3113   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1160 (net)     1   0.0000   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1382/B (FADDX1_RVT)   0.0000   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1382/S (FADDX1_RVT)   0.2940   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1165 (net)     1   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1383/CI (FADDX1_RVT)   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1383/S (FADDX1_RVT)   0.3131   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1299 (net)     3   0.0000   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U76/A (INVX1_RVT)   0.0000   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U76/Y (INVX1_RVT)   0.0412   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n91 (net)     1   0.0000   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U326/A1 (AND2X1_RVT)   0.0000   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U326/Y (AND2X1_RVT)   0.1052   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n23 (net)     2   0.0000   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U325/A2 (OR2X1_RVT)   0.0000   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U325/Y (OR2X1_RVT)   0.1103   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n85 (net)     2   0.0000   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/A2 (OR2X1_RVT)   0.0000   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/Y (OR2X1_RVT)   0.1063   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A1 (OA21X1_RVT)   0.0000   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1441   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/A (INVX2_RVT)   0.0000   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U77/Y (INVX2_RVT)   0.0913   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n13 (net)     9   0.0000   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U69/A2 (AO21X1_RVT)   0.0000   3.6746 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U69/Y (AO21X1_RVT)   0.1673   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1689 (net)     1   0.0000   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1566/A1 (XNOR2X2_RVT)   0.0000   3.8419 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1566/Y (XNOR2X2_RVT)   0.1659   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1690 (net)     1   0.0000   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U308/A1 (AND2X1_RVT)   0.0000   4.0078 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U308/Y (AND2X1_RVT)   0.1086   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[40] (net)     2   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[40] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[40] (net)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[40] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[40] (net)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U8/A2 (MUX21X2_RVT)   0.0000   4.1164 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U8/Y (MUX21X2_RVT)   0.1606   4.2770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n332 (net)     1   0.0000   4.2770 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[41]/D (SDFFX1_RVT)   0.0000   4.2770 f
  data arrival time                                                4.2770

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[41]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2770
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6503


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[29]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1538/A1 (OA21X1_RVT)   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1538/Y (OA21X1_RVT)   0.1982   3.7831 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1608 (net)     1   0.0000   3.7831 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1539/A1 (XNOR2X2_RVT)   0.0000   3.7831 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1539/Y (XNOR2X2_RVT)   0.1624   3.9456 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1609 (net)     1   0.0000   3.9456 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1540/A1 (MUX21X2_RVT)   0.0000   3.9456 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1540/Y (MUX21X2_RVT)   0.1770   4.1226 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[28] (net)     2   0.0000   4.1226 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[28] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1226 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[28] (net)   0.0000   4.1226 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[28] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1226 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[28] (net)   0.0000   4.1226 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U128/A1 (AO21X1_RVT)   0.0000   4.1226 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U128/Y (AO21X1_RVT)   0.1607   4.2833 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n260 (net)     1   0.0000   4.2833 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[29]/D (SDFFX1_RVT)   0.0000   4.2833 f
  data arrival time                                                4.2833

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[29]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2622     0.6378
  data required time                                               0.6378
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6378
  data arrival time                                               -4.2833
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6455


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[29]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1538/A1 (OA21X1_RVT)   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1538/Y (OA21X1_RVT)   0.1982   3.7831 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1608 (net)     1   0.0000   3.7831 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1539/A1 (XNOR2X2_RVT)   0.0000   3.7831 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1539/Y (XNOR2X2_RVT)   0.1624   3.9456 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1609 (net)     1   0.0000   3.9456 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1540/A1 (MUX21X2_RVT)   0.0000   3.9456 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1540/Y (MUX21X2_RVT)   0.1770   4.1226 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[28] (net)     2   0.0000   4.1226 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[28] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1226 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[28] (net)   0.0000   4.1226 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[28] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1226 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[28] (net)   0.0000   4.1226 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U86/A1 (AO21X1_RVT)   0.0000   4.1226 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U86/Y (AO21X1_RVT)   0.1607   4.2833 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n320 (net)     1   0.0000   4.2833 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[29]/D (SDFFX1_RVT)   0.0000   4.2833 f
  data arrival time                                                4.2833

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[29]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2617     0.6383
  data required time                                               0.6383
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6383
  data arrival time                                               -4.2833
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6450


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[29]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U42/A2 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U42/Y (OR2X2_RVT)   0.1336   0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n117 (net)    13   0.0000    0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A2 (OA22X1_RVT)   0.0000   0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1525   0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1538/A1 (OA21X1_RVT)   0.0000   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1538/Y (OA21X1_RVT)   0.1982   3.7819 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1608 (net)     1   0.0000   3.7819 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1539/A1 (XNOR2X2_RVT)   0.0000   3.7819 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1539/Y (XNOR2X2_RVT)   0.1624   3.9444 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1609 (net)     1   0.0000   3.9444 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1540/A1 (MUX21X2_RVT)   0.0000   3.9444 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1540/Y (MUX21X2_RVT)   0.1770   4.1214 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[28] (net)     2   0.0000   4.1214 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[28] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1214 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[28] (net)   0.0000   4.1214 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[28] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1214 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[28] (net)   0.0000   4.1214 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U128/A1 (AO21X1_RVT)   0.0000   4.1214 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U128/Y (AO21X1_RVT)   0.1607   4.2821 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n260 (net)     1   0.0000   4.2821 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[29]/D (SDFFX1_RVT)   0.0000   4.2821 f
  data arrival time                                                4.2821

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[29]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2622     0.6378
  data required time                                               0.6378
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6378
  data arrival time                                               -4.2821
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6443


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[29]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]/Q (SDFFARX1_RVT)   0.3642   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[0] (net)     3   0.0000   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U11/A2 (AND2X1_RVT)   0.0000   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U11/Y (AND2X1_RVT)   0.1176   0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n16 (net)     2   0.0000     0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U10/A (INVX1_RVT)   0.0000   0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U10/Y (INVX1_RVT)   0.0361   0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n4 (net)     1    0.0000     0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U41/A2 (OR2X2_RVT)   0.0000   0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U41/Y (OR2X2_RVT)   0.1492   0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n111 (net)    16   0.0000    0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U174/A4 (OA22X1_RVT)   0.0000   0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U174/Y (OA22X1_RVT)   0.1469   0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n121 (net)     1   0.0000    0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A1 (NAND4X0_RVT)   0.0000   0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.0807   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1079   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0328   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1798   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0946   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1861   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4960 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5943 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7952 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9694 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2807 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5747 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8783 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9672 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1240 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2661 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3964 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1538/A1 (OA21X1_RVT)   0.0000   3.5836 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1538/Y (OA21X1_RVT)   0.1982   3.7818 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1608 (net)     1   0.0000   3.7818 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1539/A1 (XNOR2X2_RVT)   0.0000   3.7818 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1539/Y (XNOR2X2_RVT)   0.1624   3.9442 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1609 (net)     1   0.0000   3.9442 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1540/A1 (MUX21X2_RVT)   0.0000   3.9442 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1540/Y (MUX21X2_RVT)   0.1770   4.1213 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[28] (net)     2   0.0000   4.1213 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[28] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1213 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[28] (net)   0.0000   4.1213 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[28] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1213 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[28] (net)   0.0000   4.1213 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U128/A1 (AO21X1_RVT)   0.0000   4.1213 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U128/Y (AO21X1_RVT)   0.1607   4.2820 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n260 (net)     1   0.0000   4.2820 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[29]/D (SDFFX1_RVT)   0.0000   4.2820 f
  data arrival time                                                4.2820

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[29]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2622     0.6378
  data required time                                               0.6378
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6378
  data arrival time                                               -4.2820
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6442


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[29]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U297/A1 (XNOR2X2_RVT)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U297/Y (XNOR2X2_RVT)   0.1800   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1076 (net)     2   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U75/A3 (AO21X1_RVT)   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U75/Y (AO21X1_RVT)   0.0983   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1071 (net)     1   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1355/B0 (HADDX1_RVT)   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1355/SO (HADDX1_RVT)   0.2008   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1084 (net)     1   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1360/CI (FADDX1_RVT)   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1360/CO (FADDX1_RVT)   0.1742   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1087 (net)     1   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1361/CI (FADDX1_RVT)   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1361/S (FADDX1_RVT)   0.3113   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1160 (net)     1   0.0000   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1382/B (FADDX1_RVT)   0.0000   2.2821 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1382/S (FADDX1_RVT)   0.2940   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1165 (net)     1   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1383/CI (FADDX1_RVT)   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1383/S (FADDX1_RVT)   0.3131   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1299 (net)     3   0.0000   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U76/A (INVX1_RVT)   0.0000   2.8892 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U76/Y (INVX1_RVT)   0.0412   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n91 (net)     1   0.0000   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U326/A1 (AND2X1_RVT)   0.0000   2.9304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U326/Y (AND2X1_RVT)   0.1052   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n23 (net)     2   0.0000   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U325/A2 (OR2X1_RVT)   0.0000   3.0355 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U325/Y (OR2X1_RVT)   0.1103   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n85 (net)     2   0.0000   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/A2 (OR2X1_RVT)   0.0000   3.1458 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/Y (OR2X1_RVT)   0.1063   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A1 (OA21X1_RVT)   0.0000   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1441   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1538/A1 (OA21X1_RVT)   0.0000   3.5834 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1538/Y (OA21X1_RVT)   0.1982   3.7816 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1608 (net)     1   0.0000   3.7816 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1539/A1 (XNOR2X2_RVT)   0.0000   3.7816 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1539/Y (XNOR2X2_RVT)   0.1624   3.9440 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1609 (net)     1   0.0000   3.9440 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1540/A1 (MUX21X2_RVT)   0.0000   3.9440 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1540/Y (MUX21X2_RVT)   0.1770   4.1211 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[28] (net)     2   0.0000   4.1211 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[28] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1211 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[28] (net)   0.0000   4.1211 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[28] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1211 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[28] (net)   0.0000   4.1211 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U128/A1 (AO21X1_RVT)   0.0000   4.1211 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U128/Y (AO21X1_RVT)   0.1607   4.2818 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n260 (net)     1   0.0000   4.2818 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[29]/D (SDFFX1_RVT)   0.0000   4.2818 f
  data arrival time                                                4.2818

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[29]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2622     0.6378
  data required time                                               0.6378
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6378
  data arrival time                                               -4.2818
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6440


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[42]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1567/A (INVX1_RVT)   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1567/Y (INVX1_RVT)   0.0926   3.6775 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)     4   0.0000   3.6775 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1569/A1 (AO21X1_RVT)   0.0000   3.6775 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1569/Y (AO21X1_RVT)   0.1580   3.8355 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1696 (net)     1   0.0000   3.8355 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1571/A1 (XNOR2X2_RVT)   0.0000   3.8355 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1571/Y (XNOR2X2_RVT)   0.1660   4.0015 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1697 (net)     1   0.0000   4.0015 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1572/A1 (AND2X1_RVT)   0.0000   4.0015 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1572/Y (AND2X1_RVT)   0.1086   4.1101 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[41] (net)     2   0.0000   4.1101 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[41] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1101 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[41] (net)   0.0000   4.1101 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[41] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1101 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[41] (net)   0.0000   4.1101 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U16/A2 (MUX21X2_RVT)   0.0000   4.1101 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U16/Y (MUX21X2_RVT)   0.1606   4.2706 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n333 (net)     1   0.0000   4.2706 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[42]/D (SDFFX1_RVT)   0.0000   4.2706 f
  data arrival time                                                4.2706

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[42]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2706
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6440


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[43]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1567/A (INVX1_RVT)   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1567/Y (INVX1_RVT)   0.0926   3.6775 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)     4   0.0000   3.6775 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1576/A1 (AO21X1_RVT)   0.0000   3.6775 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1576/Y (AO21X1_RVT)   0.1580   3.8355 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1713 (net)     1   0.0000   3.8355 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1578/A1 (XNOR2X2_RVT)   0.0000   3.8355 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1578/Y (XNOR2X2_RVT)   0.1660   4.0015 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1714 (net)     1   0.0000   4.0015 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1579/A1 (AND2X1_RVT)   0.0000   4.0015 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1579/Y (AND2X1_RVT)   0.1086   4.1101 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[42] (net)     2   0.0000   4.1101 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[42] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1101 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[42] (net)   0.0000   4.1101 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[42] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1101 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[42] (net)   0.0000   4.1101 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U17/A2 (MUX21X2_RVT)   0.0000   4.1101 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U17/Y (MUX21X2_RVT)   0.1606   4.2706 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n334 (net)     1   0.0000   4.2706 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[43]/D (SDFFX1_RVT)   0.0000   4.2706 f
  data arrival time                                                4.2706

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[43]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2706
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6440


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[44]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/A1 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U236/Y (OR2X2_RVT)   0.1515   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n116 (net)    15   0.0000    0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A4 (OA22X1_RVT)   0.0000   0.6494 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1359   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7853 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9045 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0366 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0798 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2473 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3173 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4973 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5957 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9707 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2820 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5761 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8796 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9685 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1254 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2675 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3977 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1567/A (INVX1_RVT)   0.0000   3.5849 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1567/Y (INVX1_RVT)   0.0926   3.6775 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1731 (net)     4   0.0000   3.6775 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1581/A1 (AO21X1_RVT)   0.0000   3.6775 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1581/Y (AO21X1_RVT)   0.1580   3.8355 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1721 (net)     1   0.0000   3.8355 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1583/A1 (XNOR2X2_RVT)   0.0000   3.8355 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1583/Y (XNOR2X2_RVT)   0.1660   4.0015 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1722 (net)     1   0.0000   4.0015 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1584/A1 (AND2X1_RVT)   0.0000   4.0015 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1584/Y (AND2X1_RVT)   0.1086   4.1101 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[43] (net)     2   0.0000   4.1101 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[43] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1101 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[43] (net)   0.0000   4.1101 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[43] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1101 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[43] (net)   0.0000   4.1101 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U18/A2 (MUX21X2_RVT)   0.0000   4.1101 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U18/Y (MUX21X2_RVT)   0.1606   4.2706 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n335 (net)     1   0.0000   4.2706 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[44]/D (SDFFX1_RVT)   0.0000   4.2706 f
  data arrival time                                                4.2706

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[44]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2733     0.6267
  data required time                                               0.6267
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6267
  data arrival time                                               -4.2706
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6440


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[29]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]/Q (SDFFARX1_RVT)   0.3642   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[0] (net)     3   0.0000   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U11/A2 (AND2X1_RVT)   0.0000   0.3642 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U11/Y (AND2X1_RVT)   0.1176   0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n16 (net)     2   0.0000     0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U10/A (INVX1_RVT)   0.0000   0.4818 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U10/Y (INVX1_RVT)   0.0361   0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n4 (net)     1    0.0000     0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U41/A2 (OR2X2_RVT)   0.0000   0.5179 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U41/Y (OR2X2_RVT)   0.1492   0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n111 (net)    16   0.0000    0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U174/A4 (OA22X1_RVT)   0.0000   0.6671 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U174/Y (OA22X1_RVT)   0.1469   0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n121 (net)     1   0.0000    0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A1 (NAND4X0_RVT)   0.0000   0.8140 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.0807   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.8947 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1079   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0027 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0328   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1798   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2153 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0946   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/A2 (XNOR2X1_RVT)   0.0000   1.3099 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U670/Y (XNOR2X1_RVT)   0.2437   1.5536 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n665 (net)     2   0.0000   1.5536 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U73/A3 (AO21X1_RVT)   0.0000   1.5536 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U73/Y (AO21X1_RVT)   0.1040   1.6577 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n621 (net)     1   0.0000   1.6577 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/B0 (HADDX1_RVT)   0.0000   1.6577 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1110/SO (HADDX1_RVT)   0.2008   1.8585 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n674 (net)     1   0.0000   1.8585 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CI (FADDX1_RVT)   0.0000   1.8585 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1135/CO (FADDX1_RVT)   0.1742   2.0327 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n659 (net)     1   0.0000   2.0327 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/CI (FADDX1_RVT)   0.0000   2.0327 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1130/S (FADDX1_RVT)   0.3113   2.3441 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1109 (net)     1   0.0000   2.3441 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/B (FADDX1_RVT)   0.0000   2.3441 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1368/CO (FADDX1_RVT)   0.2110   2.5551 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1116 (net)     2   0.0000   2.5551 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U300/A1 (XOR3X2_RVT)   0.0000   2.5551 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U300/Y (XOR3X2_RVT)   0.3079   2.8630 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1303 (net)     2   0.0000   2.8630 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U763/A (INVX2_RVT)   0.0000   2.8630 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U763/Y (INVX2_RVT)   0.0338   2.8968 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n104 (net)     1   0.0000   2.8968 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/A1 (AND2X1_RVT)   0.0000   2.8968 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U301/Y (AND2X1_RVT)   0.1069   3.0037 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1598 (net)     3   0.0000   3.0037 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U63/A1 (OR2X1_RVT)   0.0000   3.0037 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U63/Y (OR2X1_RVT)   0.1268   3.1304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n108 (net)     2   0.0000   3.1304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/A1 (OR2X1_RVT)   0.0000   3.1304 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U729/Y (OR2X1_RVT)   0.1217   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1306 (net)     2   0.0000   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A1 (OA21X1_RVT)   0.0000   3.2521 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1441   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3962 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5833 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5833 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1538/A1 (OA21X1_RVT)   0.0000   3.5833 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1538/Y (OA21X1_RVT)   0.1982   3.7816 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1608 (net)     1   0.0000   3.7816 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1539/A1 (XNOR2X2_RVT)   0.0000   3.7816 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1539/Y (XNOR2X2_RVT)   0.1624   3.9440 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1609 (net)     1   0.0000   3.9440 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1540/A1 (MUX21X2_RVT)   0.0000   3.9440 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1540/Y (MUX21X2_RVT)   0.1770   4.1210 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[28] (net)     2   0.0000   4.1210 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[28] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1210 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[28] (net)   0.0000   4.1210 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[28] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1210 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[28] (net)   0.0000   4.1210 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U128/A1 (AO21X1_RVT)   0.0000   4.1210 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U128/Y (AO21X1_RVT)   0.1607   4.2818 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n260 (net)     1   0.0000   4.2818 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[29]/D (SDFFX1_RVT)   0.0000   4.2818 f
  data arrival time                                                4.2818

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[29]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2622     0.6378
  data required time                                               0.6378
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6378
  data arrival time                                               -4.2818
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6440


  Startpoint: u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Endpoint: u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[29]
            (rising edge-triggered flip-flop clocked by nvdla_core_clk)
  Path Group: nvdla_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_partition_p 280000              saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_core  70000                 saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
  NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock nvdla_core_clk (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/CLK (SDFFARX1_RVT)   0.0000   0.0000 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/Q (SDFFARX1_RVT)   0.3786   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt[2] (net)     5   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/A2 (OR2X2_RVT)   0.0000   0.3786 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U17/Y (OR2X2_RVT)   0.1194   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n35 (net)     2   0.0000     0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U42/A2 (OR2X2_RVT)   0.0000   0.4979 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U42/Y (OR2X2_RVT)   0.1336   0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n117 (net)    13   0.0000    0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/A2 (OA22X1_RVT)   0.0000   0.6316 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U273/Y (OA22X1_RVT)   0.1525   0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/n118 (net)     1   0.0000    0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/A4 (NAND4X0_RVT)   0.0000   0.7841 r
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/U274/Y (NAND4X0_RVT)   0.1192   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (net)     1   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/out_data[15] (NV_NVDLA_SDP_RDMA_pack_128_1_16_1)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/bn_mul_in_pd[15] (net)          0.0000     0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (NV_NVDLA_SDP_HLS_x2_int)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/chn_mul_op[15] (net)       0.0000     0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (NV_NVDLA_SDP_HLS_X_int_mul_0)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/chn_mul_op[15] (net)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_in[15] (net)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/A1 (AND2X1_RVT)   0.0000   0.9033 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/U64/Y (AND2X1_RVT)   0.1321   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (net)     1   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_sync2data/data1_out[15] (NV_NVDLA_SDP_HLS_sync2data_16_33_0)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_op_sync[15] (net)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/A (INVX1_RVT)   0.0000   1.0354 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U49/Y (INVX1_RVT)   0.0432   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n4 (net)     1   0.0000   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/A2 (MUX21X2_RVT)   0.0000   1.0786 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U48/Y (MUX21X2_RVT)   0.1675   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n19 (net)     1   0.0000   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/A (INVX4_RVT)   0.0000   1.2461 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/U62/Y (INVX4_RVT)   0.0700   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/n59 (net)    11   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/op_in[15] (net)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/A1 (XNOR2X2_RVT)   0.0000   1.3161 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U732/Y (XNOR2X2_RVT)   0.1800   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n817 (net)     2   0.0000   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/A3 (AO21X1_RVT)   0.0000   1.4961 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U72/Y (AO21X1_RVT)   0.0983   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1182 (net)     1   0.0000   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/B0 (HADDX1_RVT)   0.0000   1.5944 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1386/SO (HADDX1_RVT)   0.2008   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1242 (net)     1   0.0000   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CI (FADDX1_RVT)   0.0000   1.7953 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1402/CO (FADDX1_RVT)   0.1742   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1254 (net)     1   0.0000   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/CI (FADDX1_RVT)   0.0000   1.9695 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1406/S (FADDX1_RVT)   0.3113   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1249 (net)     1   0.0000   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/B (FADDX1_RVT)   0.0000   2.2808 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1404/S (FADDX1_RVT)   0.2940   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1263 (net)     1   0.0000   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/CI (FADDX1_RVT)   0.0000   2.5748 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1410/S (FADDX1_RVT)   0.3035   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1288 (net)     2   0.0000   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/A1 (NAND2X0_RVT)   0.0000   2.8784 r
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U686/Y (NAND2X0_RVT)   0.0889   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n126 (net)     3   0.0000   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/A2 (OA21X1_RVT)   0.0000   2.9673 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U755/Y (OA21X1_RVT)   0.1568   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1555 (net)     2   0.0000   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/A2 (OA21X1_RVT)   0.0000   3.1242 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U74/Y (OA21X1_RVT)   0.1421   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n29 (net)     2   0.0000   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/A2 (OA21X1_RVT)   0.0000   3.2663 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U62/Y (OA21X1_RVT)   0.1303   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1307 (net)     1   0.0000   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/A3 (OA21X2_RVT)   0.0000   3.3965 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U78/Y (OA21X2_RVT)   0.1872   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1698 (net)    11   0.0000   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1538/A1 (OA21X1_RVT)   0.0000   3.5837 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1538/Y (OA21X1_RVT)   0.1982   3.7819 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1608 (net)     1   0.0000   3.7819 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1539/A1 (XNOR2X2_RVT)   0.0000   3.7819 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1539/Y (XNOR2X2_RVT)   0.1624   3.9444 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/n1609 (net)     1   0.0000   3.9444 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1540/A1 (MUX21X2_RVT)   0.0000   3.9444 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/U1540/Y (MUX21X2_RVT)   0.1770   4.1214 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[28] (net)     2   0.0000   4.1214 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out[28] (NV_NVDLA_SDP_HLS_prelu_33_16_49_0)   0.0000   4.1214 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/mul_prelu_out[28] (net)   0.0000   4.1214 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[28] (NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0)   0.0000   4.1214 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_prelu_out[28] (net)   0.0000   4.1214 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U86/A1 (AO21X1_RVT)   0.0000   4.1214 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/U86/Y (AO21X1_RVT)   0.1607   4.2821 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/n320 (net)     1   0.0000   4.2821 f
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[29]/D (SDFFX1_RVT)   0.0000   4.2821 f
  data arrival time                                                4.2821

  clock nvdla_core_clk (rise edge)                      0.9000     0.9000
  clock network delay (ideal)                           0.0000     0.9000
  u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[29]/CLK (SDFFX1_RVT)   0.0000   0.9000 r
  library setup time                                   -0.2617     0.6383
  data required time                                               0.6383
  -----------------------------------------------------------------------------------------------
  data required time                                               0.6383
  data arrival time                                               -4.2821
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                -3.6438


1
 
****************************************
Report : constraint
        -all_violators
Design : NV_NVDLA_partition_p
Version: T-2022.03-SP3
Date   : Tue May  6 22:13:08 2025
****************************************


   max_delay/setup ('nvdla_core_clk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]/D   0.6266   4.2785 f  -3.6519 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/D   0.6266   4.2785 f  -3.6519 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]/D   0.6266   4.2785 f  -3.6519 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]/D   0.6266   4.2785 f  -3.6519 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/D   0.6267   4.2785 f  -3.6518 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/D   0.6267   4.2785 f  -3.6518 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/D   0.6267   4.2785 f  -3.6518 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[41]/D   0.6267   4.2785 f  -3.6518 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[29]/D   0.6378   4.2833 f  -3.6455 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[29]/D   0.6383   4.2833 f  -3.6450 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[42]/D   0.6267   4.2706 f  -3.6440 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[43]/D   0.6267   4.2706 f  -3.6440 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[44]/D   0.6267   4.2706 f  -3.6440 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[45]/D   0.6267   4.2690 f  -3.6424 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[48]/D   0.6378   4.2799 f  -3.6421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[48]/D   0.6382   4.2799 f  -3.6417 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[32]/D   0.6378   4.2780 f  -3.6402 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[32]/D   0.6383   4.2780 f  -3.6397 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[33]/D   0.6267   4.2656 f  -3.6389 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[34]/D   0.6267   4.2656 f  -3.6389 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[43]/D   0.6378   4.2767 f  -3.6389 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[46]/D   0.6378   4.2767 f  -3.6389 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[43]/D   0.6382   4.2767 f  -3.6385 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[46]/D   0.6382   4.2767 f  -3.6385 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[42]/D   0.6267   4.2648 f  -3.6381 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[36]/D   0.6267   4.2647 f  -3.6381 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[25]/D   0.6383   4.2763 f  -3.6380 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[28]/D   0.6383   4.2762 f  -3.6379 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[31]/D   0.6378   4.2731 f  -3.6353 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[31]/D   0.6383   4.2731 f  -3.6348 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[36]/D   0.6266   4.2589 f  -3.6324 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[35]/D   0.6266   4.2589 f  -3.6323 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[30]/D   0.6378   4.2694 f  -3.6316 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[30]/D   0.6383   4.2694 f  -3.6311 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[29]/D   0.6378   4.2673 f  -3.6295 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[31]/D   0.6378   4.2673 f  -3.6295 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[30]/D   0.6378   4.2672 f  -3.6294 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[32]/D   0.6378   4.2672 f  -3.6294 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[29]/D   0.6382   4.2673 f  -3.6291 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[31]/D   0.6382   4.2673 f  -3.6291 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[30]/D   0.6382   4.2672 f  -3.6290 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[32]/D   0.6382   4.2672 f  -3.6290 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[37]/D   0.6267   4.2548 f  -3.6281 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[38]/D   0.6267   4.2548 f  -3.6281 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[39]/D   0.6267   4.2548 f  -3.6281 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[40]/D   0.6267   4.2548 f  -3.6281 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[41]/D   0.6267   4.2548 f  -3.6281 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[44]/D   0.6267   4.2548 f  -3.6281 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[37]/D   0.6383   4.2656 f  -3.6273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[38]/D   0.6383   4.2656 f  -3.6273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[39]/D   0.6383   4.2656 f  -3.6273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[40]/D   0.6383   4.2656 f  -3.6273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[41]/D   0.6383   4.2656 f  -3.6273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[46]/D   0.6383   4.2656 f  -3.6273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[47]/D   0.6383   4.2656 f  -3.6273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[48]/D   0.6383   4.2656 f  -3.6273 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[25]/D   0.6261   4.2529 f  -3.6268 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[26]/D   0.6261   4.2529 f  -3.6268 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[45]/D   0.6383   4.2582 f  -3.6199 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[42]/D   0.6383   4.2578 f  -3.6195 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[43]/D   0.6383   4.2578 f  -3.6195 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[44]/D   0.6383   4.2578 f  -3.6195 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[21]/D   0.6383   4.2575 f  -3.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[22]/D   0.6383   4.2575 f  -3.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[23]/D   0.6383   4.2575 f  -3.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[24]/D   0.6383   4.2575 f  -3.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[45]/D   0.6383   4.2565 f  -3.6182 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[45]/D   0.6338   4.2514 f  -3.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[28]/D   0.6261   4.2412 f  -3.6151 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[25]/D   0.6261   4.2412 f  -3.6151 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[27]/D   0.6266   4.2413 f  -3.6147 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[42]/D   0.6383   4.2523 f  -3.6140 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[36]/D   0.6383   4.2522 f  -3.6139 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[47]/D   0.6267   4.2385 f  -3.6118 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[27]/D   0.6267   4.2352 f  -3.6085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[33]/D   0.6378   4.2461 f  -3.6083 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[34]/D   0.6378   4.2461 f  -3.6083 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[36]/D   0.6383   4.2461 f  -3.6078 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[35]/D   0.6383   4.2461 f  -3.6077 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[37]/D   0.6383   4.2423 f  -3.6040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[38]/D   0.6383   4.2423 f  -3.6040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[39]/D   0.6383   4.2423 f  -3.6040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[40]/D   0.6383   4.2423 f  -3.6040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[41]/D   0.6383   4.2423 f  -3.6040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[44]/D   0.6383   4.2423 f  -3.6040 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[33]/D   0.6261   4.2233 f  -3.5972 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[34]/D   0.6261   4.2233 f  -3.5972 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[22]/D   0.6261   4.2224 f  -3.5963 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[21]/D   0.6261   4.2224 f  -3.5963 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[23]/D   0.6261   4.2224 f  -3.5963 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[24]/D   0.6261   4.2224 f  -3.5963 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[25]/D   0.6378   4.2315 f  -3.5937 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[26]/D   0.6378   4.2315 f  -3.5937 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[27]/D   0.6378   4.2280 f  -3.5902 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[47]/D   0.6383   4.2260 f  -3.5877 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[27]/D   0.6378   4.2219 f  -3.5841 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[26]/D   0.6261   4.2097 f  -3.5837 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[35]/D   0.6267   4.2062 f  -3.5795 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[24]/D   0.6383   4.1978 f  -3.5595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[21]/D   0.6383   4.1975 f  -3.5592 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[23]/D   0.6383   4.1975 f  -3.5592 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[22]/D   0.6383   4.1974 f  -3.5591 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[33]/D   0.6378   4.1954 f  -3.5576 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[34]/D   0.6378   4.1954 f  -3.5576 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[28]/D   0.6383   4.1935 f  -3.5552 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[26]/D   0.6378   4.1883 f  -3.5505 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[35]/D   0.6378   4.1867 f  -3.5489 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[49]/D   0.6261   4.1739 f  -3.5478 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[24]/D   0.6261   4.1628 f  -3.5367 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[21]/D   0.6261   4.1626 f  -3.5365 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[23]/D   0.6261   4.1625 f  -3.5365 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[22]/D   0.6261   4.1625 f  -3.5364 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[28]/D   0.6261   4.1617 f  -3.5356 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[19]/D   0.6383   4.1541 f  -3.5158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[17]/D   0.6383   4.1541 f  -3.5158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[18]/D   0.6383   4.1541 f  -3.5158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[49]/D   0.6378   4.1460 f  -3.5082 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[19]/D   0.6261   4.1190 f  -3.4930 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[17]/D   0.6261   4.1190 f  -3.4930 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[18]/D   0.6261   4.1190 f  -3.4930 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[20]/D   0.6383   4.1250 f  -3.4867 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[49]/D   0.6261   4.1053 f  -3.4792 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[20]/D   0.6261   4.0899 f  -3.4638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1483   3.6118 f  -3.4635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1483   3.6118 f  -3.4635 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[20]/D   0.6383   4.1001 f  -3.4618 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[19]/D   0.6383   4.1000 f  -3.4617 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[17]/D   0.6383   4.1000 f  -3.4617 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[18]/D   0.6383   4.1000 f  -3.4617 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[49]/D   0.6378   4.0778 f  -3.4399 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[41]/D   0.6261   4.0653 f  -3.4392 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[44]/D   0.6261   4.0653 f  -3.4392 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[46]/D   0.6261   4.0653 f  -3.4392 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[40]/D   0.6261   4.0653 f  -3.4392 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[42]/D   0.6261   4.0653 f  -3.4392 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[43]/D   0.6261   4.0653 f  -3.4392 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[45]/D   0.6261   4.0653 f  -3.4392 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[47]/D   0.6261   4.0653 f  -3.4392 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[20]/D   0.6261   4.0651 f  -3.4390 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[19]/D   0.6261   4.0650 f  -3.4389 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[17]/D   0.6261   4.0650 f  -3.4389 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[18]/D   0.6261   4.0650 f  -3.4389 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[41]/D   0.6356   4.0669 f  -3.4313 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[40]/D   0.6356   4.0669 f  -3.4313 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[44]/D   0.6358   4.0669 f  -3.4310 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[46]/D   0.6358   4.0669 f  -3.4310 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[42]/D   0.6358   4.0669 f  -3.4310 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[47]/D   0.6358   4.0669 f  -3.4310 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[43]/D   0.6358   4.0669 f  -3.4310 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[45]/D   0.6358   4.0669 f  -3.4310 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[16]/D   0.6423   4.0645 f  -3.4223 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[15]/D   0.6423   4.0427 f  -3.4005 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[13]/D   0.6423   4.0382 f  -3.3960 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[15]/D   0.6423   4.0318 f  -3.3895 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[14]/D   0.6423   4.0183 f  -3.3761 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[16]/D   0.6423   4.0010 f  -3.3587 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1305   3.4770 f  -3.3466 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[28]/D   0.6412   3.9872 f  -3.3460 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[25]/D   0.6407   3.9842 f  -3.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[26]/D   0.6407   3.9842 f  -3.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[27]/D   0.6407   3.9842 f  -3.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[28]/D   0.6412   3.9842 f  -3.3430 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[29]/D   0.6412   3.9842 f  -3.3430 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[30]/D   0.6412   3.9842 f  -3.3430 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[29]/D   0.6412   3.9821 f  -3.3409 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[30]/D   0.6412   3.9821 f  -3.3409 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[31]/D   0.6412   3.9821 f  -3.3409 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[31]/D   0.6412   3.9803 f  -3.3392 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[25]/D   0.6408   3.9758 f  -3.3350 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[26]/D   0.6408   3.9758 f  -3.3350 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[27]/D   0.6408   3.9758 f  -3.3350 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[14]/D   0.6412   3.9719 f  -3.3307 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[15]/D   0.6412   3.9719 f  -3.3307 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[16]/D   0.6412   3.9719 f  -3.3307 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[17]/D   0.6412   3.9719 f  -3.3307 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[18]/D   0.6412   3.9719 f  -3.3307 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[19]/D   0.6412   3.9719 f  -3.3307 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[20]/D   0.6412   3.9719 f  -3.3307 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[21]/D   0.6412   3.9719 f  -3.3307 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[22]/D   0.6412   3.9719 f  -3.3307 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[23]/D   0.6412   3.9719 f  -3.3307 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[24]/D   0.6412   3.9719 f  -3.3307 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[13]/D   0.6412   3.9695 f  -3.3283 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[14]/D   0.6412   3.9617 f  -3.3205 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[16]/D   0.6261   3.9345 f  -3.3084 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[13]/D   0.6423   3.9421 f  -3.2998 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[14]/D   0.6423   3.9421 f  -3.2998 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[13]/D   0.6261   3.9165 f  -3.2904 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[4]/D   0.6408   3.9294 f  -3.2885 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[6]/D   0.6408   3.9294 f  -3.2885 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[8]/D   0.6408   3.9294 f  -3.2885 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[10]/D   0.6408   3.9294 f  -3.2885 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[15]/D   0.6261   3.9136 f  -3.2875 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[20]/D   0.6412   3.9280 f  -3.2868 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[21]/D   0.6412   3.9280 f  -3.2868 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[22]/D   0.6412   3.9280 f  -3.2868 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[23]/D   0.6412   3.9280 f  -3.2868 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[24]/D   0.6412   3.9280 f  -3.2868 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[12]/D   0.6423   3.9269 f  -3.2847 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[9]/D   0.6383   3.9227 f  -3.2843 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[12]/D   0.6407   3.9245 f  -3.2838 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1288   3.4113 f  -3.2825 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[8]/D   0.6383   3.9159 f  -3.2776 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[15]/D   0.6261   3.9026 f  -3.2766 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[13]/D   0.6412   3.9116 f  -3.2704 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[12]/D   0.6408   3.9112 f  -3.2704 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[19]/D   0.6412   3.9115 f  -3.2704 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[18]/D   0.6412   3.9113 f  -3.2701 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[16]/D   0.6412   3.9112 f  -3.2700 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[15]/D   0.6412   3.9111 f  -3.2699 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[17]/D   0.6412   3.9111 f  -3.2699 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[35]/D   0.6261   3.8913 f  -3.2652 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[36]/D   0.6261   3.8911 f  -3.2650 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[37]/D   0.6261   3.8911 f  -3.2650 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[34]/D   0.6261   3.8911 f  -3.2650 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[38]/D   0.6261   3.8911 f  -3.2650 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[32]/D   0.6261   3.8909 f  -3.2648 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[33]/D   0.6261   3.8909 f  -3.2648 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[14]/D   0.6261   3.8892 f  -3.2631 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[35]/D   0.6358   3.8929 f  -3.2570 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[36]/D   0.6358   3.8927 f  -3.2568 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[37]/D   0.6358   3.8927 f  -3.2568 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[34]/D   0.6358   3.8926 f  -3.2568 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[38]/D   0.6358   3.8926 f  -3.2568 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[32]/D   0.6358   3.8925 f  -3.2566 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[33]/D   0.6358   3.8925 f  -3.2566 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[28]/D   0.6260   3.8824 f  -3.2564 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[26]/D   0.6261   3.8801 f  -3.2540 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[30]/D   0.6261   3.8801 f  -3.2540 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[28]/D   0.6261   3.8801 f  -3.2540 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[24]/D   0.6261   3.8801 f  -3.2540 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[25]/D   0.6261   3.8801 f  -3.2540 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[31]/D   0.6261   3.8801 f  -3.2540 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[29]/D   0.6261   3.8801 f  -3.2540 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[27]/D   0.6261   3.8801 f  -3.2540 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[25]/D   0.6260   3.8794 f  -3.2534 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[26]/D   0.6260   3.8794 f  -3.2534 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[27]/D   0.6260   3.8794 f  -3.2534 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[28]/D   0.6260   3.8794 f  -3.2534 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[29]/D   0.6260   3.8794 f  -3.2534 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[30]/D   0.6260   3.8794 f  -3.2534 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[11]/D   0.6815   3.9344 r  -3.2530 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[29]/D   0.6260   3.8773 f  -3.2513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[30]/D   0.6260   3.8773 f  -3.2513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[31]/D   0.6260   3.8773 f  -3.2513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[4]/D   0.6407   3.8911 f  -3.2504 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[6]/D   0.6407   3.8911 f  -3.2504 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[8]/D   0.6407   3.8911 f  -3.2504 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[10]/D   0.6407   3.8911 f  -3.2504 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[31]/D   0.6260   3.8756 f  -3.2495 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[26]/D   0.6358   3.8816 f  -3.2458 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[30]/D   0.6358   3.8816 f  -3.2458 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[28]/D   0.6358   3.8816 f  -3.2458 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[24]/D   0.6358   3.8816 f  -3.2458 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[25]/D   0.6358   3.8816 f  -3.2458 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[31]/D   0.6358   3.8816 f  -3.2458 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[29]/D   0.6358   3.8816 f  -3.2458 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[27]/D   0.6358   3.8816 f  -3.2458 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[16]/D   0.6261   3.8718 f  -3.2458 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[13]/D   0.6260   3.8712 f  -3.2452 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[25]/D   0.6260   3.8710 f  -3.2450 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[26]/D   0.6260   3.8710 f  -3.2450 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[27]/D   0.6260   3.8710 f  -3.2450 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[39]/D   0.6261   3.8675 f  -3.2414 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[14]/D   0.6260   3.8671 f  -3.2411 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[15]/D   0.6260   3.8671 f  -3.2411 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[16]/D   0.6260   3.8671 f  -3.2411 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[17]/D   0.6260   3.8671 f  -3.2411 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[18]/D   0.6260   3.8671 f  -3.2411 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[19]/D   0.6260   3.8671 f  -3.2411 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[20]/D   0.6260   3.8671 f  -3.2411 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[21]/D   0.6260   3.8671 f  -3.2411 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[22]/D   0.6260   3.8671 f  -3.2411 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[23]/D   0.6260   3.8671 f  -3.2411 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[24]/D   0.6260   3.8671 f  -3.2411 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[39]/D   0.6679   3.9070 r  -3.2391 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[14]/D   0.6260   3.8569 f  -3.2309 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[11]/D   0.6423   3.8686 f  -3.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[10]/D   0.6423   3.8686 f  -3.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[2]/D   0.6247   3.8460 f  -3.2214 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[2]/D   0.6247   3.8460 f  -3.2214 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[11]/D   0.6815   3.8996 r  -3.2182 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[2]/D   0.6407   3.8585 f  -3.2178 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[3]/D   0.6407   3.8585 f  -3.2178 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[5]/D   0.6407   3.8585 f  -3.2178 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[7]/D   0.6407   3.8585 f  -3.2178 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[9]/D   0.6407   3.8585 f  -3.2178 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[1]/D   0.6412   3.8585 f  -3.2174 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[48]/D   0.6679   3.8808 r  -3.2129 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[0]/D   0.6383   3.8512 f  -3.2129 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[3]/D   0.6408   3.8464 f  -3.2056 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[5]/D   0.6408   3.8464 f  -3.2056 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[7]/D   0.6408   3.8464 f  -3.2056 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[9]/D   0.6408   3.8464 f  -3.2056 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[1]/D   0.6412   3.8464 f  -3.2052 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[2]/D   0.6412   3.8464 f  -3.2052 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[9]/D   0.6261   3.8297 f  -3.2036 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[48]/D   0.6261   3.8266 f  -3.2006 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[8]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[8]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[0]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[0]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[1]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[2]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[3]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[4]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[5]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[6]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[7]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[9]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[10]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[11]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[13]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[1]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[2]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[3]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[4]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[5]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[6]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[7]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[9]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[10]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[11]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[13]/D   0.6260   3.8252 f  -3.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[37]/D   0.6261   3.8252 f  -3.1991 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[37]/D   0.6261   3.8252 f  -3.1991 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[4]/D   0.6260   3.8236 f  -3.1976 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[6]/D   0.6260   3.8236 f  -3.1976 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[8]/D   0.6260   3.8236 f  -3.1976 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[10]/D   0.6260   3.8236 f  -3.1976 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[20]/D   0.6260   3.8232 f  -3.1972 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[21]/D   0.6260   3.8232 f  -3.1972 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[22]/D   0.6260   3.8232 f  -3.1972 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[23]/D   0.6260   3.8232 f  -3.1972 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[24]/D   0.6260   3.8232 f  -3.1972 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[41]/D   0.6251   3.8220 f  -3.1969 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[41]/D   0.6251   3.8220 f  -3.1969 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[40]/D   0.6252   3.8220 f  -3.1968 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[40]/D   0.6252   3.8220 f  -3.1968 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[28]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[28]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[12]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[14]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[15]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[16]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[17]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[18]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[19]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[20]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[21]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[22]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[23]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[24]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[25]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[26]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[27]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[12]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[14]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[15]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[16]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[17]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[18]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[19]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[20]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[21]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[22]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[23]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[24]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[25]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[26]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[27]/D   0.6260   3.8220 f  -3.1960 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[29]/D   0.6261   3.8220 f  -3.1959 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[30]/D   0.6261   3.8220 f  -3.1959 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[31]/D   0.6261   3.8220 f  -3.1959 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[32]/D   0.6261   3.8220 f  -3.1959 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[33]/D   0.6261   3.8220 f  -3.1959 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[34]/D   0.6261   3.8220 f  -3.1959 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[35]/D   0.6261   3.8220 f  -3.1959 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[36]/D   0.6261   3.8220 f  -3.1959 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[38]/D   0.6261   3.8220 f  -3.1959 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[29]/D   0.6261   3.8220 f  -3.1959 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[30]/D   0.6261   3.8220 f  -3.1959 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[31]/D   0.6261   3.8220 f  -3.1959 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[32]/D   0.6261   3.8220 f  -3.1959 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[33]/D   0.6261   3.8220 f  -3.1959 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[34]/D   0.6261   3.8220 f  -3.1959 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[35]/D   0.6261   3.8220 f  -3.1959 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[36]/D   0.6261   3.8220 f  -3.1959 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[38]/D   0.6261   3.8220 f  -3.1959 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[8]/D   0.6261   3.8201 f  -3.1940 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[12]/D   0.6260   3.8187 f  -3.1927 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[7]/D   0.6383   3.8266 f  -3.1883 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[13]/D   0.6261   3.8130 f  -3.1869 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[14]/D   0.6261   3.8130 f  -3.1869 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[13]/D   0.6260   3.8068 f  -3.1808 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[19]/D   0.6260   3.8067 f  -3.1807 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[18]/D   0.6260   3.8065 f  -3.1804 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[12]/D   0.6260   3.8065 f  -3.1804 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[16]/D   0.6260   3.8064 f  -3.1803 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[15]/D   0.6260   3.8063 f  -3.1803 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[17]/D   0.6260   3.8063 f  -3.1803 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[12]/D   0.6261   3.7968 f  -3.1708 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[1]/D   0.6476   3.8183 r  -3.1707 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[1]/D   0.6476   3.8183 r  -3.1707 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[5]/D   0.6476   3.8182 r  -3.1706 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[5]/D   0.6476   3.8182 r  -3.1706 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[11]/D   0.6423   3.8096 f  -3.1673 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[10]/D   0.6423   3.8096 f  -3.1673 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data_reg[0]/D   0.6383   3.8027 f  -3.1644 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[4]/D   0.6260   3.7853 f  -3.1593 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[6]/D   0.6260   3.7853 f  -3.1593 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[8]/D   0.6260   3.7853 f  -3.1593 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[10]/D   0.6260   3.7853 f  -3.1593 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[6]/D   0.6276   3.7867 f  -3.1591 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[6]/D   0.6276   3.7867 f  -3.1591 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[0]/D   0.6260   3.7753 f  -3.1493 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[12]/D   0.6423   3.7747 f  -3.1324 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[41]/D   0.6260   3.7554 f  -3.1294 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[40]/D   0.6260   3.7554 f  -3.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[12]/D   0.6261   3.7554 f  -3.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[13]/D   0.6261   3.7554 f  -3.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[14]/D   0.6261   3.7554 f  -3.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[15]/D   0.6261   3.7554 f  -3.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[16]/D   0.6261   3.7554 f  -3.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[17]/D   0.6261   3.7554 f  -3.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[18]/D   0.6261   3.7554 f  -3.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[19]/D   0.6261   3.7554 f  -3.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[20]/D   0.6261   3.7554 f  -3.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[22]/D   0.6261   3.7554 f  -3.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[24]/D   0.6261   3.7554 f  -3.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[26]/D   0.6261   3.7554 f  -3.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[27]/D   0.6261   3.7554 f  -3.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[29]/D   0.6261   3.7554 f  -3.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[30]/D   0.6261   3.7554 f  -3.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[32]/D   0.6261   3.7554 f  -3.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[33]/D   0.6261   3.7554 f  -3.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[35]/D   0.6261   3.7554 f  -3.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[37]/D   0.6261   3.7554 f  -3.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[39]/D   0.6261   3.7554 f  -3.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[1]/D   0.6260   3.7528 f  -3.1268 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[2]/D   0.6260   3.7528 f  -3.1268 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[3]/D   0.6260   3.7528 f  -3.1268 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[5]/D   0.6260   3.7528 f  -3.1268 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[7]/D   0.6260   3.7528 f  -3.1268 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[9]/D   0.6260   3.7528 f  -3.1268 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[11]/D   0.6260   3.7528 f  -3.1268 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[0]/D   0.6261   3.7496 f  -3.1236 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[1]/D   0.6261   3.7496 f  -3.1236 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[2]/D   0.6261   3.7496 f  -3.1236 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[3]/D   0.6261   3.7496 f  -3.1236 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[4]/D   0.6261   3.7496 f  -3.1236 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[5]/D   0.6261   3.7496 f  -3.1236 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[6]/D   0.6261   3.7496 f  -3.1236 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[7]/D   0.6261   3.7496 f  -3.1236 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[8]/D   0.6261   3.7496 f  -3.1236 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[9]/D   0.6261   3.7496 f  -3.1236 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[10]/D   0.6261   3.7496 f  -3.1236 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[11]/D   0.6261   3.7496 f  -3.1236 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[21]/D   0.6261   3.7496 f  -3.1236 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[23]/D   0.6261   3.7496 f  -3.1236 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[25]/D   0.6261   3.7496 f  -3.1236 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[28]/D   0.6261   3.7496 f  -3.1236 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[31]/D   0.6261   3.7496 f  -3.1236 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[34]/D   0.6261   3.7496 f  -3.1236 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[36]/D   0.6261   3.7496 f  -3.1236 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[38]/D   0.6261   3.7496 f  -3.1236 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2_reg[43]/D   0.6261   3.7496 f  -3.1236 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[1]/D   0.6260   3.7406 f  -3.1146 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[2]/D   0.6260   3.7406 f  -3.1146 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[3]/D   0.6260   3.7406 f  -3.1146 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[5]/D   0.6260   3.7406 f  -3.1146 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[7]/D   0.6260   3.7406 f  -3.1146 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[9]/D   0.6260   3.7406 f  -3.1146 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[11]/D   0.6260   3.7406 f  -3.1146 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[11]/D   0.6261   3.7385 f  -3.1124 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[10]/D   0.6261   3.7385 f  -3.1124 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[13]/D   0.6383   3.7492 f  -3.1109 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_pvld_p_reg/D   0.6125   3.7176 f  -3.1051 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_pvld_p_reg/D   0.6125   3.7176 f  -3.1051 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[41]/D   0.6260   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[40]/D   0.6260   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[12]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[13]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[14]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[15]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[16]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[17]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[18]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[19]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[20]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[21]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[22]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[23]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[24]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[25]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[26]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[27]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[28]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[29]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[30]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[31]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[32]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[33]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[34]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[35]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[36]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[37]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[38]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[39]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[43]/D   0.6261   3.7303 f  -3.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[11]/D   0.6383   3.7411 f  -3.1027 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[12]/D   0.6383   3.7411 f  -3.1027 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[7]/D   0.6261   3.7287 f  -3.1026 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_data_reg[0]/D   0.6260   3.7268 f  -3.1008 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[23]/D   0.6261   3.7160 f  -3.0899 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[16]/D   0.6383   3.7281 f  -3.0898 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[1]/D   0.6383   3.7281 f  -3.0898 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[3]/D   0.6383   3.7281 f  -3.0898 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[15]/D   0.6383   3.7281 f  -3.0898 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[14]/D   0.6383   3.7281 f  -3.0898 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[0]/D   0.6383   3.7281 f  -3.0898 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[2]/D   0.6383   3.7281 f  -3.0898 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[4]/D   0.6383   3.7281 f  -3.0898 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[10]/D   0.6383   3.7281 f  -3.0898 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[23]/D   0.6679   3.7575 r  -3.0896 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[0]/D   0.6261   3.7156 f  -3.0895 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[1]/D   0.6261   3.7156 f  -3.0895 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[2]/D   0.6261   3.7156 f  -3.0895 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[3]/D   0.6261   3.7156 f  -3.0895 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[4]/D   0.6261   3.7156 f  -3.0895 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[5]/D   0.6261   3.7156 f  -3.0895 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[6]/D   0.6261   3.7156 f  -3.0895 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[7]/D   0.6261   3.7156 f  -3.0895 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[8]/D   0.6261   3.7156 f  -3.0895 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[9]/D   0.6261   3.7156 f  -3.0895 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[10]/D   0.6261   3.7156 f  -3.0895 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3_reg[11]/D   0.6261   3.7156 f  -3.0895 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[5]/D   0.6383   3.7246 f  -3.0863 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[6]/D   0.6383   3.7246 f  -3.0863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/r_nv_ram_rwsp_160x16/UJ_clk_jtag_Data_reg_r0/qd_reg/D   0.1329   3.2161 f  -3.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ram/r_nv_ram_rwsp_160x16/UJ_clk_jtag_Data_reg_r0/qd_reg/D   0.1329   3.2161 f  -3.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1288   3.2055 f  -3.0767 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_count_reg[1]/D   0.6215   3.6897 f  -3.0681 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[7]/D   0.6247   3.6855 f  -3.0608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[7]/D   0.6247   3.6855 f  -3.0608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[4]/D   0.6247   3.6855 f  -3.0608 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[4]/D   0.6247   3.6855 f  -3.0608 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[11]/D   0.6261   3.6795 f  -3.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[10]/D   0.6261   3.6795 f  -3.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[22]/D   0.6261   3.6758 f  -3.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[20]/D   0.6261   3.6742 f  -3.0482 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[21]/D   0.6261   3.6742 f  -3.0482 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[22]/D   0.6679   3.7100 r  -3.0421 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_count_reg[2]/D   0.6133   3.6546 f  -3.0413 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[21]/D   0.6679   3.7086 r  -3.0407 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[20]/D   0.6679   3.7086 r  -3.0407 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[19]/D   0.6261   3.6583 f  -3.0323 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[18]/D   0.6261   3.6583 f  -3.0323 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[16]/D   0.6261   3.6583 f  -3.0323 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[17]/D   0.6261   3.6583 f  -3.0323 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[13]/D   0.6261   3.6512 f  -3.0251 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[19]/D   0.6679   3.6926 r  -3.0246 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[18]/D   0.6681   3.6925 r  -3.0244 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[17]/D   0.6681   3.6925 r  -3.0244 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[16]/D   0.6681   3.6925 r  -3.0244 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[12]/D   0.6261   3.6446 f  -3.0185 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[11]/D   0.6261   3.6430 f  -3.0169 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[12]/D   0.6261   3.6430 f  -3.0169 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[16]/D   0.6261   3.6302 f  -3.0041 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[1]/D   0.6261   3.6302 f  -3.0041 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[3]/D   0.6261   3.6302 f  -3.0041 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[15]/D   0.6261   3.6302 f  -3.0041 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[14]/D   0.6261   3.6302 f  -3.0041 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[0]/D   0.6261   3.6302 f  -3.0041 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[2]/D   0.6261   3.6302 f  -3.0041 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[4]/D   0.6261   3.6302 f  -3.0041 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[10]/D   0.6261   3.6302 f  -3.0041 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[5]/D   0.6261   3.6288 f  -3.0027 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[6]/D   0.6261   3.6288 f  -3.0027 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[39]/D   0.6260   3.6268 f  -3.0008 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[39]/D   0.6260   3.6268 f  -3.0008 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[43]/D   0.6261   3.6268 f  -3.0007 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1_reg[43]/D   0.6261   3.6268 f  -3.0007 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[9]/D   0.6423   3.6426 f  -3.0004 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[3]/D   0.6221   3.6122 f  -2.9901 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[3]/D   0.6221   3.6122 f  -2.9901 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[8]/D   0.6423   3.6264 f  -2.9841 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[49]/D   0.6269   3.6011 f  -2.9742 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[49]/D   0.6270   3.6010 f  -2.9740 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[52]/D   0.6269   3.6008 f  -2.9739 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[53]/D   0.6269   3.6008 f  -2.9739 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[53]/D   0.6270   3.6007 f  -2.9737 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[52]/D   0.6270   3.6007 f  -2.9737 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[6]/D   0.6259   3.5986 f  -2.9727 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[12]/D   0.6259   3.5986 f  -2.9727 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[0]/D   0.6259   3.5986 f  -2.9727 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[1]/D   0.6259   3.5986 f  -2.9727 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[2]/D   0.6259   3.5986 f  -2.9727 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[3]/D   0.6259   3.5986 f  -2.9727 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[4]/D   0.6259   3.5986 f  -2.9727 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[5]/D   0.6259   3.5986 f  -2.9727 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[7]/D   0.6259   3.5986 f  -2.9727 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[8]/D   0.6259   3.5986 f  -2.9727 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[9]/D   0.6259   3.5986 f  -2.9727 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[10]/D   0.6259   3.5986 f  -2.9727 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2_reg[11]/D   0.6259   3.5986 f  -2.9727 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[6]/D   0.6259   3.5985 f  -2.9726 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[12]/D   0.6259   3.5985 f  -2.9726 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[0]/D   0.6259   3.5985 f  -2.9726 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[1]/D   0.6259   3.5985 f  -2.9726 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[2]/D   0.6259   3.5985 f  -2.9726 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[3]/D   0.6259   3.5985 f  -2.9726 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[4]/D   0.6259   3.5985 f  -2.9726 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[5]/D   0.6259   3.5985 f  -2.9726 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[7]/D   0.6259   3.5985 f  -2.9726 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[8]/D   0.6259   3.5985 f  -2.9726 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[9]/D   0.6259   3.5985 f  -2.9726 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[10]/D   0.6259   3.5985 f  -2.9726 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3_reg[11]/D   0.6259   3.5985 f  -2.9726 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[9]/D   0.6423   3.6076 f  -2.9653 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[37]/D   0.6270   3.5900 f  -2.9630 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[8]/D   0.6423   3.6024 f  -2.9602 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/spt_fifo_count_reg[1]/D   0.6215   3.5734 f  -2.9518 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1428   3.0801 f  -2.9373 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/spt_fifo_count_reg[2]/D   0.6133   3.5383 f  -2.9250 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[6]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[12]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[0]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[1]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[2]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[3]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[4]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[5]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[7]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[8]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[9]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[10]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1_reg[11]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[6]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[12]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[0]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[1]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[2]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[3]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[4]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[5]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[7]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[8]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[9]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[10]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[11]/D   0.6259   3.5494 f  -2.9235 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[33]/D   0.6269   3.5440 f  -2.9171 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[32]/D   0.6269   3.5436 f  -2.9167 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[33]/D   0.6270   3.5436 f  -2.9166 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[36]/D   0.6269   3.5435 f  -2.9166 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[32]/D   0.6270   3.5432 f  -2.9162 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[36]/D   0.6270   3.5431 f  -2.9161 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[37]/D   0.6269   3.5412 f  -2.9142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[49]/D   0.6261   3.5397 f  -2.9136 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[49]/D   0.6261   3.5396 f  -2.9135 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[52]/D   0.6261   3.5395 f  -2.9134 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[53]/D   0.6261   3.5395 f  -2.9134 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[53]/D   0.6261   3.5394 f  -2.9133 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[52]/D   0.6261   3.5394 f  -2.9133 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[37]/D   0.6261   3.5311 f  -2.9050 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[9]/D   0.6261   3.5126 f  -2.8865 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count_reg[0]/D   0.6173   3.5018 f  -2.8845 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_count_reg[0]/D   0.6173   3.5018 f  -2.8845 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[8]/D   0.6261   3.4963 f  -2.8702 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[33]/D   0.6261   3.4888 f  -2.8627 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[32]/D   0.6261   3.4884 f  -2.8624 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[37]/D   0.6261   3.4884 f  -2.8623 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[36]/D   0.6261   3.4884 f  -2.8623 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[33]/D   0.6261   3.4884 f  -2.8623 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[32]/D   0.6261   3.4880 f  -2.8619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[36]/D   0.6261   3.4879 f  -2.8619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[9]/D   0.6261   3.4775 f  -2.8515 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count_reg[1]/D   0.6177   3.4682 f  -2.8504 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[15]/D   0.6260   3.4760 f  -2.8500 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[8]/D   0.6261   3.4724 f  -2.8463 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[0]/D   0.6177   3.4624 f  -2.8447 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[0]/D   0.6177   3.4624 f  -2.8447 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[15]/D   0.6358   3.4792 f  -2.8433 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1483   2.9781 f  -2.8298 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[7]/D   0.6423   3.4705 f  -2.8283 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1483   2.9742 f  -2.8259 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[35]/D   0.6270   3.4426 f  -2.8156 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[35]/D   0.6269   3.4425 f  -2.8156 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[42]/D   0.6270   3.4419 f  -2.8149 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[42]/D   0.6269   3.4418 f  -2.8149 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[38]/D   0.6270   3.4418 f  -2.8148 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[38]/D   0.6269   3.4417 f  -2.8147 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[47]/D   0.6269   3.4417 f  -2.8147 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[41]/D   0.6270   3.4417 f  -2.8147 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[45]/D   0.6269   3.4417 f  -2.8147 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[44]/D   0.6269   3.4417 f  -2.8147 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[34]/D   0.6270   3.4417 f  -2.8147 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[46]/D   0.6269   3.4416 f  -2.8147 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[39]/D   0.6270   3.4417 f  -2.8147 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[43]/D   0.6270   3.4417 f  -2.8147 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[40]/D   0.6270   3.4417 f  -2.8147 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[41]/D   0.6269   3.4416 f  -2.8147 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[34]/D   0.6269   3.4416 f  -2.8146 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[39]/D   0.6269   3.4416 f  -2.8146 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[43]/D   0.6269   3.4416 f  -2.8146 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[40]/D   0.6269   3.4416 f  -2.8146 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[47]/D   0.6270   3.4416 f  -2.8146 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[45]/D   0.6270   3.4416 f  -2.8146 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[44]/D   0.6270   3.4416 f  -2.8146 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[46]/D   0.6270   3.4415 f  -2.8146 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[1]/D   0.6681   3.4815 r  -2.8134 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[2]/D   0.6681   3.4815 r  -2.8134 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[3]/D   0.6681   3.4815 r  -2.8134 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[4]/D   0.6681   3.4815 r  -2.8134 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[5]/D   0.6681   3.4815 r  -2.8134 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[6]/D   0.6681   3.4815 r  -2.8134 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[7]/D   0.6681   3.4815 r  -2.8134 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[8]/D   0.6681   3.4815 r  -2.8134 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[9]/D   0.6681   3.4815 r  -2.8134 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[10]/D   0.6681   3.4815 r  -2.8134 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[11]/D   0.6681   3.4815 r  -2.8134 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[12]/D   0.6681   3.4815 r  -2.8134 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[27]/D   0.6681   3.4815 r  -2.8134 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[29]/D   0.6681   3.4815 r  -2.8134 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[31]/D   0.6681   3.4815 r  -2.8134 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[33]/D   0.6681   3.4815 r  -2.8134 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[35]/D   0.6681   3.4815 r  -2.8134 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[37]/D   0.6681   3.4815 r  -2.8134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1483   2.9588 f  -2.8105 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1483   2.9578 f  -2.8095 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[13]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[14]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[15]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[16]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[17]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[18]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[19]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[20]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[21]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[22]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[23]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[24]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[25]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[26]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[28]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[30]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[32]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[34]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[36]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[39]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[40]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[41]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[42]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[43]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[44]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[45]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[46]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[47]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[48]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[49]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[50]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[51]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[65]/D   0.6681   3.4746 r  -2.8065 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[38]/D   0.6681   3.4727 r  -2.8046 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[52]/D   0.6681   3.4727 r  -2.8046 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[53]/D   0.6681   3.4727 r  -2.8046 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[54]/D   0.6681   3.4727 r  -2.8046 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[55]/D   0.6681   3.4727 r  -2.8046 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[56]/D   0.6681   3.4727 r  -2.8046 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[57]/D   0.6681   3.4727 r  -2.8046 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[58]/D   0.6681   3.4727 r  -2.8046 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[59]/D   0.6681   3.4727 r  -2.8046 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[60]/D   0.6681   3.4727 r  -2.8046 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[61]/D   0.6681   3.4727 r  -2.8046 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[62]/D   0.6681   3.4727 r  -2.8046 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[63]/D   0.6681   3.4727 r  -2.8046 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[64]/D   0.6681   3.4727 r  -2.8046 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[6]/D   0.6259   3.4297 f  -2.8038 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[12]/D   0.6259   3.4297 f  -2.8038 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[0]/D   0.6259   3.4297 f  -2.8038 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[1]/D   0.6259   3.4297 f  -2.8038 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[2]/D   0.6259   3.4297 f  -2.8038 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[3]/D   0.6259   3.4297 f  -2.8038 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[4]/D   0.6259   3.4297 f  -2.8038 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[5]/D   0.6259   3.4297 f  -2.8038 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[7]/D   0.6259   3.4297 f  -2.8038 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[8]/D   0.6259   3.4297 f  -2.8038 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[9]/D   0.6259   3.4297 f  -2.8038 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[10]/D   0.6259   3.4297 f  -2.8038 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[11]/D   0.6259   3.4297 f  -2.8038 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[6]/D   0.6259   3.4296 f  -2.8037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[12]/D   0.6259   3.4296 f  -2.8037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[0]/D   0.6259   3.4296 f  -2.8037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[1]/D   0.6259   3.4296 f  -2.8037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[2]/D   0.6259   3.4296 f  -2.8037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[3]/D   0.6259   3.4296 f  -2.8037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[4]/D   0.6259   3.4296 f  -2.8037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[5]/D   0.6259   3.4296 f  -2.8037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[7]/D   0.6259   3.4296 f  -2.8037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[8]/D   0.6259   3.4296 f  -2.8037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[9]/D   0.6259   3.4296 f  -2.8037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[10]/D   0.6259   3.4296 f  -2.8037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[11]/D   0.6259   3.4296 f  -2.8037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2_reg[14]/D   0.6261   3.4297 f  -2.8036 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3_reg[14]/D   0.6261   3.4296 f  -2.8035 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/intr_fifo_rd_pd_reg/D   0.6243   3.4198 f  -2.7954 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[7]/D   0.6423   3.4322 f  -2.7899 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_mask_reg[2]/D   0.6528   3.4365 r  -2.7837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_mask_reg[2]/D   0.6528   3.4365 r  -2.7837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_count_reg[1]/D   0.6177   3.4000 f  -2.7822 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[48]/D   0.6269   3.4091 f  -2.7822 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[48]/D   0.6270   3.4091 f  -2.7822 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd_reg[0]/D   0.6681   3.4474 r  -2.7793 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[14]/D   0.6260   3.3999 f  -2.7739 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[12]/D   0.6260   3.3999 f  -2.7739 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[13]/D   0.6260   3.3999 f  -2.7739 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_count_reg[1]/D   0.6215   3.3929 f  -2.7714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_count_reg[0]/D   0.6173   3.3858 f  -2.7685 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/spt_fifo_count_reg[0]/D   0.6173   3.3858 f  -2.7685 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[12]/D   0.6356   3.4030 f  -2.7674 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[14]/D   0.6358   3.4030 f  -2.7672 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[13]/D   0.6358   3.4030 f  -2.7672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_mask_reg[0]/D   0.6286   3.3939 f  -2.7653 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_mask_reg[1]/D   0.6286   3.3939 f  -2.7653 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_mask_reg[0]/D   0.6286   3.3939 f  -2.7653 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_mask_reg[1]/D   0.6286   3.3939 f  -2.7653 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[57]/D   0.6269   3.3919 f  -2.7650 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[57]/D   0.6269   3.3919 f  -2.7650 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[61]/D   0.6269   3.3919 f  -2.7650 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[59]/D   0.6269   3.3919 f  -2.7650 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[59]/D   0.6269   3.3919 f  -2.7650 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[51]/D   0.6269   3.3919 f  -2.7649 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[60]/D   0.6269   3.3918 f  -2.7649 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[60]/D   0.6269   3.3918 f  -2.7649 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[58]/D   0.6269   3.3918 f  -2.7649 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[58]/D   0.6269   3.3918 f  -2.7649 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[56]/D   0.6269   3.3918 f  -2.7649 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[50]/D   0.6269   3.3919 f  -2.7649 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[55]/D   0.6269   3.3918 f  -2.7649 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[54]/D   0.6269   3.3918 f  -2.7649 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[61]/D   0.6270   3.3919 f  -2.7649 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[51]/D   0.6270   3.3919 f  -2.7649 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[50]/D   0.6270   3.3919 f  -2.7649 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[55]/D   0.6270   3.3918 f  -2.7649 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[54]/D   0.6270   3.3918 f  -2.7649 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[56]/D   0.6270   3.3918 f  -2.7649 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[62]/D   0.6269   3.3904 f  -2.7635 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[62]/D   0.6269   3.3904 f  -2.7635 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[0]/D   0.6121   3.3755 f  -2.7633 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[1]/D   0.6122   3.3755 f  -2.7632 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[2]/D   0.6122   3.3755 f  -2.7632 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[3]/D   0.6122   3.3755 f  -2.7632 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[4]/D   0.6122   3.3755 f  -2.7632 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[5]/D   0.6122   3.3755 f  -2.7632 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[7]/D   0.6122   3.3755 f  -2.7632 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[8]/D   0.6122   3.3755 f  -2.7632 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[11]/D   0.6122   3.3755 f  -2.7632 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[14]/D   0.6122   3.3755 f  -2.7632 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_cube_end_reg/D   0.6122   3.3755 f  -2.7632 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[0]/D   0.6122   3.3755 f  -2.7632 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[1]/D   0.6122   3.3755 f  -2.7632 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[2]/D   0.6122   3.3755 f  -2.7632 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[3]/D   0.6122   3.3755 f  -2.7632 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[4]/D   0.6122   3.3755 f  -2.7632 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[5]/D   0.6122   3.3755 f  -2.7632 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[6]/D   0.6122   3.3755 f  -2.7632 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[7]/D   0.6122   3.3755 f  -2.7632 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[12]/D   0.6122   3.3755 f  -2.7632 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[35]/D   0.6261   3.3873 f  -2.7612 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[35]/D   0.6261   3.3872 f  -2.7611 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[42]/D   0.6261   3.3867 f  -2.7606 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[42]/D   0.6261   3.3866 f  -2.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[38]/D   0.6261   3.3866 f  -2.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[41]/D   0.6261   3.3865 f  -2.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[34]/D   0.6261   3.3865 f  -2.7604 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[38]/D   0.6261   3.3865 f  -2.7604 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[47]/D   0.6261   3.3865 f  -2.7604 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[39]/D   0.6261   3.3865 f  -2.7604 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[40]/D   0.6261   3.3865 f  -2.7604 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[43]/D   0.6261   3.3865 f  -2.7604 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[44]/D   0.6261   3.3865 f  -2.7604 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[45]/D   0.6261   3.3865 f  -2.7604 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[46]/D   0.6261   3.3865 f  -2.7604 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[41]/D   0.6261   3.3865 f  -2.7604 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[34]/D   0.6261   3.3864 f  -2.7604 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[47]/D   0.6261   3.3864 f  -2.7604 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[39]/D   0.6261   3.3864 f  -2.7603 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[40]/D   0.6261   3.3864 f  -2.7603 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[43]/D   0.6261   3.3864 f  -2.7603 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[44]/D   0.6261   3.3864 f  -2.7603 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[45]/D   0.6261   3.3864 f  -2.7603 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[46]/D   0.6261   3.3864 f  -2.7603 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[6]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[12]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[6]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[12]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[0]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[1]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[2]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[3]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[4]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[5]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[7]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[8]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[9]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[10]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[11]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[0]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[1]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[2]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[3]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[4]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[5]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[7]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[8]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[9]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[10]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[11]/D   0.6259   3.3791 f  -2.7532 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[14]/D   0.6261   3.3791 f  -2.7531 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1_reg[14]/D   0.6261   3.3791 f  -2.7531 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[6]/D   0.6122   3.3642 f  -2.7519 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[10]/D   0.6122   3.3642 f  -2.7519 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[13]/D   0.6122   3.3642 f  -2.7519 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[15]/D   0.6122   3.3642 f  -2.7519 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[17]/D   0.6122   3.3642 f  -2.7519 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[18]/D   0.6122   3.3642 f  -2.7519 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[19]/D   0.6122   3.3642 f  -2.7519 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[20]/D   0.6122   3.3642 f  -2.7519 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[21]/D   0.6122   3.3642 f  -2.7519 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[22]/D   0.6122   3.3642 f  -2.7519 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[23]/D   0.6122   3.3642 f  -2.7519 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[24]/D   0.6122   3.3642 f  -2.7519 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[25]/D   0.6122   3.3642 f  -2.7519 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[26]/D   0.6122   3.3642 f  -2.7519 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[27]/D   0.6122   3.3642 f  -2.7519 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[28]/D   0.6122   3.3642 f  -2.7519 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[8]/D   0.6122   3.3642 f  -2.7519 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[11]/D   0.6122   3.3642 f  -2.7519 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_count_reg[2]/D   0.6133   3.3578 f  -2.7445 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[48]/D   0.6261   3.3502 f  -2.7241 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[48]/D   0.6261   3.3502 f  -2.7241 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[7]/D   0.6261   3.3405 f  -2.7144 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[57]/D   0.6261   3.3362 f  -2.7101 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[57]/D   0.6261   3.3362 f  -2.7101 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[61]/D   0.6261   3.3361 f  -2.7101 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[61]/D   0.6261   3.3361 f  -2.7101 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[51]/D   0.6261   3.3361 f  -2.7101 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[51]/D   0.6261   3.3361 f  -2.7101 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[59]/D   0.6261   3.3361 f  -2.7101 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[59]/D   0.6261   3.3361 f  -2.7101 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[50]/D   0.6261   3.3361 f  -2.7101 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[50]/D   0.6261   3.3361 f  -2.7101 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[55]/D   0.6261   3.3361 f  -2.7100 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[55]/D   0.6261   3.3361 f  -2.7100 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[60]/D   0.6261   3.3361 f  -2.7100 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[60]/D   0.6261   3.3361 f  -2.7100 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[54]/D   0.6261   3.3361 f  -2.7100 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[54]/D   0.6261   3.3361 f  -2.7100 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[58]/D   0.6261   3.3361 f  -2.7100 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[58]/D   0.6261   3.3361 f  -2.7100 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[56]/D   0.6261   3.3361 f  -2.7100 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[56]/D   0.6261   3.3361 f  -2.7100 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[62]/D   0.6261   3.3314 f  -2.7053 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[62]/D   0.6261   3.3314 f  -2.7053 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[6]/D   0.6423   3.3365 f  -2.6943 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count_reg[2]/D   0.6302   3.3211 f  -2.6909 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[7]/D   0.6261   3.3021 f  -2.6760 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_mask_reg[1]/D   0.6287   3.3014 f  -2.6727 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_mask_reg[2]/D   0.6305   3.2879 f  -2.6573 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/intr_fifo_rd_pvld_int_reg/D   0.6583   3.3151 r  -2.6567 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[0]/D   0.6175   3.2633 f  -2.6457 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[1]/D   0.6175   3.2591 f  -2.6415 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/intr_fifo_rd_pd_o_reg/D   0.6768   3.3166 r  -2.6398 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_count_reg[2]/D   0.6302   3.2530 f  -2.6228 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/wr_popping_reg/D   0.6416   3.2631 r  -2.6215 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/wr_popping_reg/D   0.6416   3.2631 r  -2.6215 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_cnt_reg[1]/D   0.6302   3.2471 f  -2.6169 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_cnt_reg[1]/D   0.6302   3.2471 f  -2.6169 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_busy_int_reg/D   0.6228   3.2389 f  -2.6161 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[9]/D   0.6122   3.2234 f  -2.6112 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[12]/D   0.6122   3.2234 f  -2.6112 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr_reg[16]/D   0.6122   3.2234 f  -2.6112 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[9]/D   0.6122   3.2234 f  -2.6112 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[10]/D   0.6122   3.2234 f  -2.6112 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_vld_reg/D   0.6463   3.2574 r  -2.6110 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[13]/D   0.6302   3.2293 f  -2.5991 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[14]/D   0.6302   3.2293 f  -2.5991 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[15]/D   0.6302   3.2293 f  -2.5991 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[16]/D   0.6302   3.2293 f  -2.5991 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[17]/D   0.6302   3.2293 f  -2.5991 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[18]/D   0.6302   3.2293 f  -2.5991 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[19]/D   0.6302   3.2293 f  -2.5991 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[8]/D   0.6305   3.2293 f  -2.5988 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[4]/D   0.6305   3.2293 f  -2.5988 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[10]/D   0.6305   3.2293 f  -2.5988 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[12]/D   0.6305   3.2293 f  -2.5988 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[1]/D   0.6305   3.2293 f  -2.5988 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[9]/D   0.6305   3.2293 f  -2.5988 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[11]/D   0.6305   3.2293 f  -2.5988 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[5]/D   0.6305   3.2293 f  -2.5988 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[6]/D   0.6305   3.2293 f  -2.5988 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[7]/D   0.6305   3.2293 f  -2.5988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_mask_reg[0]/D   0.6215   3.2154 f  -2.5939 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[10]/D   0.6261   3.2158 f  -2.5898 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_count_reg[0]/D   0.6173   3.2050 f  -2.5877 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_count_reg[0]/D   0.6173   3.2050 f  -2.5877 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_data_reg[17]/D   0.6261   3.2125 f  -2.5865 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[20]/D   0.6302   3.2134 f  -2.5832 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[21]/D   0.6302   3.2134 f  -2.5832 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[22]/D   0.6302   3.2134 f  -2.5832 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[23]/D   0.6302   3.2134 f  -2.5832 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[24]/D   0.6302   3.2134 f  -2.5832 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[25]/D   0.6302   3.2134 f  -2.5832 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[26]/D   0.6302   3.2134 f  -2.5832 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[27]/D   0.6302   3.2134 f  -2.5832 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[28]/D   0.6302   3.2134 f  -2.5832 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[3]/D   0.6305   3.2134 f  -2.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[29]/D   0.6305   3.2134 f  -2.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[30]/D   0.6305   3.2134 f  -2.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[31]/D   0.6305   3.2134 f  -2.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[2]/D   0.6305   3.2134 f  -2.5829 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[10]/D   0.6356   3.2177 f  -2.5821 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[6]/D   0.6261   3.2064 f  -2.5804 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[6]/D   0.6423   3.2175 f  -2.5753 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_mask_reg[3]/D   0.6288   3.1972 f  -2.5684 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_mask_reg[3]/D   0.6288   3.1972 f  -2.5684 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[1]/D   0.6175   3.1832 f  -2.5657 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[0]/D   0.6175   3.1808 f  -2.5633 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data_reg[17]/D   0.6681   3.2195 r  -2.5514 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_pvld_reg/D   0.6601   3.2106 r  -2.5504 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_pvld_reg/D   0.6601   3.2106 r  -2.5504 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_count_reg[1]/D   0.6177   3.1670 f  -2.5492 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_pvld_int_reg/D   0.6287   3.1752 f  -2.5465 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_pvld_int_reg/D   0.6287   3.1752 f  -2.5465 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[11]/D   0.6261   3.1696 f  -2.5435 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[11]/D   0.6681   3.2053 r  -2.5371 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/stl_cnt_cur_reg[0]/D   0.6123   3.1479 f  -2.5357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/spt_fifo_busy_int_reg/D   0.6249   3.1178 f  -2.4929 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[1]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[17]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[21]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[5]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[16]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[20]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[29]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[0]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[4]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[6]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[7]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[8]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[9]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[10]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[11]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[12]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[13]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[15]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[19]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[24]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[28]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[30]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[33]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[34]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[35]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[36]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[37]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[39]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[40]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[41]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[42]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[43]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[44]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[45]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[46]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[47]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[60]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[3]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[23]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[27]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[63]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[18]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[2]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[22]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[62]/D   0.6383   3.1247 f  -2.4864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_cnt_reg[1]/D   0.6281   3.1095 f  -2.4814 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_pvld_reg/D   0.6180   3.0896 f  -2.4716 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[25]/D   0.6383   3.1025 f  -2.4642 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[31]/D   0.6383   3.1025 f  -2.4642 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[32]/D   0.6383   3.1025 f  -2.4642 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[38]/D   0.6383   3.1025 f  -2.4642 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[48]/D   0.6383   3.1025 f  -2.4642 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[49]/D   0.6383   3.1025 f  -2.4642 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[50]/D   0.6383   3.1025 f  -2.4642 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[51]/D   0.6383   3.1025 f  -2.4642 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[52]/D   0.6383   3.1025 f  -2.4642 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[53]/D   0.6383   3.1025 f  -2.4642 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[54]/D   0.6383   3.1025 f  -2.4642 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[55]/D   0.6383   3.1025 f  -2.4642 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[56]/D   0.6383   3.1025 f  -2.4642 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[57]/D   0.6383   3.1025 f  -2.4642 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[58]/D   0.6383   3.1025 f  -2.4642 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[59]/D   0.6383   3.1025 f  -2.4642 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[61]/D   0.6383   3.1025 f  -2.4642 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[14]/D   0.6383   3.1025 f  -2.4642 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd_reg[26]/D   0.6383   3.1025 f  -2.4642 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[6]/D   0.6261   3.0874 f  -2.4614 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[45]/D   0.6254   3.0800 f  -2.4546 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[1]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[2]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[3]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[4]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[5]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[6]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[7]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[8]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[9]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[10]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[11]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[12]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[13]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[14]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[15]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[16]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[17]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[18]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[19]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[20]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[21]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[22]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[23]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[24]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[25]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[26]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[27]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[28]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[29]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[30]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[31]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[32]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[33]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[34]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[35]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[36]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[37]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[38]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[39]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[40]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[41]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[42]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[43]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[44]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[46]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[47]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[48]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[49]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[50]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[51]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[52]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[53]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[54]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[55]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[56]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[57]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[58]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[59]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[60]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[61]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[62]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[63]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[64]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[65]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_dmaif_wr_req_pd_reg[0]/D   0.6261   3.0800 f  -2.4539 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[0]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[1]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[2]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[3]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[4]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[5]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[6]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[7]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[8]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[9]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[10]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[11]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[12]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[13]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/beat_count_reg[14]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[0]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[1]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[2]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[3]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[4]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[5]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[6]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[7]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[8]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[9]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[10]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[11]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[12]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[13]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/beat_count_reg[14]/D   0.6256   3.0774 f  -2.4518 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/intr_fifo_rd_pvld_int_o_reg/D   0.6279   3.0714 r  -2.4435 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[5]/D   0.6412   3.0737 f  -2.4325 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_mask_reg[3]/D   0.6288   3.0566 f  -2.4278 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/ack_bot_vld_reg/D   0.6287   3.0533 f  -2.4246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[12]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[13]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[14]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[15]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[17]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[18]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[24]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[26]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[27]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[28]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[29]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[30]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[31]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[32]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[33]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[36]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[37]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[51]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[52]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[53]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[54]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[55]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[56]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[57]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[58]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[59]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[60]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[61]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[62]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[63]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[16]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[19]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[20]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[38]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[39]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[48]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[49]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[50]/D   0.6383   3.0577 f  -2.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[0]/D   0.6383   3.0576 f  -2.4193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[1]/D   0.6383   3.0576 f  -2.4193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[2]/D   0.6383   3.0576 f  -2.4193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[3]/D   0.6383   3.0576 f  -2.4193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[5]/D   0.6383   3.0576 f  -2.4193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[6]/D   0.6383   3.0576 f  -2.4193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[21]/D   0.6383   3.0576 f  -2.4193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[23]/D   0.6383   3.0576 f  -2.4193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[34]/D   0.6383   3.0576 f  -2.4193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[35]/D   0.6383   3.0576 f  -2.4193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[4]/D   0.6383   3.0576 f  -2.4193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[7]/D   0.6383   3.0576 f  -2.4193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[22]/D   0.6383   3.0576 f  -2.4193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[8]/D   0.6383   3.0576 f  -2.4193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[9]/D   0.6383   3.0576 f  -2.4193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[11]/D   0.6383   3.0576 f  -2.4193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_count_reg[2]/D   0.6302   3.0297 f  -2.3995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[12]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[13]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[14]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[15]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[16]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[17]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[18]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[19]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[20]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[24]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[25]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[26]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[27]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[28]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[29]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[30]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[31]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[32]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[33]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[51]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[52]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[54]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[55]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[57]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[58]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[60]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[61]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[63]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[46]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[47]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[48]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[49]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[50]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[53]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[56]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[59]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[62]/D   0.6784   3.0765 r  -2.3981 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[1]/D   0.6784   3.0763 r  -2.3979 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[2]/D   0.6784   3.0763 r  -2.3979 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[4]/D   0.6784   3.0763 r  -2.3979 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[5]/D   0.6784   3.0763 r  -2.3979 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[7]/D   0.6784   3.0763 r  -2.3979 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[8]/D   0.6784   3.0763 r  -2.3979 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[11]/D   0.6784   3.0763 r  -2.3979 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[21]/D   0.6784   3.0763 r  -2.3979 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[22]/D   0.6784   3.0763 r  -2.3979 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[23]/D   0.6784   3.0763 r  -2.3979 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[34]/D   0.6784   3.0763 r  -2.3979 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[35]/D   0.6784   3.0763 r  -2.3979 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[10]/D   0.6784   3.0763 r  -2.3979 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[4]/D   0.6412   3.0365 f  -2.3953 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[9]/D   0.6260   3.0198 f  -2.3938 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[9]/D   0.6356   3.0229 f  -2.3873 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_mc_dma_wr_req_vld_reg/D   0.6286   3.0114 f  -2.3828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_wr_count_reg[1]/D   0.6278   3.0056 f  -2.3778 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_wr_count_reg[1]/D   0.6278   3.0047 f  -2.3769 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_wr_count_reg[1]/D   0.6278   2.9894 f  -2.3616 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_wr_count_reg[1]/D   0.6278   2.9882 f  -2.3605 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[8]/D   0.6260   2.9839 f  -2.3579 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[0]/D   0.6383   2.9960 f  -2.3578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[1]/D   0.6383   2.9960 f  -2.3578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[2]/D   0.6383   2.9960 f  -2.3578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[3]/D   0.6383   2.9960 f  -2.3578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[4]/D   0.6383   2.9960 f  -2.3578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[5]/D   0.6383   2.9960 f  -2.3578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[6]/D   0.6383   2.9960 f  -2.3578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[7]/D   0.6383   2.9960 f  -2.3578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[8]/D   0.6383   2.9960 f  -2.3578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[9]/D   0.6383   2.9960 f  -2.3578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[10]/D   0.6383   2.9960 f  -2.3578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[11]/D   0.6383   2.9960 f  -2.3578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[24]/D   0.6383   2.9960 f  -2.3578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[27]/D   0.6383   2.9960 f  -2.3578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[30]/D   0.6383   2.9960 f  -2.3578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[33]/D   0.6383   2.9960 f  -2.3578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[61]/D   0.6383   2.9960 f  -2.3578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[41]/D   0.6383   2.9960 f  -2.3578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[46]/D   0.6383   2.9960 f  -2.3578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[47]/D   0.6383   2.9960 f  -2.3578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[62]/D   0.6383   2.9960 f  -2.3578 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[25]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[26]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[27]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[28]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[29]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[30]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[31]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[32]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[33]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[34]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[35]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[36]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[37]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[40]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[41]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[43]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[45]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[46]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[47]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[48]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[49]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[51]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[52]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[53]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[54]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[55]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[56]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[57]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[58]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[59]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[60]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[61]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[62]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[63]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[12]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[13]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[14]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[15]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[16]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[17]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[18]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[19]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[20]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[21]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[22]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[23]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[24]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[39]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[42]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[44]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[50]/D   0.6383   2.9953 f  -2.3570 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[0]/D   0.6519   3.0079 r  -2.3560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[1]/D   0.6519   3.0079 r  -2.3560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[2]/D   0.6519   3.0079 r  -2.3560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[3]/D   0.6519   3.0079 r  -2.3560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[4]/D   0.6519   3.0079 r  -2.3560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[5]/D   0.6519   3.0079 r  -2.3560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[6]/D   0.6519   3.0079 r  -2.3560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[7]/D   0.6519   3.0079 r  -2.3560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[8]/D   0.6519   3.0079 r  -2.3560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[9]/D   0.6519   3.0079 r  -2.3560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[10]/D   0.6519   3.0079 r  -2.3560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[11]/D   0.6519   3.0079 r  -2.3560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/beat_cnt_reg[12]/D   0.6519   3.0079 r  -2.3560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1483   2.5014 f  -2.3531 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[59]/D   0.6383   2.9913 f  -2.3530 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[26]/D   0.6383   2.9913 f  -2.3530 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[29]/D   0.6383   2.9913 f  -2.3530 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[32]/D   0.6383   2.9913 f  -2.3530 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[35]/D   0.6383   2.9913 f  -2.3530 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[51]/D   0.6383   2.9913 f  -2.3530 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[53]/D   0.6383   2.9913 f  -2.3530 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[54]/D   0.6383   2.9913 f  -2.3530 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[57]/D   0.6383   2.9913 f  -2.3530 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[63]/D   0.6383   2.9913 f  -2.3530 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[38]/D   0.6383   2.9913 f  -2.3530 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[42]/D   0.6383   2.9913 f  -2.3530 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[44]/D   0.6383   2.9913 f  -2.3530 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[48]/D   0.6383   2.9913 f  -2.3530 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[49]/D   0.6383   2.9913 f  -2.3530 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[50]/D   0.6383   2.9913 f  -2.3530 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[52]/D   0.6383   2.9913 f  -2.3530 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[55]/D   0.6383   2.9913 f  -2.3530 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[56]/D   0.6383   2.9913 f  -2.3530 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[58]/D   0.6383   2.9913 f  -2.3530 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[8]/D   0.6356   2.9871 f  -2.3515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_wr_count_reg[2]/D   0.6235   2.9748 f  -2.3513 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_wr_count_reg[2]/D   0.6235   2.9738 f  -2.3503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[0]/D   0.6175   2.9665 f  -2.3489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[25]/D   0.6383   2.9846 f  -2.3464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[1]/D   0.6175   2.9622 f  -2.3447 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[38]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[39]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[40]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[41]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[44]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[47]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[12]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[13]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[14]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[15]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[16]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[17]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[18]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[19]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[20]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[24]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[42]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[45]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[62]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[25]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[26]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[27]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[28]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[29]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[30]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[31]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[32]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[33]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[36]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[37]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[43]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[46]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[61]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[63]/D   0.6784   3.0221 r  -2.3437 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[0]/D   0.6784   3.0219 r  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[1]/D   0.6784   3.0219 r  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[2]/D   0.6784   3.0219 r  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[3]/D   0.6784   3.0219 r  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[4]/D   0.6784   3.0219 r  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[5]/D   0.6784   3.0219 r  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[6]/D   0.6784   3.0219 r  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[7]/D   0.6784   3.0219 r  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[8]/D   0.6784   3.0219 r  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[9]/D   0.6784   3.0219 r  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[10]/D   0.6784   3.0219 r  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[11]/D   0.6784   3.0219 r  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[21]/D   0.6784   3.0219 r  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[22]/D   0.6784   3.0219 r  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[23]/D   0.6784   3.0219 r  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[34]/D   0.6784   3.0219 r  -2.3435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[10]/D   0.6383   2.9811 f  -2.3428 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[40]/D   0.6383   2.9811 f  -2.3428 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[41]/D   0.6383   2.9811 f  -2.3428 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[42]/D   0.6383   2.9811 f  -2.3428 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[43]/D   0.6383   2.9811 f  -2.3428 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[44]/D   0.6383   2.9811 f  -2.3428 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[45]/D   0.6383   2.9811 f  -2.3428 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[46]/D   0.6383   2.9811 f  -2.3428 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[47]/D   0.6383   2.9811 f  -2.3428 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[0]/D   0.6784   3.0176 r  -2.3393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[1]/D   0.6784   3.0176 r  -2.3393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[4]/D   0.6784   3.0176 r  -2.3393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[6]/D   0.6784   3.0176 r  -2.3393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[7]/D   0.6784   3.0176 r  -2.3393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[8]/D   0.6784   3.0176 r  -2.3393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[9]/D   0.6784   3.0176 r  -2.3393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[10]/D   0.6784   3.0176 r  -2.3393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[11]/D   0.6784   3.0176 r  -2.3393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[30]/D   0.6784   3.0176 r  -2.3393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[31]/D   0.6784   3.0176 r  -2.3393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[2]/D   0.6784   3.0176 r  -2.3393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[3]/D   0.6784   3.0176 r  -2.3393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[5]/D   0.6784   3.0176 r  -2.3393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[13]/D   0.6784   3.0176 r  -2.3393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[14]/D   0.6784   3.0176 r  -2.3393 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[15]/D   0.6784   3.0176 r  -2.3393 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[5]/D   0.6261   2.9629 f  -2.3368 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[0]/D   0.6784   3.0146 r  -2.3362 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[1]/D   0.6784   3.0146 r  -2.3362 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[2]/D   0.6784   3.0146 r  -2.3362 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[3]/D   0.6784   3.0146 r  -2.3362 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[4]/D   0.6784   3.0146 r  -2.3362 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[6]/D   0.6784   3.0146 r  -2.3362 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[7]/D   0.6784   3.0146 r  -2.3362 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[10]/D   0.6784   3.0146 r  -2.3362 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[11]/D   0.6784   3.0146 r  -2.3362 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[5]/D   0.6784   3.0146 r  -2.3362 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[8]/D   0.6784   3.0146 r  -2.3362 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[9]/D   0.6784   3.0146 r  -2.3362 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[3]/D   0.6784   3.0144 r  -2.3360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[9]/D   0.6784   3.0144 r  -2.3360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[0]/D   0.6784   3.0144 r  -2.3360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[6]/D   0.6784   3.0144 r  -2.3360 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_wr_count_reg[2]/D   0.6235   2.9585 f  -2.3350 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_wr_count_reg[2]/D   0.6235   2.9574 f  -2.3339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[25]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[26]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[27]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[28]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[29]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[32]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[33]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[34]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[35]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[36]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[37]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[38]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[39]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[40]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[41]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[42]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[43]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[44]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[45]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[46]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[47]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[48]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[49]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[50]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[51]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[53]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[54]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[56]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[57]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[59]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[60]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[62]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[63]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[16]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[17]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[24]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[52]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[55]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[58]/D   0.6383   2.9704 f  -2.3321 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[36]/D   0.6383   2.9682 f  -2.3300 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[37]/D   0.6383   2.9682 f  -2.3300 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[38]/D   0.6383   2.9647 f  -2.3264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[39]/D   0.6383   2.9647 f  -2.3264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[40]/D   0.6383   2.9647 f  -2.3264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[41]/D   0.6383   2.9647 f  -2.3264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[42]/D   0.6383   2.9647 f  -2.3264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[43]/D   0.6383   2.9647 f  -2.3264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[44]/D   0.6383   2.9647 f  -2.3264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd_reg[45]/D   0.6383   2.9647 f  -2.3264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[12]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[13]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[16]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[17]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[18]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[20]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[24]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[14]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[15]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[19]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[25]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[26]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[27]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[28]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[29]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[30]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[31]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[32]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[33]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[21]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[23]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[39]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[40]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[41]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[42]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[43]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[44]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[45]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[46]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[47]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[48]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[49]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[50]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[51]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[52]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[53]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[54]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[55]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[56]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[57]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[58]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[59]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[60]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[61]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[62]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[63]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[22]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[34]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[35]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[36]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[37]/D   0.6784   3.0040 r  -2.3256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[12]/D   0.6383   2.9564 f  -2.3181 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[15]/D   0.6383   2.9564 f  -2.3181 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[18]/D   0.6383   2.9564 f  -2.3181 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[21]/D   0.6383   2.9564 f  -2.3181 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[22]/D   0.6383   2.9564 f  -2.3181 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[23]/D   0.6383   2.9564 f  -2.3181 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[60]/D   0.6383   2.9564 f  -2.3181 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[14]/D   0.6383   2.9558 f  -2.3176 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[17]/D   0.6383   2.9558 f  -2.3176 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[20]/D   0.6383   2.9558 f  -2.3176 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[25]/D   0.6383   2.9558 f  -2.3176 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[28]/D   0.6383   2.9558 f  -2.3176 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[31]/D   0.6383   2.9558 f  -2.3176 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[34]/D   0.6383   2.9558 f  -2.3176 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[36]/D   0.6383   2.9558 f  -2.3176 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[37]/D   0.6383   2.9558 f  -2.3176 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[13]/D   0.6383   2.9525 f  -2.3142 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[16]/D   0.6383   2.9525 f  -2.3142 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[19]/D   0.6383   2.9525 f  -2.3142 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[39]/D   0.6383   2.9525 f  -2.3142 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[40]/D   0.6383   2.9525 f  -2.3142 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[43]/D   0.6383   2.9525 f  -2.3142 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[45]/D   0.6383   2.9525 f  -2.3142 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_busy_int_reg/D   0.6249   2.9374 f  -2.3125 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[38]/D   0.6383   2.9438 f  -2.3056 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1483   2.4479 f  -2.2997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[4]/D   0.6261   2.9257 f  -2.2996 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[5]/D   0.6412   2.9372 f  -2.2961 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pvld_reg/D   0.6115   2.8969 f  -2.2854 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/sdp2glb_done_intr_pd_reg[1]/D   0.6528   2.9376 r  -2.2848 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[5]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[9]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[13]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[17]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[21]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[25]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[29]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[33]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[49]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[53]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[57]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[61]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[4]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[8]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[12]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[16]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[20]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[24]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[28]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[32]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[48]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[52]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[56]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[3]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[7]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[11]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[15]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[19]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[23]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[27]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[31]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[35]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[51]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[55]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[59]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[1]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[2]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[6]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[10]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[14]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[18]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[22]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[26]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[34]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[50]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[54]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[58]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[0]/D   0.6383   2.9210 f  -2.2827 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[49]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[53]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[57]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[61]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[48]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[52]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[56]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[51]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[55]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[59]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[1]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[5]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[9]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[13]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[17]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[21]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[25]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[29]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[33]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[2]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[4]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[8]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[12]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[16]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[20]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[24]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[28]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[32]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[50]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[54]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[58]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[0]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[3]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[7]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[11]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[15]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[19]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[23]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[27]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[31]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[35]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[6]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[10]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[14]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[18]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[22]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[30]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[34]/D   0.6383   2.9207 f  -2.2824 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_cnt_reg[0]/D   0.6305   2.9115 f  -2.2810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_cnt_reg[0]/D   0.6305   2.9115 f  -2.2810 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[5]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[9]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[13]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[17]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[21]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[25]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[29]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[33]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[49]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[53]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[57]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[61]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[4]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[8]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[12]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[16]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[20]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[24]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[28]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[32]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[48]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[52]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[56]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[3]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[7]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[11]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[15]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[19]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[23]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[27]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[31]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[35]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[51]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[55]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[59]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[1]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[2]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[6]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[10]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[14]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[18]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[22]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[30]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[34]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[50]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[54]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[58]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[0]/D   0.6383   2.9185 f  -2.2802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[36]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[38]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[39]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[40]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[41]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[42]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[43]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[44]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[45]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[46]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[47]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[48]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[49]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[50]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[37]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[51]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[52]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[53]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[54]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[55]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[56]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[57]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[58]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[59]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[60]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[61]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[62]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[63]/D   0.6784   2.9580 r  -2.2796 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[37]/D   0.6383   2.9168 f  -2.2785 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[41]/D   0.6383   2.9168 f  -2.2785 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[45]/D   0.6383   2.9168 f  -2.2785 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[63]/D   0.6383   2.9168 f  -2.2785 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[36]/D   0.6383   2.9168 f  -2.2785 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[40]/D   0.6383   2.9168 f  -2.2785 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[44]/D   0.6383   2.9168 f  -2.2785 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[60]/D   0.6383   2.9168 f  -2.2785 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[39]/D   0.6383   2.9168 f  -2.2785 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[43]/D   0.6383   2.9168 f  -2.2785 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[47]/D   0.6383   2.9168 f  -2.2785 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[30]/D   0.6383   2.9168 f  -2.2785 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[38]/D   0.6383   2.9168 f  -2.2785 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[42]/D   0.6383   2.9168 f  -2.2785 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[46]/D   0.6383   2.9168 f  -2.2785 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[63]/D   0.6383   2.9165 f  -2.2782 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[60]/D   0.6383   2.9165 f  -2.2782 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[47]/D   0.6383   2.9165 f  -2.2782 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[37]/D   0.6383   2.9165 f  -2.2782 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[41]/D   0.6383   2.9165 f  -2.2782 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[45]/D   0.6383   2.9165 f  -2.2782 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[36]/D   0.6383   2.9165 f  -2.2782 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[40]/D   0.6383   2.9165 f  -2.2782 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[44]/D   0.6383   2.9165 f  -2.2782 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[46]/D   0.6383   2.9165 f  -2.2782 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[39]/D   0.6383   2.9165 f  -2.2782 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[43]/D   0.6383   2.9165 f  -2.2782 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[26]/D   0.6383   2.9165 f  -2.2782 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[38]/D   0.6383   2.9165 f  -2.2782 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[42]/D   0.6383   2.9165 f  -2.2782 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[50]/D   0.6383   2.9162 f  -2.2779 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[57]/D   0.6383   2.9162 f  -2.2779 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[58]/D   0.6383   2.9162 f  -2.2779 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[48]/D   0.6383   2.9156 f  -2.2774 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[51]/D   0.6383   2.9156 f  -2.2774 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[52]/D   0.6383   2.9156 f  -2.2774 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[55]/D   0.6383   2.9156 f  -2.2774 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[56]/D   0.6383   2.9156 f  -2.2774 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[59]/D   0.6383   2.9156 f  -2.2774 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[37]/D   0.6383   2.9144 f  -2.2760 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[41]/D   0.6383   2.9144 f  -2.2760 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[45]/D   0.6383   2.9144 f  -2.2760 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[63]/D   0.6383   2.9144 f  -2.2760 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[36]/D   0.6383   2.9144 f  -2.2760 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[40]/D   0.6383   2.9144 f  -2.2760 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[44]/D   0.6383   2.9144 f  -2.2760 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[60]/D   0.6383   2.9144 f  -2.2760 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[39]/D   0.6383   2.9144 f  -2.2760 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[43]/D   0.6383   2.9144 f  -2.2760 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[47]/D   0.6383   2.9144 f  -2.2760 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[26]/D   0.6383   2.9144 f  -2.2760 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[38]/D   0.6383   2.9144 f  -2.2760 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[42]/D   0.6383   2.9144 f  -2.2760 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[46]/D   0.6383   2.9144 f  -2.2760 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[0]/D   0.6784   2.9531 r  -2.2747 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[1]/D   0.6784   2.9531 r  -2.2747 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[2]/D   0.6784   2.9531 r  -2.2747 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[4]/D   0.6784   2.9531 r  -2.2747 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[5]/D   0.6784   2.9531 r  -2.2747 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[6]/D   0.6784   2.9531 r  -2.2747 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[8]/D   0.6784   2.9531 r  -2.2747 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[9]/D   0.6784   2.9531 r  -2.2747 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[10]/D   0.6784   2.9531 r  -2.2747 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[21]/D   0.6784   2.9531 r  -2.2747 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[22]/D   0.6784   2.9531 r  -2.2747 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[34]/D   0.6784   2.9531 r  -2.2747 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[35]/D   0.6784   2.9531 r  -2.2747 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[3]/D   0.6784   2.9531 r  -2.2747 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[7]/D   0.6784   2.9531 r  -2.2747 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[11]/D   0.6784   2.9531 r  -2.2747 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[23]/D   0.6784   2.9531 r  -2.2747 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_intr/sdp2glb_done_intr_pd_reg[0]/D   0.6527   2.9269 r  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.9002 f  -2.2742 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[1]/D   0.6784   2.9520 r  -2.2736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[2]/D   0.6784   2.9520 r  -2.2736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[3]/D   0.6784   2.9520 r  -2.2736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[4]/D   0.6784   2.9520 r  -2.2736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[5]/D   0.6784   2.9520 r  -2.2736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[7]/D   0.6784   2.9520 r  -2.2736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[9]/D   0.6784   2.9520 r  -2.2736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[10]/D   0.6784   2.9520 r  -2.2736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[11]/D   0.6784   2.9520 r  -2.2736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[22]/D   0.6784   2.9520 r  -2.2736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[23]/D   0.6784   2.9520 r  -2.2736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[0]/D   0.6784   2.9520 r  -2.2736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[6]/D   0.6784   2.9520 r  -2.2736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[8]/D   0.6784   2.9520 r  -2.2736 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[35]/D   0.6383   2.9115 f  -2.2733 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[49]/D   0.6383   2.9115 f  -2.2733 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[53]/D   0.6383   2.9115 f  -2.2733 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[54]/D   0.6383   2.9115 f  -2.2733 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd_reg[60]/D   0.6383   2.9115 f  -2.2733 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[38]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[41]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[42]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[43]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[44]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[25]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[28]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[31]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[34]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[36]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[37]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[39]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[46]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[12]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[15]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[18]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[20]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[21]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[22]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[40]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[45]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[47]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[62]/D   0.6383   2.9106 f  -2.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[1]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[2]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[3]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[5]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[6]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[7]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[8]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[9]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[10]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[0]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[1]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[2]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[4]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[5]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[6]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[7]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[8]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[11]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[30]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[31]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[0]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[4]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[11]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[3]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[9]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[10]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[13]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[14]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[15]/D   0.6784   2.9498 r  -2.2714 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[36]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[37]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[38]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[39]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[40]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[41]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[42]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[43]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[44]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[45]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[46]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[47]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[48]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[49]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[50]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[51]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[52]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[53]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[54]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[55]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[56]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[57]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[58]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[59]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[60]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[61]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[62]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[63]/D   0.6784   2.9471 r  -2.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dat_en_reg/D   0.6216   2.8902 f  -2.2686 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd_reg[38]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[36]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[37]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[38]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[40]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[41]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[43]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[44]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[46]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[47]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[49]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[50]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[51]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[52]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[53]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[54]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[55]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[56]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[57]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[58]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[59]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[60]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[61]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[62]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[63]/D   0.6784   2.9438 r  -2.2655 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[39]/D   0.6784   2.9438 r  -2.2654 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[42]/D   0.6784   2.9438 r  -2.2654 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[45]/D   0.6784   2.9438 r  -2.2654 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[48]/D   0.6784   2.9438 r  -2.2654 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[1]/D   0.6261   2.8902 f  -2.2641 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[2]/D   0.6261   2.8902 f  -2.2641 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[3]/D   0.6261   2.8902 f  -2.2641 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[4]/D   0.6261   2.8902 f  -2.2641 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[5]/D   0.6261   2.8902 f  -2.2641 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[6]/D   0.6261   2.8902 f  -2.2641 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[7]/D   0.6261   2.8902 f  -2.2641 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[8]/D   0.6261   2.8902 f  -2.2641 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[9]/D   0.6261   2.8902 f  -2.2641 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[10]/D   0.6261   2.8902 f  -2.2641 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[11]/D   0.6261   2.8902 f  -2.2641 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[12]/D   0.6261   2.8902 f  -2.2641 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[13]/D   0.6261   2.8902 f  -2.2641 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[12]/D   0.6383   2.9022 f  -2.2639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[13]/D   0.6383   2.9022 f  -2.2639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[14]/D   0.6383   2.9022 f  -2.2639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[15]/D   0.6383   2.9022 f  -2.2639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[16]/D   0.6383   2.9022 f  -2.2639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[17]/D   0.6383   2.9022 f  -2.2639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[18]/D   0.6383   2.9022 f  -2.2639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[19]/D   0.6383   2.9022 f  -2.2639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[20]/D   0.6383   2.9022 f  -2.2639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[21]/D   0.6383   2.9022 f  -2.2639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[24]/D   0.6383   2.9022 f  -2.2639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[25]/D   0.6383   2.9022 f  -2.2639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[26]/D   0.6383   2.9022 f  -2.2639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[27]/D   0.6383   2.9022 f  -2.2639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[29]/D   0.6383   2.9022 f  -2.2639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[30]/D   0.6383   2.9022 f  -2.2639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[32]/D   0.6383   2.9022 f  -2.2639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[33]/D   0.6383   2.9022 f  -2.2639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[35]/D   0.6383   2.9022 f  -2.2639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[28]/D   0.6383   2.9022 f  -2.2639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[31]/D   0.6383   2.9022 f  -2.2639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[34]/D   0.6383   2.9022 f  -2.2639 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[0]/D   0.6383   2.9011 f  -2.2629 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[1]/D   0.6383   2.9011 f  -2.2629 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[2]/D   0.6383   2.9011 f  -2.2629 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[3]/D   0.6383   2.9011 f  -2.2629 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[4]/D   0.6383   2.9011 f  -2.2629 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[5]/D   0.6383   2.9011 f  -2.2629 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[6]/D   0.6383   2.9011 f  -2.2629 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[7]/D   0.6383   2.9011 f  -2.2629 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[8]/D   0.6383   2.9011 f  -2.2629 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[9]/D   0.6383   2.9011 f  -2.2629 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[10]/D   0.6383   2.9011 f  -2.2629 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[11]/D   0.6383   2.9011 f  -2.2629 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[27]/D   0.6383   2.9011 f  -2.2629 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[30]/D   0.6383   2.9011 f  -2.2629 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[33]/D   0.6383   2.9011 f  -2.2629 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[61]/D   0.6383   2.9011 f  -2.2629 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[13]/D   0.6383   2.9011 f  -2.2629 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[16]/D   0.6383   2.9011 f  -2.2629 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[23]/D   0.6383   2.9011 f  -2.2629 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[24]/D   0.6383   2.9011 f  -2.2629 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[60]/D   0.6383   2.9011 f  -2.2629 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[4]/D   0.6412   2.9035 f  -2.2623 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[48]/D   0.6383   2.8964 f  -2.2581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[49]/D   0.6383   2.8964 f  -2.2581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[52]/D   0.6383   2.8964 f  -2.2581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[53]/D   0.6383   2.8964 f  -2.2581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[26]/D   0.6383   2.8964 f  -2.2581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[29]/D   0.6383   2.8964 f  -2.2581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[32]/D   0.6383   2.8964 f  -2.2581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[35]/D   0.6383   2.8964 f  -2.2581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[50]/D   0.6383   2.8964 f  -2.2581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[51]/D   0.6383   2.8964 f  -2.2581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[54]/D   0.6383   2.8964 f  -2.2581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[56]/D   0.6383   2.8964 f  -2.2581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[57]/D   0.6383   2.8964 f  -2.2581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[58]/D   0.6383   2.8964 f  -2.2581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[14]/D   0.6383   2.8964 f  -2.2581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[17]/D   0.6383   2.8964 f  -2.2581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[19]/D   0.6383   2.8964 f  -2.2581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[55]/D   0.6383   2.8964 f  -2.2581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[59]/D   0.6383   2.8964 f  -2.2581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[63]/D   0.6383   2.8964 f  -2.2581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.8838 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pvld_reg/D   0.6108   2.8685 f  -2.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[1]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[2]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[3]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[15]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[16]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[17]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[18]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[19]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[20]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[21]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[22]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[23]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[24]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[25]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[26]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[27]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[28]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[29]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[30]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[31]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[32]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[33]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[34]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[36]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[37]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[38]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[39]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[40]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[41]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[42]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[43]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[44]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[45]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[46]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[47]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[48]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[49]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[51]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[52]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[53]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[54]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[55]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[56]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[57]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[58]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[59]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[60]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[61]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[62]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[63]/D   0.6411   2.8972 f  -2.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[0]/D   0.6408   2.8840 f  -2.2432 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[4]/D   0.6411   2.8840 f  -2.2428 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[5]/D   0.6411   2.8840 f  -2.2428 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[6]/D   0.6411   2.8840 f  -2.2428 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[7]/D   0.6411   2.8840 f  -2.2428 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[8]/D   0.6411   2.8840 f  -2.2428 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[9]/D   0.6411   2.8840 f  -2.2428 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[10]/D   0.6411   2.8840 f  -2.2428 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[11]/D   0.6411   2.8840 f  -2.2428 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[12]/D   0.6411   2.8840 f  -2.2428 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[13]/D   0.6411   2.8840 f  -2.2428 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[14]/D   0.6411   2.8840 f  -2.2428 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pvld_reg/D   0.6459   2.8872 r  -2.2413 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[0]/D   0.6123   2.8524 f  -2.2401 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pvld_reg/D   0.6115   2.8503 f  -2.2388 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/beat_cnt_reg[1]/D   0.6302   2.8680 f  -2.2378 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/beat_cnt_reg[1]/D   0.6302   2.8680 f  -2.2378 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd_reg[62]/D   0.6383   2.8751 f  -2.2367 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd_reg[62]/D   0.6383   2.8751 f  -2.2367 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[35]/D   0.6411   2.8778 f  -2.2366 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[50]/D   0.6411   2.8778 f  -2.2366 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd_reg[62]/D   0.6383   2.8732 f  -2.2349 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[12]/D   0.6383   2.8664 f  -2.2281 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[18]/D   0.6383   2.8664 f  -2.2281 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[19]/D   0.6383   2.8664 f  -2.2281 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[20]/D   0.6383   2.8664 f  -2.2281 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[21]/D   0.6383   2.8664 f  -2.2281 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[22]/D   0.6383   2.8664 f  -2.2281 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[23]/D   0.6383   2.8664 f  -2.2281 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[61]/D   0.6383   2.8664 f  -2.2281 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[1]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[2]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[3]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[15]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[16]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[17]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[18]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[20]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[21]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[22]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[23]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[24]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[25]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[26]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[27]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[28]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[29]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[30]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[31]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[32]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[33]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[35]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[36]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[37]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[38]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[39]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[40]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[41]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[42]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[43]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[44]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[45]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[46]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[47]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[48]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[49]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[50]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[51]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[52]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[53]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[54]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[55]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[56]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[57]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[58]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[59]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[60]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[61]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[62]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[63]/D   0.6815   2.9095 r  -2.2280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/beat_cnt_reg[0]/D   0.6122   2.8376 f  -2.2254 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/beat_cnt_reg[0]/D   0.6122   2.8376 f  -2.2254 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[34]/D   0.6411   2.8660 f  -2.2248 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[15]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[16]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[17]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[18]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[19]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[20]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[21]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[22]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[23]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[24]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[25]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[26]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[27]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[28]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[29]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[30]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[31]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[32]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[33]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[34]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[35]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[36]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[37]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[38]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[39]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[40]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[41]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[42]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[43]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[44]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[45]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[46]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[47]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[48]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[49]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[50]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[51]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[52]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[53]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[54]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[55]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[56]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[57]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[58]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[59]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[60]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[61]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[62]/D   0.6411   2.8652 f  -2.2241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[0]/D   0.6408   2.8630 f  -2.2222 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[4]/D   0.6411   2.8630 f  -2.2218 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[5]/D   0.6411   2.8630 f  -2.2218 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[6]/D   0.6411   2.8630 f  -2.2218 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[7]/D   0.6411   2.8630 f  -2.2218 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[8]/D   0.6411   2.8630 f  -2.2218 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[9]/D   0.6411   2.8630 f  -2.2218 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[10]/D   0.6411   2.8630 f  -2.2218 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[11]/D   0.6411   2.8630 f  -2.2218 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[12]/D   0.6411   2.8630 f  -2.2218 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[13]/D   0.6411   2.8630 f  -2.2218 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[14]/D   0.6411   2.8630 f  -2.2218 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd_reg[19]/D   0.6411   2.8614 f  -2.2202 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[12]/D   0.6383   2.8533 f  -2.2150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[13]/D   0.6383   2.8533 f  -2.2150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[15]/D   0.6383   2.8533 f  -2.2150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[16]/D   0.6383   2.8533 f  -2.2150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[18]/D   0.6383   2.8533 f  -2.2150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[19]/D   0.6383   2.8533 f  -2.2150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[24]/D   0.6383   2.8533 f  -2.2150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[25]/D   0.6383   2.8533 f  -2.2150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[26]/D   0.6383   2.8533 f  -2.2150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[27]/D   0.6383   2.8533 f  -2.2150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[28]/D   0.6383   2.8533 f  -2.2150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[29]/D   0.6383   2.8533 f  -2.2150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[30]/D   0.6383   2.8533 f  -2.2150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[31]/D   0.6383   2.8533 f  -2.2150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[32]/D   0.6383   2.8533 f  -2.2150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[33]/D   0.6383   2.8533 f  -2.2150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[14]/D   0.6383   2.8533 f  -2.2150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[17]/D   0.6383   2.8533 f  -2.2150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[20]/D   0.6383   2.8533 f  -2.2150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[0]/D   0.6177   2.8315 f  -2.2137 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_wr_count_reg[0]/D   0.6177   2.8315 f  -2.2137 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.8372 f  -2.2111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/RD_bus_reg[0]/D   0.6261   2.8287 f  -2.2026 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.8286 f  -2.2025 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[5]/D   0.6261   2.8265 f  -2.2004 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[25]/D   0.6784   2.8757 r  -2.1973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[26]/D   0.6784   2.8757 r  -2.1973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[28]/D   0.6784   2.8757 r  -2.1973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[29]/D   0.6784   2.8757 r  -2.1973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[32]/D   0.6784   2.8757 r  -2.1973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[34]/D   0.6784   2.8757 r  -2.1973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[35]/D   0.6784   2.8757 r  -2.1973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[12]/D   0.6784   2.8757 r  -2.1973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[16]/D   0.6784   2.8757 r  -2.1973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[17]/D   0.6784   2.8757 r  -2.1973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[18]/D   0.6784   2.8757 r  -2.1973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[19]/D   0.6784   2.8757 r  -2.1973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[20]/D   0.6784   2.8757 r  -2.1973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[21]/D   0.6784   2.8757 r  -2.1973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[22]/D   0.6784   2.8757 r  -2.1973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[23]/D   0.6784   2.8757 r  -2.1973 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[0]/D   0.6784   2.8717 r  -2.1933 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[1]/D   0.6784   2.8717 r  -2.1933 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[2]/D   0.6784   2.8717 r  -2.1933 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[3]/D   0.6784   2.8717 r  -2.1933 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[4]/D   0.6784   2.8717 r  -2.1933 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[5]/D   0.6784   2.8717 r  -2.1933 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[6]/D   0.6784   2.8717 r  -2.1933 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[7]/D   0.6784   2.8717 r  -2.1933 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[8]/D   0.6784   2.8717 r  -2.1933 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[9]/D   0.6784   2.8717 r  -2.1933 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[10]/D   0.6784   2.8717 r  -2.1933 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[11]/D   0.6784   2.8717 r  -2.1933 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[34]/D   0.6784   2.8717 r  -2.1933 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[35]/D   0.6784   2.8717 r  -2.1933 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[21]/D   0.6784   2.8717 r  -2.1933 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[22]/D   0.6784   2.8717 r  -2.1933 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[23]/D   0.6784   2.8717 r  -2.1933 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pvld_reg/D   0.6455   2.8386 r  -2.1930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/beat_cnt_reg[1]/D   0.6302   2.8232 f  -2.1930 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/beat_cnt_reg[1]/D   0.6302   2.8223 f  -2.1921 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[1]/D   0.6527   2.8435 r  -2.1909 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[2]/D   0.6527   2.8435 r  -2.1908 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[6]/D   0.6527   2.8435 r  -2.1908 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[10]/D   0.6527   2.8435 r  -2.1908 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[3]/D   0.6527   2.8435 r  -2.1908 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[5]/D   0.6527   2.8435 r  -2.1908 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[7]/D   0.6527   2.8435 r  -2.1908 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[11]/D   0.6527   2.8435 r  -2.1908 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[4]/D   0.6527   2.8435 r  -2.1908 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[8]/D   0.6528   2.8435 r  -2.1908 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[9]/D   0.6528   2.8435 r  -2.1908 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/beat_count_reg[12]/D   0.6528   2.8435 r  -2.1908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.8165 f  -2.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[0]/D   0.6177   2.8081 f  -2.1904 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_wr_count_reg[0]/D   0.6177   2.8081 f  -2.1904 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pvld_reg/D   0.6287   2.8183 f  -2.1896 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[4]/D   0.6411   2.8299 f  -2.1887 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[6]/D   0.6411   2.8299 f  -2.1887 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[10]/D   0.6411   2.8299 f  -2.1887 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[63]/D   0.6411   2.8299 f  -2.1887 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dfifo0_unequal_reg/D   0.6607   2.8483 r  -2.1876 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[36]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[37]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[51]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[52]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[53]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[54]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[55]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[56]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[57]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[58]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[59]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[60]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[61]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[62]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[63]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[38]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[39]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[40]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[41]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[42]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[43]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[44]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[45]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[46]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[47]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[48]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[49]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[50]/D   0.6784   2.8658 r  -2.1874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.8124 f  -2.1863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[25]/D   0.6784   2.8632 r  -2.1848 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[28]/D   0.6784   2.8632 r  -2.1848 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[31]/D   0.6784   2.8632 r  -2.1848 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[24]/D   0.6784   2.8632 r  -2.1848 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[27]/D   0.6784   2.8632 r  -2.1848 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[30]/D   0.6784   2.8632 r  -2.1848 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[33]/D   0.6784   2.8632 r  -2.1848 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[26]/D   0.6784   2.8632 r  -2.1848 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[29]/D   0.6784   2.8632 r  -2.1848 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[32]/D   0.6784   2.8632 r  -2.1848 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1427   2.3274 f  -2.1846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[1]/D   0.6177   2.7991 f  -2.1814 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/beat_cnt_reg[0]/D   0.6122   2.7928 f  -2.1806 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/beat_cnt_reg[0]/D   0.6122   2.7919 f  -2.1796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pvld_reg/D   0.6459   2.8226 r  -2.1767 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[27]/D   0.6383   2.8149 f  -2.1766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[33]/D   0.6383   2.8149 f  -2.1766 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[24]/D   0.6784   2.8531 r  -2.1747 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pvld_reg/D   0.6115   2.7854 f  -2.1739 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.7998 f  -2.1738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[0]/D   0.6177   2.7868 f  -2.1690 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_wr_count_reg[0]/D   0.6177   2.7868 f  -2.1690 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_mc_dma_wr_req_vld_reg/D   0.6218   2.7902 f  -2.1683 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[0]/D   0.6177   2.7857 f  -2.1679 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_wr_count_reg[0]/D   0.6177   2.7857 f  -2.1679 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[8]/D   0.6599   2.8272 r  -2.1672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[15]/D   0.6784   2.8454 r  -2.1670 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[16]/D   0.6784   2.8454 r  -2.1670 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[12]/D   0.6784   2.8454 r  -2.1670 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[14]/D   0.6784   2.8454 r  -2.1670 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[18]/D   0.6784   2.8454 r  -2.1670 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[13]/D   0.6784   2.8454 r  -2.1670 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[17]/D   0.6784   2.8454 r  -2.1670 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[19]/D   0.6784   2.8454 r  -2.1670 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[20]/D   0.6784   2.8454 r  -2.1670 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[0]/D   0.6815   2.8483 r  -2.1669 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[4]/D   0.6261   2.7927 f  -2.1667 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[0]/D   0.6509   2.8170 r  -2.1661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[2]/D   0.6509   2.8170 r  -2.1661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[3]/D   0.6509   2.8170 r  -2.1661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[5]/D   0.6509   2.8170 r  -2.1661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[6]/D   0.6509   2.8170 r  -2.1661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[7]/D   0.6509   2.8170 r  -2.1661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[9]/D   0.6509   2.8170 r  -2.1661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[10]/D   0.6509   2.8170 r  -2.1661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[11]/D   0.6509   2.8170 r  -2.1661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[12]/D   0.6509   2.8170 r  -2.1661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[13]/D   0.6509   2.8170 r  -2.1661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[14]/D   0.6509   2.8170 r  -2.1661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[15]/D   0.6509   2.8170 r  -2.1661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[16]/D   0.6509   2.8170 r  -2.1661 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[8]/D   0.6509   2.8151 r  -2.1642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.7878 f  -2.1618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[0]/D   0.6601   2.8210 r  -2.1609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[2]/D   0.6601   2.8210 r  -2.1609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[3]/D   0.6601   2.8210 r  -2.1609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[5]/D   0.6601   2.8210 r  -2.1609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[6]/D   0.6601   2.8210 r  -2.1609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[7]/D   0.6601   2.8210 r  -2.1609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[9]/D   0.6601   2.8210 r  -2.1609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[10]/D   0.6601   2.8210 r  -2.1609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[11]/D   0.6601   2.8210 r  -2.1609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[12]/D   0.6601   2.8210 r  -2.1609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[13]/D   0.6601   2.8210 r  -2.1609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[14]/D   0.6601   2.8210 r  -2.1609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[15]/D   0.6601   2.8210 r  -2.1609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[16]/D   0.6601   2.8210 r  -2.1609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.7855 f  -2.1594 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dp2reg_done_reg/D   0.6480   2.8072 r  -2.1592 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[1]/D   0.6177   2.7758 f  -2.1581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.7841 f  -2.1580 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_en_reg/D   0.6179   2.7746 f  -2.1568 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[20]/D   0.6244   2.7796 f  -2.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[21]/D   0.6244   2.7793 f  -2.1550 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[22]/D   0.6244   2.7793 f  -2.1550 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[23]/D   0.6244   2.7793 f  -2.1550 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[26]/D   0.6244   2.7793 f  -2.1550 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[19]/D   0.6244   2.7793 f  -2.1550 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[25]/D   0.6244   2.7793 f  -2.1550 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[28]/D   0.6244   2.7793 f  -2.1550 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[27]/D   0.6244   2.7793 f  -2.1550 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[18]/D   0.6244   2.7793 f  -2.1550 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[24]/D   0.6244   2.7793 f  -2.1550 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[17]/D   0.6244   2.7793 f  -2.1550 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[47]/D   0.6411   2.7952 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[48]/D   0.6411   2.7952 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[49]/D   0.6411   2.7952 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[50]/D   0.6411   2.7952 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[51]/D   0.6411   2.7952 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[52]/D   0.6411   2.7952 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[53]/D   0.6411   2.7952 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[54]/D   0.6411   2.7952 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[55]/D   0.6411   2.7952 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[56]/D   0.6411   2.7952 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[57]/D   0.6411   2.7952 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[58]/D   0.6411   2.7952 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[59]/D   0.6411   2.7952 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[60]/D   0.6411   2.7952 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[61]/D   0.6411   2.7952 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[62]/D   0.6411   2.7952 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[63]/D   0.6411   2.7952 f  -2.1541 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[1]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[2]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[3]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[15]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[16]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[17]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[18]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[20]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[21]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[22]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[23]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[24]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[25]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[26]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[27]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[28]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[29]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[30]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[31]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[32]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[33]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[35]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[36]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[37]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[38]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[39]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[40]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[41]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[42]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[43]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[44]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[45]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[46]/D   0.6815   2.8351 r  -2.1536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[0]/D   0.6408   2.7922 f  -2.1515 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[4]/D   0.6411   2.7922 f  -2.1511 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[5]/D   0.6411   2.7922 f  -2.1511 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[6]/D   0.6411   2.7922 f  -2.1511 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[7]/D   0.6411   2.7922 f  -2.1511 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[8]/D   0.6411   2.7922 f  -2.1511 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[9]/D   0.6411   2.7922 f  -2.1511 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[10]/D   0.6411   2.7922 f  -2.1511 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[11]/D   0.6411   2.7922 f  -2.1511 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[12]/D   0.6411   2.7922 f  -2.1511 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[13]/D   0.6411   2.7922 f  -2.1511 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[14]/D   0.6411   2.7922 f  -2.1511 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[19]/D   0.6411   2.7906 f  -2.1495 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[34]/D   0.6411   2.7906 f  -2.1495 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_cnt_reg[0]/D   0.6619   2.8040 r  -2.1420 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[1]/D   0.6177   2.7594 f  -2.1416 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[1]/D   0.6177   2.7582 f  -2.1405 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[7]/D   0.6261   2.7610 f  -2.1350 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p_reg[1]/D   0.6247   2.7589 f  -2.1343 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[20]/D   0.6286   2.7569 f  -2.1283 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[7]/D   0.6679   2.7961 r  -2.1282 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[21]/D   0.6286   2.7567 f  -2.1280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[22]/D   0.6286   2.7567 f  -2.1280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[23]/D   0.6286   2.7567 f  -2.1280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[26]/D   0.6286   2.7567 f  -2.1280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[19]/D   0.6286   2.7567 f  -2.1280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[25]/D   0.6286   2.7567 f  -2.1280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[28]/D   0.6286   2.7567 f  -2.1280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[27]/D   0.6286   2.7567 f  -2.1280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[18]/D   0.6286   2.7567 f  -2.1280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[24]/D   0.6286   2.7567 f  -2.1280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[17]/D   0.6286   2.7567 f  -2.1280 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.7530 f  -2.1269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pvld_reg/D   0.6108   2.7376 f  -2.1268 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[20]/D   0.6288   2.7535 f  -2.1248 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[18]/D   0.6288   2.7533 f  -2.1246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[24]/D   0.6288   2.7533 f  -2.1246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[21]/D   0.6288   2.7533 f  -2.1246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[22]/D   0.6288   2.7533 f  -2.1246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[23]/D   0.6288   2.7533 f  -2.1246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[26]/D   0.6288   2.7533 f  -2.1246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[19]/D   0.6288   2.7533 f  -2.1246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[25]/D   0.6288   2.7533 f  -2.1246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[28]/D   0.6288   2.7533 f  -2.1246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[27]/D   0.6288   2.7533 f  -2.1246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[17]/D   0.6288   2.7533 f  -2.1246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.7496 f  -2.1235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pvld_reg/D   0.6115   2.7307 f  -2.1192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pvld_reg/D   0.6592   2.7738 r  -2.1147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[0]/D   0.6120   2.7265 f  -2.1145 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[1]/D   0.6411   2.7552 f  -2.1140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[2]/D   0.6411   2.7552 f  -2.1140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[3]/D   0.6411   2.7552 f  -2.1140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[11]/D   0.6411   2.7552 f  -2.1140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[1]/D   0.6286   2.7323 f  -2.1037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[2]/D   0.6286   2.7323 f  -2.1037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[4]/D   0.6286   2.7323 f  -2.1037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[0]/D   0.6286   2.7323 f  -2.1037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[3]/D   0.6286   2.7323 f  -2.1037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[5]/D   0.6286   2.7323 f  -2.1037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[7]/D   0.6286   2.7323 f  -2.1037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[10]/D   0.6286   2.7323 f  -2.1037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[11]/D   0.6286   2.7323 f  -2.1037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[12]/D   0.6286   2.7323 f  -2.1037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[13]/D   0.6286   2.7323 f  -2.1037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[14]/D   0.6286   2.7323 f  -2.1037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[15]/D   0.6286   2.7323 f  -2.1037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[16]/D   0.6286   2.7323 f  -2.1037 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[20]/D   0.6217   2.7245 f  -2.1028 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[18]/D   0.6217   2.7243 f  -2.1026 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[24]/D   0.6217   2.7243 f  -2.1026 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[21]/D   0.6217   2.7243 f  -2.1026 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[22]/D   0.6217   2.7243 f  -2.1026 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[23]/D   0.6217   2.7243 f  -2.1026 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[26]/D   0.6217   2.7243 f  -2.1026 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[19]/D   0.6217   2.7243 f  -2.1026 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[25]/D   0.6217   2.7243 f  -2.1026 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[28]/D   0.6217   2.7243 f  -2.1026 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[27]/D   0.6217   2.7243 f  -2.1026 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[17]/D   0.6217   2.7243 f  -2.1026 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[1]/D   0.6551   2.7569 r  -2.1018 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[3]/D   0.6551   2.7569 r  -2.1018 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[4]/D   0.6551   2.7569 r  -2.1018 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[6]/D   0.6551   2.7569 r  -2.1018 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[7]/D   0.6551   2.7569 r  -2.1018 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[10]/D   0.6551   2.7569 r  -2.1018 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[11]/D   0.6551   2.7569 r  -2.1018 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.7261 f  -2.1000 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.7258 f  -2.0998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.7249 f  -2.0988 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pvld_reg/D   0.6594   2.7526 r  -2.0932 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.7176 f  -2.0915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[20]/D   0.6122   2.7030 f  -2.0909 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[21]/D   0.6122   2.7028 f  -2.0906 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[22]/D   0.6122   2.7028 f  -2.0906 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[23]/D   0.6122   2.7028 f  -2.0906 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[26]/D   0.6122   2.7028 f  -2.0906 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[19]/D   0.6122   2.7028 f  -2.0906 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[25]/D   0.6122   2.7028 f  -2.0906 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[28]/D   0.6122   2.7028 f  -2.0906 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[27]/D   0.6122   2.7028 f  -2.0906 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[18]/D   0.6122   2.7028 f  -2.0906 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[24]/D   0.6122   2.7028 f  -2.0906 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[17]/D   0.6122   2.7028 f  -2.0906 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[17]/D   0.6286   2.7187 f  -2.0901 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[18]/D   0.6286   2.7187 f  -2.0901 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[19]/D   0.6286   2.7187 f  -2.0901 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[20]/D   0.6286   2.7187 f  -2.0901 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[21]/D   0.6286   2.7187 f  -2.0901 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[22]/D   0.6286   2.7187 f  -2.0901 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[23]/D   0.6286   2.7187 f  -2.0901 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[24]/D   0.6286   2.7187 f  -2.0901 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[25]/D   0.6286   2.7187 f  -2.0901 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[26]/D   0.6286   2.7187 f  -2.0901 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[27]/D   0.6286   2.7187 f  -2.0901 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[28]/D   0.6286   2.7187 f  -2.0901 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[6]/D   0.6286   2.7187 f  -2.0901 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[9]/D   0.6286   2.7187 f  -2.0901 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[33]/D   0.6261   2.7150 f  -2.0889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[33]/D   0.6261   2.7149 f  -2.0889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pvld_reg/D   0.6459   2.7338 r  -2.0879 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.7135 f  -2.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.7135 f  -2.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.7135 f  -2.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.7135 f  -2.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.7135 f  -2.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.7135 f  -2.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.7135 f  -2.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.7135 f  -2.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.7135 f  -2.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.7135 f  -2.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.7135 f  -2.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.7135 f  -2.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.7135 f  -2.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.7135 f  -2.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.7135 f  -2.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.7135 f  -2.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.7135 f  -2.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.7135 f  -2.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.7135 f  -2.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.7135 f  -2.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[4]/D   0.6286   2.7139 f  -2.0853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[1]/D   0.6247   2.7093 f  -2.0847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.7100 f  -2.0839 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[0]/D   0.6551   2.7349 r  -2.0798 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[2]/D   0.6551   2.7349 r  -2.0798 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[5]/D   0.6551   2.7349 r  -2.0798 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[9]/D   0.6551   2.7349 r  -2.0798 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[12]/D   0.6551   2.7349 r  -2.0798 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[13]/D   0.6551   2.7349 r  -2.0798 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[14]/D   0.6551   2.7349 r  -2.0798 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[15]/D   0.6551   2.7349 r  -2.0798 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[16]/D   0.6551   2.7349 r  -2.0798 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[31]/D   0.6379   2.7129 f  -2.0750 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[32]/D   0.6379   2.7129 f  -2.0750 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[5]/D   0.6411   2.7151 f  -2.0739 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[7]/D   0.6411   2.7151 f  -2.0739 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[8]/D   0.6411   2.7151 f  -2.0739 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[9]/D   0.6411   2.7151 f  -2.0739 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[12]/D   0.6411   2.7151 f  -2.0739 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[13]/D   0.6411   2.7151 f  -2.0739 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[14]/D   0.6411   2.7151 f  -2.0739 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.6998 f  -2.0738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.6978 f  -2.0717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p_reg[5]/D   0.6476   2.7190 r  -2.0715 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_prdy_d_reg/D   0.6637   2.7344 r  -2.0707 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_prdy_d_reg/D   0.6637   2.7344 r  -2.0707 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.6966 f  -2.0705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p_reg[2]/D   0.6472   2.7174 r  -2.0703 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pvld_reg/D   0.6455   2.7140 r  -2.0685 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[20]/D   0.6247   2.6771 f  -2.0524 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[18]/D   0.6247   2.6769 f  -2.0522 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[24]/D   0.6247   2.6769 f  -2.0522 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[21]/D   0.6247   2.6769 f  -2.0522 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[22]/D   0.6247   2.6769 f  -2.0522 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[23]/D   0.6247   2.6769 f  -2.0522 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[26]/D   0.6247   2.6769 f  -2.0522 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[19]/D   0.6247   2.6769 f  -2.0522 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[25]/D   0.6247   2.6769 f  -2.0522 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[28]/D   0.6247   2.6769 f  -2.0522 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[27]/D   0.6247   2.6769 f  -2.0522 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[17]/D   0.6247   2.6769 f  -2.0522 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.6757 f  -2.0497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.6715 f  -2.0454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[0]/D   0.6288   2.6730 f  -2.0442 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[1]/D   0.6288   2.6730 f  -2.0442 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[2]/D   0.6288   2.6730 f  -2.0442 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[3]/D   0.6288   2.6730 f  -2.0442 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[4]/D   0.6288   2.6730 f  -2.0442 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[5]/D   0.6288   2.6730 f  -2.0442 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[6]/D   0.6288   2.6730 f  -2.0442 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[7]/D   0.6288   2.6730 f  -2.0442 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[8]/D   0.6288   2.6730 f  -2.0442 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[9]/D   0.6288   2.6730 f  -2.0442 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[10]/D   0.6288   2.6730 f  -2.0442 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[11]/D   0.6288   2.6730 f  -2.0442 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[12]/D   0.6288   2.6730 f  -2.0442 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[13]/D   0.6288   2.6730 f  -2.0442 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[14]/D   0.6288   2.6730 f  -2.0442 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[15]/D   0.6288   2.6730 f  -2.0442 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf_reg[16]/D   0.6288   2.6730 f  -2.0442 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_wr_busy_int_reg/D   0.6224   2.6659 f  -2.0435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_wr_busy_int_reg/D   0.6224   2.6635 f  -2.0410 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[19]/D   0.6379   2.6783 f  -2.0404 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[20]/D   0.6379   2.6783 f  -2.0404 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[1]/D   0.6253   2.6651 f  -2.0397 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[2]/D   0.6253   2.6651 f  -2.0397 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[3]/D   0.6253   2.6651 f  -2.0397 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[4]/D   0.6253   2.6651 f  -2.0397 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[5]/D   0.6253   2.6651 f  -2.0397 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[6]/D   0.6253   2.6651 f  -2.0397 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[7]/D   0.6253   2.6651 f  -2.0397 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[8]/D   0.6253   2.6651 f  -2.0397 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[9]/D   0.6253   2.6651 f  -2.0397 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[10]/D   0.6253   2.6651 f  -2.0397 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[11]/D   0.6253   2.6651 f  -2.0397 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[12]/D   0.6253   2.6651 f  -2.0397 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/beat_cnt_reg[13]/D   0.6253   2.6651 f  -2.0397 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pvld_reg/D   0.6459   2.6850 r  -2.0392 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[21]/D   0.6399   2.6783 f  -2.0385 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[22]/D   0.6399   2.6783 f  -2.0385 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[23]/D   0.6399   2.6783 f  -2.0385 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[33]/D   0.6681   2.7056 r  -2.0376 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[33]/D   0.6681   2.7056 r  -2.0376 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[18]/D   0.6410   2.6783 f  -2.0374 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[12]/D   0.6410   2.6783 f  -2.0373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[13]/D   0.6410   2.6783 f  -2.0373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[14]/D   0.6410   2.6783 f  -2.0373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[15]/D   0.6410   2.6783 f  -2.0373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[16]/D   0.6410   2.6783 f  -2.0373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[17]/D   0.6410   2.6783 f  -2.0373 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.6604 f  -2.0343 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.6604 f  -2.0343 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.6604 f  -2.0343 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.6604 f  -2.0343 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[31]/D   0.6261   2.6546 f  -2.0286 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[32]/D   0.6261   2.6546 f  -2.0286 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_line_reg[1]/D   0.6286   2.6555 f  -2.0269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[5]/D   0.6476   2.6741 r  -2.0266 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[2]/D   0.6238   2.6502 f  -2.0264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_prdy_d_reg/D   0.6637   2.6896 r  -2.0259 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pvld_reg/D   0.6282   2.6539 f  -2.0257 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pvld_reg/D   0.6282   2.6539 f  -2.0257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_wr_busy_int_reg/D   0.6224   2.6480 f  -2.0256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[2]/D   0.6238   2.6493 f  -2.0255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_prdy_d_reg/D   0.6637   2.6886 r  -2.0250 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_wr_busy_int_reg/D   0.6224   2.6470 f  -2.0246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[4]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[5]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[6]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[7]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[9]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[10]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[11]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[12]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[13]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[28]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[29]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[30]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[31]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[32]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[33]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[34]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[35]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[36]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[37]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[38]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[39]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[54]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[55]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[62]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[63]/D   0.6261   2.6499 f  -2.0238 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pvld_reg/D   0.6282   2.6519 f  -2.0237 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pvld_reg/D   0.6594   2.6819 r  -2.0225 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.6480 f  -2.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[24]/D   0.6379   2.6585 f  -2.0205 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[25]/D   0.6379   2.6585 f  -2.0205 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[26]/D   0.6379   2.6585 f  -2.0205 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[27]/D   0.6379   2.6585 f  -2.0205 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[28]/D   0.6379   2.6585 f  -2.0205 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[29]/D   0.6379   2.6585 f  -2.0205 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[30]/D   0.6379   2.6585 f  -2.0205 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.6440 f  -2.0179 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.6440 f  -2.0179 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.6440 f  -2.0179 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.6440 f  -2.0179 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[21]/D   0.6410   2.6585 f  -2.0175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[1]/D   0.6509   2.6678 r  -2.0169 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[2]/D   0.6509   2.6678 r  -2.0169 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[4]/D   0.6509   2.6678 r  -2.0169 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[2]/D   0.6472   2.6640 r  -2.0168 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[23]/D   0.6264   2.6399 f  -2.0135 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[2]/D   0.6238   2.6340 f  -2.0102 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[12]/D   0.6244   2.6339 f  -2.0095 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[13]/D   0.6244   2.6336 f  -2.0093 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[14]/D   0.6244   2.6336 f  -2.0093 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[15]/D   0.6244   2.6336 f  -2.0093 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[11]/D   0.6244   2.6336 f  -2.0093 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[10]/D   0.6244   2.6336 f  -2.0092 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[9]/D   0.6244   2.6336 f  -2.0092 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[2]/D   0.6238   2.6329 f  -2.0091 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[8]/D   0.6600   2.6688 r  -2.0088 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[0]/D   0.6509   2.6587 r  -2.0079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[3]/D   0.6509   2.6587 r  -2.0079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[5]/D   0.6509   2.6587 r  -2.0079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[6]/D   0.6509   2.6587 r  -2.0079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[7]/D   0.6509   2.6587 r  -2.0079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[9]/D   0.6509   2.6587 r  -2.0079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[10]/D   0.6509   2.6587 r  -2.0079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[11]/D   0.6509   2.6587 r  -2.0079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[12]/D   0.6509   2.6587 r  -2.0079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[13]/D   0.6509   2.6587 r  -2.0079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[14]/D   0.6509   2.6587 r  -2.0079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[15]/D   0.6509   2.6587 r  -2.0079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[16]/D   0.6509   2.6587 r  -2.0079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[8]/D   0.6509   2.6567 r  -2.0058 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][13]/D   0.6742   2.6788 r  -2.0046 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][13]/D   0.6742   2.6788 r  -2.0046 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][13]/D   0.6742   2.6788 r  -2.0046 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][13]/D   0.6742   2.6788 r  -2.0046 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][13]/D   0.6742   2.6788 r  -2.0046 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][13]/D   0.6742   2.6788 r  -2.0046 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][13]/D   0.6742   2.6788 r  -2.0046 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][13]/D   0.6742   2.6788 r  -2.0046 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][13]/D   0.6742   2.6788 r  -2.0046 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][13]/D   0.6742   2.6788 r  -2.0046 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][13]/D   0.6742   2.6788 r  -2.0046 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][13]/D   0.6742   2.6788 r  -2.0046 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][13]/D   0.6742   2.6788 r  -2.0046 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][13]/D   0.6743   2.6788 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][13]/D   0.6743   2.6788 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][13]/D   0.6743   2.6788 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][13]/D   0.6743   2.6788 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][13]/D   0.6743   2.6788 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][13]/D   0.6743   2.6788 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][13]/D   0.6743   2.6788 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][13]/D   0.6743   2.6788 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][13]/D   0.6742   2.6787 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][13]/D   0.6742   2.6787 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][13]/D   0.6742   2.6787 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][13]/D   0.6742   2.6787 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][13]/D   0.6742   2.6787 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][13]/D   0.6743   2.6787 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][13]/D   0.6743   2.6787 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][13]/D   0.6743   2.6787 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][13]/D   0.6743   2.6787 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][13]/D   0.6743   2.6787 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][13]/D   0.6743   2.6787 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][13]/D   0.6743   2.6787 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][13]/D   0.6743   2.6787 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][13]/D   0.6743   2.6787 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][13]/D   0.6743   2.6787 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][13]/D   0.6743   2.6787 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][13]/D   0.6743   2.6787 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][13]/D   0.6743   2.6787 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][13]/D   0.6743   2.6787 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][13]/D   0.6743   2.6787 r  -2.0045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][13]/D   0.6744   2.6772 r  -2.0027 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][13]/D   0.6744   2.6772 r  -2.0027 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][13]/D   0.6744   2.6772 r  -2.0027 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][13]/D   0.6744   2.6772 r  -2.0027 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][13]/D   0.6744   2.6772 r  -2.0027 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][13]/D   0.6744   2.6772 r  -2.0027 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][13]/D   0.6744   2.6771 r  -2.0026 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][13]/D   0.6744   2.6771 r  -2.0026 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][13]/D   0.6744   2.6771 r  -2.0026 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][13]/D   0.6744   2.6771 r  -2.0026 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][13]/D   0.6744   2.6771 r  -2.0026 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][13]/D   0.6744   2.6771 r  -2.0026 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][13]/D   0.6744   2.6771 r  -2.0026 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[20]/D   0.6380   2.6401 f  -2.0021 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[28]/D   0.6380   2.6400 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[18]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[25]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[26]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[27]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[29]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[30]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[31]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[21]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[22]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[19]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[24]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[17]/D   0.6380   2.6399 f  -2.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_adr_reg[1]/D   0.6178   2.6141 f  -1.9964 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[18]/D   0.6261   2.6202 f  -1.9942 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[19]/D   0.6261   2.6202 f  -1.9942 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[20]/D   0.6261   2.6202 f  -1.9942 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[21]/D   0.6261   2.6202 f  -1.9942 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[22]/D   0.6261   2.6202 f  -1.9942 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[23]/D   0.6261   2.6202 f  -1.9942 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[12]/D   0.6261   2.6202 f  -1.9941 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[13]/D   0.6261   2.6202 f  -1.9941 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[14]/D   0.6261   2.6202 f  -1.9941 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[15]/D   0.6261   2.6202 f  -1.9941 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[16]/D   0.6261   2.6202 f  -1.9941 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[17]/D   0.6261   2.6202 f  -1.9941 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[12]/D   0.6410   2.6329 f  -1.9920 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[13]/D   0.6410   2.6329 f  -1.9920 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[14]/D   0.6410   2.6329 f  -1.9920 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[15]/D   0.6410   2.6329 f  -1.9920 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[16]/D   0.6410   2.6329 f  -1.9920 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[17]/D   0.6410   2.6329 f  -1.9920 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[18]/D   0.6410   2.6329 f  -1.9920 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[19]/D   0.6410   2.6329 f  -1.9920 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[20]/D   0.6410   2.6329 f  -1.9920 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[21]/D   0.6410   2.6329 f  -1.9920 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[22]/D   0.6410   2.6329 f  -1.9920 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[23]/D   0.6410   2.6329 f  -1.9920 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[24]/D   0.6410   2.6329 f  -1.9920 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[25]/D   0.6410   2.6329 f  -1.9920 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[26]/D   0.6410   2.6329 f  -1.9920 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[29]/D   0.6410   2.6329 f  -1.9920 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[6]/D   0.6261   2.6114 f  -1.9854 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/dfifo_wr_prdy_reg/D   0.6154   2.5993 f  -1.9838 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.6088 f  -1.9828 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[6]/D   0.6679   2.6457 r  -1.9777 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[26]/D   0.6247   2.6004 f  -1.9758 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[25]/D   0.6247   2.6004 f  -1.9757 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[28]/D   0.6247   2.6004 f  -1.9757 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[27]/D   0.6247   2.6004 f  -1.9757 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[0]/D   0.6033   2.5787 f  -1.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[0]/D   0.6033   2.5787 f  -1.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[0]/D   0.6033   2.5787 f  -1.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[0]/D   0.6033   2.5787 f  -1.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_adr_reg[1]/D   0.6178   2.5924 f  -1.9746 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[21]/D   0.6261   2.6004 f  -1.9743 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[24]/D   0.6261   2.6004 f  -1.9743 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[25]/D   0.6261   2.6004 f  -1.9743 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[26]/D   0.6261   2.6004 f  -1.9743 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[27]/D   0.6261   2.6004 f  -1.9743 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[28]/D   0.6261   2.6004 f  -1.9743 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[29]/D   0.6261   2.6004 f  -1.9743 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[30]/D   0.6261   2.6004 f  -1.9743 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[0]/D   0.6410   2.6139 f  -1.9729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[1]/D   0.6410   2.6139 f  -1.9729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[2]/D   0.6410   2.6139 f  -1.9729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[3]/D   0.6410   2.6139 f  -1.9729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[4]/D   0.6410   2.6139 f  -1.9729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[5]/D   0.6410   2.6139 f  -1.9729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[6]/D   0.6410   2.6139 f  -1.9729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[7]/D   0.6410   2.6139 f  -1.9729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[8]/D   0.6410   2.6139 f  -1.9729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[9]/D   0.6410   2.6139 f  -1.9729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[10]/D   0.6410   2.6139 f  -1.9729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[11]/D   0.6410   2.6139 f  -1.9729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[27]/D   0.6410   2.6139 f  -1.9729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[28]/D   0.6410   2.6139 f  -1.9729 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff2_reg[0]/D   0.6231   2.5882 f  -1.9651 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff3_reg[0]/D   0.6231   2.5882 f  -1.9651 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[1]/D   0.6509   2.6150 r  -1.9642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[4]/D   0.6509   2.6150 r  -1.9642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[17]/D   0.6509   2.6150 r  -1.9642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[18]/D   0.6509   2.6150 r  -1.9642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[19]/D   0.6509   2.6150 r  -1.9642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[20]/D   0.6509   2.6150 r  -1.9642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[21]/D   0.6509   2.6150 r  -1.9642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[22]/D   0.6509   2.6150 r  -1.9642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[23]/D   0.6509   2.6150 r  -1.9642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/base_addr_surf_reg[24]/D   0.6509   2.6150 r  -1.9642 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff2_reg[1]/D   0.6241   2.5882 f  -1.9641 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff3_reg[1]/D   0.6241   2.5882 f  -1.9641 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.5896 f  -1.9635 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[16]/D   0.6244   2.5861 f  -1.9617 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_adr_reg[1]/D   0.6178   2.5771 f  -1.9593 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_adr_reg[1]/D   0.6178   2.5760 f  -1.9582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/ram/r_nv_ram_rwsp_160x65/UJ_clk_jtag_Data_reg_r0/qd_reg/D   0.1275   2.0856 f  -1.9580 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[16]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[17]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[18]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[19]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[20]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[21]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[22]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[23]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[24]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[25]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[26]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[27]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[40]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[41]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[42]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[43]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[44]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[45]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[46]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[47]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[48]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[49]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[51]/D   0.6261   2.5827 f  -1.9566 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[31]/D   0.6811   2.6375 r  -1.9564 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[32]/D   0.6811   2.6375 r  -1.9564 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_reg[0]/D   0.6123   2.5685 f  -1.9562 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_c_reg[0]/D   0.6123   2.5685 f  -1.9562 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dfifo1_unequal_reg/D   0.6238   2.5784 f  -1.9546 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dfifo2_unequal_reg/D   0.6238   2.5784 f  -1.9546 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dfifo3_unequal_reg/D   0.6238   2.5764 f  -1.9526 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[0]/D   0.6478   2.5985 r  -1.9507 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[1]/D   0.6478   2.5985 r  -1.9507 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[2]/D   0.6478   2.5985 r  -1.9507 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[3]/D   0.6478   2.5985 r  -1.9507 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[4]/D   0.6478   2.5985 r  -1.9507 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[5]/D   0.6478   2.5985 r  -1.9507 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[7]/D   0.6478   2.5985 r  -1.9507 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[10]/D   0.6478   2.5985 r  -1.9507 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[12]/D   0.6478   2.5985 r  -1.9507 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[6]/D   0.6481   2.5985 r  -1.9504 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[8]/D   0.6481   2.5985 r  -1.9504 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[9]/D   0.6481   2.5985 r  -1.9504 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[11]/D   0.6481   2.5985 r  -1.9504 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[13]/D   0.6481   2.5985 r  -1.9504 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[14]/D   0.6481   2.5985 r  -1.9504 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[15]/D   0.6481   2.5985 r  -1.9504 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_line_reg[16]/D   0.6481   2.5985 r  -1.9504 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[257]/D   0.6781   2.6267 r  -1.9486 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pvld_reg/D   0.6586   2.6054 r  -1.9468 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[2]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[3]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[18]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[20]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[21]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[27]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[40]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[41]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[42]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[43]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[44]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[45]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[46]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[47]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[48]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[49]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[50]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[51]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[52]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[53]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[54]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[55]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[56]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[57]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[58]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[59]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[60]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[61]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[62]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[63]/D   0.6261   2.5722 f  -1.9461 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[26]/D   0.6811   2.6247 r  -1.9436 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[28]/D   0.6811   2.6247 r  -1.9436 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[25]/D   0.6811   2.6247 r  -1.9436 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[24]/D   0.6815   2.6247 r  -1.9432 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[30]/D   0.6815   2.6247 r  -1.9432 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[27]/D   0.6815   2.6247 r  -1.9432 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[29]/D   0.6815   2.6247 r  -1.9432 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[3]/D   0.6811   2.6236 r  -1.9425 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[1]/D   0.6811   2.6235 r  -1.9424 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[5]/D   0.6811   2.6235 r  -1.9424 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[7]/D   0.6811   2.6235 r  -1.9424 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[4]/D   0.6815   2.6236 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[22]/D   0.6815   2.6236 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[3]/D   0.6815   2.6236 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[10]/D   0.6815   2.6236 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[12]/D   0.6815   2.6236 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[14]/D   0.6815   2.6236 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[18]/D   0.6815   2.6236 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[20]/D   0.6815   2.6236 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[9]/D   0.6815   2.6236 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[11]/D   0.6815   2.6236 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[13]/D   0.6815   2.6236 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[15]/D   0.6815   2.6236 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[17]/D   0.6815   2.6236 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[19]/D   0.6815   2.6236 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[23]/D   0.6815   2.6236 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[0]/D   0.6815   2.6236 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[4]/D   0.6815   2.6236 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[10]/D   0.6815   2.6236 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[9]/D   0.6815   2.6236 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[11]/D   0.6815   2.6236 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[0]/D   0.6815   2.6236 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[1]/D   0.6815   2.6236 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[8]/D   0.6815   2.6235 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[16]/D   0.6815   2.6235 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[2]/D   0.6815   2.6235 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[5]/D   0.6815   2.6235 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[6]/D   0.6815   2.6235 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[7]/D   0.6815   2.6235 r  -1.9421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[8]/D   0.6815   2.6235 r  -1.9420 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[2]/D   0.6815   2.6235 r  -1.9420 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data_reg[6]/D   0.6815   2.6235 r  -1.9420 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff2_reg[0]/D   0.6231   2.5649 f  -1.9417 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff3_reg[0]/D   0.6231   2.5649 f  -1.9417 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff2_reg[1]/D   0.6241   2.5649 f  -1.9408 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff3_reg[1]/D   0.6241   2.5649 f  -1.9408 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[20]/D   0.6261   2.5658 f  -1.9397 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[28]/D   0.6261   2.5656 f  -1.9396 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[18]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[25]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[26]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[27]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[29]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[30]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[31]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[21]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[22]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[23]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[19]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[24]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[17]/D   0.6261   2.5656 f  -1.9395 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[4]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[5]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[6]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[7]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[8]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[9]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[10]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[11]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[12]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[13]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[14]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[15]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[28]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[29]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[30]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[31]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[32]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[33]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[34]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[35]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[36]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[37]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[38]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[39]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[50]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[52]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[53]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[54]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[55]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[56]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[57]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[58]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[59]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[60]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[61]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[62]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd_reg[63]/D   0.6261   2.5634 f  -1.9374 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[0]/D   0.6261   2.5634 f  -1.9373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[1]/D   0.6261   2.5634 f  -1.9373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[2]/D   0.6261   2.5634 f  -1.9373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[4]/D   0.6261   2.5634 f  -1.9373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[6]/D   0.6261   2.5634 f  -1.9373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[20]/D   0.6261   2.5634 f  -1.9373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[21]/D   0.6261   2.5634 f  -1.9373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[22]/D   0.6261   2.5634 f  -1.9373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[23]/D   0.6261   2.5634 f  -1.9373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[24]/D   0.6261   2.5634 f  -1.9373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[25]/D   0.6261   2.5634 f  -1.9373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[26]/D   0.6261   2.5634 f  -1.9373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[27]/D   0.6261   2.5634 f  -1.9373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[28]/D   0.6261   2.5634 f  -1.9373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[29]/D   0.6261   2.5634 f  -1.9373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[30]/D   0.6261   2.5634 f  -1.9373 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[31]/D   0.6261   2.5634 f  -1.9373 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[0]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[1]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[2]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[3]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[4]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[5]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[6]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[7]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[8]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[9]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[10]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[11]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[12]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[13]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[14]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[15]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[16]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[17]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[18]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[19]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[20]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[21]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[22]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[23]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[24]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[25]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[26]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[27]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[28]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[29]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[30]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[31]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[32]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[33]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[34]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[35]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[36]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[37]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[38]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[39]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[40]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[41]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[42]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[43]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[44]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[45]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[46]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[47]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[48]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[49]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[50]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[51]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[52]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[53]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[54]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[55]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[56]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[57]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[58]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[59]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[60]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[61]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[62]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2_reg[63]/D   0.6261   2.5615 f  -1.9354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[0]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[1]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[2]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[3]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[4]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[5]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[6]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[7]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[8]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[9]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[10]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[11]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[12]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[13]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[14]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[15]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[16]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[17]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[18]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[19]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[20]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[21]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[22]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[23]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[24]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[25]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[26]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[27]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[28]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[29]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[30]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[31]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[32]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[33]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[34]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[35]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[36]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[37]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[38]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[39]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[40]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[41]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[42]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[43]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[44]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[45]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[46]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[47]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[48]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[49]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[50]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[51]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[52]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[53]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[54]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[55]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[56]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[57]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[58]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[59]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[60]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[61]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[62]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0_reg[63]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[0]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[1]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[2]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[3]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[4]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[5]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[6]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[7]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[8]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[9]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[10]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[11]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[12]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[13]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[14]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[15]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[16]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[17]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[18]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[19]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[20]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[21]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[22]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[23]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[24]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[25]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[26]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[27]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[28]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[29]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[30]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[31]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[32]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[33]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[34]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[35]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[36]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[37]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[38]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[39]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[40]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[41]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[42]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[43]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[44]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[45]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[46]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[47]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[48]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[49]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[50]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[51]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[52]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[53]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[54]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[55]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[56]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[57]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[58]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[59]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[60]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[61]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[62]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1_reg[63]/D   0.6261   2.5601 f  -1.9340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[4]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[5]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[6]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[7]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[8]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[9]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[10]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[11]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[12]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[13]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[14]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[15]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[23]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[25]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[28]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[29]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[30]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[31]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[32]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[33]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[34]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[35]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[36]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[37]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[38]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[39]/D   0.6261   2.5584 f  -1.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[30]/D   0.6815   2.6110 r  -1.9296 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd_reg[31]/D   0.6815   2.6110 r  -1.9296 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pvld_reg/D   0.6251   2.5469 f  -1.9217 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[3]/D   0.6412   2.5628 f  -1.9216 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[0]/D   0.6261   2.5456 f  -1.9196 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[1]/D   0.6261   2.5456 f  -1.9196 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[2]/D   0.6261   2.5456 f  -1.9196 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd_reg[3]/D   0.6261   2.5456 f  -1.9196 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[0]/D   0.6261   2.5424 f  -1.9163 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[1]/D   0.6261   2.5424 f  -1.9163 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[2]/D   0.6261   2.5424 f  -1.9163 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[3]/D   0.6261   2.5424 f  -1.9163 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[4]/D   0.6261   2.5424 f  -1.9163 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[5]/D   0.6261   2.5424 f  -1.9163 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[6]/D   0.6261   2.5424 f  -1.9163 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[7]/D   0.6261   2.5424 f  -1.9163 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[8]/D   0.6261   2.5424 f  -1.9163 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[9]/D   0.6261   2.5424 f  -1.9163 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[10]/D   0.6261   2.5424 f  -1.9163 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[11]/D   0.6261   2.5424 f  -1.9163 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[16]/D   0.6261   2.5424 f  -1.9163 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[17]/D   0.6261   2.5424 f  -1.9163 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[22]/D   0.6261   2.5424 f  -1.9163 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[46]/D   0.6261   2.5424 f  -1.9163 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[47]/D   0.6261   2.5424 f  -1.9163 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[3]/D   0.6261   2.5398 f  -1.9137 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[5]/D   0.6261   2.5398 f  -1.9137 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[7]/D   0.6261   2.5398 f  -1.9137 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[8]/D   0.6261   2.5398 f  -1.9137 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[9]/D   0.6261   2.5398 f  -1.9137 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[10]/D   0.6261   2.5398 f  -1.9137 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[11]/D   0.6261   2.5398 f  -1.9137 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[12]/D   0.6261   2.5398 f  -1.9137 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[13]/D   0.6261   2.5398 f  -1.9137 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[14]/D   0.6261   2.5398 f  -1.9137 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[15]/D   0.6261   2.5398 f  -1.9137 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[16]/D   0.6261   2.5398 f  -1.9137 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[17]/D   0.6261   2.5398 f  -1.9137 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[18]/D   0.6261   2.5398 f  -1.9137 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[19]/D   0.6261   2.5398 f  -1.9137 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff2_reg[0]/D   0.6231   2.5347 f  -1.9116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff3_reg[0]/D   0.6231   2.5347 f  -1.9116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff2_reg[1]/D   0.6241   2.5347 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff3_reg[1]/D   0.6241   2.5347 f  -1.9107 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[12]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[13]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[14]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[18]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[19]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[23]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[36]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[37]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[38]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[39]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[40]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[41]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[42]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[44]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[45]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[48]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[49]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[50]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[51]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[52]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[53]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[54]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[55]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[56]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[57]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[58]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[59]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[60]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[61]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[62]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[63]/D   0.6261   2.5362 f  -1.9101 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_pd_o_reg[0]/D   0.6260   2.5349 f  -1.9089 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_pd_o_reg[1]/D   0.6260   2.5349 f  -1.9089 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[15]/D   0.6261   2.5338 f  -1.9077 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[20]/D   0.6261   2.5338 f  -1.9077 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[21]/D   0.6261   2.5338 f  -1.9077 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[24]/D   0.6261   2.5338 f  -1.9077 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[25]/D   0.6261   2.5338 f  -1.9077 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[26]/D   0.6261   2.5338 f  -1.9077 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[27]/D   0.6261   2.5338 f  -1.9077 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[28]/D   0.6261   2.5338 f  -1.9077 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[29]/D   0.6261   2.5338 f  -1.9077 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[30]/D   0.6261   2.5338 f  -1.9077 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[31]/D   0.6261   2.5338 f  -1.9077 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[32]/D   0.6261   2.5338 f  -1.9077 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[33]/D   0.6261   2.5338 f  -1.9077 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[34]/D   0.6261   2.5338 f  -1.9077 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[35]/D   0.6261   2.5338 f  -1.9077 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_reg[43]/D   0.6261   2.5338 f  -1.9077 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[257]/D   0.6261   2.5318 f  -1.9057 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/ram/r_nv_ram_rwsp_160x65/UJ_clk_jtag_Data_reg_r0/qd_reg/D   0.1275   2.0321 f  -1.9046 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_pvld_p_reg/D   0.6235   2.5268 f  -1.9033 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1427   2.0457 f  -1.9030 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[0]/D   0.6244   2.5271 f  -1.9028 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[1]/D   0.6244   2.5270 f  -1.9027 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[2]/D   0.6244   2.5270 f  -1.9027 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[6]/D   0.6244   2.5270 f  -1.9027 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[7]/D   0.6244   2.5270 f  -1.9027 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[3]/D   0.6244   2.5270 f  -1.9027 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p_reg[4]/D   0.6573   2.5590 r  -1.9016 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[4]/D   0.6527   2.5526 r  -1.8999 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[5]/D   0.6527   2.5526 r  -1.8999 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[8]/D   0.6527   2.5526 r  -1.8999 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff2_reg[0]/D   0.6231   2.5231 f  -1.8999 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff3_reg[0]/D   0.6231   2.5231 f  -1.8999 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p_reg[6]/D   0.6573   2.5572 r  -1.8998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff2_reg[1]/D   0.6241   2.5231 f  -1.8990 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff3_reg[1]/D   0.6241   2.5231 f  -1.8990 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[0]/D   0.6407   2.5396 f  -1.8989 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_c_reg[0]/D   0.6121   2.5084 f  -1.8962 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[0]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[1]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[2]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[3]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[4]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[5]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[6]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[7]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[8]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[9]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[10]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[11]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[12]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[13]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[14]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[15]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[16]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[17]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[18]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[19]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[20]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[21]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[22]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[23]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[24]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[25]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[26]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[27]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[28]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[29]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[30]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[31]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[32]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[33]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[34]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[35]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[36]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[37]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[38]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[39]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[40]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[41]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[42]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[43]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[44]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[45]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[46]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[47]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[48]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[49]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[50]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[51]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[52]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[53]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[54]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[55]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[56]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[57]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[58]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[59]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[60]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[61]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[62]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_reg[63]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[0]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[1]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[2]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[3]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[4]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[5]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[6]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[7]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[8]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[9]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[10]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[11]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[12]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[13]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[14]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[15]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[16]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[17]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[18]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[19]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[20]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[21]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[22]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[23]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[24]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[25]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[26]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[27]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[28]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[29]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[30]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[31]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[32]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[33]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[34]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[35]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[36]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[37]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[38]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[39]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[40]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[41]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[42]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[43]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[44]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[45]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[46]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[47]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[48]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[49]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[50]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[51]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[52]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[53]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[54]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[55]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[56]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[57]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[58]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[59]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[60]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[61]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[62]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2_reg[63]/D   0.6261   2.5182 f  -1.8921 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[0]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[1]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[2]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[3]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[8]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[14]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[15]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[16]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[17]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[18]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[19]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[20]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[21]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[22]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[23]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[24]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[25]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[26]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[27]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[40]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[41]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[42]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[43]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[44]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[45]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[46]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[47]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[48]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[49]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[50]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[51]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[52]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[53]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[56]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[57]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[58]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[59]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[60]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3_reg[61]/D   0.6261   2.5176 f  -1.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[1]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[2]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[3]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[4]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[5]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[6]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[7]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[8]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[9]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[10]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[11]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_h_reg[12]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[1]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[2]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[3]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[4]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[5]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[6]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[7]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[8]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[9]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[10]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[11]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_h_reg[12]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[1]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[2]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[3]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[4]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[5]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[6]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[7]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[8]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[9]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[10]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[11]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_h_reg[12]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[1]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[2]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[3]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[4]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[5]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[6]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[7]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[8]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[9]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[10]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[11]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_h_reg[12]/D   0.6202   2.5115 f  -1.8913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff0_reg[0]/D   0.6231   2.5137 f  -1.8905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff1_reg[0]/D   0.6231   2.5137 f  -1.8905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pvld_reg/D   0.6257   2.5157 f  -1.8900 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff0_reg[1]/D   0.6241   2.5137 f  -1.8896 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff1_reg[1]/D   0.6241   2.5137 f  -1.8896 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff0_reg[0]/D   0.6231   2.5127 f  -1.8895 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff1_reg[0]/D   0.6231   2.5127 f  -1.8895 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[35]/D   0.6407   2.5300 f  -1.8893 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[79]/D   0.6407   2.5300 f  -1.8893 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[80]/D   0.6407   2.5300 f  -1.8893 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[81]/D   0.6407   2.5300 f  -1.8893 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[83]/D   0.6407   2.5300 f  -1.8893 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[84]/D   0.6407   2.5300 f  -1.8893 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[85]/D   0.6407   2.5300 f  -1.8893 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[88]/D   0.6407   2.5300 f  -1.8893 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[89]/D   0.6407   2.5300 f  -1.8893 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[92]/D   0.6407   2.5300 f  -1.8893 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[93]/D   0.6407   2.5300 f  -1.8893 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[94]/D   0.6407   2.5300 f  -1.8893 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[0]/D   0.6408   2.5300 f  -1.8892 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pvld_reg/D   0.6559   2.5450 r  -1.8891 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[10]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[12]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[14]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[25]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[27]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[47]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[48]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[49]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[50]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[51]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[52]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[53]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[54]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[55]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[56]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[57]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[58]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[59]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[60]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[61]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[62]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[79]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[80]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[81]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[82]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[83]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[84]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[85]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[86]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[87]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[88]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[89]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[90]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[91]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[92]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[93]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[94]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[15]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[16]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[17]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[18]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[19]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[20]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[21]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[22]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[23]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[24]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[25]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[26]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[27]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[28]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[29]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[30]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[31]/D   0.6410   2.5300 f  -1.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[33]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[36]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[37]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[39]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[40]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[42]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[43]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[45]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[46]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[47]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[48]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[49]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[50]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[51]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[52]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[53]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[54]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[55]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[56]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[57]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[58]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[59]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[60]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[61]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[62]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[3]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[4]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[6]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[7]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[8]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[11]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[13]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[15]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[16]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[18]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[19]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[21]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[23]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[24]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[28]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[29]/D   0.6411   2.5300 f  -1.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff0_reg[1]/D   0.6241   2.5127 f  -1.8886 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff1_reg[1]/D   0.6241   2.5127 f  -1.8886 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_surf_reg[8]/D   0.6510   2.5382 r  -1.8872 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_pvld_p_reg/D   0.6235   2.5103 f  -1.8868 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[3]/D   0.6407   2.5272 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[4]/D   0.6407   2.5272 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[5]/D   0.6407   2.5272 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[6]/D   0.6407   2.5272 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[7]/D   0.6407   2.5272 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[8]/D   0.6407   2.5272 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[82]/D   0.6407   2.5272 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[86]/D   0.6407   2.5272 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[87]/D   0.6407   2.5272 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[90]/D   0.6407   2.5272 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[91]/D   0.6407   2.5272 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[0]/D   0.6408   2.5272 f  -1.8864 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[1]/D   0.6410   2.5272 f  -1.8862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[2]/D   0.6410   2.5272 f  -1.8862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[9]/D   0.6410   2.5272 f  -1.8862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[26]/D   0.6410   2.5272 f  -1.8862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[30]/D   0.6410   2.5272 f  -1.8862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[63]/D   0.6410   2.5272 f  -1.8862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[64]/D   0.6410   2.5272 f  -1.8862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[65]/D   0.6410   2.5272 f  -1.8862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[66]/D   0.6410   2.5272 f  -1.8862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[67]/D   0.6410   2.5272 f  -1.8862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[68]/D   0.6410   2.5272 f  -1.8862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[69]/D   0.6410   2.5272 f  -1.8862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[70]/D   0.6410   2.5272 f  -1.8862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[71]/D   0.6410   2.5272 f  -1.8862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[72]/D   0.6410   2.5272 f  -1.8862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[73]/D   0.6410   2.5272 f  -1.8862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[74]/D   0.6410   2.5272 f  -1.8862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[75]/D   0.6410   2.5272 f  -1.8862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[76]/D   0.6410   2.5272 f  -1.8862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[77]/D   0.6410   2.5272 f  -1.8862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[78]/D   0.6410   2.5272 f  -1.8862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[27]/D   0.6397   2.5258 f  -1.8861 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[1]/D   0.6410   2.5272 f  -1.8861 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[2]/D   0.6410   2.5272 f  -1.8861 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[9]/D   0.6410   2.5272 f  -1.8861 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[10]/D   0.6410   2.5272 f  -1.8861 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[11]/D   0.6410   2.5272 f  -1.8861 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[12]/D   0.6410   2.5272 f  -1.8861 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[13]/D   0.6410   2.5272 f  -1.8861 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[14]/D   0.6410   2.5272 f  -1.8861 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[32]/D   0.6410   2.5272 f  -1.8861 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[34]/D   0.6411   2.5272 f  -1.8860 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[38]/D   0.6411   2.5272 f  -1.8860 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[41]/D   0.6411   2.5272 f  -1.8860 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[44]/D   0.6411   2.5272 f  -1.8860 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[5]/D   0.6411   2.5272 f  -1.8860 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[17]/D   0.6411   2.5272 f  -1.8860 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[20]/D   0.6411   2.5272 f  -1.8860 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[22]/D   0.6411   2.5272 f  -1.8860 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_pd_o_reg[0]/D   0.6260   2.5115 f  -1.8855 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_pd_o_reg[1]/D   0.6260   2.5115 f  -1.8855 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[15]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[16]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[17]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[18]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[19]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[20]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[21]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[22]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[23]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[24]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[25]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[26]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[28]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[29]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[30]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[31]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[32]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[79]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[80]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[81]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[83]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[84]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[85]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[88]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[89]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[92]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[93]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[94]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[33]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[34]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[35]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[36]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[37]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[38]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[39]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[40]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[41]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[42]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[43]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[44]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[45]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[46]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[47]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[49]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[50]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[52]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[53]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[55]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[56]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[57]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[59]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[60]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[62]/D   0.6407   2.5258 f  -1.8851 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[0]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_adr_reg[0]/D   0.6172   2.5021 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pvld_reg/D   0.6264   2.5113 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[1]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[2]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[10]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[13]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[14]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[69]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[70]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[71]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[72]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[73]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[74]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[75]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[76]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[77]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[78]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[79]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[80]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[81]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[82]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[83]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[84]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[85]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[86]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[87]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[88]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[89]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[90]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[91]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[92]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[93]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[94]/D   0.6409   2.5258 f  -1.8849 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[3]/D   0.6411   2.5258 f  -1.8847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[6]/D   0.6411   2.5258 f  -1.8847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[7]/D   0.6411   2.5258 f  -1.8847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[8]/D   0.6411   2.5258 f  -1.8847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[12]/D   0.6411   2.5258 f  -1.8847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[69]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[70]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[71]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[72]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[73]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[74]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[75]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[76]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[77]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[78]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[95]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[96]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[97]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[98]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[99]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[100]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[101]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[102]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[103]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[104]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[106]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[107]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[108]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[109]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[110]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[113]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[117]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[118]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[119]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[120]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[121]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[122]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[123]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[124]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[125]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[126]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[127]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[128]/D   0.6407   2.5254 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[47]/D   0.6411   2.5258 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[49]/D   0.6411   2.5258 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[50]/D   0.6411   2.5258 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[52]/D   0.6411   2.5258 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[53]/D   0.6411   2.5258 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[55]/D   0.6411   2.5258 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[56]/D   0.6411   2.5258 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[58]/D   0.6411   2.5258 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[59]/D   0.6411   2.5258 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[61]/D   0.6411   2.5258 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[62]/D   0.6411   2.5258 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[63]/D   0.6411   2.5258 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[64]/D   0.6411   2.5258 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[65]/D   0.6411   2.5258 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[66]/D   0.6411   2.5258 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[67]/D   0.6411   2.5258 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[68]/D   0.6411   2.5258 f  -1.8846 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[31]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[32]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[33]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[34]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[35]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[36]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[37]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[38]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[39]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[40]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[41]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[42]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[43]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[44]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[45]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[46]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[95]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[96]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[97]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[98]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[99]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[100]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[101]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[102]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[103]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[104]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[105]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[106]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[107]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[108]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[109]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[110]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[111]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[112]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[113]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[114]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[115]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[116]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[117]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[118]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[119]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[120]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[121]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[122]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[123]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[124]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[125]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[126]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[127]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[128]/D   0.6410   2.5254 f  -1.8844 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[63]/D   0.6411   2.5254 f  -1.8842 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[64]/D   0.6411   2.5254 f  -1.8842 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[65]/D   0.6411   2.5254 f  -1.8842 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[66]/D   0.6411   2.5254 f  -1.8842 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[67]/D   0.6411   2.5254 f  -1.8842 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[68]/D   0.6411   2.5254 f  -1.8842 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[105]/D   0.6411   2.5254 f  -1.8842 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[111]/D   0.6411   2.5254 f  -1.8842 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[112]/D   0.6411   2.5254 f  -1.8842 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[114]/D   0.6411   2.5254 f  -1.8842 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[115]/D   0.6411   2.5254 f  -1.8842 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[116]/D   0.6411   2.5254 f  -1.8842 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[1]/D   0.6397   2.5229 f  -1.8833 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[2]/D   0.6397   2.5229 f  -1.8833 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[12]/D   0.6397   2.5229 f  -1.8833 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[13]/D   0.6397   2.5229 f  -1.8833 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[9]/D   0.6407   2.5229 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[10]/D   0.6407   2.5229 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[11]/D   0.6407   2.5229 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[14]/D   0.6407   2.5229 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[82]/D   0.6407   2.5229 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[86]/D   0.6407   2.5229 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[87]/D   0.6407   2.5229 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[90]/D   0.6407   2.5229 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[91]/D   0.6407   2.5229 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[3]/D   0.6407   2.5229 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[4]/D   0.6407   2.5229 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[5]/D   0.6407   2.5229 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[6]/D   0.6407   2.5229 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[7]/D   0.6407   2.5229 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[8]/D   0.6407   2.5229 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[48]/D   0.6407   2.5229 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[51]/D   0.6407   2.5229 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[54]/D   0.6407   2.5229 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[58]/D   0.6407   2.5229 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[61]/D   0.6407   2.5229 f  -1.8823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[11]/D   0.6409   2.5229 f  -1.8820 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[30]/D   0.6409   2.5229 f  -1.8820 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[4]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[5]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[9]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[15]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[16]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[17]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[18]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[19]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[20]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[21]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[22]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[23]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[24]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[25]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[26]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[27]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[28]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[29]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[48]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[51]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[54]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[57]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[60]/D   0.6411   2.5229 f  -1.8818 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[69]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[71]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[72]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[73]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[74]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[75]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[76]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[77]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[78]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[95]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[96]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[97]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[98]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[99]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[100]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[101]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[102]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[103]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[104]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[112]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[113]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[115]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[116]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[118]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[120]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[63]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[64]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[65]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[66]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[67]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[68]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[70]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[105]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[106]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[107]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[108]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[109]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[110]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[111]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[114]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[117]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[119]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[121]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[122]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[123]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[124]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[125]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[126]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[127]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd_reg[128]/D   0.6407   2.5212 f  -1.8805 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[31]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[95]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[96]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[97]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[98]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[99]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[100]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[101]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[102]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[103]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[104]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[117]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[118]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[119]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[120]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[121]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[122]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[123]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[124]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[125]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[126]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[127]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[128]/D   0.6409   2.5212 f  -1.8802 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[32]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[33]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[34]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[35]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[36]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[37]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[38]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[39]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[40]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[41]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[42]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[43]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[44]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[45]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[46]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[105]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[106]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[107]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[108]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[109]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[110]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[111]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[112]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[113]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[114]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[115]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd_reg[116]/D   0.6411   2.5212 f  -1.8800 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_reg[1]/D   0.6256   2.5051 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_reg[2]/D   0.6256   2.5051 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_reg[3]/D   0.6256   2.5051 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_reg[4]/D   0.6256   2.5051 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_reg[5]/D   0.6256   2.5051 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_reg[6]/D   0.6256   2.5051 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_reg[7]/D   0.6256   2.5051 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_reg[8]/D   0.6256   2.5051 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_reg[9]/D   0.6256   2.5051 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_reg[10]/D   0.6256   2.5051 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_c_reg[1]/D   0.6256   2.5051 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_c_reg[2]/D   0.6256   2.5051 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_c_reg[3]/D   0.6256   2.5051 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_c_reg[4]/D   0.6256   2.5051 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_c_reg[5]/D   0.6256   2.5051 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_c_reg[6]/D   0.6256   2.5051 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_c_reg[7]/D   0.6256   2.5051 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_c_reg[8]/D   0.6256   2.5051 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_c_reg[9]/D   0.6256   2.5051 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_c_reg[10]/D   0.6256   2.5051 f  -1.8795 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[31]/D   0.6749   2.5533 r  -1.8784 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[32]/D   0.6749   2.5533 r  -1.8784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pvld_reg/D   0.6257   2.5011 f  -1.8754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff0_reg[0]/D   0.6231   2.4972 f  -1.8741 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff1_reg[0]/D   0.6231   2.4972 f  -1.8741 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff0_reg[1]/D   0.6241   2.4972 f  -1.8732 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff1_reg[1]/D   0.6241   2.4972 f  -1.8732 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff0_reg[0]/D   0.6231   2.4963 f  -1.8731 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff1_reg[0]/D   0.6231   2.4963 f  -1.8731 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff0_reg[1]/D   0.6241   2.4963 f  -1.8722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff1_reg[1]/D   0.6241   2.4963 f  -1.8722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[42]/D   0.6681   2.5387 r  -1.8706 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[42]/D   0.6681   2.5387 r  -1.8706 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[34]/D   0.6681   2.5387 r  -1.8706 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[35]/D   0.6681   2.5387 r  -1.8706 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[36]/D   0.6681   2.5387 r  -1.8706 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[37]/D   0.6681   2.5387 r  -1.8706 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[38]/D   0.6681   2.5387 r  -1.8706 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[39]/D   0.6681   2.5387 r  -1.8706 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[40]/D   0.6681   2.5387 r  -1.8706 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[41]/D   0.6681   2.5387 r  -1.8706 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[34]/D   0.6681   2.5387 r  -1.8706 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[35]/D   0.6681   2.5387 r  -1.8706 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[36]/D   0.6681   2.5387 r  -1.8706 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[37]/D   0.6681   2.5387 r  -1.8706 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[38]/D   0.6681   2.5387 r  -1.8706 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[39]/D   0.6681   2.5387 r  -1.8706 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[40]/D   0.6681   2.5387 r  -1.8706 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[41]/D   0.6681   2.5387 r  -1.8706 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[34]/D   0.6261   2.4947 f  -1.8686 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[34]/D   0.6261   2.4947 f  -1.8686 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[0]/D   0.6492   2.5157 r  -1.8665 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[24]/D   0.6749   2.5405 r  -1.8657 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[26]/D   0.6749   2.5405 r  -1.8657 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[28]/D   0.6749   2.5405 r  -1.8657 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[30]/D   0.6749   2.5405 r  -1.8657 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[25]/D   0.6749   2.5405 r  -1.8657 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[27]/D   0.6749   2.5405 r  -1.8657 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[29]/D   0.6749   2.5405 r  -1.8657 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[35]/D   0.6261   2.4907 f  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[36]/D   0.6261   2.4907 f  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[37]/D   0.6261   2.4907 f  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[38]/D   0.6261   2.4907 f  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[39]/D   0.6261   2.4907 f  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[40]/D   0.6261   2.4907 f  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[41]/D   0.6261   2.4907 f  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[42]/D   0.6261   2.4907 f  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[35]/D   0.6261   2.4907 f  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[36]/D   0.6261   2.4907 f  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[37]/D   0.6261   2.4907 f  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[38]/D   0.6261   2.4907 f  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[39]/D   0.6261   2.4907 f  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[40]/D   0.6261   2.4907 f  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[41]/D   0.6261   2.4907 f  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[42]/D   0.6261   2.4907 f  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[10]/D   0.6749   2.5395 r  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[12]/D   0.6749   2.5395 r  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[14]/D   0.6749   2.5395 r  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[18]/D   0.6749   2.5395 r  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[20]/D   0.6749   2.5395 r  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[22]/D   0.6749   2.5395 r  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[9]/D   0.6749   2.5395 r  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[11]/D   0.6749   2.5395 r  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[13]/D   0.6749   2.5395 r  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[15]/D   0.6749   2.5395 r  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[17]/D   0.6749   2.5395 r  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[19]/D   0.6749   2.5395 r  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[23]/D   0.6749   2.5395 r  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[10]/D   0.6749   2.5394 r  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[9]/D   0.6749   2.5394 r  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[11]/D   0.6749   2.5394 r  -1.8646 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[16]/D   0.6749   2.5394 r  -1.8645 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_count_reg[7]/D   0.6278   2.4921 f  -1.8643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[4]/D   0.6751   2.5395 r  -1.8643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[3]/D   0.6751   2.5395 r  -1.8643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[4]/D   0.6751   2.5394 r  -1.8643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[3]/D   0.6751   2.5394 r  -1.8643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[0]/D   0.6751   2.5394 r  -1.8643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[1]/D   0.6751   2.5394 r  -1.8643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[0]/D   0.6751   2.5394 r  -1.8643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[8]/D   0.6751   2.5394 r  -1.8643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[2]/D   0.6751   2.5394 r  -1.8643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[5]/D   0.6751   2.5394 r  -1.8643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[6]/D   0.6751   2.5394 r  -1.8643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[7]/D   0.6751   2.5394 r  -1.8643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[1]/D   0.6751   2.5394 r  -1.8643 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[8]/D   0.6751   2.5394 r  -1.8642 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[2]/D   0.6751   2.5394 r  -1.8642 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[5]/D   0.6751   2.5394 r  -1.8642 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[6]/D   0.6751   2.5394 r  -1.8642 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_data_reg[7]/D   0.6751   2.5394 r  -1.8642 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[1]/D   0.6492   2.5131 r  -1.8639 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[2]/D   0.6492   2.5131 r  -1.8639 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[3]/D   0.6492   2.5131 r  -1.8639 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[4]/D   0.6492   2.5131 r  -1.8639 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[5]/D   0.6492   2.5131 r  -1.8639 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[6]/D   0.6492   2.5131 r  -1.8639 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[7]/D   0.6492   2.5131 r  -1.8639 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[8]/D   0.6492   2.5131 r  -1.8639 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[9]/D   0.6492   2.5130 r  -1.8638 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[7]/D   0.6278   2.4909 f  -1.8631 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_adr_reg[0]/D   0.6172   2.4802 f  -1.8629 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[6]/D   0.6276   2.4903 f  -1.8627 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/UJ_clk_gate_core/qd_reg/D   0.1483   2.0104 f  -1.8621 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_pd_o_reg[0]/D   0.6260   2.4861 f  -1.8601 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_pd_o_reg[1]/D   0.6260   2.4861 f  -1.8601 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_pd_o_reg[0]/D   0.6260   2.4850 f  -1.8590 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_pd_o_reg[1]/D   0.6260   2.4850 f  -1.8590 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D   0.1295   1.9872 f  -1.8577 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][13]/D   0.6735   2.5304 r  -1.8568 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][13]/D   0.6735   2.5304 r  -1.8568 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][13]/D   0.6735   2.5304 r  -1.8568 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][13]/D   0.6735   2.5304 r  -1.8568 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][13]/D   0.6735   2.5304 r  -1.8568 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][13]/D   0.6735   2.5304 r  -1.8568 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][13]/D   0.6735   2.5304 r  -1.8568 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][13]/D   0.6735   2.5304 r  -1.8568 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][13]/D   0.6735   2.5304 r  -1.8568 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][13]/D   0.6735   2.5304 r  -1.8568 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][13]/D   0.6735   2.5304 r  -1.8568 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][13]/D   0.6735   2.5304 r  -1.8568 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][13]/D   0.6735   2.5304 r  -1.8568 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][13]/D   0.6735   2.5304 r  -1.8568 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][13]/D   0.6735   2.5304 r  -1.8568 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][13]/D   0.6735   2.5304 r  -1.8568 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][13]/D   0.6735   2.5304 r  -1.8568 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][13]/D   0.6735   2.5304 r  -1.8568 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][13]/D   0.6735   2.5304 r  -1.8568 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][13]/D   0.6735   2.5304 r  -1.8568 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][13]/D   0.6736   2.5288 r  -1.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][13]/D   0.6736   2.5288 r  -1.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][13]/D   0.6736   2.5288 r  -1.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][13]/D   0.6736   2.5288 r  -1.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][13]/D   0.6736   2.5288 r  -1.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][13]/D   0.6736   2.5288 r  -1.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_c_reg[0]/D   0.6121   2.4651 f  -1.8531 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_c_reg[0]/D   0.6121   2.4651 f  -1.8531 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_c_reg[0]/D   0.6121   2.4651 f  -1.8531 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_c_reg[0]/D   0.6121   2.4651 f  -1.8531 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c_reg[0]/D   0.6121   2.4612 f  -1.8491 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[43]/D   0.6681   2.5166 r  -1.8485 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[43]/D   0.6681   2.5166 r  -1.8485 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[4]/D   0.6573   2.5055 r  -1.8482 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_adr_reg[0]/D   0.6172   2.4649 f  -1.8476 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_adr_reg[0]/D   0.6172   2.4638 f  -1.8465 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p_reg[7]/D   0.6539   2.5003 r  -1.8464 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[3]/D   0.6412   2.4821 f  -1.8409 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[43]/D   0.6261   2.4664 f  -1.8404 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[43]/D   0.6261   2.4664 f  -1.8404 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pvld_reg/D   0.6559   2.4924 r  -1.8365 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[12]/D   0.6380   2.4745 f  -1.8364 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[10]/D   0.6380   2.4743 f  -1.8362 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[13]/D   0.6380   2.4743 f  -1.8362 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[14]/D   0.6380   2.4743 f  -1.8362 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[15]/D   0.6380   2.4743 f  -1.8362 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[11]/D   0.6380   2.4743 f  -1.8362 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[9]/D   0.6380   2.4743 f  -1.8362 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[16]/D   0.6380   2.4715 f  -1.8335 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p_reg[3]/D   0.6573   2.4858 r  -1.8284 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[7]/D   0.6246   2.4528 f  -1.8282 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[3]/D   0.6261   2.4520 f  -1.8259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pvld_reg/D   0.6559   2.4804 r  -1.8245 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_c_reg[1]/D   0.6255   2.4450 f  -1.8194 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_c_reg[2]/D   0.6255   2.4450 f  -1.8194 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_c_reg[3]/D   0.6255   2.4450 f  -1.8194 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_c_reg[4]/D   0.6255   2.4450 f  -1.8194 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_c_reg[5]/D   0.6255   2.4450 f  -1.8194 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_c_reg[6]/D   0.6255   2.4450 f  -1.8194 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_c_reg[7]/D   0.6255   2.4450 f  -1.8194 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_c_reg[8]/D   0.6255   2.4450 f  -1.8194 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_c_reg[9]/D   0.6255   2.4450 f  -1.8194 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_c_reg[10]/D   0.6255   2.4450 f  -1.8194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/cmd_process_reg/D   0.6282   2.4459 f  -1.8177 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[32]/D   0.6261   2.4435 f  -1.8174 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[32]/D   0.6261   2.4435 f  -1.8174 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[0]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[1]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[2]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[3]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[4]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[5]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[6]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[7]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[8]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[9]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[10]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[11]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[12]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[13]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[14]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[15]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[16]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[17]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[18]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[19]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[20]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[21]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[22]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[23]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[24]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[25]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[26]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[27]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[28]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[29]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[30]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[31]/D   0.6407   2.4565 f  -1.8158 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[0]/D   0.6261   2.4403 f  -1.8142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[1]/D   0.6261   2.4403 f  -1.8142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[2]/D   0.6261   2.4403 f  -1.8142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[4]/D   0.6261   2.4403 f  -1.8142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[6]/D   0.6261   2.4403 f  -1.8142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[20]/D   0.6261   2.4403 f  -1.8142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[21]/D   0.6261   2.4403 f  -1.8142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[22]/D   0.6261   2.4403 f  -1.8142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[23]/D   0.6261   2.4403 f  -1.8142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[24]/D   0.6261   2.4403 f  -1.8142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[25]/D   0.6261   2.4403 f  -1.8142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[26]/D   0.6261   2.4403 f  -1.8142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[27]/D   0.6261   2.4403 f  -1.8142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[28]/D   0.6261   2.4403 f  -1.8142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[29]/D   0.6261   2.4403 f  -1.8142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[30]/D   0.6261   2.4403 f  -1.8142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[31]/D   0.6261   2.4403 f  -1.8142 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pvld_reg/D   0.6251   2.4354 f  -1.8102 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[5]/D   0.6260   2.4352 f  -1.8092 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[5]/D   0.6356   2.4384 f  -1.8028 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[2]/D   0.6412   2.4409 f  -1.7998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[0]/D   0.6261   2.4238 f  -1.7977 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[1]/D   0.6261   2.4238 f  -1.7977 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[16]/D   0.6261   2.4238 f  -1.7977 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[17]/D   0.6261   2.4238 f  -1.7977 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[19]/D   0.6261   2.4238 f  -1.7977 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[22]/D   0.6261   2.4238 f  -1.7977 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[24]/D   0.6261   2.4238 f  -1.7977 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3_reg[26]/D   0.6261   2.4238 f  -1.7977 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_c_reg[1]/D   0.6525   2.4496 r  -1.7971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_c_reg[2]/D   0.6525   2.4496 r  -1.7971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_c_reg[3]/D   0.6525   2.4496 r  -1.7971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_c_reg[4]/D   0.6525   2.4496 r  -1.7971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_c_reg[5]/D   0.6525   2.4496 r  -1.7971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_c_reg[6]/D   0.6525   2.4496 r  -1.7971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_c_reg[7]/D   0.6525   2.4496 r  -1.7971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_c_reg[8]/D   0.6525   2.4496 r  -1.7971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_c_reg[9]/D   0.6525   2.4496 r  -1.7971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_c_reg[10]/D   0.6525   2.4496 r  -1.7971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_c_reg[1]/D   0.6525   2.4496 r  -1.7971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_c_reg[2]/D   0.6525   2.4496 r  -1.7971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_c_reg[3]/D   0.6525   2.4496 r  -1.7971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_c_reg[4]/D   0.6525   2.4496 r  -1.7971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_c_reg[5]/D   0.6525   2.4496 r  -1.7971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_c_reg[6]/D   0.6525   2.4496 r  -1.7971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_c_reg[7]/D   0.6525   2.4496 r  -1.7971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_c_reg[8]/D   0.6525   2.4496 r  -1.7971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_c_reg[9]/D   0.6525   2.4496 r  -1.7971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_c_reg[10]/D   0.6525   2.4496 r  -1.7971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_c_reg[1]/D   0.6525   2.4477 r  -1.7952 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_c_reg[2]/D   0.6525   2.4477 r  -1.7952 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_c_reg[3]/D   0.6525   2.4477 r  -1.7952 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_c_reg[4]/D   0.6525   2.4477 r  -1.7952 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_c_reg[5]/D   0.6525   2.4477 r  -1.7952 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_c_reg[6]/D   0.6525   2.4477 r  -1.7952 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_c_reg[7]/D   0.6525   2.4477 r  -1.7952 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_c_reg[8]/D   0.6525   2.4477 r  -1.7952 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_c_reg[9]/D   0.6525   2.4477 r  -1.7952 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_c_reg[10]/D   0.6525   2.4477 r  -1.7952 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_c_reg[1]/D   0.6525   2.4477 r  -1.7952 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_c_reg[2]/D   0.6525   2.4477 r  -1.7952 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_c_reg[3]/D   0.6525   2.4477 r  -1.7952 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_c_reg[4]/D   0.6525   2.4477 r  -1.7952 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_c_reg[5]/D   0.6525   2.4477 r  -1.7952 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_c_reg[6]/D   0.6525   2.4477 r  -1.7952 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_c_reg[7]/D   0.6525   2.4477 r  -1.7952 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_c_reg[8]/D   0.6525   2.4477 r  -1.7952 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_c_reg[9]/D   0.6525   2.4477 r  -1.7952 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_c_reg[10]/D   0.6525   2.4477 r  -1.7952 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[3]/D   0.6261   2.4170 f  -1.7909 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[5]/D   0.6261   2.4170 f  -1.7909 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[7]/D   0.6261   2.4170 f  -1.7909 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[8]/D   0.6261   2.4170 f  -1.7909 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[9]/D   0.6261   2.4170 f  -1.7909 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[10]/D   0.6261   2.4170 f  -1.7909 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[11]/D   0.6261   2.4170 f  -1.7909 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[12]/D   0.6261   2.4170 f  -1.7909 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[13]/D   0.6261   2.4170 f  -1.7909 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[14]/D   0.6261   2.4170 f  -1.7909 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[15]/D   0.6261   2.4170 f  -1.7909 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[16]/D   0.6261   2.4170 f  -1.7909 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[17]/D   0.6261   2.4170 f  -1.7909 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[18]/D   0.6261   2.4170 f  -1.7909 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_seg0_reg[19]/D   0.6261   2.4170 f  -1.7909 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[3]/D   0.6573   2.4473 r  -1.7900 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/dfifo_wr_prdy_reg/D   0.6154   2.4052 f  -1.7898 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/dfifo_wr_prdy_reg/D   0.6154   2.4052 f  -1.7898 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/dfifo_wr_prdy_reg/D   0.6154   2.4032 f  -1.7878 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p_reg[0]/D   0.6175   2.4034 f  -1.7859 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[10]/D   0.6492   2.4298 r  -1.7806 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c_reg[1]/D   0.6256   2.4044 f  -1.7788 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c_reg[2]/D   0.6256   2.4044 f  -1.7788 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c_reg[3]/D   0.6256   2.4044 f  -1.7788 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c_reg[4]/D   0.6256   2.4044 f  -1.7788 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c_reg[5]/D   0.6256   2.4044 f  -1.7788 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c_reg[6]/D   0.6256   2.4044 f  -1.7788 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c_reg[7]/D   0.6256   2.4044 f  -1.7788 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c_reg[8]/D   0.6256   2.4044 f  -1.7788 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c_reg[9]/D   0.6256   2.4044 f  -1.7788 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c_reg[10]/D   0.6256   2.4044 f  -1.7788 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_count_reg[6]/D   0.6278   2.4046 f  -1.7768 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[6]/D   0.6278   2.4034 f  -1.7756 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/cmd_process_reg/D   0.6247   2.3988 f  -1.7741 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/cmd_process_reg/D   0.6247   2.3988 f  -1.7741 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[12]/D   0.6261   2.4001 f  -1.7740 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[10]/D   0.6261   2.3999 f  -1.7739 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[13]/D   0.6261   2.3999 f  -1.7739 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[14]/D   0.6261   2.3999 f  -1.7739 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[15]/D   0.6261   2.3999 f  -1.7739 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[11]/D   0.6261   2.3999 f  -1.7739 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[9]/D   0.6261   2.3999 f  -1.7738 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[3]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[5]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[7]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[9]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[10]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[11]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[12]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[13]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[14]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[15]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[16]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[17]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[18]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[19]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[20]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[35]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[36]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[37]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[40]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[43]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[49]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[53]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[69]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[70]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[71]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[72]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[77]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[117]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[126]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[127]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[3]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[5]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[7]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[9]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[10]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[11]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[12]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[13]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[14]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[15]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[16]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[17]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[18]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[19]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[20]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[33]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[35]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[39]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[42]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[46]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[47]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[55]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[56]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[65]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[70]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[73]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[76]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[79]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[107]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[108]/D   0.6261   2.3977 f  -1.7717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[3]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[5]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[7]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[9]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[10]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[11]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[12]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[13]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[14]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[15]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[16]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[17]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[18]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[19]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[20]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[34]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[37]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[40]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[43]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[46]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[47]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[53]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[55]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[66]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[69]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[72]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[75]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[78]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[118]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[127]/D   0.6261   2.3958 f  -1.7697 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[16]/D   0.6260   2.3952 f  -1.7692 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][10]/D   0.6723   2.4328 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][9]/D   0.6723   2.4327 r  -1.7605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_vld_reg/D   0.6568   2.4171 r  -1.7602 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_vld_reg/D   0.6568   2.4171 r  -1.7602 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pvld_reg/D   0.6261   2.3854 f  -1.7593 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][10]/D   0.6723   2.4311 r  -1.7588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][10]/D   0.6723   2.4311 r  -1.7588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][10]/D   0.6723   2.4311 r  -1.7588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][10]/D   0.6723   2.4311 r  -1.7588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][10]/D   0.6723   2.4311 r  -1.7588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][10]/D   0.6723   2.4311 r  -1.7588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][10]/D   0.6723   2.4311 r  -1.7588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][10]/D   0.6723   2.4311 r  -1.7588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][10]/D   0.6723   2.4311 r  -1.7588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][10]/D   0.6723   2.4311 r  -1.7588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][10]/D   0.6723   2.4311 r  -1.7588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][10]/D   0.6723   2.4311 r  -1.7588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][10]/D   0.6723   2.4311 r  -1.7588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][10]/D   0.6723   2.4311 r  -1.7588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][10]/D   0.6723   2.4311 r  -1.7588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][10]/D   0.6723   2.4311 r  -1.7588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][9]/D   0.6723   2.4311 r  -1.7587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][9]/D   0.6723   2.4311 r  -1.7587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][9]/D   0.6723   2.4311 r  -1.7587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][9]/D   0.6723   2.4311 r  -1.7587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][9]/D   0.6723   2.4311 r  -1.7587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][9]/D   0.6723   2.4311 r  -1.7587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][9]/D   0.6723   2.4311 r  -1.7587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][9]/D   0.6723   2.4311 r  -1.7587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][9]/D   0.6723   2.4311 r  -1.7587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][9]/D   0.6723   2.4311 r  -1.7587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][9]/D   0.6723   2.4311 r  -1.7587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][9]/D   0.6723   2.4311 r  -1.7587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][9]/D   0.6723   2.4311 r  -1.7587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][9]/D   0.6723   2.4311 r  -1.7587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][9]/D   0.6723   2.4311 r  -1.7587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][9]/D   0.6723   2.4311 r  -1.7587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][1]/D   0.6722   2.4307 r  -1.7584 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][1]/D   0.6723   2.4290 r  -1.7567 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][1]/D   0.6723   2.4290 r  -1.7567 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][1]/D   0.6723   2.4290 r  -1.7567 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][1]/D   0.6723   2.4290 r  -1.7567 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][1]/D   0.6723   2.4290 r  -1.7567 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][1]/D   0.6723   2.4290 r  -1.7567 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][1]/D   0.6723   2.4290 r  -1.7567 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_vld_reg/D   0.6568   2.4128 r  -1.7560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_vld_reg/D   0.6568   2.4128 r  -1.7560 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pvld_reg/D   0.6260   2.3819 f  -1.7559 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[32]/D   0.6356   2.3892 f  -1.7537 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[32]/D   0.6358   2.3892 f  -1.7534 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[0]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[1]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[2]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[4]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[6]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[8]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[12]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[15]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[21]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[22]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[23]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[24]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[25]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[26]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[27]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[28]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[29]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[30]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[31]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[32]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[34]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[36]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[38]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[40]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[42]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[44]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[49]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[51]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[55]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[57]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[58]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[59]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[60]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[61]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[62]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[63]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[64]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[65]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[86]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[90]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[105]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[106]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[110]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[111]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[114]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[115]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[119]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[121]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[123]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[125]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[127]/D   0.6261   2.3789 f  -1.7528 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[44]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[44]/D   0.6261   2.3773 f  -1.7512 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[3]/D   0.6261   2.3713 f  -1.7452 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[3]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[5]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[11]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[33]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[35]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[37]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[39]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[41]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[43]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[45]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[46]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[47]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[48]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[50]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[52]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[53]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[54]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[56]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[66]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[67]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[68]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[69]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[70]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[71]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[72]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[73]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[74]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[75]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[76]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[77]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[78]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[79]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[81]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[82]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[84]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[85]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[89]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[91]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[92]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[104]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[107]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[108]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[109]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[112]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[113]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[116]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[117]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[118]/D   0.6261   2.3709 f  -1.7448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pvld_reg/D   0.6559   2.3916 r  -1.7357 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[0]/D   0.6175   2.3500 f  -1.7325 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[30]/D   0.6261   2.3503 f  -1.7243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[31]/D   0.6261   2.3503 f  -1.7243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[26]/D   0.6261   2.3502 f  -1.7242 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[3]/D   0.6358   2.3564 f  -1.7206 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[2]/D   0.6412   2.3604 f  -1.7192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[3]/D   0.6358   2.3539 f  -1.7180 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[45]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[48]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[51]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[54]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[66]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[80]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[81]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[82]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[83]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[84]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[85]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[86]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[87]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[88]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[89]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[90]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[91]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[107]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[120]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[125]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[45]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[48]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[51]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[54]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[62]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[80]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[81]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[82]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[83]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[84]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[85]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[86]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[87]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[88]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[89]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[90]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[91]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[105]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[109]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[127]/D   0.6261   2.3419 f  -1.7159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[45]/D   0.6261   2.3400 f  -1.7139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[48]/D   0.6261   2.3400 f  -1.7139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[51]/D   0.6261   2.3400 f  -1.7139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[54]/D   0.6261   2.3400 f  -1.7139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[59]/D   0.6261   2.3400 f  -1.7139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[62]/D   0.6261   2.3400 f  -1.7139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[80]/D   0.6261   2.3400 f  -1.7139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[81]/D   0.6261   2.3400 f  -1.7139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[82]/D   0.6261   2.3400 f  -1.7139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[83]/D   0.6261   2.3400 f  -1.7139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[84]/D   0.6261   2.3400 f  -1.7139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[85]/D   0.6261   2.3400 f  -1.7139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[86]/D   0.6261   2.3400 f  -1.7139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[87]/D   0.6261   2.3400 f  -1.7139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[88]/D   0.6261   2.3400 f  -1.7139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[89]/D   0.6261   2.3400 f  -1.7139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[90]/D   0.6261   2.3400 f  -1.7139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[91]/D   0.6261   2.3400 f  -1.7139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[122]/D   0.6261   2.3400 f  -1.7139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[128]/D   0.6261   2.3400 f  -1.7139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[28]/D   0.6261   2.3389 f  -1.7128 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[23]/D   0.6261   2.3387 f  -1.7127 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[24]/D   0.6261   2.3387 f  -1.7127 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[29]/D   0.6261   2.3387 f  -1.7127 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pvld_reg/D   0.6559   2.3679 r  -1.7119 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[2]/D   0.6261   2.3302 f  -1.7041 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[4]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[5]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[6]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[7]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[8]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[9]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[10]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[11]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[12]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[13]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[14]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[15]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[16]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[17]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[18]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[19]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[20]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[21]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[22]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[23]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[24]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[25]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[26]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[27]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[28]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[29]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[30]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[31]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[44]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[45]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[46]/D   0.6358   2.3389 f  -1.7031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[11]/D   0.6356   2.3377 f  -1.7021 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[12]/D   0.6356   2.3377 f  -1.7021 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[13]/D   0.6356   2.3377 f  -1.7021 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[14]/D   0.6356   2.3377 f  -1.7021 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[15]/D   0.6356   2.3377 f  -1.7021 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[16]/D   0.6356   2.3377 f  -1.7021 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[17]/D   0.6356   2.3377 f  -1.7021 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[18]/D   0.6356   2.3377 f  -1.7021 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[19]/D   0.6356   2.3377 f  -1.7021 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[20]/D   0.6356   2.3377 f  -1.7021 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[21]/D   0.6356   2.3377 f  -1.7021 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[22]/D   0.6356   2.3377 f  -1.7021 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[23]/D   0.6356   2.3377 f  -1.7021 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[24]/D   0.6356   2.3377 f  -1.7021 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[25]/D   0.6356   2.3377 f  -1.7021 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[26]/D   0.6356   2.3377 f  -1.7021 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[27]/D   0.6356   2.3377 f  -1.7021 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[28]/D   0.6356   2.3377 f  -1.7021 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[29]/D   0.6356   2.3377 f  -1.7021 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[30]/D   0.6356   2.3377 f  -1.7021 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[31]/D   0.6356   2.3377 f  -1.7021 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[46]/D   0.6356   2.3377 f  -1.7021 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[4]/D   0.6358   2.3377 f  -1.7018 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[5]/D   0.6358   2.3377 f  -1.7018 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[6]/D   0.6358   2.3377 f  -1.7018 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[7]/D   0.6358   2.3377 f  -1.7018 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[8]/D   0.6358   2.3377 f  -1.7018 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[9]/D   0.6358   2.3377 f  -1.7018 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[10]/D   0.6358   2.3377 f  -1.7018 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[44]/D   0.6358   2.3377 f  -1.7018 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[45]/D   0.6358   2.3377 f  -1.7018 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_pvld_d_reg/D   0.6188   2.3199 f  -1.7011 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[22]/D   0.6261   2.3271 f  -1.7010 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[21]/D   0.6261   2.3163 f  -1.6903 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pvld_reg/D   0.6559   2.3429 r  -1.6870 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_pvld_d_reg/D   0.6510   2.3369 r  -1.6859 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[0]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[1]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[2]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[4]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[6]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[8]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[21]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[22]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[23]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[24]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[25]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[26]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[27]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[28]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[29]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[30]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[31]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[32]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[33]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[34]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[38]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[39]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[41]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[42]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[44]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[46]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[47]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[50]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[52]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[55]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[56]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[57]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[58]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[59]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[61]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[62]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[63]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[64]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[68]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[73]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[74]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[75]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[76]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[78]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[79]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[105]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[108]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[114]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[115]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[116]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[118]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[119]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[121]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[122]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[123]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[124]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[128]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[0]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[1]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[2]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[4]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[6]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[8]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[21]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[22]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[23]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[24]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[25]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[26]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[27]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[28]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[29]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[30]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[31]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[32]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[34]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[36]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[37]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[38]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[40]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[41]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[43]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[44]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[49]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[50]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[52]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[53]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[57]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[58]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[60]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[63]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[64]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[67]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[68]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[69]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[71]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[72]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[74]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[75]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[77]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[78]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[104]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[106]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[110]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[111]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[112]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[113]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[114]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[115]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[116]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[118]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[120]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[125]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[128]/D   0.6261   2.3111 f  -1.6850 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[0]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[1]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[2]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[4]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[6]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[8]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[25]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[27]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[32]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[33]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[35]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[36]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[38]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[39]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[41]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[42]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[44]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[49]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[50]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[52]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[56]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[57]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[58]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[61]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[63]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[64]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[67]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[68]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[70]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[71]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[73]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[74]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[76]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[77]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[79]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[104]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[109]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[112]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[114]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[116]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[117]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[119]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[120]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[121]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[123]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[124]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[125]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[126]/D   0.6261   2.3091 f  -1.6831 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[0]/D   0.6557   2.3327 r  -1.6770 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pvld_reg/D   0.6260   2.3027 f  -1.6768 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[36]/D   0.6383   2.3111 f  -1.6728 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[37]/D   0.6383   2.3111 f  -1.6728 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[96]/D   0.6383   2.3111 f  -1.6728 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[98]/D   0.6383   2.3111 f  -1.6728 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[100]/D   0.6383   2.3111 f  -1.6728 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[101]/D   0.6383   2.3111 f  -1.6728 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[102]/D   0.6383   2.3111 f  -1.6728 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[32]/D   0.6759   2.3485 r  -1.6726 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[65]/D   0.6383   2.3109 f  -1.6726 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[66]/D   0.6383   2.3109 f  -1.6726 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[67]/D   0.6383   2.3109 f  -1.6726 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[68]/D   0.6383   2.3109 f  -1.6726 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[69]/D   0.6383   2.3109 f  -1.6726 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[70]/D   0.6383   2.3109 f  -1.6726 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[32]/D   0.6383   2.3105 f  -1.6722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[33]/D   0.6383   2.3105 f  -1.6722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[64]/D   0.6383   2.3105 f  -1.6722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[97]/D   0.6383   2.3105 f  -1.6722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[99]/D   0.6383   2.3105 f  -1.6722 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[34]/D   0.6383   2.3091 f  -1.6707 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[38]/D   0.6383   2.3091 f  -1.6707 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[4]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[5]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[6]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[7]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[8]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[9]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[11]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[13]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[15]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[16]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[17]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[18]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[19]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[30]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[31]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[32]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[33]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[34]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[35]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[36]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[37]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[38]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[39]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[40]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[41]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[42]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[43]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[44]/D   0.6358   2.3063 f  -1.6705 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_pvld_d_reg/D   0.6510   2.3214 r  -1.6704 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[35]/D   0.6383   2.3084 f  -1.6701 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_pvld_d_reg/D   0.6510   2.3205 r  -1.6695 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_count_reg[6]/D   0.6278   2.2960 f  -1.6682 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[8]/D   0.6380   2.3060 f  -1.6679 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[60]/D   0.6261   2.2853 f  -1.6593 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[45]/D   0.6261   2.2847 f  -1.6586 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[45]/D   0.6261   2.2847 f  -1.6586 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[0]/D   0.6122   2.2679 f  -1.6557 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[0]/D   0.6122   2.2679 f  -1.6557 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pvld_reg/D   0.6557   2.3103 r  -1.6546 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[16]/D   0.6134   2.2658 f  -1.6524 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[17]/D   0.6134   2.2657 f  -1.6523 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[34]/D   0.6261   2.2722 f  -1.6461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[36]/D   0.6261   2.2722 f  -1.6461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[37]/D   0.6261   2.2722 f  -1.6461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[38]/D   0.6261   2.2722 f  -1.6461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[96]/D   0.6261   2.2722 f  -1.6461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[98]/D   0.6261   2.2722 f  -1.6461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[100]/D   0.6261   2.2722 f  -1.6461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[101]/D   0.6261   2.2722 f  -1.6461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[102]/D   0.6261   2.2722 f  -1.6461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[65]/D   0.6261   2.2720 f  -1.6459 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[66]/D   0.6261   2.2720 f  -1.6459 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[67]/D   0.6261   2.2720 f  -1.6459 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[68]/D   0.6261   2.2720 f  -1.6459 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[69]/D   0.6261   2.2720 f  -1.6459 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[70]/D   0.6261   2.2720 f  -1.6459 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[32]/D   0.6261   2.2716 f  -1.6455 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[33]/D   0.6261   2.2716 f  -1.6455 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[35]/D   0.6261   2.2716 f  -1.6455 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[64]/D   0.6261   2.2716 f  -1.6455 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[97]/D   0.6261   2.2716 f  -1.6455 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[99]/D   0.6261   2.2716 f  -1.6455 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/cmd_vld_reg/D   0.6284   2.2736 f  -1.6452 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[0]/D   0.6115   2.2563 f  -1.6448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[128]/D   0.6383   2.2800 f  -1.6417 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[129]/D   0.6383   2.2800 f  -1.6417 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[130]/D   0.6383   2.2800 f  -1.6417 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[131]/D   0.6383   2.2800 f  -1.6417 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[132]/D   0.6383   2.2800 f  -1.6417 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[133]/D   0.6383   2.2800 f  -1.6417 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[134]/D   0.6383   2.2800 f  -1.6417 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[163]/D   0.6383   2.2800 f  -1.6417 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[165]/D   0.6383   2.2800 f  -1.6417 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[166]/D   0.6383   2.2793 f  -1.6410 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[227]/D   0.6383   2.2793 f  -1.6410 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[46]/D   0.6261   2.2625 f  -1.6365 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[46]/D   0.6261   2.2625 f  -1.6365 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_wr_adr_reg[1]/D   0.6178   2.2538 f  -1.6361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/rod_wr_prdy_reg/D   0.6551   2.2882 r  -1.6331 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/rod_wr_prdy_reg/D   0.6551   2.2882 r  -1.6331 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_valid_reg/D   0.6629   2.2946 r  -1.6317 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/rod_wr_prdy_reg/D   0.6551   2.2849 r  -1.6298 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/rod_wr_prdy_reg/D   0.6551   2.2849 r  -1.6298 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/rod_wr_prdy_reg/D   0.6551   2.2849 r  -1.6298 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/rod_wr_prdy_reg/D   0.6551   2.2849 r  -1.6298 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/rod_wr_prdy_reg/D   0.6551   2.2849 r  -1.6298 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/rod_wr_prdy_reg/D   0.6551   2.2849 r  -1.6298 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_ready_flop_reg/D   0.6218   2.2508 f  -1.6290 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[13]/D   0.6270   2.2547 f  -1.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[14]/D   0.6270   2.2547 f  -1.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[15]/D   0.6270   2.2547 f  -1.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[18]/D   0.6270   2.2547 f  -1.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[19]/D   0.6270   2.2547 f  -1.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[20]/D   0.6270   2.2547 f  -1.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[21]/D   0.6270   2.2547 f  -1.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[22]/D   0.6270   2.2547 f  -1.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[23]/D   0.6270   2.2547 f  -1.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[25]/D   0.6270   2.2546 f  -1.6276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[31]/D   0.6270   2.2546 f  -1.6276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_wr_adr_reg[0]/D   0.6176   2.2452 f  -1.6276 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[7]/D   0.6264   2.2533 f  -1.6269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_wr_adr_reg[1]/D   0.6178   2.2444 f  -1.6267 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[2]/D   0.6261   2.2496 f  -1.6235 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_pvld_int_o_reg/D   0.6287   2.2492 f  -1.6205 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][2]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][3]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][4]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][5]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][7]/D   0.6729   2.2921 r  -1.6192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[128]/D   0.6261   2.2450 f  -1.6190 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[129]/D   0.6261   2.2450 f  -1.6190 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[130]/D   0.6261   2.2450 f  -1.6190 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[131]/D   0.6261   2.2450 f  -1.6190 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[132]/D   0.6261   2.2450 f  -1.6190 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[133]/D   0.6261   2.2450 f  -1.6190 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[134]/D   0.6261   2.2450 f  -1.6190 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[163]/D   0.6261   2.2450 f  -1.6190 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[165]/D   0.6261   2.2450 f  -1.6190 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[6]/D   0.6278   2.2462 f  -1.6184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[166]/D   0.6261   2.2443 f  -1.6182 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[227]/D   0.6261   2.2443 f  -1.6182 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][2]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][3]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][4]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][5]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][7]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][2]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][3]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][4]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][5]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][7]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][2]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][3]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][4]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][5]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][7]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][2]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][3]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][4]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][5]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][7]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][2]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][3]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][4]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][5]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][7]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][2]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][3]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][4]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][5]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][7]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][2]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][3]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][4]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][5]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][7]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][2]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][3]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][4]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][5]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][7]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][2]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][3]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][4]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][5]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][7]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][2]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][3]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][4]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][5]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][7]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][2]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][3]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][4]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][5]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][7]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][2]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][3]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][4]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][5]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][7]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][2]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][3]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][4]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][5]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][7]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][2]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][3]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][4]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][5]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][7]/D   0.6729   2.2904 r  -1.6175 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[1]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[2]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[3]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[4]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[5]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[6]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[7]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[8]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[9]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[10]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[11]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[1]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[2]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[3]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[4]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[5]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[6]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[7]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[8]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[9]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[10]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[11]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[12]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[12]/D   0.6527   2.2700 r  -1.6173 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[1]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[2]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[3]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[4]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[5]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[6]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[7]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[8]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[9]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[10]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[11]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[1]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[2]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[3]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[4]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[5]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[6]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[7]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[8]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[9]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[10]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[11]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[12]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[12]/D   0.6527   2.2681 r  -1.6154 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][6]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][8]/D   0.6730   2.2883 r  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[2]/D   0.6270   2.2423 f  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[3]/D   0.6270   2.2423 f  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[4]/D   0.6270   2.2423 f  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[5]/D   0.6270   2.2423 f  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[5]/D   0.6380   2.2533 f  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[6]/D   0.6380   2.2533 f  -1.6153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][6]/D   0.6731   2.2867 r  -1.6136 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][8]/D   0.6731   2.2867 r  -1.6136 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][6]/D   0.6731   2.2867 r  -1.6136 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][8]/D   0.6731   2.2867 r  -1.6136 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][6]/D   0.6731   2.2867 r  -1.6136 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][8]/D   0.6731   2.2867 r  -1.6136 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[95]/D   0.6261   2.2393 f  -1.6132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[94]/D   0.6261   2.2392 f  -1.6131 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[103]/D   0.6261   2.2392 f  -1.6131 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[107]/D   0.6261   2.2392 f  -1.6131 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_wr_adr_reg[1]/D   0.6178   2.2290 f  -1.6112 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_wr_adr_reg[1]/D   0.6178   2.2280 f  -1.6103 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[42]/D   0.6751   2.2849 r  -1.6097 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[41]/D   0.6751   2.2848 r  -1.6097 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_count_reg[5]/D   0.6235   2.2332 f  -1.6096 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[14]/D   0.6261   2.2353 f  -1.6092 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[5]/D   0.6235   2.2320 f  -1.6084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[33]/D   0.6751   2.2822 r  -1.6071 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[13]/D   0.6261   2.2329 f  -1.6068 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_wr_adr_reg[0]/D   0.6176   2.2241 f  -1.6065 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][0]/D   0.6734   2.2794 r  -1.6059 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][0]/D   0.6735   2.2777 r  -1.6042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][0]/D   0.6735   2.2777 r  -1.6042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][0]/D   0.6735   2.2777 r  -1.6042 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[8]/D   0.6260   2.2296 f  -1.6036 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[10]/D   0.6261   2.2293 f  -1.6033 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[9]/D   0.6261   2.2293 f  -1.6032 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[16]/D   0.6261   2.2285 f  -1.6024 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[17]/D   0.6261   2.2285 f  -1.6024 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[18]/D   0.6261   2.2285 f  -1.6024 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[19]/D   0.6261   2.2285 f  -1.6024 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[20]/D   0.6261   2.2285 f  -1.6024 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[105]/D   0.6261   2.2277 f  -1.6016 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[110]/D   0.6261   2.2277 f  -1.6016 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[111]/D   0.6261   2.2277 f  -1.6016 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[1]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[2]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[3]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[4]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[5]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[6]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[8]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[10]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[12]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[13]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[17]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[20]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[21]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[22]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[23]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[24]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[26]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[28]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[29]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[34]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[35]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[37]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[38]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[39]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[40]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[43]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[49]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[52]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[53]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[55]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[60]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[61]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[65]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[66]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[67]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[68]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[69]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[71]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[72]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[73]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[81]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[83]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[84]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[87]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[88]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[89]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[97]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[100]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[103]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[104]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[105]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[106]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[113]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[116]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[118]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[119]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[120]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[121]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[123]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[125]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[50]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[114]/D   0.6261   2.2271 f  -1.6010 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[79]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[80]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[81]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[82]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[83]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[84]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[85]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[86]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[87]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[88]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[89]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[90]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[91]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[92]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[93]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[94]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[95]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[111]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[112]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[113]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[114]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[115]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[116]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[117]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[118]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[119]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[120]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[121]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[122]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[123]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[124]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[125]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[126]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[127]/D   0.6383   2.2366 f  -1.5983 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_pvld_int_o_reg/D   0.6287   2.2259 f  -1.5971 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[1]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[2]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[3]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[4]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[5]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[6]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[7]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[8]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[9]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[10]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[11]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[12]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[13]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[14]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[15]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[16]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[17]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[18]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[19]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[20]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[21]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[22]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[23]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[24]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[30]/D   0.6619   2.2584 r  -1.5965 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_count_reg[3]/D   0.6601   2.2556 r  -1.5955 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[3]/D   0.6601   2.2544 r  -1.5943 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[4]/D   0.6260   2.2199 f  -1.5939 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[1]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[2]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[3]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[4]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[5]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[6]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[7]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[8]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[9]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[10]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[11]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[12]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[13]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[14]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[15]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[16]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[17]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[18]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[19]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[20]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[21]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[22]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[23]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[24]/D   0.6617   2.2540 r  -1.5923 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[1]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[3]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[9]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[13]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[14]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[15]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[17]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[22]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[24]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[26]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[27]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[29]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[30]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[31]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[33]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[38]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[39]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[42]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[43]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[44]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[45]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[46]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[47]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[50]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[55]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[62]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[63]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[66]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[76]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[77]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[78]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[79]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[81]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[89]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[93]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[94]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[95]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[97]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[105]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[109]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[110]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[111]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[113]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[114]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[115]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[123]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[125]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[126]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[127]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/ctrl_done_reg[0]/D   0.6261   2.2179 f  -1.5918 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[25]/D   0.6617   2.2529 r  -1.5912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[26]/D   0.6617   2.2529 r  -1.5912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[27]/D   0.6617   2.2529 r  -1.5912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[28]/D   0.6617   2.2529 r  -1.5912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[29]/D   0.6617   2.2529 r  -1.5912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[30]/D   0.6617   2.2529 r  -1.5912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/stl_cnt_cur_reg[31]/D   0.6617   2.2529 r  -1.5912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_wr_adr_reg[0]/D   0.6176   2.2087 f  -1.5911 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[0]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[6]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[8]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[10]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[11]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[12]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[16]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[18]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[19]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[21]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[23]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[25]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[28]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[32]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[34]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[35]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[40]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[41]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[48]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[49]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[51]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[52]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[54]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[56]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[58]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[60]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[64]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[67]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[72]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[73]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[80]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[82]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[83]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[87]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[92]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[96]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[98]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[99]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[103]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[107]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[108]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[112]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[116]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[118]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[119]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[120]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[121]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[122]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[124]/D   0.6261   2.2169 f  -1.5908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_wr_adr_reg[0]/D   0.6176   2.2077 f  -1.5901 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/count_w_reg[0]/D   0.6560   2.2448 r  -1.5889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/count_w_reg[0]/D   0.6560   2.2448 r  -1.5889 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[24]/D   0.6270   2.2152 f  -1.5883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[26]/D   0.6270   2.2152 f  -1.5883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[27]/D   0.6270   2.2152 f  -1.5883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[28]/D   0.6270   2.2152 f  -1.5883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[29]/D   0.6270   2.2152 f  -1.5883 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[30]/D   0.6270   2.2152 f  -1.5883 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[4]/D   0.6356   2.2231 f  -1.5875 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][0]/D   0.6740   2.2614 r  -1.5873 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][0]/D   0.6740   2.2614 r  -1.5873 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][0]/D   0.6740   2.2614 r  -1.5873 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][0]/D   0.6740   2.2614 r  -1.5873 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][0]/D   0.6740   2.2614 r  -1.5873 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][0]/D   0.6740   2.2614 r  -1.5873 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][0]/D   0.6740   2.2614 r  -1.5873 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][0]/D   0.6740   2.2614 r  -1.5873 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][0]/D   0.6740   2.2614 r  -1.5873 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/count_w_reg[0]/D   0.6560   2.2429 r  -1.5869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/count_w_reg[0]/D   0.6560   2.2429 r  -1.5869 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][0]/D   0.6741   2.2598 r  -1.5857 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][0]/D   0.6741   2.2598 r  -1.5857 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][0]/D   0.6741   2.2598 r  -1.5857 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][0]/D   0.6741   2.2598 r  -1.5857 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][0]/D   0.6741   2.2598 r  -1.5857 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][0]/D   0.6741   2.2598 r  -1.5857 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][0]/D   0.6741   2.2598 r  -1.5857 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][0]/D   0.6741   2.2598 r  -1.5857 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][0]/D   0.6741   2.2598 r  -1.5857 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][0]/D   0.6741   2.2598 r  -1.5857 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][0]/D   0.6741   2.2598 r  -1.5857 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][0]/D   0.6741   2.2598 r  -1.5857 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][0]/D   0.6741   2.2598 r  -1.5857 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][0]/D   0.6741   2.2598 r  -1.5857 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][0]/D   0.6741   2.2598 r  -1.5857 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][0]/D   0.6741   2.2598 r  -1.5857 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[10]/D   0.6358   2.2196 f  -1.5837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[12]/D   0.6358   2.2196 f  -1.5837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[14]/D   0.6358   2.2196 f  -1.5837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[20]/D   0.6358   2.2196 f  -1.5837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[21]/D   0.6358   2.2196 f  -1.5837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[22]/D   0.6358   2.2196 f  -1.5837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[23]/D   0.6358   2.2196 f  -1.5837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[24]/D   0.6358   2.2196 f  -1.5837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[25]/D   0.6358   2.2196 f  -1.5837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[26]/D   0.6358   2.2196 f  -1.5837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[27]/D   0.6358   2.2196 f  -1.5837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[28]/D   0.6358   2.2196 f  -1.5837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[29]/D   0.6358   2.2196 f  -1.5837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[59]/D   0.6261   2.2096 f  -1.5835 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[32]/D   0.6749   2.2565 r  -1.5816 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[1]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[2]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[3]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[4]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[5]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[6]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[7]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[8]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[9]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[10]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[11]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_h_reg[12]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[1]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[2]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[3]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[4]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[5]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[6]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[7]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[8]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[9]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[10]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[11]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/count_h_reg[12]/D   0.6254   2.2064 f  -1.5810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_count_reg[5]/D   0.6601   2.2363 r  -1.5761 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[60]/D   0.6261   2.2003 f  -1.5743 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[12]/D   0.6251   2.1979 f  -1.5728 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[11]/D   0.6252   2.1979 f  -1.5727 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[12]/D   0.6251   2.1978 f  -1.5727 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[11]/D   0.6252   2.1978 f  -1.5726 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[1]/D   0.6261   2.1979 f  -1.5718 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[2]/D   0.6261   2.1979 f  -1.5718 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[3]/D   0.6261   2.1979 f  -1.5718 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[4]/D   0.6261   2.1979 f  -1.5718 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[5]/D   0.6261   2.1979 f  -1.5718 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[6]/D   0.6261   2.1979 f  -1.5718 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[7]/D   0.6261   2.1979 f  -1.5718 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[8]/D   0.6261   2.1979 f  -1.5718 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[10]/D   0.6261   2.1979 f  -1.5718 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[9]/D   0.6261   2.1979 f  -1.5718 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2_reg[0]/D   0.6261   2.1979 f  -1.5718 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[0]/D   0.6134   2.1851 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[1]/D   0.6261   2.1978 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[2]/D   0.6261   2.1978 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[3]/D   0.6261   2.1978 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[4]/D   0.6261   2.1978 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[5]/D   0.6261   2.1978 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[6]/D   0.6261   2.1978 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[7]/D   0.6261   2.1978 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[8]/D   0.6261   2.1978 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[10]/D   0.6261   2.1978 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[9]/D   0.6261   2.1978 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3_reg[0]/D   0.6261   2.1978 f  -1.5717 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[1]/D   0.6252   2.1940 f  -1.5687 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[2]/D   0.6252   2.1940 f  -1.5687 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[3]/D   0.6252   2.1940 f  -1.5687 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[4]/D   0.6252   2.1940 f  -1.5687 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[5]/D   0.6252   2.1940 f  -1.5687 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[6]/D   0.6252   2.1940 f  -1.5687 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[7]/D   0.6252   2.1940 f  -1.5687 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[8]/D   0.6252   2.1940 f  -1.5687 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[9]/D   0.6252   2.1940 f  -1.5687 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[10]/D   0.6252   2.1940 f  -1.5687 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[11]/D   0.6252   2.1940 f  -1.5687 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/count_h_reg[12]/D   0.6252   2.1940 f  -1.5687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][6]/D   0.6742   2.2428 r  -1.5686 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][8]/D   0.6742   2.2428 r  -1.5686 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][6]/D   0.6743   2.2428 r  -1.5686 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][8]/D   0.6743   2.2428 r  -1.5686 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][6]/D   0.6743   2.2428 r  -1.5686 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][8]/D   0.6743   2.2428 r  -1.5686 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][6]/D   0.6743   2.2428 r  -1.5686 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][8]/D   0.6743   2.2428 r  -1.5686 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][6]/D   0.6743   2.2428 r  -1.5686 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][8]/D   0.6743   2.2428 r  -1.5686 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_pvld_int_o_reg/D   0.6595   2.2271 r  -1.5675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][6]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][8]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][6]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][8]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][6]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][8]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][6]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][8]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][6]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][8]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][6]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][8]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][6]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][8]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][6]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][8]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][6]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][8]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][6]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][8]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][6]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][8]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][6]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][8]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][6]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][8]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][6]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][8]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][6]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][8]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][6]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][8]/D   0.6744   2.2413 r  -1.5668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_pvld_int_o_reg/D   0.6595   2.2261 r  -1.5666 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[0]/D   0.6746   2.2397 r  -1.5650 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[0]/D   0.6746   2.2397 r  -1.5650 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pvld_reg/D   0.6260   2.1898 f  -1.5639 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[1]/D   0.6746   2.2364 r  -1.5618 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[2]/D   0.6746   2.2364 r  -1.5618 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[3]/D   0.6746   2.2364 r  -1.5618 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[4]/D   0.6746   2.2364 r  -1.5618 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[5]/D   0.6746   2.2364 r  -1.5618 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[6]/D   0.6746   2.2364 r  -1.5618 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[7]/D   0.6746   2.2364 r  -1.5618 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[8]/D   0.6746   2.2364 r  -1.5618 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[1]/D   0.6746   2.2364 r  -1.5618 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[2]/D   0.6746   2.2364 r  -1.5618 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[3]/D   0.6746   2.2364 r  -1.5618 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[4]/D   0.6746   2.2364 r  -1.5618 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[5]/D   0.6746   2.2364 r  -1.5618 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[6]/D   0.6746   2.2364 r  -1.5618 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[7]/D   0.6746   2.2364 r  -1.5618 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[8]/D   0.6746   2.2364 r  -1.5618 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[9]/D   0.6746   2.2363 r  -1.5617 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[9]/D   0.6746   2.2363 r  -1.5617 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][2]/D   0.6742   2.2348 r  -1.5606 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][3]/D   0.6742   2.2348 r  -1.5606 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][4]/D   0.6742   2.2348 r  -1.5606 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][5]/D   0.6742   2.2348 r  -1.5606 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][7]/D   0.6742   2.2348 r  -1.5606 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][2]/D   0.6742   2.2348 r  -1.5606 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][3]/D   0.6742   2.2348 r  -1.5606 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][4]/D   0.6742   2.2348 r  -1.5606 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][5]/D   0.6742   2.2348 r  -1.5606 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][7]/D   0.6742   2.2348 r  -1.5606 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][4]/D   0.6742   2.2348 r  -1.5606 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][7]/D   0.6742   2.2348 r  -1.5606 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][2]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][3]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][4]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][5]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][7]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][2]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][3]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][4]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][5]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][7]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][2]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][3]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][4]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][5]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][7]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][2]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][3]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][4]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][5]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][2]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][3]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][5]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][7]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][2]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][3]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][4]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][5]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][7]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][2]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][3]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][4]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][5]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][7]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][2]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][3]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][4]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][5]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][7]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][2]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][3]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][4]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][5]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][7]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][2]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][3]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][4]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][5]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][7]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][2]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][3]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][4]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][5]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][7]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][2]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][3]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][4]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][5]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][7]/D   0.6743   2.2348 r  -1.5605 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][2]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][3]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][4]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][5]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][7]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][2]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][3]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][4]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][5]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][7]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][2]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][3]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][4]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][5]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][7]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][2]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][3]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][4]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][5]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][7]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][2]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][3]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][4]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][5]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][7]/D   0.6744   2.2332 r  -1.5588 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[13]/D   0.6254   2.1842 f  -1.5587 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[9]/D   0.6270   2.1852 f  -1.5582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_count_reg[4]/D   0.6539   2.2094 r  -1.5555 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/rod_wr_prdy_reg/D   0.6551   2.2101 r  -1.5550 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[4]/D   0.6539   2.2082 r  -1.5543 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/spt_fifo_count_reg[1]/D   0.6215   2.1745 f  -1.5530 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/rod_wr_prdy_reg/D   0.6551   2.2068 r  -1.5517 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/rod_wr_prdy_reg/D   0.6551   2.2068 r  -1.5517 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/rod_wr_prdy_reg/D   0.6551   2.2068 r  -1.5517 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[7]/D   0.6260   2.1770 f  -1.5510 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[5]/D   0.6260   2.1770 f  -1.5509 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[6]/D   0.6260   2.1770 f  -1.5509 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[7]/D   0.6261   2.1763 f  -1.5502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[80]/D   0.6261   2.1763 f  -1.5502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[83]/D   0.6261   2.1763 f  -1.5502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[87]/D   0.6261   2.1763 f  -1.5502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[88]/D   0.6261   2.1763 f  -1.5502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[93]/D   0.6261   2.1763 f  -1.5502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[94]/D   0.6261   2.1763 f  -1.5502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[95]/D   0.6261   2.1763 f  -1.5502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[96]/D   0.6261   2.1763 f  -1.5502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[97]/D   0.6261   2.1763 f  -1.5502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[98]/D   0.6261   2.1763 f  -1.5502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[99]/D   0.6261   2.1763 f  -1.5502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[100]/D   0.6261   2.1763 f  -1.5502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[101]/D   0.6261   2.1763 f  -1.5502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[102]/D   0.6261   2.1763 f  -1.5502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[103]/D   0.6261   2.1763 f  -1.5502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[120]/D   0.6261   2.1763 f  -1.5502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[122]/D   0.6261   2.1763 f  -1.5502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[124]/D   0.6261   2.1763 f  -1.5502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[126]/D   0.6261   2.1763 f  -1.5502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[128]/D   0.6261   2.1763 f  -1.5502 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[12]/D   0.6251   2.1747 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[0]/D   0.6260   2.1756 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[2]/D   0.6260   2.1756 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[3]/D   0.6260   2.1756 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[5]/D   0.6260   2.1756 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[7]/D   0.6260   2.1756 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[9]/D   0.6260   2.1756 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[10]/D   0.6260   2.1756 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[11]/D   0.6260   2.1756 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[12]/D   0.6260   2.1756 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[14]/D   0.6260   2.1756 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[20]/D   0.6260   2.1756 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[21]/D   0.6260   2.1756 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[22]/D   0.6260   2.1756 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[23]/D   0.6260   2.1756 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[24]/D   0.6260   2.1756 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[25]/D   0.6260   2.1756 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[26]/D   0.6260   2.1756 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[27]/D   0.6260   2.1756 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[28]/D   0.6260   2.1756 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[29]/D   0.6260   2.1756 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[30]/D   0.6260   2.1756 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[31]/D   0.6260   2.1756 f  -1.5496 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[11]/D   0.6252   2.1747 f  -1.5495 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[61]/D   0.6261   2.1756 f  -1.5495 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/rod_wr_prdy_reg/D   0.6573   2.2063 r  -1.5490 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[10]/D   0.6261   2.1747 f  -1.5486 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/rod_wr_prdy_reg/D   0.6573   2.2030 r  -1.5458 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/rod_wr_prdy_reg/D   0.6573   2.2030 r  -1.5458 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/rod_wr_prdy_reg/D   0.6573   2.2030 r  -1.5457 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[72]/D   0.6383   2.1818 f  -1.5435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[73]/D   0.6383   2.1818 f  -1.5435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[74]/D   0.6383   2.1818 f  -1.5435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[75]/D   0.6383   2.1818 f  -1.5435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[76]/D   0.6383   2.1818 f  -1.5435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[77]/D   0.6383   2.1818 f  -1.5435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[78]/D   0.6383   2.1818 f  -1.5435 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[106]/D   0.6383   2.1807 f  -1.5424 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[107]/D   0.6383   2.1807 f  -1.5424 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[110]/D   0.6383   2.1807 f  -1.5424 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[104]/D   0.6383   2.1786 f  -1.5403 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[105]/D   0.6383   2.1786 f  -1.5403 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[108]/D   0.6383   2.1786 f  -1.5403 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[109]/D   0.6383   2.1786 f  -1.5403 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[12]/D   0.6251   2.1624 f  -1.5372 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[11]/D   0.6252   2.1624 f  -1.5372 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1_reg[10]/D   0.6261   2.1624 f  -1.5363 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[65]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[67]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[92]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[93]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[94]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[95]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[96]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[97]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[98]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[99]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[100]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[101]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[102]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[103]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[104]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[106]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[109]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[110]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[111]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[112]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd_reg[113]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[66]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[92]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[93]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[94]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[95]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[96]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[97]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[98]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[99]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[100]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[101]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[102]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[103]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[117]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[119]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[121]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[122]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[123]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[124]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[126]/D   0.6261   2.1581 f  -1.5320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[160]/D   0.6383   2.1695 f  -1.5311 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[161]/D   0.6383   2.1695 f  -1.5311 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[162]/D   0.6383   2.1695 f  -1.5311 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[164]/D   0.6383   2.1695 f  -1.5311 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[192]/D   0.6383   2.1695 f  -1.5311 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[193]/D   0.6383   2.1695 f  -1.5311 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[194]/D   0.6383   2.1695 f  -1.5311 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[196]/D   0.6383   2.1695 f  -1.5311 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[197]/D   0.6383   2.1695 f  -1.5311 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[65]/D   0.6261   2.1561 f  -1.5301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[92]/D   0.6261   2.1561 f  -1.5301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[93]/D   0.6261   2.1561 f  -1.5301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[96]/D   0.6261   2.1561 f  -1.5301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[97]/D   0.6261   2.1561 f  -1.5301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[98]/D   0.6261   2.1561 f  -1.5301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[99]/D   0.6261   2.1561 f  -1.5301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[100]/D   0.6261   2.1561 f  -1.5301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[101]/D   0.6261   2.1561 f  -1.5301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[102]/D   0.6261   2.1561 f  -1.5301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[106]/D   0.6261   2.1561 f  -1.5301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[108]/D   0.6261   2.1561 f  -1.5301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[113]/D   0.6261   2.1561 f  -1.5301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd_reg[115]/D   0.6261   2.1561 f  -1.5301 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][10]/D   0.6718   2.1992 r  -1.5275 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][10]/D   0.6718   2.1992 r  -1.5275 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][10]/D   0.6718   2.1992 r  -1.5275 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][10]/D   0.6718   2.1992 r  -1.5275 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][10]/D   0.6718   2.1992 r  -1.5275 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][10]/D   0.6718   2.1992 r  -1.5275 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][10]/D   0.6718   2.1992 r  -1.5275 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][10]/D   0.6718   2.1992 r  -1.5275 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][10]/D   0.6718   2.1992 r  -1.5275 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][10]/D   0.6718   2.1992 r  -1.5275 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][10]/D   0.6718   2.1992 r  -1.5275 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][10]/D   0.6718   2.1992 r  -1.5275 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][9]/D   0.6718   2.1992 r  -1.5274 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][9]/D   0.6718   2.1992 r  -1.5274 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][9]/D   0.6718   2.1992 r  -1.5274 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][9]/D   0.6718   2.1992 r  -1.5274 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][9]/D   0.6718   2.1992 r  -1.5274 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][9]/D   0.6718   2.1992 r  -1.5274 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][9]/D   0.6718   2.1992 r  -1.5274 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][9]/D   0.6718   2.1992 r  -1.5274 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][9]/D   0.6718   2.1992 r  -1.5274 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][9]/D   0.6718   2.1992 r  -1.5274 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][9]/D   0.6718   2.1992 r  -1.5274 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][9]/D   0.6718   2.1992 r  -1.5274 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[79]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[80]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[81]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[82]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[83]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[84]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[85]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[86]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[87]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[88]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[89]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[90]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[91]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[92]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[93]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[94]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[95]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[111]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[112]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[113]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[114]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[115]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[116]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[117]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[118]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[119]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[120]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[121]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[122]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[123]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[124]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[125]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[126]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[127]/D   0.6383   2.1647 f  -1.5264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[14]/D   0.6383   2.1646 f  -1.5263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[3]/D   0.6358   2.1620 f  -1.5262 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/spt_fifo_count_reg[2]/D   0.6133   2.1394 f  -1.5261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][10]/D   0.6718   2.1975 r  -1.5257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][10]/D   0.6718   2.1975 r  -1.5257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][10]/D   0.6718   2.1975 r  -1.5257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][9]/D   0.6718   2.1975 r  -1.5257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][9]/D   0.6718   2.1975 r  -1.5257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][9]/D   0.6718   2.1975 r  -1.5257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][1]/D   0.6719   2.1965 r  -1.5246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][1]/D   0.6719   2.1965 r  -1.5246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][1]/D   0.6719   2.1965 r  -1.5246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[13]/D   0.6383   2.1629 f  -1.5246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pvld_reg/D   0.6557   2.1802 r  -1.5245 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[10]/D   0.6383   2.1625 f  -1.5242 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[12]/D   0.6383   2.1625 f  -1.5242 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][1]/D   0.6720   2.1948 r  -1.5229 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][1]/D   0.6720   2.1948 r  -1.5229 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][1]/D   0.6720   2.1948 r  -1.5229 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][1]/D   0.6720   2.1948 r  -1.5229 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][1]/D   0.6720   2.1948 r  -1.5229 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][1]/D   0.6720   2.1948 r  -1.5229 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][1]/D   0.6720   2.1948 r  -1.5229 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][1]/D   0.6720   2.1948 r  -1.5229 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][1]/D   0.6720   2.1948 r  -1.5229 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][1]/D   0.6720   2.1948 r  -1.5229 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][1]/D   0.6720   2.1948 r  -1.5229 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][1]/D   0.6720   2.1948 r  -1.5229 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[72]/D   0.6261   2.1489 f  -1.5228 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[73]/D   0.6261   2.1489 f  -1.5228 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[74]/D   0.6261   2.1489 f  -1.5228 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[75]/D   0.6261   2.1489 f  -1.5228 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[76]/D   0.6261   2.1489 f  -1.5228 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[77]/D   0.6261   2.1489 f  -1.5228 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[78]/D   0.6261   2.1489 f  -1.5228 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[9]/D   0.6383   2.1609 f  -1.5226 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[8]/D   0.6383   2.1608 f  -1.5224 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[11]/D   0.6383   2.1608 f  -1.5224 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[104]/D   0.6261   2.1478 f  -1.5217 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[105]/D   0.6261   2.1478 f  -1.5217 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[106]/D   0.6261   2.1478 f  -1.5217 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[107]/D   0.6261   2.1478 f  -1.5217 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[108]/D   0.6261   2.1478 f  -1.5217 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[109]/D   0.6261   2.1478 f  -1.5217 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[110]/D   0.6261   2.1478 f  -1.5217 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[160]/D   0.6261   2.1345 f  -1.5084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[161]/D   0.6261   2.1345 f  -1.5084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[162]/D   0.6261   2.1345 f  -1.5084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[164]/D   0.6261   2.1345 f  -1.5084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[192]/D   0.6261   2.1345 f  -1.5084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[193]/D   0.6261   2.1345 f  -1.5084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[194]/D   0.6261   2.1345 f  -1.5084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[196]/D   0.6261   2.1345 f  -1.5084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[197]/D   0.6261   2.1345 f  -1.5084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[20]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[22]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[24]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[26]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[28]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[30]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[4]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[5]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[6]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[7]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[8]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[9]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[11]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[12]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[13]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[15]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[18]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[23]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[24]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[15]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[23]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[4]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[5]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[6]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[21]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[23]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[25]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[27]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[29]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[31]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[17]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[19]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[22]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[27]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[28]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[29]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[31]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[13]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[22]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[26]/D   0.6616   2.1690 r  -1.5074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[9]/D   0.6619   2.1690 r  -1.5070 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[10]/D   0.6619   2.1690 r  -1.5070 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[12]/D   0.6619   2.1690 r  -1.5070 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[13]/D   0.6619   2.1690 r  -1.5070 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[16]/D   0.6619   2.1690 r  -1.5070 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[20]/D   0.6619   2.1690 r  -1.5070 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[21]/D   0.6619   2.1690 r  -1.5070 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[25]/D   0.6619   2.1690 r  -1.5070 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[26]/D   0.6619   2.1690 r  -1.5070 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[12]/D   0.6619   2.1690 r  -1.5070 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[14]/D   0.6619   2.1690 r  -1.5070 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[17]/D   0.6619   2.1690 r  -1.5070 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[19]/D   0.6619   2.1690 r  -1.5070 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[21]/D   0.6619   2.1690 r  -1.5070 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[27]/D   0.6619   2.1690 r  -1.5070 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[29]/D   0.6619   2.1690 r  -1.5070 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[10]/D   0.6261   2.1321 f  -1.5060 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[12]/D   0.6261   2.1321 f  -1.5060 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[14]/D   0.6261   2.1321 f  -1.5060 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[9]/D   0.6261   2.1305 f  -1.5044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[8]/D   0.6261   2.1303 f  -1.5042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[11]/D   0.6261   2.1303 f  -1.5042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[13]/D   0.6261   2.1303 f  -1.5042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[14]/D   0.6616   2.1647 r  -1.5031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[10]/D   0.6616   2.1647 r  -1.5031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[14]/D   0.6616   2.1647 r  -1.5031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[2]/D   0.6616   2.1647 r  -1.5031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[3]/D   0.6616   2.1647 r  -1.5031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[4]/D   0.6616   2.1647 r  -1.5031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[5]/D   0.6616   2.1647 r  -1.5031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[7]/D   0.6616   2.1647 r  -1.5031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[9]/D   0.6616   2.1647 r  -1.5031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[20]/D   0.6616   2.1647 r  -1.5031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[0]/D   0.6616   2.1647 r  -1.5030 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[1]/D   0.6616   2.1647 r  -1.5030 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[2]/D   0.6616   2.1647 r  -1.5030 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[3]/D   0.6616   2.1647 r  -1.5030 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[7]/D   0.6616   2.1647 r  -1.5030 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[30]/D   0.6616   2.1647 r  -1.5030 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[6]/D   0.6616   2.1647 r  -1.5030 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[10]/D   0.6616   2.1647 r  -1.5030 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[18]/D   0.6616   2.1647 r  -1.5030 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[11]/D   0.6619   2.1647 r  -1.5027 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[3]/D   0.6619   2.1647 r  -1.5027 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[0]/D   0.6619   2.1647 r  -1.5027 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[1]/D   0.6619   2.1647 r  -1.5027 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[8]/D   0.6619   2.1647 r  -1.5027 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[11]/D   0.6619   2.1647 r  -1.5027 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[16]/D   0.6619   2.1647 r  -1.5027 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[31]/D   0.6619   2.1647 r  -1.5027 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[0]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[1]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[2]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[3]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[4]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[5]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[6]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[7]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[10]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[11]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[13]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[14]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[16]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[20]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[21]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[22]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[23]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[24]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[25]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[26]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[27]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[28]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[29]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[30]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[31]/D   0.6261   2.1257 f  -1.4997 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[42]/D   0.6383   2.1372 f  -1.4989 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[1]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[2]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[3]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[8]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[9]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[10]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[11]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[12]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[13]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[14]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[15]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[17]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[19]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[21]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[22]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[23]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[24]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[25]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[26]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[27]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[28]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[29]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[30]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[31]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[33]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[34]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[35]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[38]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[39]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[40]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[41]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[42]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[43]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[44]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[45]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[46]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[47]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[49]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[50]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[51]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[52]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[54]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[55]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[56]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[57]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[58]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[59]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[61]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[62]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[63]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[65]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[66]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[67]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[72]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[74]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[75]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[76]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[77]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[78]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[79]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[80]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[81]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[83]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[85]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[86]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[87]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[88]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[89]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[90]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[91]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[92]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[93]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[94]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[95]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[97]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[99]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[101]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[102]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[103]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[104]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[105]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[106]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[107]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[108]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[109]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[110]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[111]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[113]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[114]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[115]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[116]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[120]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[121]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[122]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[123]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[124]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[125]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[126]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[127]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/ctrl_done_reg[0]/D   0.6261   2.1248 f  -1.4987 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[41]/D   0.6383   2.1357 f  -1.4974 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[44]/D   0.6383   2.1357 f  -1.4974 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[46]/D   0.6383   2.1357 f  -1.4974 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[43]/D   0.6383   2.1351 f  -1.4968 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[45]/D   0.6383   2.1351 f  -1.4968 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[195]/D   0.6383   2.1341 f  -1.4958 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[198]/D   0.6383   2.1341 f  -1.4958 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[224]/D   0.6383   2.1341 f  -1.4958 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[225]/D   0.6383   2.1341 f  -1.4958 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[226]/D   0.6383   2.1341 f  -1.4958 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[228]/D   0.6383   2.1341 f  -1.4958 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[229]/D   0.6383   2.1341 f  -1.4958 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[230]/D   0.6383   2.1341 f  -1.4958 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[40]/D   0.6383   2.1336 f  -1.4953 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[135]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[136]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[137]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[138]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[139]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[140]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[141]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[142]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[143]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[144]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[145]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[146]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[147]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[148]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[149]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[150]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[151]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[152]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[153]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[154]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[155]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[156]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[157]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[158]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[159]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[167]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[168]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[169]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[170]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[171]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[172]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[173]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[174]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[175]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[176]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[177]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[178]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[179]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[180]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[181]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[182]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[183]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[184]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[185]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[186]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[187]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[188]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[189]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[190]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[191]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[199]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[200]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[201]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[202]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[203]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[204]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[205]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[206]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[207]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[208]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[209]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[210]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[211]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[212]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[213]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[214]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[215]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[216]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[217]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[218]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[219]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[220]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[221]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[222]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[223]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[231]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[232]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[233]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[234]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[235]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[236]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[237]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[238]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[239]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[240]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[241]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[242]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[243]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[244]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[245]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[246]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[247]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[248]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[249]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[250]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[251]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[252]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[253]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[254]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[255]/D   0.6383   2.1319 f  -1.4936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[0]/D   0.6559   2.1457 r  -1.4898 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][11]/D   0.6258   2.1114 f  -1.4856 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][11]/D   0.6258   2.1114 f  -1.4856 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][11]/D   0.6258   2.1114 f  -1.4856 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][11]/D   0.6258   2.1114 f  -1.4856 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][11]/D   0.6258   2.1114 f  -1.4856 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][11]/D   0.6258   2.1114 f  -1.4856 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][11]/D   0.6258   2.1114 f  -1.4856 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][11]/D   0.6258   2.1114 f  -1.4856 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][11]/D   0.6258   2.1114 f  -1.4856 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][11]/D   0.6258   2.1114 f  -1.4856 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][11]/D   0.6258   2.1113 f  -1.4856 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][11]/D   0.6258   2.1113 f  -1.4856 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][11]/D   0.6258   2.1113 f  -1.4856 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][11]/D   0.6258   2.1113 f  -1.4856 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][11]/D   0.6258   2.1113 f  -1.4856 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][11]/D   0.6258   2.1113 f  -1.4855 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][11]/D   0.6258   2.1113 f  -1.4855 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][11]/D   0.6258   2.1113 f  -1.4855 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[44][12]/D   0.6261   2.1114 f  -1.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[16][12]/D   0.6261   2.1114 f  -1.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[17][12]/D   0.6261   2.1114 f  -1.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[18][12]/D   0.6261   2.1114 f  -1.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[19][12]/D   0.6261   2.1114 f  -1.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[28][12]/D   0.6261   2.1114 f  -1.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[34][12]/D   0.6261   2.1114 f  -1.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[35][12]/D   0.6261   2.1114 f  -1.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[32][12]/D   0.6261   2.1114 f  -1.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[33][12]/D   0.6261   2.1114 f  -1.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[48][12]/D   0.6261   2.1113 f  -1.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[49][12]/D   0.6261   2.1113 f  -1.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[50][12]/D   0.6261   2.1113 f  -1.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[51][12]/D   0.6261   2.1113 f  -1.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[60][12]/D   0.6261   2.1113 f  -1.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[47][12]/D   0.6261   2.1113 f  -1.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[31][12]/D   0.6261   2.1113 f  -1.4853 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[63][12]/D   0.6261   2.1113 f  -1.4852 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[16]/D   0.6301   2.1149 f  -1.4848 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[18]/D   0.6301   2.1149 f  -1.4848 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[1]/D   0.6255   2.1091 f  -1.4836 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[2]/D   0.6255   2.1091 f  -1.4836 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[3]/D   0.6255   2.1091 f  -1.4836 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[4]/D   0.6255   2.1091 f  -1.4836 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[5]/D   0.6255   2.1091 f  -1.4836 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[6]/D   0.6255   2.1091 f  -1.4836 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[7]/D   0.6255   2.1091 f  -1.4836 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[8]/D   0.6255   2.1091 f  -1.4836 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[9]/D   0.6255   2.1091 f  -1.4836 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[10]/D   0.6255   2.1091 f  -1.4836 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[11]/D   0.6255   2.1091 f  -1.4836 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[12]/D   0.6255   2.1091 f  -1.4836 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][11]/D   0.6249   2.1063 f  -1.4814 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][11]/D   0.6249   2.1063 f  -1.4814 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][11]/D   0.6249   2.1063 f  -1.4814 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][11]/D   0.6256   2.1063 f  -1.4807 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][11]/D   0.6256   2.1063 f  -1.4807 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][11]/D   0.6256   2.1063 f  -1.4807 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[45][12]/D   0.6260   2.1063 f  -1.4804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[46][12]/D   0.6260   2.1063 f  -1.4804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[29][12]/D   0.6260   2.1063 f  -1.4804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[30][12]/D   0.6260   2.1063 f  -1.4804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[61][12]/D   0.6260   2.1063 f  -1.4804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[62][12]/D   0.6260   2.1063 f  -1.4804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][11]/D   0.6249   2.1052 f  -1.4803 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][11]/D   0.6249   2.1052 f  -1.4803 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][11]/D   0.6249   2.1052 f  -1.4803 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[15]/D   0.6302   2.1100 f  -1.4799 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[17]/D   0.6302   2.1100 f  -1.4799 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[19]/D   0.6302   2.1100 f  -1.4799 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[25]/D   0.6302   2.1100 f  -1.4799 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][11]/D   0.6256   2.1052 f  -1.4796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][11]/D   0.6256   2.1052 f  -1.4796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][11]/D   0.6256   2.1052 f  -1.4796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][11]/D   0.6256   2.1052 f  -1.4796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][11]/D   0.6256   2.1052 f  -1.4796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][11]/D   0.6256   2.1052 f  -1.4796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][11]/D   0.6256   2.1052 f  -1.4796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][11]/D   0.6256   2.1052 f  -1.4796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][11]/D   0.6256   2.1052 f  -1.4796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][11]/D   0.6256   2.1052 f  -1.4796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][11]/D   0.6256   2.1052 f  -1.4796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][11]/D   0.6256   2.1052 f  -1.4796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][11]/D   0.6256   2.1052 f  -1.4796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][11]/D   0.6256   2.1052 f  -1.4796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][11]/D   0.6256   2.1052 f  -1.4796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][11]/D   0.6256   2.1052 f  -1.4796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[36][12]/D   0.6260   2.1052 f  -1.4793 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[37][12]/D   0.6260   2.1052 f  -1.4793 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[38][12]/D   0.6260   2.1052 f  -1.4793 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[39][12]/D   0.6260   2.1052 f  -1.4793 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[40][12]/D   0.6260   2.1052 f  -1.4793 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[41][12]/D   0.6260   2.1052 f  -1.4793 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[42][12]/D   0.6260   2.1052 f  -1.4793 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[43][12]/D   0.6260   2.1052 f  -1.4793 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][12]/D   0.6260   2.1052 f  -1.4793 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][12]/D   0.6260   2.1052 f  -1.4793 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][12]/D   0.6260   2.1052 f  -1.4793 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][12]/D   0.6260   2.1052 f  -1.4793 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][12]/D   0.6260   2.1052 f  -1.4793 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[25][12]/D   0.6260   2.1052 f  -1.4793 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[26][12]/D   0.6260   2.1052 f  -1.4793 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[27][12]/D   0.6260   2.1052 f  -1.4793 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[52][12]/D   0.6260   2.1052 f  -1.4792 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[53][12]/D   0.6260   2.1052 f  -1.4792 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[54][12]/D   0.6260   2.1052 f  -1.4792 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[55][12]/D   0.6260   2.1052 f  -1.4792 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[56][12]/D   0.6260   2.1052 f  -1.4792 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[57][12]/D   0.6260   2.1052 f  -1.4792 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[58][12]/D   0.6260   2.1052 f  -1.4792 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[59][12]/D   0.6260   2.1052 f  -1.4792 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[20][11]/D   0.6261   2.1052 f  -1.4791 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[21][11]/D   0.6261   2.1052 f  -1.4791 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[22][11]/D   0.6261   2.1052 f  -1.4791 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[23][11]/D   0.6261   2.1052 f  -1.4791 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[24][11]/D   0.6261   2.1052 f  -1.4791 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[32]/D   0.6751   2.1526 r  -1.4774 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[34]/D   0.6751   2.1526 r  -1.4774 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[35]/D   0.6751   2.1526 r  -1.4774 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[36]/D   0.6751   2.1526 r  -1.4774 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[37]/D   0.6751   2.1526 r  -1.4774 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[38]/D   0.6751   2.1526 r  -1.4774 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[39]/D   0.6751   2.1526 r  -1.4774 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[40]/D   0.6751   2.1526 r  -1.4774 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/wr_popping_reg/D   0.6082   2.0856 f  -1.4774 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[195]/D   0.6261   2.0991 f  -1.4730 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[198]/D   0.6261   2.0991 f  -1.4730 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[224]/D   0.6261   2.0991 f  -1.4730 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[225]/D   0.6261   2.0991 f  -1.4730 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[226]/D   0.6261   2.0991 f  -1.4730 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[228]/D   0.6261   2.0991 f  -1.4730 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[229]/D   0.6261   2.0991 f  -1.4730 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[230]/D   0.6261   2.0991 f  -1.4730 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[4]/D   0.6261   2.0990 f  -1.4729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[5]/D   0.6261   2.0990 f  -1.4729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[20]/D   0.6261   2.0990 f  -1.4729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[21]/D   0.6261   2.0990 f  -1.4729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[37]/D   0.6261   2.0990 f  -1.4729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[52]/D   0.6261   2.0990 f  -1.4729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[53]/D   0.6261   2.0990 f  -1.4729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[68]/D   0.6261   2.0990 f  -1.4729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[69]/D   0.6261   2.0990 f  -1.4729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[84]/D   0.6261   2.0990 f  -1.4729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[85]/D   0.6261   2.0990 f  -1.4729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[100]/D   0.6261   2.0990 f  -1.4729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[116]/D   0.6261   2.0990 f  -1.4729 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[120]/D   0.6261   2.0990 f  -1.4729 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[42]/D   0.6261   2.0988 f  -1.4727 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[43]/D   0.6261   2.0988 f  -1.4727 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[45]/D   0.6261   2.0988 f  -1.4727 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[40]/D   0.6261   2.0973 f  -1.4712 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[41]/D   0.6261   2.0973 f  -1.4712 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[44]/D   0.6261   2.0973 f  -1.4712 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[46]/D   0.6261   2.0973 f  -1.4712 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[1]/D   0.6134   2.0828 f  -1.4694 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[0]/D   0.6261   2.0950 f  -1.4689 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[11]/D   0.6261   2.0950 f  -1.4689 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[16]/D   0.6261   2.0950 f  -1.4689 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[32]/D   0.6261   2.0950 f  -1.4689 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[33]/D   0.6261   2.0950 f  -1.4689 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[48]/D   0.6261   2.0950 f  -1.4689 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[64]/D   0.6261   2.0950 f  -1.4689 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[78]/D   0.6261   2.0950 f  -1.4689 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[80]/D   0.6261   2.0950 f  -1.4689 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[91]/D   0.6261   2.0950 f  -1.4689 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[96]/D   0.6261   2.0950 f  -1.4689 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[106]/D   0.6261   2.0950 f  -1.4689 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[112]/D   0.6261   2.0950 f  -1.4689 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[48]/D   0.6383   2.1052 f  -1.4669 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[49]/D   0.6383   2.1052 f  -1.4669 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[50]/D   0.6383   2.1052 f  -1.4669 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[51]/D   0.6383   2.1052 f  -1.4669 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[52]/D   0.6383   2.1052 f  -1.4669 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[53]/D   0.6383   2.1052 f  -1.4669 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[54]/D   0.6383   2.1052 f  -1.4669 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[55]/D   0.6383   2.1052 f  -1.4669 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[56]/D   0.6383   2.1052 f  -1.4669 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[57]/D   0.6383   2.1052 f  -1.4669 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[58]/D   0.6383   2.1052 f  -1.4669 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[59]/D   0.6383   2.1052 f  -1.4669 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[60]/D   0.6383   2.1052 f  -1.4669 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[61]/D   0.6383   2.1052 f  -1.4669 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[62]/D   0.6383   2.1052 f  -1.4669 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[63]/D   0.6383   2.1052 f  -1.4669 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[47]/D   0.6383   2.1052 f  -1.4668 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[1]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[2]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[6]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[7]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[8]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[9]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[12]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[13]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[17]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[22]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[23]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[29]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[34]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[38]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[39]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[40]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[44]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[49]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[54]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[55]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[61]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[65]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[66]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[70]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[71]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[72]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[73]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[76]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[81]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[86]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[87]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[88]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[89]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[92]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[93]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[97]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[101]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[102]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[103]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[104]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[107]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[108]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[113]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[117]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[118]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[119]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[121]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[123]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[124]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[125]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[50]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[114]/D   0.6261   2.0927 f  -1.4666 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_count_reg[2]/D   0.6247   2.0904 f  -1.4657 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[2]/D   0.6247   2.0892 f  -1.4645 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[3]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[15]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[19]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[26]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[31]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[35]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[36]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[47]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[51]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[63]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[67]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[79]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[83]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[94]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[95]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[99]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[105]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[110]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[111]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[115]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[126]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[127]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[18]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[82]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[98]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/ctrl_done_reg[0]/D   0.6261   2.0879 f  -1.4619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[16]/D   0.6383   2.0992 f  -1.4609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[17]/D   0.6383   2.0992 f  -1.4609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[18]/D   0.6383   2.0992 f  -1.4609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[19]/D   0.6383   2.0992 f  -1.4609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[20]/D   0.6383   2.0992 f  -1.4609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[21]/D   0.6383   2.0992 f  -1.4609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[22]/D   0.6383   2.0992 f  -1.4609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[23]/D   0.6383   2.0992 f  -1.4609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[24]/D   0.6383   2.0992 f  -1.4609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[25]/D   0.6383   2.0992 f  -1.4609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[26]/D   0.6383   2.0992 f  -1.4609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[27]/D   0.6383   2.0992 f  -1.4609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[28]/D   0.6383   2.0992 f  -1.4609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[29]/D   0.6383   2.0992 f  -1.4609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[30]/D   0.6383   2.0992 f  -1.4609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[31]/D   0.6383   2.0992 f  -1.4609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[15]/D   0.6383   2.0992 f  -1.4609 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[6]/D   0.6270   2.0851 f  -1.4581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[7]/D   0.6270   2.0851 f  -1.4581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[8]/D   0.6270   2.0851 f  -1.4581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[10]/D   0.6270   2.0851 f  -1.4581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[11]/D   0.6270   2.0851 f  -1.4581 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[12]/D   0.6270   2.0851 f  -1.4581 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[0]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[7]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[9]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[11]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[14]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[16]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[19]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[25]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[27]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[30]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[31]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[32]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[33]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[36]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[41]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[42]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[44]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[45]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[46]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[48]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[51]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[54]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[56]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[57]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[58]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[59]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[62]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[63]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[64]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[70]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[74]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[75]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[76]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[77]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[78]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[79]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[80]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[85]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[86]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[90]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[91]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[92]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[93]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[96]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[99]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[101]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[107]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[108]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[109]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[110]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[111]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[112]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[115]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[122]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[124]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[126]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[127]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[18]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[82]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[98]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/ctrl_done_reg[0]/D   0.6261   2.0814 f  -1.4553 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_pvld_reg/D   0.6433   2.0983 r  -1.4550 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_h_reg[0]/D   0.6284   2.0768 f  -1.4485 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_valid_reg/D   0.6601   2.1013 r  -1.4412 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[25]/D   0.6305   2.0664 f  -1.4359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[26]/D   0.6305   2.0664 f  -1.4359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[27]/D   0.6305   2.0664 f  -1.4359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[28]/D   0.6305   2.0664 f  -1.4359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[29]/D   0.6305   2.0664 f  -1.4359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/stl_cnt_cur_reg[31]/D   0.6305   2.0664 f  -1.4359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[5]/D   0.6278   2.0626 f  -1.4348 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3_reg[0]/D   0.6260   2.0596 f  -1.4335 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3_reg[1]/D   0.6260   2.0596 f  -1.4335 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3_reg[2]/D   0.6260   2.0596 f  -1.4335 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3_reg[3]/D   0.6260   2.0596 f  -1.4335 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3_reg[4]/D   0.6260   2.0596 f  -1.4335 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3_reg[5]/D   0.6260   2.0596 f  -1.4335 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3_reg[6]/D   0.6260   2.0596 f  -1.4335 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3_reg[7]/D   0.6260   2.0596 f  -1.4335 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/sdp2mcif_rd_cdt_lat_fifo_pop_reg/D   0.6274   2.0605 f  -1.4331 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[12]/D   0.6254   2.0569 f  -1.4315 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/wr_popping_reg/D   0.6082   2.0321 f  -1.4239 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[0]/D   0.6383   2.0620 f  -1.4237 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[1]/D   0.6383   2.0620 f  -1.4237 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[2]/D   0.6383   2.0620 f  -1.4237 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[3]/D   0.6383   2.0620 f  -1.4237 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[4]/D   0.6383   2.0620 f  -1.4237 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[5]/D   0.6383   2.0620 f  -1.4237 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[6]/D   0.6383   2.0620 f  -1.4237 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[7]/D   0.6383   2.0620 f  -1.4237 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[39]/D   0.6383   2.0620 f  -1.4237 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[71]/D   0.6780   2.1015 r  -1.4235 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[16]/D   0.6490   2.0686 r  -1.4196 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[17]/D   0.6490   2.0686 r  -1.4196 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[18]/D   0.6490   2.0686 r  -1.4196 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[19]/D   0.6490   2.0686 r  -1.4196 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[20]/D   0.6490   2.0686 r  -1.4196 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[21]/D   0.6490   2.0686 r  -1.4196 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[22]/D   0.6490   2.0686 r  -1.4196 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[23]/D   0.6490   2.0686 r  -1.4196 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[24]/D   0.6491   2.0686 r  -1.4195 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[25]/D   0.6491   2.0686 r  -1.4195 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[26]/D   0.6491   2.0686 r  -1.4195 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[27]/D   0.6491   2.0686 r  -1.4195 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[28]/D   0.6491   2.0686 r  -1.4195 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[29]/D   0.6491   2.0686 r  -1.4195 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[30]/D   0.6491   2.0686 r  -1.4195 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[31]/D   0.6491   2.0686 r  -1.4195 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd_reg[103]/D   0.6383   2.0575 f  -1.4192 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][11]/D   0.6249   2.0400 f  -1.4150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][11]/D   0.6249   2.0400 f  -1.4150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][11]/D   0.6249   2.0400 f  -1.4150 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][11]/D   0.6249   2.0399 f  -1.4149 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[0][12]/D   0.6260   2.0400 f  -1.4140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[1][12]/D   0.6260   2.0400 f  -1.4140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[2][12]/D   0.6260   2.0400 f  -1.4140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][12]/D   0.6260   2.0400 f  -1.4140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][12]/D   0.6260   2.0400 f  -1.4140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[13][12]/D   0.6260   2.0399 f  -1.4139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][12]/D   0.6260   2.0399 f  -1.4139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[3][11]/D   0.6261   2.0400 f  -1.4139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[12][11]/D   0.6261   2.0400 f  -1.4139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[14][11]/D   0.6261   2.0399 f  -1.4138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][11]/D   0.6249   2.0387 f  -1.4138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][11]/D   0.6249   2.0387 f  -1.4138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][11]/D   0.6249   2.0387 f  -1.4138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][11]/D   0.6249   2.0387 f  -1.4138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][11]/D   0.6249   2.0387 f  -1.4138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][11]/D   0.6249   2.0387 f  -1.4138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][11]/D   0.6249   2.0387 f  -1.4138 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][11]/D   0.6249   2.0387 f  -1.4138 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[2]/D   0.6491   2.0620 r  -1.4128 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[4][12]/D   0.6260   2.0387 f  -1.4128 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[5][12]/D   0.6260   2.0387 f  -1.4128 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[6][12]/D   0.6260   2.0387 f  -1.4128 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[7][12]/D   0.6260   2.0387 f  -1.4128 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[8][12]/D   0.6260   2.0387 f  -1.4128 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[9][12]/D   0.6260   2.0387 f  -1.4128 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[10][12]/D   0.6260   2.0387 f  -1.4128 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[11][12]/D   0.6260   2.0387 f  -1.4128 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[3]/D   0.6491   2.0617 r  -1.4126 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[48]/D   0.6418   2.0521 f  -1.4103 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[49]/D   0.6418   2.0521 f  -1.4103 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[50]/D   0.6418   2.0521 f  -1.4103 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[51]/D   0.6418   2.0521 f  -1.4103 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[52]/D   0.6418   2.0521 f  -1.4103 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[53]/D   0.6418   2.0521 f  -1.4103 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[54]/D   0.6418   2.0521 f  -1.4103 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[55]/D   0.6418   2.0521 f  -1.4103 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[56]/D   0.6418   2.0521 f  -1.4103 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[57]/D   0.6418   2.0521 f  -1.4103 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[58]/D   0.6418   2.0521 f  -1.4103 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[59]/D   0.6418   2.0521 f  -1.4103 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[60]/D   0.6418   2.0521 f  -1.4103 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[61]/D   0.6418   2.0521 f  -1.4103 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[62]/D   0.6418   2.0521 f  -1.4103 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[63]/D   0.6418   2.0521 f  -1.4103 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][11]/D   0.6258   2.0348 f  -1.4090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[15][12]/D   0.6261   2.0348 f  -1.4087 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[2]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[4]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[5]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[7]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[20]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[36]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[37]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[53]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[57]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[59]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[61]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[65]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[68]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[69]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[70]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[71]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[74]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[75]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[84]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[85]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[86]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[88]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[90]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[91]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[100]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[101]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[102]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[104]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[106]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_data_reg[117]/D   0.6261   2.0321 f  -1.4060 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/pack_pvld_reg/D   0.6224   2.0247 f  -1.4023 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_count_reg[4]/D   0.6539   2.0538 r  -1.3999 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[4]/D   0.6491   2.0489 r  -1.3998 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[5]/D   0.6491   2.0489 r  -1.3998 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/cmux2dp_prdy_reg/D   0.6149   2.0083 f  -1.3935 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[0]/D   0.6261   2.0185 f  -1.3924 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_busy_int_reg/D   0.6042   1.9939 f  -1.3897 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_count_reg[3]/D   0.6601   2.0494 r  -1.3893 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][11]/D   0.6256   2.0134 f  -1.3878 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][11]/D   0.6256   2.0134 f  -1.3878 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][11]/D   0.6256   2.0134 f  -1.3877 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][11]/D   0.6256   2.0133 f  -1.3877 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][11]/D   0.6256   2.0132 f  -1.3876 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][12]/D   0.6260   2.0134 f  -1.3874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[65][12]/D   0.6260   2.0134 f  -1.3874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][12]/D   0.6260   2.0134 f  -1.3874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[67][12]/D   0.6260   2.0134 f  -1.3874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[76][12]/D   0.6260   2.0134 f  -1.3874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[77][12]/D   0.6260   2.0133 f  -1.3873 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][12]/D   0.6260   2.0133 f  -1.3873 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[64][11]/D   0.6261   2.0134 f  -1.3873 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[66][11]/D   0.6261   2.0134 f  -1.3873 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[79][12]/D   0.6260   2.0132 f  -1.3872 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[78][11]/D   0.6261   2.0133 f  -1.3872 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[3]/D   0.6261   2.0131 f  -1.3871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][11]/D   0.6256   2.0122 f  -1.3866 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][11]/D   0.6256   2.0122 f  -1.3866 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][11]/D   0.6256   2.0122 f  -1.3866 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][11]/D   0.6256   2.0122 f  -1.3866 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][11]/D   0.6256   2.0122 f  -1.3866 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][11]/D   0.6256   2.0122 f  -1.3866 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][11]/D   0.6256   2.0122 f  -1.3866 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][11]/D   0.6256   2.0122 f  -1.3866 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[3]/D   0.6681   2.0547 r  -1.3866 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[13]/D   0.6490   2.0353 r  -1.3863 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[68][12]/D   0.6260   2.0122 f  -1.3862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[69][12]/D   0.6260   2.0122 f  -1.3862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[70][12]/D   0.6260   2.0122 f  -1.3862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[71][12]/D   0.6260   2.0122 f  -1.3862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[72][12]/D   0.6260   2.0122 f  -1.3862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[73][12]/D   0.6260   2.0122 f  -1.3862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[74][12]/D   0.6260   2.0122 f  -1.3862 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/ram_Inst_80X14/mem_reg[75][12]/D   0.6260   2.0122 f  -1.3862 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[4]/D   0.6264   2.0121 f  -1.3857 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[3]/D   0.6380   2.0199 f  -1.3819 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[135]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[136]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[137]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[138]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[139]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[140]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[141]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[142]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[143]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[144]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[145]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[146]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[147]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[148]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[149]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[150]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[151]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[152]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[153]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[154]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[155]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[156]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[157]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[158]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[159]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[167]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[168]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[169]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[170]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[171]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[172]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[173]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[174]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[175]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[176]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[177]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[178]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[179]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[180]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[181]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[182]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[183]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[184]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[185]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[186]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[187]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[188]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[189]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[190]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[191]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[199]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[200]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[201]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[202]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[203]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[204]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[205]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[206]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[207]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[208]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[209]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[210]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[211]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[212]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[213]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[214]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[215]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[216]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[217]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[218]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[219]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[220]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[221]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[222]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[223]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[231]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[232]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[233]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[234]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[235]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[236]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[237]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[238]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[239]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[240]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[241]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[242]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[243]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[244]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[245]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[246]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[247]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[248]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[249]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[250]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[251]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[252]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[253]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[254]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[255]/D   0.6383   2.0187 f  -1.3804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/sdp2mcif_rd_cdt_lat_fifo_pop_reg/D   0.6274   2.0070 f  -1.3796 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_count_reg[0]/D   0.6177   1.9958 f  -1.3780 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[0]/D   0.6125   1.9898 f  -1.3773 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[0]/D   0.6177   1.9946 f  -1.3768 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_pvld_int_reg/D   0.6455   2.0179 r  -1.3725 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[0]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[1]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[2]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[3]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[4]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[5]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[6]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[7]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[8]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[9]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[10]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[11]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[12]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[13]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[14]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[15]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[16]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[17]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[18]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[19]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[20]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[21]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[22]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[23]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[24]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[25]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[26]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[27]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[28]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[29]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[30]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_brdma_stall_reg[31]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[0]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[1]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[2]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[3]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[4]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[5]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[6]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[7]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[8]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[9]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[10]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[11]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[12]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[13]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[14]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[15]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[16]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[17]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[18]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[19]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[20]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[21]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[22]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[23]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[24]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[25]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[26]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[27]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[28]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[29]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[30]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_mrdma_stall_reg[31]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[1]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[2]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[3]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[4]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[5]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[6]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[7]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[8]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[9]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[10]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[11]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[12]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[13]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[14]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[15]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[16]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[17]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[18]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[19]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[20]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[21]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[22]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[23]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[24]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[25]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[26]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[27]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[28]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[29]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[30]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[31]/D   0.6524   2.0244 r  -1.3720 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d1_nrdma_stall_reg[0]/D   0.6527   2.0244 r  -1.3717 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_count_reg[1]/D   0.6601   2.0306 r  -1.3705 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count_reg[0]/D   0.6173   1.9866 f  -1.3693 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/spt_fifo_count_reg[0]/D   0.6173   1.9866 f  -1.3693 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_mc_dma_rd_req_vld_reg/D   0.6098   1.9735 f  -1.3637 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_mc_dma_rd_req_vld_reg/D   0.6098   1.9723 f  -1.3625 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[11]/D   0.6125   1.9722 f  -1.3597 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0_reg[0]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0_reg[1]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0_reg[2]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0_reg[3]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0_reg[4]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0_reg[5]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0_reg[6]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0_reg[7]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2_reg[0]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2_reg[1]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2_reg[2]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2_reg[3]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2_reg[4]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2_reg[5]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2_reg[6]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2_reg[7]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4_reg[0]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4_reg[1]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4_reg[2]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4_reg[3]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4_reg[4]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4_reg[5]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4_reg[6]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4_reg[7]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6_reg[0]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6_reg[1]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6_reg[2]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6_reg[3]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6_reg[4]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6_reg[5]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6_reg[6]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6_reg[7]/D   0.6260   1.9855 f  -1.3595 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[12]/D   0.6130   1.9722 f  -1.3592 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[14]/D   0.6130   1.9722 f  -1.3592 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[15]/D   0.6130   1.9722 f  -1.3592 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[6]/D   0.6410   1.9995 f  -1.3585 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[8]/D   0.6410   1.9995 f  -1.3585 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[10]/D   0.6410   1.9995 f  -1.3585 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[13]/D   0.6410   1.9995 f  -1.3585 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[63]/D   0.6410   1.9995 f  -1.3585 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[17]/D   0.6411   1.9995 f  -1.3584 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[2]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[8]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[9]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[22]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[28]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[30]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[32]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[38]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[40]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[64]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[69]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[70]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[72]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[73]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[75]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[77]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[89]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[93]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[96]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[97]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[101]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[102]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[103]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[105]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[106]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[107]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[108]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[109]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[110]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[112]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[118]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[122]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[124]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[131]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[135]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[136]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[142]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[144]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[153]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[168]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[169]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[170]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[186]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[192]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[196]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[200]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[214]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[215]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[218]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[219]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[227]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[232]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[233]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[236]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[237]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[239]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[240]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[246]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[247]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[249]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[250]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[253]/D   0.6261   1.9844 f  -1.3583 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[3]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[4]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[6]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[12]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[13]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[15]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[16]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[20]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[21]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[25]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[33]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[35]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[52]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[53]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[55]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[56]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[59]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[61]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[66]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[68]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[78]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[80]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[84]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[85]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[86]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[91]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[94]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[104]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[113]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[117]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[126]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[128]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[129]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[148]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[149]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[154]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[160]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[163]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[166]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[167]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[173]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[180]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[181]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[184]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[187]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[201]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[202]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[203]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[204]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[205]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[207]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[212]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[216]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[220]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[229]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[231]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[234]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[244]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[245]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[248]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[252]/D   0.6261   1.9833 f  -1.3572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[0]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[1]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[5]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[7]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[10]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[11]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[14]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[17]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[18]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[19]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[23]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[24]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[26]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[27]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[29]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[34]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[36]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[37]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[39]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[41]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[42]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[43]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[44]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[45]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[46]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[47]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[48]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[49]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[50]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[51]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[54]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[57]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[58]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[60]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[65]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[67]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[71]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[74]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[76]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[79]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[81]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[82]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[83]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[87]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[88]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[90]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[92]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[98]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[99]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[100]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[111]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[114]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[115]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[116]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[119]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[120]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[121]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[123]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[125]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[130]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[132]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[133]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[134]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[137]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[138]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[139]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[140]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[141]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[143]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[145]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[146]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[147]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[150]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[151]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[152]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[155]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[156]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[157]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[161]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[162]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[164]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[165]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[171]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[172]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[174]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[175]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[176]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[177]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[178]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[179]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[182]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[183]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[185]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[188]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[189]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[190]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[193]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[194]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[195]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[197]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[198]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[199]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[206]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[208]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[209]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[210]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[211]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[213]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[217]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[221]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[224]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[225]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[226]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[228]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[230]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[235]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[238]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[241]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[242]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[243]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[251]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[254]/D   0.6261   1.9822 f  -1.3561 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[7]/D   0.6410   1.9946 f  -1.3536 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[9]/D   0.6410   1.9946 f  -1.3536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[3]/D   0.6278   1.9813 f  -1.3535 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[11]/D   0.6411   1.9946 f  -1.3535 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[14]/D   0.6411   1.9946 f  -1.3535 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[1]/D   0.6260   1.9756 f  -1.3496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[4]/D   0.6260   1.9756 f  -1.3496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[6]/D   0.6260   1.9756 f  -1.3496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[8]/D   0.6260   1.9756 f  -1.3496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[13]/D   0.6260   1.9756 f  -1.3496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[15]/D   0.6260   1.9756 f  -1.3496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[16]/D   0.6260   1.9756 f  -1.3496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[17]/D   0.6260   1.9756 f  -1.3496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[18]/D   0.6260   1.9756 f  -1.3496 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_data_reg[19]/D   0.6260   1.9756 f  -1.3496 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/alu_layer_done_reg/D   0.6123   1.9614 f  -1.3492 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[7]/D   0.6491   1.9965 r  -1.3473 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_busy_int_reg/D   0.6266   1.9726 f  -1.3460 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[6]/D   0.6125   1.9577 f  -1.3451 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_busy_int_reg/D   0.6266   1.9713 f  -1.3448 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[1]/D   0.6815   2.0233 r  -1.3418 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[0]/D   0.6815   2.0233 r  -1.3418 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[10]/D   0.6125   1.9543 f  -1.3417 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_pvld_p_reg/D   0.6123   1.9495 f  -1.3372 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[71]/D   0.6261   1.9623 f  -1.3362 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[103]/D   0.6261   1.9623 f  -1.3362 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[24]/D   0.6120   1.9474 f  -1.3354 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[25]/D   0.6120   1.9474 f  -1.3354 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[26]/D   0.6120   1.9474 f  -1.3354 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[27]/D   0.6120   1.9474 f  -1.3354 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[28]/D   0.6120   1.9474 f  -1.3354 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[29]/D   0.6120   1.9474 f  -1.3354 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[30]/D   0.6120   1.9474 f  -1.3354 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[31]/D   0.6120   1.9474 f  -1.3354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_pvld_int_reg/D   0.6220   1.9535 f  -1.3315 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count_reg[1]/D   0.6177   1.9489 f  -1.3312 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[2]/D   0.6113   1.9421 f  -1.3308 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[3]/D   0.6113   1.9421 f  -1.3308 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[2]/D   0.6113   1.9421 f  -1.3308 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[3]/D   0.6113   1.9421 f  -1.3308 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[14]/D   0.6113   1.9421 f  -1.3308 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[15]/D   0.6113   1.9421 f  -1.3308 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[4]/D   0.6113   1.9421 f  -1.3307 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[5]/D   0.6113   1.9421 f  -1.3307 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[7]/D   0.6115   1.9421 f  -1.3306 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[7]/D   0.6115   1.9421 f  -1.3306 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[0]/D   0.6115   1.9421 f  -1.3306 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[0]/D   0.6116   1.9421 f  -1.3305 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[8]/D   0.6117   1.9421 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[9]/D   0.6117   1.9421 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[8]/D   0.6117   1.9421 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[9]/D   0.6117   1.9421 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[16]/D   0.6118   1.9421 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[17]/D   0.6118   1.9421 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[16]/D   0.6118   1.9421 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[17]/D   0.6118   1.9421 f  -1.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[10]/D   0.6118   1.9421 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[11]/D   0.6118   1.9421 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[12]/D   0.6118   1.9421 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1_reg[0]/D   0.6260   1.9562 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1_reg[1]/D   0.6260   1.9562 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1_reg[2]/D   0.6260   1.9562 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1_reg[3]/D   0.6260   1.9562 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1_reg[4]/D   0.6260   1.9562 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1_reg[5]/D   0.6260   1.9562 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1_reg[6]/D   0.6260   1.9562 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1_reg[7]/D   0.6260   1.9562 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5_reg[0]/D   0.6260   1.9562 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5_reg[1]/D   0.6260   1.9562 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5_reg[2]/D   0.6260   1.9562 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5_reg[3]/D   0.6260   1.9562 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5_reg[4]/D   0.6260   1.9562 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5_reg[5]/D   0.6260   1.9562 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5_reg[6]/D   0.6260   1.9562 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5_reg[7]/D   0.6260   1.9562 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[18]/D   0.6119   1.9421 f  -1.3302 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[6]/D   0.6119   1.9421 f  -1.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[6]/D   0.6119   1.9421 f  -1.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[24]/D   0.6120   1.9421 f  -1.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[26]/D   0.6120   1.9421 f  -1.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[27]/D   0.6120   1.9421 f  -1.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[28]/D   0.6120   1.9421 f  -1.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[29]/D   0.6120   1.9421 f  -1.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[30]/D   0.6120   1.9421 f  -1.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[31]/D   0.6120   1.9421 f  -1.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[24]/D   0.6120   1.9421 f  -1.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[25]/D   0.6120   1.9421 f  -1.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[26]/D   0.6120   1.9421 f  -1.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[27]/D   0.6120   1.9421 f  -1.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[28]/D   0.6120   1.9421 f  -1.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[29]/D   0.6120   1.9421 f  -1.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[30]/D   0.6120   1.9421 f  -1.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[31]/D   0.6120   1.9421 f  -1.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[12]/D   0.6120   1.9421 f  -1.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[10]/D   0.6120   1.9421 f  -1.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[11]/D   0.6120   1.9421 f  -1.3301 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[13]/D   0.6120   1.9421 f  -1.3300 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[1]/D   0.6120   1.9421 f  -1.3300 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[13]/D   0.6120   1.9421 f  -1.3300 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[1]/D   0.6120   1.9421 f  -1.3300 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[4]/D   0.6121   1.9421 f  -1.3300 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[5]/D   0.6121   1.9421 f  -1.3300 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[14]/D   0.6121   1.9421 f  -1.3299 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[15]/D   0.6121   1.9421 f  -1.3299 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[2]/D   0.6113   1.9411 f  -1.3299 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[3]/D   0.6113   1.9411 f  -1.3299 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[2]/D   0.6113   1.9411 f  -1.3298 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[3]/D   0.6113   1.9411 f  -1.3298 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[14]/D   0.6113   1.9411 f  -1.3298 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[15]/D   0.6113   1.9411 f  -1.3298 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[4]/D   0.6113   1.9411 f  -1.3298 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[5]/D   0.6113   1.9411 f  -1.3298 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[7]/D   0.6115   1.9411 f  -1.3296 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[7]/D   0.6115   1.9411 f  -1.3296 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[0]/D   0.6115   1.9411 f  -1.3296 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[0]/D   0.6116   1.9411 f  -1.3295 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[8]/D   0.6117   1.9411 f  -1.3294 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[9]/D   0.6117   1.9411 f  -1.3294 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[8]/D   0.6117   1.9411 f  -1.3294 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[9]/D   0.6117   1.9411 f  -1.3294 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[16]/D   0.6118   1.9411 f  -1.3293 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[17]/D   0.6118   1.9411 f  -1.3293 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[17]/D   0.6118   1.9411 f  -1.3293 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[10]/D   0.6118   1.9411 f  -1.3293 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[11]/D   0.6118   1.9411 f  -1.3293 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[12]/D   0.6118   1.9411 f  -1.3293 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[18]/D   0.6119   1.9411 f  -1.3292 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[6]/D   0.6119   1.9411 f  -1.3292 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[6]/D   0.6119   1.9411 f  -1.3292 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[24]/D   0.6120   1.9411 f  -1.3292 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[25]/D   0.6120   1.9411 f  -1.3292 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[26]/D   0.6120   1.9411 f  -1.3292 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[27]/D   0.6120   1.9411 f  -1.3292 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[28]/D   0.6120   1.9411 f  -1.3292 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[29]/D   0.6120   1.9411 f  -1.3292 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[30]/D   0.6120   1.9411 f  -1.3292 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[31]/D   0.6120   1.9411 f  -1.3292 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[24]/D   0.6120   1.9411 f  -1.3291 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[25]/D   0.6120   1.9411 f  -1.3291 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[26]/D   0.6120   1.9411 f  -1.3291 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[27]/D   0.6120   1.9411 f  -1.3291 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[28]/D   0.6120   1.9411 f  -1.3291 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[29]/D   0.6120   1.9411 f  -1.3291 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[30]/D   0.6120   1.9411 f  -1.3291 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[31]/D   0.6120   1.9411 f  -1.3291 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[12]/D   0.6120   1.9411 f  -1.3291 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[10]/D   0.6120   1.9411 f  -1.3291 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[11]/D   0.6120   1.9411 f  -1.3291 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[13]/D   0.6120   1.9411 f  -1.3291 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[1]/D   0.6120   1.9411 f  -1.3291 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[13]/D   0.6120   1.9411 f  -1.3291 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[1]/D   0.6120   1.9411 f  -1.3291 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[4]/D   0.6121   1.9411 f  -1.3290 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[5]/D   0.6121   1.9411 f  -1.3290 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[14]/D   0.6121   1.9411 f  -1.3290 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[15]/D   0.6121   1.9411 f  -1.3290 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[31]/D   0.6261   1.9513 f  -1.3252 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[62]/D   0.6261   1.9513 f  -1.3252 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[63]/D   0.6261   1.9513 f  -1.3252 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[95]/D   0.6261   1.9513 f  -1.3252 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[127]/D   0.6261   1.9513 f  -1.3252 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[158]/D   0.6261   1.9513 f  -1.3252 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[159]/D   0.6261   1.9513 f  -1.3252 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[191]/D   0.6261   1.9513 f  -1.3252 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[222]/D   0.6261   1.9513 f  -1.3252 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[223]/D   0.6261   1.9513 f  -1.3252 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_data_reg[255]/D   0.6261   1.9513 f  -1.3252 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/ctrl_done_reg[1]/D   0.6261   1.9513 f  -1.3252 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[2]/D   0.6113   1.9353 f  -1.3240 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[3]/D   0.6113   1.9353 f  -1.3240 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[14]/D   0.6113   1.9353 f  -1.3240 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[15]/D   0.6113   1.9353 f  -1.3240 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[4]/D   0.6114   1.9353 f  -1.3239 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[5]/D   0.6114   1.9353 f  -1.3239 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[7]/D   0.6115   1.9353 f  -1.3238 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[8]/D   0.6118   1.9353 f  -1.3235 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[9]/D   0.6118   1.9353 f  -1.3235 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[16]/D   0.6118   1.9353 f  -1.3235 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[0]/D   0.6118   1.9353 f  -1.3235 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[10]/D   0.6119   1.9353 f  -1.3235 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[11]/D   0.6119   1.9353 f  -1.3235 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[12]/D   0.6119   1.9353 f  -1.3235 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[21]/D   0.6119   1.9353 f  -1.3234 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[6]/D   0.6120   1.9353 f  -1.3233 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[24]/D   0.6120   1.9353 f  -1.3233 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[25]/D   0.6120   1.9353 f  -1.3233 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[26]/D   0.6120   1.9353 f  -1.3233 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[27]/D   0.6120   1.9353 f  -1.3233 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[28]/D   0.6120   1.9353 f  -1.3233 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[29]/D   0.6120   1.9353 f  -1.3233 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[30]/D   0.6120   1.9353 f  -1.3233 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[31]/D   0.6120   1.9353 f  -1.3233 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[13]/D   0.6121   1.9353 f  -1.3233 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[1]/D   0.6121   1.9353 f  -1.3233 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[14]/D   0.6113   1.9328 f  -1.3215 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[15]/D   0.6113   1.9328 f  -1.3215 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[16]/D   0.6118   1.9329 f  -1.3211 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[17]/D   0.6118   1.9329 f  -1.3211 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[16]/D   0.6118   1.9328 f  -1.3211 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[17]/D   0.6118   1.9328 f  -1.3211 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[12]/D   0.6118   1.9328 f  -1.3210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[18]/D   0.6119   1.9329 f  -1.3210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[19]/D   0.6119   1.9329 f  -1.3210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[20]/D   0.6119   1.9329 f  -1.3210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[21]/D   0.6119   1.9329 f  -1.3210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[22]/D   0.6119   1.9329 f  -1.3210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[23]/D   0.6119   1.9329 f  -1.3210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[18]/D   0.6119   1.9328 f  -1.3209 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[19]/D   0.6119   1.9328 f  -1.3209 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[20]/D   0.6119   1.9328 f  -1.3209 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[21]/D   0.6119   1.9328 f  -1.3209 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[22]/D   0.6119   1.9328 f  -1.3209 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[23]/D   0.6119   1.9328 f  -1.3209 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[25]/D   0.6120   1.9329 f  -1.3209 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[27]/D   0.6120   1.9329 f  -1.3209 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[25]/D   0.6120   1.9328 f  -1.3209 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[27]/D   0.6120   1.9328 f  -1.3209 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[12]/D   0.6120   1.9329 f  -1.3209 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[13]/D   0.6120   1.9329 f  -1.3208 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[13]/D   0.6120   1.9328 f  -1.3208 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[14]/D   0.6121   1.9329 f  -1.3207 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[15]/D   0.6121   1.9329 f  -1.3207 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[15]/D   0.6113   1.9317 f  -1.3204 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[0]/D   0.6116   1.9317 f  -1.3202 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[16]/D   0.6118   1.9317 f  -1.3200 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[17]/D   0.6118   1.9317 f  -1.3200 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[16]/D   0.6118   1.9317 f  -1.3200 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[17]/D   0.6118   1.9317 f  -1.3200 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[18]/D   0.6119   1.9317 f  -1.3198 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[19]/D   0.6119   1.9317 f  -1.3198 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[20]/D   0.6119   1.9317 f  -1.3198 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[21]/D   0.6119   1.9317 f  -1.3198 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[22]/D   0.6119   1.9317 f  -1.3198 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[23]/D   0.6119   1.9317 f  -1.3198 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[18]/D   0.6119   1.9317 f  -1.3198 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[19]/D   0.6119   1.9317 f  -1.3198 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[20]/D   0.6119   1.9317 f  -1.3198 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[21]/D   0.6119   1.9317 f  -1.3198 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[22]/D   0.6119   1.9317 f  -1.3198 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[23]/D   0.6119   1.9317 f  -1.3198 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[24]/D   0.6120   1.9317 f  -1.3198 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[25]/D   0.6120   1.9317 f  -1.3198 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[26]/D   0.6120   1.9317 f  -1.3198 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[27]/D   0.6120   1.9317 f  -1.3198 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[29]/D   0.6120   1.9317 f  -1.3198 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[24]/D   0.6120   1.9317 f  -1.3198 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[25]/D   0.6120   1.9317 f  -1.3198 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[26]/D   0.6120   1.9317 f  -1.3198 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[28]/D   0.6120   1.9317 f  -1.3198 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[15]/D   0.6121   1.9317 f  -1.3196 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[3]/D   0.6261   1.9455 f  -1.3195 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[14]/D   0.6113   1.9304 f  -1.3190 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[15]/D   0.6113   1.9304 f  -1.3190 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[16]/D   0.6118   1.9304 f  -1.3186 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[17]/D   0.6118   1.9304 f  -1.3186 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[12]/D   0.6118   1.9304 f  -1.3185 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[18]/D   0.6119   1.9304 f  -1.3185 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[19]/D   0.6119   1.9304 f  -1.3185 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[20]/D   0.6119   1.9304 f  -1.3185 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[21]/D   0.6119   1.9304 f  -1.3185 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[22]/D   0.6119   1.9304 f  -1.3185 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[23]/D   0.6119   1.9304 f  -1.3185 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[25]/D   0.6120   1.9304 f  -1.3184 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[27]/D   0.6120   1.9304 f  -1.3184 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[13]/D   0.6120   1.9304 f  -1.3183 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[14]/D   0.6113   1.9290 f  -1.3177 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[15]/D   0.6113   1.9290 f  -1.3177 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[0]/D   0.6495   1.9670 r  -1.3175 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[1]/D   0.6495   1.9670 r  -1.3175 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[2]/D   0.6495   1.9670 r  -1.3175 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[14]/D   0.6495   1.9670 r  -1.3175 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[15]/D   0.6495   1.9670 r  -1.3175 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[16]/D   0.6495   1.9670 r  -1.3175 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[17]/D   0.6495   1.9670 r  -1.3175 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[18]/D   0.6495   1.9670 r  -1.3175 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[19]/D   0.6495   1.9670 r  -1.3175 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[20]/D   0.6495   1.9670 r  -1.3175 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[21]/D   0.6495   1.9670 r  -1.3175 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[22]/D   0.6495   1.9670 r  -1.3175 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[23]/D   0.6495   1.9670 r  -1.3175 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[24]/D   0.6495   1.9670 r  -1.3175 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[25]/D   0.6495   1.9670 r  -1.3175 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[26]/D   0.6495   1.9670 r  -1.3175 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[27]/D   0.6495   1.9670 r  -1.3175 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[28]/D   0.6495   1.9670 r  -1.3175 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[29]/D   0.6495   1.9670 r  -1.3175 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[30]/D   0.6495   1.9670 r  -1.3175 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[31]/D   0.6495   1.9670 r  -1.3175 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_pvld_reg/D   0.6559   1.9734 r  -1.3175 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[16]/D   0.6118   1.9290 f  -1.3172 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[17]/D   0.6118   1.9290 f  -1.3172 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[16]/D   0.6118   1.9290 f  -1.3172 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[17]/D   0.6118   1.9290 f  -1.3172 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[12]/D   0.6118   1.9290 f  -1.3172 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[18]/D   0.6119   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[19]/D   0.6119   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[20]/D   0.6119   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[21]/D   0.6119   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[22]/D   0.6119   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[23]/D   0.6119   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[18]/D   0.6119   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[19]/D   0.6119   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[20]/D   0.6119   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[21]/D   0.6119   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[22]/D   0.6119   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[23]/D   0.6119   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[25]/D   0.6120   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[27]/D   0.6120   1.9290 f  -1.3171 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[25]/D   0.6120   1.9290 f  -1.3170 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[27]/D   0.6120   1.9290 f  -1.3170 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[12]/D   0.6120   1.9290 f  -1.3170 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[13]/D   0.6120   1.9290 f  -1.3170 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[13]/D   0.6120   1.9290 f  -1.3170 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[14]/D   0.6121   1.9290 f  -1.3169 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[15]/D   0.6121   1.9290 f  -1.3169 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[0]/D   0.6111   1.9272 f  -1.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[0]/D   0.6510   1.9670 r  -1.3160 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[1]/D   0.6510   1.9670 r  -1.3160 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[2]/D   0.6510   1.9670 r  -1.3160 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[3]/D   0.6510   1.9670 r  -1.3160 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[4]/D   0.6510   1.9670 r  -1.3160 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[5]/D   0.6510   1.9670 r  -1.3160 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[6]/D   0.6510   1.9670 r  -1.3160 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[7]/D   0.6510   1.9670 r  -1.3160 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[8]/D   0.6510   1.9670 r  -1.3160 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[9]/D   0.6510   1.9670 r  -1.3160 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[10]/D   0.6510   1.9670 r  -1.3160 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[11]/D   0.6510   1.9670 r  -1.3160 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[12]/D   0.6510   1.9670 r  -1.3160 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_wdma_stall_reg[13]/D   0.6510   1.9670 r  -1.3160 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[15]/D   0.6113   1.9272 f  -1.3159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[18]/D   0.6113   1.9272 f  -1.3159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[20]/D   0.6113   1.9272 f  -1.3159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[21]/D   0.6113   1.9272 f  -1.3159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[26]/D   0.6113   1.9272 f  -1.3159 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[13]/D   0.6114   1.9272 f  -1.3158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[14]/D   0.6114   1.9272 f  -1.3158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[16]/D   0.6114   1.9272 f  -1.3158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[17]/D   0.6114   1.9272 f  -1.3158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[19]/D   0.6114   1.9272 f  -1.3158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[23]/D   0.6114   1.9272 f  -1.3158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[24]/D   0.6114   1.9272 f  -1.3158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[25]/D   0.6114   1.9272 f  -1.3158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[28]/D   0.6114   1.9272 f  -1.3158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[29]/D   0.6114   1.9272 f  -1.3158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[30]/D   0.6114   1.9272 f  -1.3158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[31]/D   0.6114   1.9272 f  -1.3158 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[22]/D   0.6119   1.9272 f  -1.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[27]/D   0.6119   1.9272 f  -1.3153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[3]/D   0.6120   1.9272 f  -1.3152 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[4]/D   0.6120   1.9272 f  -1.3152 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[5]/D   0.6120   1.9272 f  -1.3152 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[1]/D   0.6120   1.9272 f  -1.3152 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[2]/D   0.6121   1.9272 f  -1.3151 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[7]/D   0.6121   1.9272 f  -1.3151 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_status_unequal_reg/D   0.6521   1.9670 r  -1.3149 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[11]/D   0.6254   1.9395 f  -1.3140 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[16]/D   0.6118   1.9249 f  -1.3132 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[17]/D   0.6118   1.9249 f  -1.3132 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[18]/D   0.6119   1.9249 f  -1.3130 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[19]/D   0.6119   1.9249 f  -1.3130 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[20]/D   0.6119   1.9249 f  -1.3130 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[21]/D   0.6119   1.9249 f  -1.3130 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[22]/D   0.6119   1.9249 f  -1.3130 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[23]/D   0.6119   1.9249 f  -1.3130 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[25]/D   0.6120   1.9249 f  -1.3130 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[27]/D   0.6120   1.9249 f  -1.3130 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[12]/D   0.6120   1.9249 f  -1.3129 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[13]/D   0.6120   1.9249 f  -1.3129 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[0]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[4]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[5]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[6]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[7]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[16]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[18]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[20]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[32]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[36]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[37]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[48]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[53]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[60]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[64]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[68]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[69]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[70]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[71]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[73]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[82]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[84]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[96]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[98]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[100]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[112]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[117]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[118]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_data_reg[119]/D   0.6261   1.9389 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[14]/D   0.6121   1.9249 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[15]/D   0.6121   1.9249 f  -1.3128 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[63]/D   0.6261   1.9388 f  -1.3127 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[2]/D   0.6261   1.9388 f  -1.3127 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[3]/D   0.6261   1.9388 f  -1.3127 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[5]/D   0.6261   1.9388 f  -1.3127 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[7]/D   0.6261   1.9388 f  -1.3127 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[8]/D   0.6261   1.9388 f  -1.3127 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[9]/D   0.6261   1.9388 f  -1.3127 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[10]/D   0.6261   1.9388 f  -1.3127 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[11]/D   0.6261   1.9388 f  -1.3127 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[12]/D   0.6261   1.9388 f  -1.3127 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[13]/D   0.6261   1.9388 f  -1.3127 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[14]/D   0.6261   1.9388 f  -1.3127 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[15]/D   0.6261   1.9388 f  -1.3127 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[16]/D   0.6261   1.9388 f  -1.3127 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[17]/D   0.6261   1.9388 f  -1.3127 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[18]/D   0.6261   1.9388 f  -1.3127 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[19]/D   0.6261   1.9388 f  -1.3127 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[28]/D   0.6261   1.9388 f  -1.3127 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[3]/D   0.6495   1.9621 r  -1.3126 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[4]/D   0.6495   1.9621 r  -1.3126 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[5]/D   0.6495   1.9621 r  -1.3126 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[6]/D   0.6495   1.9621 r  -1.3126 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[8]/D   0.6495   1.9621 r  -1.3126 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[10]/D   0.6495   1.9621 r  -1.3126 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[11]/D   0.6495   1.9621 r  -1.3126 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[12]/D   0.6495   1.9621 r  -1.3126 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[23]/D   0.6495   1.9621 r  -1.3126 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[25]/D   0.6495   1.9621 r  -1.3126 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[29]/D   0.6495   1.9621 r  -1.3126 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[4]/D   0.6261   1.9378 f  -1.3117 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[21]/D   0.6510   1.9621 r  -1.3111 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[26]/D   0.6510   1.9621 r  -1.3111 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[27]/D   0.6510   1.9621 r  -1.3111 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[28]/D   0.6510   1.9621 r  -1.3111 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[30]/D   0.6510   1.9621 r  -1.3111 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[31]/D   0.6510   1.9621 r  -1.3111 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[19]/D   0.6119   1.9204 f  -1.3085 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[23]/D   0.6119   1.9204 f  -1.3085 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[24]/D   0.6120   1.9204 f  -1.3084 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[25]/D   0.6120   1.9204 f  -1.3084 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[26]/D   0.6120   1.9204 f  -1.3084 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[27]/D   0.6120   1.9204 f  -1.3084 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[28]/D   0.6120   1.9204 f  -1.3084 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[29]/D   0.6120   1.9204 f  -1.3084 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[30]/D   0.6120   1.9204 f  -1.3084 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[31]/D   0.6120   1.9204 f  -1.3084 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[16]/D   0.6118   1.9202 f  -1.3084 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[17]/D   0.6118   1.9202 f  -1.3084 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[18]/D   0.6119   1.9202 f  -1.3083 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[19]/D   0.6119   1.9202 f  -1.3083 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[20]/D   0.6119   1.9202 f  -1.3083 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[21]/D   0.6119   1.9202 f  -1.3083 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[22]/D   0.6119   1.9202 f  -1.3083 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[23]/D   0.6119   1.9202 f  -1.3083 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[25]/D   0.6120   1.9202 f  -1.3082 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[27]/D   0.6120   1.9202 f  -1.3082 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[12]/D   0.6120   1.9202 f  -1.3082 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[13]/D   0.6120   1.9202 f  -1.3082 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[14]/D   0.6121   1.9202 f  -1.3081 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[15]/D   0.6121   1.9202 f  -1.3081 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[8]/D   0.6125   1.9190 f  -1.3065 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[9]/D   0.6125   1.9190 f  -1.3065 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[14]/D   0.6113   1.9175 f  -1.3062 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[15]/D   0.6113   1.9175 f  -1.3062 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/mul_layer_done_reg/D   0.6121   1.9182 f  -1.3061 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[16]/D   0.6118   1.9176 f  -1.3058 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[17]/D   0.6118   1.9176 f  -1.3058 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[16]/D   0.6118   1.9175 f  -1.3058 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[17]/D   0.6118   1.9175 f  -1.3058 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[12]/D   0.6118   1.9175 f  -1.3057 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[18]/D   0.6119   1.9176 f  -1.3057 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[19]/D   0.6119   1.9176 f  -1.3057 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[20]/D   0.6119   1.9176 f  -1.3057 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[21]/D   0.6119   1.9176 f  -1.3057 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[22]/D   0.6119   1.9176 f  -1.3057 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[23]/D   0.6119   1.9176 f  -1.3057 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[18]/D   0.6119   1.9175 f  -1.3056 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[19]/D   0.6119   1.9175 f  -1.3056 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[20]/D   0.6119   1.9175 f  -1.3056 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[21]/D   0.6119   1.9175 f  -1.3056 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[22]/D   0.6119   1.9175 f  -1.3056 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[23]/D   0.6119   1.9175 f  -1.3056 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[25]/D   0.6120   1.9176 f  -1.3056 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[27]/D   0.6120   1.9176 f  -1.3056 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[25]/D   0.6120   1.9175 f  -1.3056 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[27]/D   0.6120   1.9175 f  -1.3056 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[12]/D   0.6120   1.9176 f  -1.3056 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[13]/D   0.6120   1.9176 f  -1.3055 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[13]/D   0.6120   1.9175 f  -1.3055 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[0]/D   0.6111   1.9166 f  -1.3055 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[14]/D   0.6121   1.9176 f  -1.3054 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[15]/D   0.6121   1.9176 f  -1.3054 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[15]/D   0.6113   1.9166 f  -1.3053 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[18]/D   0.6113   1.9166 f  -1.3053 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[20]/D   0.6113   1.9166 f  -1.3053 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[21]/D   0.6113   1.9166 f  -1.3053 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[26]/D   0.6113   1.9166 f  -1.3053 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[0]/D   0.6111   1.9164 f  -1.3053 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[0]/D   0.6111   1.9163 f  -1.3052 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[14]/D   0.6113   1.9165 f  -1.3052 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[15]/D   0.6113   1.9165 f  -1.3052 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[15]/D   0.6113   1.9164 f  -1.3051 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[18]/D   0.6113   1.9164 f  -1.3051 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[20]/D   0.6113   1.9164 f  -1.3051 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[21]/D   0.6113   1.9164 f  -1.3051 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[26]/D   0.6113   1.9164 f  -1.3051 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[15]/D   0.6113   1.9163 f  -1.3050 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[18]/D   0.6113   1.9163 f  -1.3050 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[20]/D   0.6113   1.9163 f  -1.3050 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[21]/D   0.6113   1.9163 f  -1.3050 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[26]/D   0.6113   1.9163 f  -1.3050 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[6]/D   0.6114   1.9163 f  -1.3049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[7]/D   0.6114   1.9163 f  -1.3049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[8]/D   0.6114   1.9163 f  -1.3049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[9]/D   0.6114   1.9163 f  -1.3049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[10]/D   0.6114   1.9163 f  -1.3049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[11]/D   0.6114   1.9163 f  -1.3049 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[12]/D   0.6114   1.9163 f  -1.3049 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[1]/D   0.6261   1.9310 f  -1.3049 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[16]/D   0.6118   1.9165 f  -1.3048 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[17]/D   0.6118   1.9165 f  -1.3048 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[16]/D   0.6119   1.9166 f  -1.3047 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[17]/D   0.6119   1.9166 f  -1.3047 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[19]/D   0.6119   1.9166 f  -1.3047 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[22]/D   0.6119   1.9166 f  -1.3047 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[23]/D   0.6119   1.9166 f  -1.3047 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[24]/D   0.6119   1.9166 f  -1.3047 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[25]/D   0.6119   1.9166 f  -1.3047 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[28]/D   0.6119   1.9166 f  -1.3047 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[30]/D   0.6119   1.9166 f  -1.3047 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[12]/D   0.6118   1.9165 f  -1.3047 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[4]/D   0.6117   1.9163 f  -1.3046 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[18]/D   0.6119   1.9165 f  -1.3046 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[19]/D   0.6119   1.9165 f  -1.3046 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[20]/D   0.6119   1.9165 f  -1.3046 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[21]/D   0.6119   1.9165 f  -1.3046 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[22]/D   0.6119   1.9165 f  -1.3046 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[23]/D   0.6119   1.9165 f  -1.3046 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[3]/D   0.6120   1.9166 f  -1.3046 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[4]/D   0.6120   1.9166 f  -1.3046 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[5]/D   0.6120   1.9166 f  -1.3046 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[1]/D   0.6120   1.9166 f  -1.3046 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[25]/D   0.6120   1.9165 f  -1.3046 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[27]/D   0.6120   1.9165 f  -1.3046 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[6]/D   0.6121   1.9166 f  -1.3045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[7]/D   0.6121   1.9166 f  -1.3045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[8]/D   0.6121   1.9166 f  -1.3045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[9]/D   0.6121   1.9166 f  -1.3045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[10]/D   0.6121   1.9166 f  -1.3045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[11]/D   0.6121   1.9166 f  -1.3045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[12]/D   0.6121   1.9166 f  -1.3045 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[13]/D   0.6120   1.9165 f  -1.3045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[14]/D   0.6119   1.9164 f  -1.3045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[16]/D   0.6119   1.9164 f  -1.3045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[17]/D   0.6119   1.9164 f  -1.3045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[19]/D   0.6119   1.9164 f  -1.3045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[22]/D   0.6119   1.9164 f  -1.3045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[23]/D   0.6119   1.9164 f  -1.3045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[24]/D   0.6119   1.9164 f  -1.3045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[25]/D   0.6119   1.9164 f  -1.3045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[28]/D   0.6119   1.9164 f  -1.3045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[29]/D   0.6119   1.9164 f  -1.3045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[31]/D   0.6119   1.9164 f  -1.3045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[14]/D   0.6119   1.9163 f  -1.3044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[16]/D   0.6119   1.9163 f  -1.3044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[17]/D   0.6119   1.9163 f  -1.3044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[19]/D   0.6119   1.9163 f  -1.3044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[22]/D   0.6119   1.9163 f  -1.3044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[23]/D   0.6119   1.9163 f  -1.3044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[24]/D   0.6119   1.9163 f  -1.3044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[25]/D   0.6119   1.9163 f  -1.3044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[28]/D   0.6119   1.9163 f  -1.3044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[29]/D   0.6119   1.9163 f  -1.3044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[31]/D   0.6119   1.9163 f  -1.3044 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[1]/D   0.6261   1.9304 f  -1.3044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[1]/D   0.6120   1.9164 f  -1.3044 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[1]/D   0.6120   1.9163 f  -1.3043 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[6]/D   0.6121   1.9164 f  -1.3043 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[7]/D   0.6121   1.9164 f  -1.3043 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[8]/D   0.6121   1.9164 f  -1.3043 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[9]/D   0.6121   1.9164 f  -1.3043 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[10]/D   0.6121   1.9164 f  -1.3043 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[11]/D   0.6121   1.9164 f  -1.3043 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[3]/D   0.6121   1.9164 f  -1.3043 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[5]/D   0.6121   1.9164 f  -1.3043 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[0]/D   0.6099   1.9136 f  -1.3036 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[2]/D   0.6113   1.9148 f  -1.3036 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[3]/D   0.6113   1.9148 f  -1.3036 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[7]/D   0.6113   1.9148 f  -1.3035 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[16]/D   0.6118   1.9153 f  -1.3035 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[17]/D   0.6118   1.9153 f  -1.3035 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[18]/D   0.6119   1.9153 f  -1.3034 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[19]/D   0.6119   1.9153 f  -1.3034 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[20]/D   0.6119   1.9153 f  -1.3034 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[21]/D   0.6119   1.9153 f  -1.3034 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[22]/D   0.6119   1.9153 f  -1.3034 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[23]/D   0.6119   1.9153 f  -1.3034 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[25]/D   0.6120   1.9153 f  -1.3033 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[27]/D   0.6120   1.9153 f  -1.3033 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[12]/D   0.6120   1.9153 f  -1.3033 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[13]/D   0.6120   1.9153 f  -1.3032 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[14]/D   0.6121   1.9153 f  -1.3031 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[15]/D   0.6121   1.9153 f  -1.3031 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[8]/D   0.6117   1.9148 f  -1.3031 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[9]/D   0.6117   1.9148 f  -1.3031 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[16]/D   0.6118   1.9148 f  -1.3031 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[17]/D   0.6118   1.9148 f  -1.3031 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[12]/D   0.6118   1.9148 f  -1.3030 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[18]/D   0.6119   1.9148 f  -1.3029 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[20]/D   0.6119   1.9148 f  -1.3029 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[21]/D   0.6119   1.9148 f  -1.3029 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[22]/D   0.6119   1.9148 f  -1.3029 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[6]/D   0.6119   1.9148 f  -1.3029 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[10]/D   0.6120   1.9148 f  -1.3028 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[11]/D   0.6120   1.9148 f  -1.3028 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[13]/D   0.6120   1.9148 f  -1.3028 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[1]/D   0.6120   1.9148 f  -1.3028 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[4]/D   0.6121   1.9148 f  -1.3028 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[0]/D   0.6121   1.9148 f  -1.3028 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[5]/D   0.6121   1.9148 f  -1.3027 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[27]/D   0.6114   1.9136 f  -1.3022 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[2]/D   0.6117   1.9136 f  -1.3019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[28]/D   0.6119   1.9136 f  -1.3017 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[29]/D   0.6119   1.9136 f  -1.3017 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[30]/D   0.6119   1.9136 f  -1.3017 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[31]/D   0.6119   1.9136 f  -1.3017 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[1]/D   0.6120   1.9136 f  -1.3016 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7_reg[0]/D   0.6260   1.9259 f  -1.2998 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7_reg[1]/D   0.6260   1.9259 f  -1.2998 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7_reg[2]/D   0.6260   1.9259 f  -1.2998 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7_reg[3]/D   0.6260   1.9259 f  -1.2998 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7_reg[4]/D   0.6260   1.9259 f  -1.2998 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7_reg[5]/D   0.6260   1.9259 f  -1.2998 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7_reg[6]/D   0.6260   1.9259 f  -1.2998 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7_reg[7]/D   0.6260   1.9259 f  -1.2998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[4]/D   0.6287   1.9279 f  -1.2993 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[15]/D   0.6261   1.9241 f  -1.2981 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[47]/D   0.6261   1.9241 f  -1.2981 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[94]/D   0.6261   1.9241 f  -1.2981 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[95]/D   0.6261   1.9241 f  -1.2981 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[102]/D   0.6261   1.9241 f  -1.2981 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_data_reg[117]/D   0.6261   1.9241 f  -1.2981 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[1]/D   0.6815   1.9752 r  -1.2937 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[2]/D   0.6815   1.9752 r  -1.2937 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[3]/D   0.6815   1.9752 r  -1.2937 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[4]/D   0.6815   1.9752 r  -1.2937 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[5]/D   0.6815   1.9752 r  -1.2937 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[20]/D   0.6815   1.9752 r  -1.2937 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[21]/D   0.6815   1.9752 r  -1.2937 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[22]/D   0.6815   1.9752 r  -1.2937 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[27]/D   0.6815   1.9752 r  -1.2937 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[29]/D   0.6815   1.9752 r  -1.2937 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[30]/D   0.6815   1.9752 r  -1.2937 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_brdma_stall_reg[8]/D   0.6619   1.9556 r  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[0]/D   0.6619   1.9556 r  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[1]/D   0.6619   1.9556 r  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_mrdma_stall_reg[2]/D   0.6619   1.9556 r  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[24]/D   0.6619   1.9556 r  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[28]/D   0.6619   1.9556 r  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_d0_nrdma_stall_reg[30]/D   0.6619   1.9556 r  -1.2936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_count_reg[1]/D   0.6125   1.9035 f  -1.2911 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[1]/D   0.6125   1.9023 f  -1.2898 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[8]/D   0.6261   1.9083 f  -1.2823 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[9]/D   0.6261   1.9083 f  -1.2823 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[12]/D   0.6261   1.9083 f  -1.2823 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[15]/D   0.6261   1.9083 f  -1.2823 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[17]/D   0.6261   1.9083 f  -1.2823 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[18]/D   0.6261   1.9083 f  -1.2823 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[19]/D   0.6261   1.9083 f  -1.2823 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[4]/D   0.6104   1.8907 f  -1.2803 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[2]/D   0.6113   1.8907 f  -1.2795 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[3]/D   0.6113   1.8907 f  -1.2795 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[7]/D   0.6113   1.8907 f  -1.2794 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[8]/D   0.6117   1.8907 f  -1.2790 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[9]/D   0.6117   1.8907 f  -1.2790 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[16]/D   0.6118   1.8907 f  -1.2790 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[17]/D   0.6118   1.8907 f  -1.2790 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[10]/D   0.6118   1.8907 f  -1.2789 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[11]/D   0.6118   1.8907 f  -1.2789 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[3]/D   0.6113   1.8902 f  -1.2789 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[14]/D   0.6113   1.8902 f  -1.2789 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[15]/D   0.6113   1.8902 f  -1.2789 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[5]/D   0.6119   1.8907 f  -1.2789 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[7]/D   0.6113   1.8902 f  -1.2789 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[18]/D   0.6119   1.8907 f  -1.2788 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[19]/D   0.6119   1.8907 f  -1.2788 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[20]/D   0.6119   1.8907 f  -1.2788 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[21]/D   0.6119   1.8907 f  -1.2788 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[22]/D   0.6119   1.8907 f  -1.2788 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[23]/D   0.6119   1.8907 f  -1.2788 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[4]/D   0.6113   1.8902 f  -1.2788 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[5]/D   0.6113   1.8902 f  -1.2788 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[6]/D   0.6119   1.8907 f  -1.2788 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[0]/D   0.6120   1.8907 f  -1.2788 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[12]/D   0.6120   1.8907 f  -1.2788 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[13]/D   0.6120   1.8907 f  -1.2787 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[1]/D   0.6120   1.8907 f  -1.2787 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[14]/D   0.6121   1.8907 f  -1.2786 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_offset_reg[15]/D   0.6121   1.8907 f  -1.2786 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[8]/D   0.6117   1.8902 f  -1.2784 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[9]/D   0.6117   1.8902 f  -1.2784 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[16]/D   0.6118   1.8902 f  -1.2784 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[17]/D   0.6118   1.8902 f  -1.2784 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[12]/D   0.6118   1.8902 f  -1.2784 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[18]/D   0.6119   1.8902 f  -1.2783 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[19]/D   0.6119   1.8902 f  -1.2783 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[20]/D   0.6119   1.8902 f  -1.2783 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[21]/D   0.6119   1.8902 f  -1.2783 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[22]/D   0.6119   1.8902 f  -1.2783 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[23]/D   0.6119   1.8902 f  -1.2783 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[6]/D   0.6119   1.8902 f  -1.2782 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[10]/D   0.6120   1.8902 f  -1.2782 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[11]/D   0.6120   1.8902 f  -1.2782 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[13]/D   0.6120   1.8902 f  -1.2782 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[1]/D   0.6120   1.8902 f  -1.2782 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[0]/D   0.6121   1.8902 f  -1.2781 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[0]/D   0.6108   1.8869 f  -1.2760 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[15]/D   0.6113   1.8869 f  -1.2756 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[18]/D   0.6113   1.8869 f  -1.2756 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[20]/D   0.6113   1.8869 f  -1.2756 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[21]/D   0.6113   1.8869 f  -1.2756 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[26]/D   0.6113   1.8869 f  -1.2756 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[15]/D   0.6113   1.8868 f  -1.2755 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[18]/D   0.6113   1.8868 f  -1.2755 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[20]/D   0.6113   1.8868 f  -1.2755 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[21]/D   0.6113   1.8868 f  -1.2755 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[26]/D   0.6113   1.8868 f  -1.2755 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[16]/D   0.6119   1.8869 f  -1.2750 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[17]/D   0.6119   1.8869 f  -1.2750 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[19]/D   0.6119   1.8869 f  -1.2750 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[22]/D   0.6119   1.8869 f  -1.2750 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[23]/D   0.6119   1.8869 f  -1.2750 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[24]/D   0.6119   1.8869 f  -1.2750 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[25]/D   0.6119   1.8869 f  -1.2750 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[27]/D   0.6119   1.8869 f  -1.2750 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[16]/D   0.6119   1.8868 f  -1.2750 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[17]/D   0.6119   1.8868 f  -1.2750 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[19]/D   0.6119   1.8868 f  -1.2750 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[22]/D   0.6119   1.8868 f  -1.2750 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[23]/D   0.6119   1.8868 f  -1.2750 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[24]/D   0.6119   1.8868 f  -1.2750 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[25]/D   0.6119   1.8868 f  -1.2750 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[27]/D   0.6119   1.8868 f  -1.2750 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[1]/D   0.6120   1.8868 f  -1.2749 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_vld_reg/D   0.6543   1.9266 r  -1.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_vld_reg/D   0.6543   1.9266 r  -1.2723 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[15]/D   0.6113   1.8832 f  -1.2719 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[18]/D   0.6113   1.8832 f  -1.2719 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[20]/D   0.6113   1.8832 f  -1.2719 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[21]/D   0.6113   1.8832 f  -1.2719 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[13]/D   0.6114   1.8832 f  -1.2718 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[14]/D   0.6114   1.8832 f  -1.2718 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[16]/D   0.6114   1.8832 f  -1.2718 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[17]/D   0.6114   1.8832 f  -1.2718 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[19]/D   0.6114   1.8832 f  -1.2718 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[23]/D   0.6114   1.8832 f  -1.2718 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[25]/D   0.6114   1.8832 f  -1.2718 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[22]/D   0.6119   1.8832 f  -1.2713 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[27]/D   0.6119   1.8832 f  -1.2713 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[12]/D   0.6121   1.8832 f  -1.2711 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_vld_reg/D   0.6557   1.9262 r  -1.2706 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_vld_reg/D   0.6557   1.9262 r  -1.2706 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[0]/D   0.6108   1.8800 f  -1.2692 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[15]/D   0.6113   1.8800 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[18]/D   0.6113   1.8800 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[20]/D   0.6113   1.8800 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[21]/D   0.6113   1.8800 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[26]/D   0.6113   1.8800 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[13]/D   0.6114   1.8800 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[14]/D   0.6114   1.8800 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[16]/D   0.6114   1.8800 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[17]/D   0.6114   1.8800 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[19]/D   0.6114   1.8800 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[23]/D   0.6114   1.8800 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[24]/D   0.6114   1.8800 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[25]/D   0.6114   1.8800 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[28]/D   0.6114   1.8800 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[29]/D   0.6114   1.8800 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[30]/D   0.6114   1.8800 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[31]/D   0.6114   1.8800 f  -1.2687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[0]/D   0.6478   1.9163 r  -1.2684 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[22]/D   0.6119   1.8800 f  -1.2682 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[27]/D   0.6119   1.8800 f  -1.2682 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[0]/D   0.6111   1.8793 f  -1.2682 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[0]/D   0.6111   1.8793 f  -1.2682 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[1]/D   0.6120   1.8800 f  -1.2681 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[2]/D   0.6121   1.8800 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[4]/D   0.6121   1.8800 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[15]/D   0.6113   1.8793 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[18]/D   0.6113   1.8793 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[20]/D   0.6113   1.8793 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[21]/D   0.6113   1.8793 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[26]/D   0.6113   1.8793 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[15]/D   0.6113   1.8793 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[18]/D   0.6113   1.8793 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[20]/D   0.6113   1.8793 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[21]/D   0.6113   1.8793 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[26]/D   0.6113   1.8793 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[6]/D   0.6121   1.8800 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[7]/D   0.6121   1.8800 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[8]/D   0.6121   1.8800 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[9]/D   0.6121   1.8800 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[10]/D   0.6121   1.8800 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[11]/D   0.6121   1.8800 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[12]/D   0.6121   1.8800 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[3]/D   0.6121   1.8800 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_surface_stride_reg[5]/D   0.6121   1.8800 f  -1.2680 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[6]/D   0.6114   1.8793 f  -1.2679 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[7]/D   0.6114   1.8793 f  -1.2679 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[8]/D   0.6114   1.8793 f  -1.2679 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[9]/D   0.6114   1.8793 f  -1.2679 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[10]/D   0.6114   1.8793 f  -1.2679 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[11]/D   0.6114   1.8793 f  -1.2679 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[12]/D   0.6114   1.8793 f  -1.2679 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[10]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[14]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[24]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[25]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[27]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[28]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[30]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[41]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[42]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[43]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[45]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[46]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[56]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[57]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[58]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[59]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[60]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[62]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[74]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[75]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[77]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[90]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[109]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_data_reg[122]/D   0.6261   1.8938 f  -1.2678 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[4]/D   0.6117   1.8793 f  -1.2676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[14]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[16]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[17]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[19]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[22]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[23]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[24]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[25]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[28]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[29]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[13]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[16]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[17]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[19]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[22]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[23]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[24]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[25]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[27]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[29]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[31]/D   0.6119   1.8793 f  -1.2674 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[2]/D   0.6120   1.8793 f  -1.2673 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[1]/D   0.6120   1.8793 f  -1.2673 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[1]/D   0.6120   1.8793 f  -1.2673 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[6]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[7]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[8]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[9]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[10]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[11]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[3]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[5]/D   0.6121   1.8793 f  -1.2672 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[1]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[2]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[19]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[22]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[24]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[27]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[40]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[41]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[42]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[43]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[44]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[45]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[46]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[47]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[48]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[49]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[50]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[51]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[52]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[53]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[54]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[55]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[56]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[57]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[58]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[59]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[60]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[61]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[62]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[63]/D   0.6261   1.8880 f  -1.2619 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/alu_layer_done_reg/D   0.6123   1.8727 f  -1.2604 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[1]/D   0.6412   1.9012 f  -1.2600 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[4]/D   0.6104   1.8695 f  -1.2591 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[16]/D   0.6418   1.9002 f  -1.2583 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[17]/D   0.6418   1.9002 f  -1.2583 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[18]/D   0.6418   1.9002 f  -1.2583 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[19]/D   0.6418   1.9002 f  -1.2583 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[20]/D   0.6418   1.9002 f  -1.2583 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[21]/D   0.6418   1.9002 f  -1.2583 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[22]/D   0.6418   1.9002 f  -1.2583 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[23]/D   0.6418   1.9002 f  -1.2583 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[24]/D   0.6418   1.9002 f  -1.2583 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[25]/D   0.6418   1.9002 f  -1.2583 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[26]/D   0.6418   1.9002 f  -1.2583 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[27]/D   0.6418   1.9002 f  -1.2583 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[28]/D   0.6418   1.9002 f  -1.2583 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[29]/D   0.6418   1.9002 f  -1.2583 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[30]/D   0.6418   1.9002 f  -1.2583 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[31]/D   0.6418   1.9002 f  -1.2583 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[2]/D   0.6113   1.8695 f  -1.2583 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[3]/D   0.6113   1.8695 f  -1.2583 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[2]/D   0.6113   1.8695 f  -1.2583 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[3]/D   0.6113   1.8695 f  -1.2583 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[7]/D   0.6113   1.8695 f  -1.2582 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[7]/D   0.6113   1.8695 f  -1.2582 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[8]/D   0.6117   1.8695 f  -1.2578 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[9]/D   0.6117   1.8695 f  -1.2578 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[8]/D   0.6117   1.8695 f  -1.2578 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[9]/D   0.6117   1.8695 f  -1.2578 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[10]/D   0.6118   1.8695 f  -1.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[11]/D   0.6118   1.8695 f  -1.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[5]/D   0.6119   1.8695 f  -1.2577 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[6]/D   0.6119   1.8695 f  -1.2576 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[6]/D   0.6119   1.8695 f  -1.2576 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[24]/D   0.6120   1.8695 f  -1.2576 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[26]/D   0.6120   1.8695 f  -1.2576 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[28]/D   0.6120   1.8695 f  -1.2576 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[29]/D   0.6120   1.8695 f  -1.2576 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[30]/D   0.6120   1.8695 f  -1.2576 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[31]/D   0.6120   1.8695 f  -1.2576 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[24]/D   0.6120   1.8695 f  -1.2576 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[26]/D   0.6120   1.8695 f  -1.2576 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[28]/D   0.6120   1.8695 f  -1.2576 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[29]/D   0.6120   1.8695 f  -1.2576 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[30]/D   0.6120   1.8695 f  -1.2576 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[31]/D   0.6120   1.8695 f  -1.2576 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[0]/D   0.6120   1.8695 f  -1.2576 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[10]/D   0.6120   1.8695 f  -1.2575 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[11]/D   0.6120   1.8695 f  -1.2575 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_operand_reg[1]/D   0.6120   1.8695 f  -1.2575 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[1]/D   0.6120   1.8695 f  -1.2575 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[4]/D   0.6121   1.8695 f  -1.2575 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[0]/D   0.6121   1.8695 f  -1.2574 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_operand_reg[5]/D   0.6121   1.8695 f  -1.2574 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[2]/D   0.6113   1.8682 f  -1.2570 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[3]/D   0.6113   1.8682 f  -1.2570 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[2]/D   0.6113   1.8682 f  -1.2570 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[3]/D   0.6113   1.8682 f  -1.2570 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[14]/D   0.6113   1.8682 f  -1.2569 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[4]/D   0.6113   1.8682 f  -1.2569 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[5]/D   0.6113   1.8682 f  -1.2569 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[7]/D   0.6115   1.8682 f  -1.2568 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[7]/D   0.6115   1.8682 f  -1.2568 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[0]/D   0.6115   1.8682 f  -1.2567 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[8]/D   0.6117   1.8682 f  -1.2565 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[9]/D   0.6117   1.8682 f  -1.2565 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[8]/D   0.6117   1.8682 f  -1.2565 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[9]/D   0.6117   1.8682 f  -1.2565 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_count_reg[2]/D   0.6539   1.9104 r  -1.2565 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[10]/D   0.6118   1.8682 f  -1.2564 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[11]/D   0.6118   1.8682 f  -1.2564 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[12]/D   0.6118   1.8682 f  -1.2564 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[6]/D   0.6119   1.8682 f  -1.2563 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[6]/D   0.6119   1.8682 f  -1.2563 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[28]/D   0.6120   1.8682 f  -1.2563 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[30]/D   0.6120   1.8682 f  -1.2563 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[31]/D   0.6120   1.8682 f  -1.2563 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[27]/D   0.6120   1.8682 f  -1.2563 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[29]/D   0.6120   1.8682 f  -1.2563 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[30]/D   0.6120   1.8682 f  -1.2563 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[31]/D   0.6120   1.8682 f  -1.2563 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[12]/D   0.6120   1.8682 f  -1.2562 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[10]/D   0.6120   1.8682 f  -1.2562 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[11]/D   0.6120   1.8682 f  -1.2562 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[13]/D   0.6120   1.8682 f  -1.2562 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[13]/D   0.6120   1.8682 f  -1.2562 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[1]/D   0.6120   1.8682 f  -1.2562 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[1]/D   0.6120   1.8682 f  -1.2562 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[4]/D   0.6121   1.8682 f  -1.2562 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_low_reg[5]/D   0.6121   1.8682 f  -1.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_low_reg[14]/D   0.6121   1.8682 f  -1.2561 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[2]/D   0.6113   1.8672 f  -1.2559 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[3]/D   0.6113   1.8672 f  -1.2559 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[7]/D   0.6113   1.8672 f  -1.2559 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[2]/D   0.6113   1.8667 f  -1.2555 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[8]/D   0.6117   1.8672 f  -1.2555 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[9]/D   0.6117   1.8672 f  -1.2555 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[4]/D   0.6104   1.8657 f  -1.2553 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[6]/D   0.6119   1.8672 f  -1.2553 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[24]/D   0.6120   1.8672 f  -1.2552 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[26]/D   0.6120   1.8672 f  -1.2552 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[28]/D   0.6120   1.8672 f  -1.2552 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[29]/D   0.6120   1.8672 f  -1.2552 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[30]/D   0.6120   1.8672 f  -1.2552 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[31]/D   0.6120   1.8672 f  -1.2552 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[10]/D   0.6120   1.8672 f  -1.2552 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[11]/D   0.6120   1.8672 f  -1.2552 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[1]/D   0.6120   1.8672 f  -1.2552 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[4]/D   0.6121   1.8672 f  -1.2551 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[0]/D   0.6121   1.8672 f  -1.2551 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_offset_reg[5]/D   0.6121   1.8672 f  -1.2551 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[24]/D   0.6120   1.8667 f  -1.2548 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[25]/D   0.6120   1.8667 f  -1.2548 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[26]/D   0.6120   1.8667 f  -1.2548 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[27]/D   0.6120   1.8667 f  -1.2548 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[28]/D   0.6120   1.8667 f  -1.2548 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[29]/D   0.6120   1.8667 f  -1.2548 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[30]/D   0.6120   1.8667 f  -1.2548 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_offset_reg[31]/D   0.6120   1.8667 f  -1.2548 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[2]/D   0.6113   1.8657 f  -1.2545 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[3]/D   0.6113   1.8657 f  -1.2545 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[2]/D   0.6113   1.8657 f  -1.2544 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[3]/D   0.6113   1.8657 f  -1.2544 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[7]/D   0.6113   1.8657 f  -1.2544 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[7]/D   0.6113   1.8657 f  -1.2544 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[8]/D   0.6117   1.8657 f  -1.2540 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[9]/D   0.6117   1.8657 f  -1.2540 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[8]/D   0.6117   1.8657 f  -1.2539 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[9]/D   0.6117   1.8657 f  -1.2539 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[10]/D   0.6118   1.8657 f  -1.2539 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[11]/D   0.6118   1.8657 f  -1.2539 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[5]/D   0.6119   1.8657 f  -1.2538 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[6]/D   0.6119   1.8657 f  -1.2538 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[6]/D   0.6119   1.8657 f  -1.2538 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[24]/D   0.6120   1.8657 f  -1.2538 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[26]/D   0.6120   1.8657 f  -1.2538 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[28]/D   0.6120   1.8657 f  -1.2538 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[29]/D   0.6120   1.8657 f  -1.2538 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[30]/D   0.6120   1.8657 f  -1.2538 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[31]/D   0.6120   1.8657 f  -1.2538 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[24]/D   0.6120   1.8657 f  -1.2537 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[26]/D   0.6120   1.8657 f  -1.2537 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[28]/D   0.6120   1.8657 f  -1.2537 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[29]/D   0.6120   1.8657 f  -1.2537 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[30]/D   0.6120   1.8657 f  -1.2537 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[31]/D   0.6120   1.8657 f  -1.2537 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[0]/D   0.6120   1.8657 f  -1.2537 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[10]/D   0.6120   1.8657 f  -1.2537 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[11]/D   0.6120   1.8657 f  -1.2537 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_operand_reg[1]/D   0.6120   1.8657 f  -1.2537 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[1]/D   0.6120   1.8657 f  -1.2537 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[4]/D   0.6121   1.8657 f  -1.2536 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[0]/D   0.6121   1.8657 f  -1.2536 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_operand_reg[5]/D   0.6121   1.8657 f  -1.2536 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[0]/D   0.6099   1.8623 f  -1.2523 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[0]/D   0.6108   1.8622 f  -1.2513 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[15]/D   0.6113   1.8623 f  -1.2510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[18]/D   0.6113   1.8623 f  -1.2510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[20]/D   0.6113   1.8623 f  -1.2510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[21]/D   0.6113   1.8623 f  -1.2510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[22]/D   0.6114   1.8623 f  -1.2509 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[6]/D   0.6114   1.8623 f  -1.2509 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[15]/D   0.6113   1.8622 f  -1.2509 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[18]/D   0.6113   1.8622 f  -1.2509 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[20]/D   0.6113   1.8622 f  -1.2509 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[21]/D   0.6113   1.8622 f  -1.2509 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[13]/D   0.6114   1.8622 f  -1.2508 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[14]/D   0.6114   1.8622 f  -1.2508 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[16]/D   0.6114   1.8622 f  -1.2508 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[17]/D   0.6114   1.8622 f  -1.2508 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[19]/D   0.6114   1.8622 f  -1.2508 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[23]/D   0.6114   1.8622 f  -1.2508 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[2]/D   0.6117   1.8623 f  -1.2506 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_count_reg[0]/D   0.6177   1.8683 f  -1.2506 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[13]/D   0.6119   1.8623 f  -1.2504 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[14]/D   0.6119   1.8623 f  -1.2504 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[16]/D   0.6119   1.8623 f  -1.2504 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[17]/D   0.6119   1.8623 f  -1.2504 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[19]/D   0.6119   1.8623 f  -1.2504 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[23]/D   0.6119   1.8623 f  -1.2504 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[22]/D   0.6119   1.8622 f  -1.2503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[3]/D   0.6120   1.8623 f  -1.2503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[5]/D   0.6120   1.8623 f  -1.2503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[7]/D   0.6120   1.8623 f  -1.2503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[8]/D   0.6120   1.8623 f  -1.2503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[9]/D   0.6120   1.8623 f  -1.2503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[10]/D   0.6120   1.8623 f  -1.2503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[11]/D   0.6120   1.8623 f  -1.2503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[12]/D   0.6120   1.8623 f  -1.2503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[1]/D   0.6120   1.8623 f  -1.2503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[3]/D   0.6120   1.8622 f  -1.2502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[5]/D   0.6120   1.8622 f  -1.2502 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[2]/D   0.6121   1.8622 f  -1.2501 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[4]/D   0.6121   1.8622 f  -1.2501 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[6]/D   0.6121   1.8622 f  -1.2501 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[7]/D   0.6121   1.8622 f  -1.2501 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[8]/D   0.6121   1.8622 f  -1.2501 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[9]/D   0.6121   1.8622 f  -1.2501 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[10]/D   0.6121   1.8622 f  -1.2501 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[11]/D   0.6121   1.8622 f  -1.2501 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[12]/D   0.6121   1.8622 f  -1.2501 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[2]/D   0.6113   1.8613 f  -1.2500 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[3]/D   0.6113   1.8613 f  -1.2500 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[7]/D   0.6113   1.8613 f  -1.2500 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[4]/D   0.6113   1.8613 f  -1.2499 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[5]/D   0.6113   1.8613 f  -1.2499 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[8]/D   0.6117   1.8613 f  -1.2495 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[9]/D   0.6117   1.8613 f  -1.2495 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[10]/D   0.6118   1.8613 f  -1.2495 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[11]/D   0.6118   1.8613 f  -1.2495 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[6]/D   0.6119   1.8613 f  -1.2494 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[24]/D   0.6120   1.8613 f  -1.2493 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[26]/D   0.6120   1.8613 f  -1.2493 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[28]/D   0.6120   1.8613 f  -1.2493 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[29]/D   0.6120   1.8613 f  -1.2493 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[30]/D   0.6120   1.8613 f  -1.2493 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[31]/D   0.6120   1.8613 f  -1.2493 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[0]/D   0.6120   1.8613 f  -1.2493 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_offset_reg[1]/D   0.6120   1.8613 f  -1.2493 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[15]/D   0.6113   1.8585 f  -1.2472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[18]/D   0.6113   1.8585 f  -1.2472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[20]/D   0.6113   1.8585 f  -1.2472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[21]/D   0.6113   1.8585 f  -1.2472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[26]/D   0.6113   1.8585 f  -1.2472 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[13]/D   0.6114   1.8585 f  -1.2471 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[14]/D   0.6114   1.8585 f  -1.2471 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[16]/D   0.6114   1.8585 f  -1.2471 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[17]/D   0.6114   1.8585 f  -1.2471 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[19]/D   0.6114   1.8585 f  -1.2471 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[23]/D   0.6114   1.8585 f  -1.2471 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[24]/D   0.6114   1.8585 f  -1.2471 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[25]/D   0.6114   1.8585 f  -1.2471 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[22]/D   0.6119   1.8585 f  -1.2466 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[3]/D   0.6120   1.8585 f  -1.2465 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[5]/D   0.6120   1.8585 f  -1.2465 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[4]/D   0.6121   1.8585 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[6]/D   0.6121   1.8585 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[7]/D   0.6121   1.8585 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[9]/D   0.6121   1.8585 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[10]/D   0.6121   1.8585 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[11]/D   0.6121   1.8585 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[12]/D   0.6121   1.8585 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[1]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[2]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[3]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[4]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[5]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[6]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[7]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[8]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[9]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[10]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[11]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[12]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[13]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[14]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[15]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[16]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[17]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[18]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[19]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[20]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[21]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[22]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[23]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[24]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[25]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[26]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[27]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[28]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[29]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[30]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur_reg[31]/D   0.6254   1.8718 f  -1.2464 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[4]/D   0.6104   1.8567 f  -1.2463 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[15]/D   0.6113   1.8567 f  -1.2454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[18]/D   0.6113   1.8567 f  -1.2454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[20]/D   0.6113   1.8567 f  -1.2454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[21]/D   0.6113   1.8567 f  -1.2454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[26]/D   0.6113   1.8567 f  -1.2454 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[2]/D   0.6113   1.8567 f  -1.2454 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[3]/D   0.6113   1.8567 f  -1.2454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[22]/D   0.6114   1.8567 f  -1.2454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[6]/D   0.6114   1.8567 f  -1.2454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[7]/D   0.6114   1.8567 f  -1.2454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[8]/D   0.6114   1.8567 f  -1.2454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[9]/D   0.6114   1.8567 f  -1.2454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[10]/D   0.6114   1.8567 f  -1.2454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[11]/D   0.6114   1.8567 f  -1.2454 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[12]/D   0.6114   1.8567 f  -1.2454 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[7]/D   0.6113   1.8567 f  -1.2453 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[0]/D   0.6115   1.8567 f  -1.2452 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[4]/D   0.6117   1.8567 f  -1.2451 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[8]/D   0.6117   1.8567 f  -1.2449 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[9]/D   0.6117   1.8567 f  -1.2449 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[13]/D   0.6119   1.8567 f  -1.2449 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[14]/D   0.6119   1.8567 f  -1.2449 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[16]/D   0.6119   1.8567 f  -1.2449 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[17]/D   0.6119   1.8567 f  -1.2449 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[19]/D   0.6119   1.8567 f  -1.2449 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[23]/D   0.6119   1.8567 f  -1.2449 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[24]/D   0.6119   1.8567 f  -1.2449 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[25]/D   0.6119   1.8567 f  -1.2449 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[10]/D   0.6118   1.8567 f  -1.2449 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[11]/D   0.6118   1.8567 f  -1.2449 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[5]/D   0.6119   1.8567 f  -1.2448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[3]/D   0.6120   1.8567 f  -1.2448 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_low_reg[5]/D   0.6120   1.8567 f  -1.2448 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[6]/D   0.6119   1.8567 f  -1.2447 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[24]/D   0.6120   1.8567 f  -1.2447 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[26]/D   0.6120   1.8567 f  -1.2447 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[28]/D   0.6120   1.8567 f  -1.2447 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[29]/D   0.6120   1.8567 f  -1.2447 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[30]/D   0.6120   1.8567 f  -1.2447 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[31]/D   0.6120   1.8567 f  -1.2447 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_base_addr_high_reg[1]/D   0.6120   1.8567 f  -1.2446 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[4]/D   0.6104   1.8543 f  -1.2438 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[2]/D   0.6113   1.8543 f  -1.2430 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[3]/D   0.6113   1.8543 f  -1.2430 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[2]/D   0.6113   1.8542 f  -1.2430 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[3]/D   0.6113   1.8542 f  -1.2430 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[7]/D   0.6113   1.8543 f  -1.2429 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[7]/D   0.6113   1.8542 f  -1.2429 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[0]/D   0.6116   1.8542 f  -1.2426 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[8]/D   0.6117   1.8543 f  -1.2425 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[9]/D   0.6117   1.8543 f  -1.2425 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[8]/D   0.6117   1.8542 f  -1.2425 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[9]/D   0.6117   1.8542 f  -1.2425 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[10]/D   0.6118   1.8543 f  -1.2424 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[11]/D   0.6118   1.8543 f  -1.2424 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[5]/D   0.6119   1.8543 f  -1.2424 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[6]/D   0.6119   1.8543 f  -1.2423 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[24]/D   0.6120   1.8543 f  -1.2423 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[26]/D   0.6120   1.8543 f  -1.2423 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[28]/D   0.6120   1.8543 f  -1.2423 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[29]/D   0.6120   1.8543 f  -1.2423 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[30]/D   0.6120   1.8543 f  -1.2423 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[31]/D   0.6120   1.8543 f  -1.2423 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[6]/D   0.6119   1.8542 f  -1.2423 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[0]/D   0.6120   1.8543 f  -1.2423 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[24]/D   0.6120   1.8542 f  -1.2423 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[26]/D   0.6120   1.8542 f  -1.2423 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[28]/D   0.6120   1.8542 f  -1.2423 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[29]/D   0.6120   1.8542 f  -1.2423 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[30]/D   0.6120   1.8542 f  -1.2423 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[31]/D   0.6120   1.8542 f  -1.2423 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[10]/D   0.6120   1.8542 f  -1.2422 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[11]/D   0.6120   1.8542 f  -1.2422 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_offset_reg[1]/D   0.6120   1.8543 f  -1.2422 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[1]/D   0.6120   1.8542 f  -1.2422 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[4]/D   0.6121   1.8542 f  -1.2421 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_base_addr_high_reg[5]/D   0.6121   1.8542 f  -1.2421 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[2]/D   0.6113   1.8534 f  -1.2421 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[3]/D   0.6113   1.8534 f  -1.2421 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[7]/D   0.6113   1.8534 f  -1.2420 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[4]/D   0.6104   1.8521 f  -1.2417 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[8]/D   0.6117   1.8534 f  -1.2416 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[9]/D   0.6117   1.8534 f  -1.2416 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[6]/D   0.6119   1.8534 f  -1.2414 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[24]/D   0.6120   1.8534 f  -1.2414 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[26]/D   0.6120   1.8534 f  -1.2414 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[28]/D   0.6120   1.8534 f  -1.2414 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[29]/D   0.6120   1.8534 f  -1.2414 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[30]/D   0.6120   1.8534 f  -1.2414 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[31]/D   0.6120   1.8534 f  -1.2414 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[10]/D   0.6120   1.8534 f  -1.2414 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[11]/D   0.6120   1.8534 f  -1.2414 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[1]/D   0.6120   1.8534 f  -1.2413 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[4]/D   0.6121   1.8534 f  -1.2413 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[0]/D   0.6121   1.8534 f  -1.2413 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_batch_stride_reg[5]/D   0.6121   1.8534 f  -1.2413 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[2]/D   0.6113   1.8524 f  -1.2411 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[3]/D   0.6113   1.8524 f  -1.2411 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[2]/D   0.6113   1.8524 f  -1.2411 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[3]/D   0.6113   1.8524 f  -1.2411 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[14]/D   0.6113   1.8524 f  -1.2411 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[15]/D   0.6113   1.8524 f  -1.2411 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[4]/D   0.6113   1.8524 f  -1.2410 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[7]/D   0.6115   1.8524 f  -1.2409 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[7]/D   0.6115   1.8524 f  -1.2409 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[2]/D   0.6113   1.8521 f  -1.2408 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[3]/D   0.6113   1.8521 f  -1.2408 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[0]/D   0.6116   1.8524 f  -1.2408 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[7]/D   0.6113   1.8521 f  -1.2408 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[8]/D   0.6117   1.8524 f  -1.2406 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[9]/D   0.6117   1.8524 f  -1.2406 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[8]/D   0.6117   1.8524 f  -1.2406 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[9]/D   0.6117   1.8524 f  -1.2406 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[10]/D   0.6118   1.8524 f  -1.2406 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[11]/D   0.6118   1.8524 f  -1.2406 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[12]/D   0.6118   1.8524 f  -1.2405 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[5]/D   0.6119   1.8524 f  -1.2405 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[6]/D   0.6119   1.8524 f  -1.2404 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[6]/D   0.6119   1.8524 f  -1.2404 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[0]/D   0.6120   1.8524 f  -1.2404 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[12]/D   0.6120   1.8524 f  -1.2404 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[10]/D   0.6120   1.8524 f  -1.2404 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[11]/D   0.6120   1.8524 f  -1.2404 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[13]/D   0.6120   1.8524 f  -1.2404 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[1]/D   0.6120   1.8524 f  -1.2403 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[8]/D   0.6117   1.8521 f  -1.2403 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[9]/D   0.6117   1.8521 f  -1.2403 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[13]/D   0.6120   1.8524 f  -1.2403 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[1]/D   0.6120   1.8524 f  -1.2403 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[4]/D   0.6121   1.8524 f  -1.2403 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[10]/D   0.6118   1.8521 f  -1.2403 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[11]/D   0.6118   1.8521 f  -1.2403 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[14]/D   0.6121   1.8524 f  -1.2403 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_operand_reg[15]/D   0.6121   1.8524 f  -1.2403 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_operand_reg[5]/D   0.6121   1.8524 f  -1.2402 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[5]/D   0.6119   1.8521 f  -1.2402 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[6]/D   0.6119   1.8521 f  -1.2402 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[24]/D   0.6120   1.8521 f  -1.2401 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[26]/D   0.6120   1.8521 f  -1.2401 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[28]/D   0.6120   1.8521 f  -1.2401 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[29]/D   0.6120   1.8521 f  -1.2401 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[30]/D   0.6120   1.8521 f  -1.2401 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[31]/D   0.6120   1.8521 f  -1.2401 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[0]/D   0.6120   1.8521 f  -1.2401 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_batch_stride_reg[1]/D   0.6120   1.8521 f  -1.2401 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[47]/D   0.6220   1.8609 f  -1.2389 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[0]/D   0.6099   1.8484 f  -1.2384 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[15]/D   0.6113   1.8484 f  -1.2371 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[18]/D   0.6113   1.8484 f  -1.2371 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[20]/D   0.6113   1.8484 f  -1.2371 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[21]/D   0.6113   1.8484 f  -1.2371 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[26]/D   0.6113   1.8484 f  -1.2371 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[22]/D   0.6114   1.8484 f  -1.2370 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[27]/D   0.6114   1.8484 f  -1.2370 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[6]/D   0.6114   1.8484 f  -1.2370 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[7]/D   0.6114   1.8484 f  -1.2370 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[8]/D   0.6114   1.8484 f  -1.2370 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[9]/D   0.6114   1.8484 f  -1.2370 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[10]/D   0.6114   1.8484 f  -1.2370 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[11]/D   0.6114   1.8484 f  -1.2370 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[12]/D   0.6114   1.8484 f  -1.2370 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[1]/D   0.6125   1.8495 f  -1.2369 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[2]/D   0.6117   1.8484 f  -1.2367 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[13]/D   0.6119   1.8484 f  -1.2365 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[14]/D   0.6119   1.8484 f  -1.2365 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[16]/D   0.6119   1.8484 f  -1.2365 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[17]/D   0.6119   1.8484 f  -1.2365 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[19]/D   0.6119   1.8484 f  -1.2365 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[23]/D   0.6119   1.8484 f  -1.2365 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[24]/D   0.6119   1.8484 f  -1.2365 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[25]/D   0.6119   1.8484 f  -1.2365 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[28]/D   0.6119   1.8484 f  -1.2365 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[29]/D   0.6119   1.8484 f  -1.2365 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[30]/D   0.6119   1.8484 f  -1.2365 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[31]/D   0.6119   1.8484 f  -1.2365 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[3]/D   0.6120   1.8484 f  -1.2364 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[4]/D   0.6120   1.8484 f  -1.2364 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[5]/D   0.6120   1.8484 f  -1.2364 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_line_stride_reg[1]/D   0.6120   1.8484 f  -1.2364 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[0]/D   0.6099   1.8460 f  -1.2360 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[0]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[1]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[2]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[3]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[4]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[5]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[6]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[7]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[8]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[9]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[10]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[11]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[12]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[13]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[14]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[15]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[16]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[17]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[18]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[19]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[20]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[21]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[22]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[23]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[24]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[25]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[26]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[27]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[28]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[29]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[30]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_out_saturation_reg[31]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_status_unequal_reg/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[0]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[1]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[2]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[3]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[4]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[5]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[6]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[7]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[8]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[9]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[10]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[11]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[12]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[13]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[14]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[15]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[16]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[17]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[18]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[19]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[20]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[21]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[22]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[23]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[24]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[25]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[26]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[27]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[28]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[29]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[30]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d0_wdma_stall_reg[31]/D   0.6305   1.8664 f  -1.2359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[0]/D   0.6111   1.8460 f  -1.2349 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[15]/D   0.6113   1.8460 f  -1.2347 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[18]/D   0.6113   1.8460 f  -1.2347 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[20]/D   0.6113   1.8460 f  -1.2347 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[21]/D   0.6113   1.8460 f  -1.2347 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[26]/D   0.6113   1.8460 f  -1.2347 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[15]/D   0.6113   1.8460 f  -1.2347 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[18]/D   0.6113   1.8460 f  -1.2347 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[20]/D   0.6113   1.8460 f  -1.2347 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[21]/D   0.6113   1.8460 f  -1.2347 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[26]/D   0.6113   1.8460 f  -1.2347 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[6]/D   0.6114   1.8460 f  -1.2346 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[7]/D   0.6114   1.8460 f  -1.2346 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[8]/D   0.6114   1.8460 f  -1.2346 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[9]/D   0.6114   1.8460 f  -1.2346 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[10]/D   0.6114   1.8460 f  -1.2346 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[11]/D   0.6114   1.8460 f  -1.2346 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[12]/D   0.6114   1.8460 f  -1.2346 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/mul_sync_prdy_reg/D   0.6225   1.8568 f  -1.2343 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[4]/D   0.6104   1.8446 f  -1.2342 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[14]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[16]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[17]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[19]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[22]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[23]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[24]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[25]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[27]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[29]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[31]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[13]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[14]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[16]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[17]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[19]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[22]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[23]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[24]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[25]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[27]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[31]/D   0.6119   1.8460 f  -1.2341 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[2]/D   0.6120   1.8460 f  -1.2340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[1]/D   0.6120   1.8460 f  -1.2340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[1]/D   0.6120   1.8460 f  -1.2340 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[6]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[7]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[8]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[9]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[10]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[11]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[3]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[5]/D   0.6121   1.8460 f  -1.2339 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[2]/D   0.6113   1.8446 f  -1.2334 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[3]/D   0.6113   1.8446 f  -1.2334 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[2]/D   0.6113   1.8446 f  -1.2334 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[3]/D   0.6113   1.8446 f  -1.2334 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[7]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[15]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[18]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[20]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[21]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[15]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[18]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[20]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[21]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[14]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[15]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[7]/D   0.6113   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[22]/D   0.6114   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[27]/D   0.6114   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[13]/D   0.6114   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[14]/D   0.6114   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[16]/D   0.6114   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[17]/D   0.6114   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[19]/D   0.6114   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[23]/D   0.6114   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[25]/D   0.6114   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[12]/D   0.6114   1.8446 f  -1.2333 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[2]/D   0.6113   1.8443 f  -1.2330 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[3]/D   0.6113   1.8443 f  -1.2330 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[2]/D   0.6113   1.8443 f  -1.2330 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[3]/D   0.6113   1.8443 f  -1.2330 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[2]/D   0.6113   1.8443 f  -1.2330 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[3]/D   0.6113   1.8443 f  -1.2330 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[2]/D   0.6113   1.8443 f  -1.2330 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[3]/D   0.6113   1.8443 f  -1.2330 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[14]/D   0.6113   1.8443 f  -1.2330 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[15]/D   0.6113   1.8443 f  -1.2330 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[14]/D   0.6113   1.8443 f  -1.2330 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[15]/D   0.6113   1.8443 f  -1.2330 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[4]/D   0.6113   1.8443 f  -1.2330 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[4]/D   0.6113   1.8443 f  -1.2329 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[8]/D   0.6117   1.8446 f  -1.2329 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[9]/D   0.6117   1.8446 f  -1.2329 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[8]/D   0.6117   1.8446 f  -1.2329 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[9]/D   0.6117   1.8446 f  -1.2329 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[10]/D   0.6118   1.8446 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[11]/D   0.6118   1.8446 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[7]/D   0.6115   1.8443 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[7]/D   0.6115   1.8443 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[12]/D   0.6118   1.8446 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[7]/D   0.6115   1.8443 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[7]/D   0.6115   1.8443 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[13]/D   0.6119   1.8446 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[14]/D   0.6119   1.8446 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[16]/D   0.6119   1.8446 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[17]/D   0.6119   1.8446 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[19]/D   0.6119   1.8446 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[23]/D   0.6119   1.8446 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[25]/D   0.6119   1.8446 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[22]/D   0.6119   1.8446 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[27]/D   0.6119   1.8446 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[5]/D   0.6119   1.8446 f  -1.2328 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[6]/D   0.6119   1.8446 f  -1.2327 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[0]/D   0.6116   1.8443 f  -1.2327 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[6]/D   0.6119   1.8446 f  -1.2327 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[0]/D   0.6116   1.8443 f  -1.2327 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[0]/D   0.6120   1.8446 f  -1.2327 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[12]/D   0.6120   1.8446 f  -1.2327 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[10]/D   0.6120   1.8446 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[11]/D   0.6120   1.8446 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[13]/D   0.6120   1.8446 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[1]/D   0.6120   1.8446 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[13]/D   0.6120   1.8446 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[1]/D   0.6120   1.8446 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[12]/D   0.6121   1.8446 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[4]/D   0.6121   1.8446 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[8]/D   0.6117   1.8443 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[9]/D   0.6117   1.8443 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[0]/D   0.6121   1.8446 f  -1.2326 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[8]/D   0.6117   1.8443 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[9]/D   0.6117   1.8443 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[8]/D   0.6117   1.8443 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[9]/D   0.6117   1.8443 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[14]/D   0.6121   1.8446 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_scale_reg[15]/D   0.6121   1.8446 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_scale_reg[5]/D   0.6121   1.8446 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[8]/D   0.6117   1.8443 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[9]/D   0.6117   1.8443 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[10]/D   0.6118   1.8443 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[11]/D   0.6118   1.8443 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[10]/D   0.6118   1.8443 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[11]/D   0.6118   1.8443 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[12]/D   0.6118   1.8443 f  -1.2325 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[12]/D   0.6118   1.8443 f  -1.2324 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[5]/D   0.6119   1.8443 f  -1.2324 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[5]/D   0.6119   1.8443 f  -1.2324 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[6]/D   0.6119   1.8443 f  -1.2324 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[6]/D   0.6119   1.8443 f  -1.2324 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[6]/D   0.6119   1.8443 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[6]/D   0.6119   1.8443 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[0]/D   0.6120   1.8443 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[12]/D   0.6120   1.8443 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[0]/D   0.6120   1.8443 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[12]/D   0.6120   1.8443 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[10]/D   0.6120   1.8443 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[11]/D   0.6120   1.8443 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[13]/D   0.6120   1.8443 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[10]/D   0.6120   1.8443 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[11]/D   0.6120   1.8443 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[1]/D   0.6120   1.8443 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[13]/D   0.6120   1.8443 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[13]/D   0.6120   1.8443 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[1]/D   0.6120   1.8443 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[1]/D   0.6120   1.8443 f  -1.2323 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[13]/D   0.6120   1.8443 f  -1.2322 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[1]/D   0.6120   1.8443 f  -1.2322 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[4]/D   0.6121   1.8443 f  -1.2322 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[4]/D   0.6121   1.8443 f  -1.2322 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[14]/D   0.6121   1.8443 f  -1.2322 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_operand_reg[15]/D   0.6121   1.8443 f  -1.2322 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_operand_reg[5]/D   0.6121   1.8443 f  -1.2322 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[14]/D   0.6121   1.8443 f  -1.2322 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_operand_reg[15]/D   0.6121   1.8443 f  -1.2322 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_operand_reg[5]/D   0.6121   1.8443 f  -1.2322 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/mul_sync_prdy_reg/D   0.6225   1.8539 f  -1.2314 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[2]/D   0.6113   1.8412 f  -1.2299 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[3]/D   0.6113   1.8412 f  -1.2299 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[14]/D   0.6113   1.8412 f  -1.2299 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[15]/D   0.6113   1.8412 f  -1.2299 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[5]/D   0.6113   1.8412 f  -1.2298 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[7]/D   0.6115   1.8412 f  -1.2297 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[0]/D   0.6116   1.8412 f  -1.2296 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[8]/D   0.6117   1.8412 f  -1.2294 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[9]/D   0.6117   1.8412 f  -1.2294 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[12]/D   0.6118   1.8412 f  -1.2294 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[6]/D   0.6119   1.8412 f  -1.2293 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[10]/D   0.6120   1.8412 f  -1.2292 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[11]/D   0.6120   1.8412 f  -1.2292 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[13]/D   0.6120   1.8412 f  -1.2292 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[1]/D   0.6120   1.8412 f  -1.2292 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_operand_reg[4]/D   0.6121   1.8412 f  -1.2291 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[2]/D   0.6113   1.8397 f  -1.2284 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[3]/D   0.6113   1.8397 f  -1.2284 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[2]/D   0.6113   1.8397 f  -1.2284 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[3]/D   0.6113   1.8397 f  -1.2284 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[7]/D   0.6113   1.8397 f  -1.2284 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[14]/D   0.6113   1.8397 f  -1.2284 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[15]/D   0.6113   1.8397 f  -1.2284 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[4]/D   0.6113   1.8397 f  -1.2283 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[5]/D   0.6113   1.8397 f  -1.2283 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[7]/D   0.6113   1.8397 f  -1.2283 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[4]/D   0.6113   1.8397 f  -1.2283 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[5]/D   0.6113   1.8397 f  -1.2283 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[8]/D   0.6117   1.8397 f  -1.2279 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[9]/D   0.6117   1.8397 f  -1.2279 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[8]/D   0.6117   1.8397 f  -1.2279 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[9]/D   0.6117   1.8397 f  -1.2279 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[10]/D   0.6118   1.8397 f  -1.2279 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[11]/D   0.6118   1.8397 f  -1.2279 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[0]/D   0.6099   1.8378 f  -1.2279 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[12]/D   0.6118   1.8397 f  -1.2279 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[6]/D   0.6119   1.8397 f  -1.2278 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[6]/D   0.6119   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[0]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[12]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[0]/D   0.6099   1.8376 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[0]/D   0.6099   1.8376 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[0]/D   0.6099   1.8376 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[10]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[11]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[13]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[1]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[13]/D   0.6120   1.8397 f  -1.2277 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[1]/D   0.6120   1.8397 f  -1.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[26]/D   0.6113   1.8389 f  -1.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_scale_reg[0]/D   0.6121   1.8397 f  -1.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[27]/D   0.6114   1.8389 f  -1.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[14]/D   0.6121   1.8397 f  -1.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_scale_reg[15]/D   0.6121   1.8397 f  -1.2276 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[26]/D   0.6113   1.8389 f  -1.2275 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[24]/D   0.6114   1.8389 f  -1.2275 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[25]/D   0.6114   1.8389 f  -1.2275 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[28]/D   0.6114   1.8389 f  -1.2275 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[29]/D   0.6114   1.8389 f  -1.2275 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[30]/D   0.6114   1.8389 f  -1.2275 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[31]/D   0.6114   1.8389 f  -1.2275 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[0]/D   0.6111   1.8384 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[4]/D   0.6117   1.8389 f  -1.2273 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[0]/D   0.6111   1.8382 f  -1.2271 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[0]/D   0.6111   1.8382 f  -1.2271 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[24]/D   0.6119   1.8389 f  -1.2271 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[25]/D   0.6119   1.8389 f  -1.2271 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[28]/D   0.6119   1.8389 f  -1.2271 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[29]/D   0.6119   1.8389 f  -1.2271 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[30]/D   0.6119   1.8389 f  -1.2271 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_base_addr_high_reg[31]/D   0.6119   1.8389 f  -1.2271 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[15]/D   0.6113   1.8384 f  -1.2271 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[18]/D   0.6113   1.8384 f  -1.2271 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[20]/D   0.6113   1.8384 f  -1.2271 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[21]/D   0.6113   1.8384 f  -1.2271 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[26]/D   0.6113   1.8384 f  -1.2271 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[13]/D   0.6114   1.8384 f  -1.2270 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[14]/D   0.6114   1.8384 f  -1.2270 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[16]/D   0.6114   1.8384 f  -1.2270 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[17]/D   0.6114   1.8384 f  -1.2270 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[19]/D   0.6114   1.8384 f  -1.2270 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[23]/D   0.6114   1.8384 f  -1.2270 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[24]/D   0.6114   1.8384 f  -1.2270 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[25]/D   0.6114   1.8384 f  -1.2270 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[28]/D   0.6114   1.8384 f  -1.2270 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[29]/D   0.6114   1.8384 f  -1.2270 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[30]/D   0.6114   1.8384 f  -1.2270 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[31]/D   0.6114   1.8384 f  -1.2270 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[27]/D   0.6119   1.8389 f  -1.2270 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[15]/D   0.6113   1.8382 f  -1.2270 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[18]/D   0.6113   1.8382 f  -1.2270 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[20]/D   0.6113   1.8382 f  -1.2270 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[21]/D   0.6113   1.8382 f  -1.2270 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[26]/D   0.6113   1.8382 f  -1.2270 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[15]/D   0.6113   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[18]/D   0.6113   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[20]/D   0.6113   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[21]/D   0.6113   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[26]/D   0.6113   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_high_reg[1]/D   0.6120   1.8389 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[6]/D   0.6114   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[7]/D   0.6114   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[8]/D   0.6114   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[9]/D   0.6114   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[10]/D   0.6114   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[11]/D   0.6114   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[12]/D   0.6114   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[13]/D   0.6114   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[14]/D   0.6114   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[16]/D   0.6114   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[17]/D   0.6114   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[19]/D   0.6114   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[23]/D   0.6114   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[24]/D   0.6114   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[25]/D   0.6114   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[28]/D   0.6114   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[29]/D   0.6114   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[30]/D   0.6114   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[31]/D   0.6114   1.8382 f  -1.2269 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[22]/D   0.6119   1.8384 f  -1.2265 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[27]/D   0.6119   1.8384 f  -1.2265 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[15]/D   0.6113   1.8378 f  -1.2265 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[18]/D   0.6113   1.8378 f  -1.2265 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[20]/D   0.6113   1.8378 f  -1.2265 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[21]/D   0.6113   1.8378 f  -1.2265 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[26]/D   0.6113   1.8378 f  -1.2265 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[22]/D   0.6114   1.8378 f  -1.2264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[27]/D   0.6114   1.8378 f  -1.2264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[1]/D   0.6120   1.8384 f  -1.2264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[13]/D   0.6119   1.8382 f  -1.2264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[14]/D   0.6119   1.8382 f  -1.2264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[16]/D   0.6119   1.8382 f  -1.2264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[17]/D   0.6119   1.8382 f  -1.2264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[19]/D   0.6119   1.8382 f  -1.2264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[22]/D   0.6119   1.8382 f  -1.2264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[23]/D   0.6119   1.8382 f  -1.2264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[24]/D   0.6119   1.8382 f  -1.2264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[25]/D   0.6119   1.8382 f  -1.2264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[27]/D   0.6119   1.8382 f  -1.2264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[28]/D   0.6119   1.8382 f  -1.2264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[29]/D   0.6119   1.8382 f  -1.2264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[30]/D   0.6119   1.8382 f  -1.2264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[31]/D   0.6119   1.8382 f  -1.2264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[22]/D   0.6119   1.8382 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[27]/D   0.6119   1.8382 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[2]/D   0.6121   1.8384 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[4]/D   0.6121   1.8384 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[15]/D   0.6113   1.8376 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[18]/D   0.6113   1.8376 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[20]/D   0.6113   1.8376 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[21]/D   0.6113   1.8376 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[26]/D   0.6113   1.8376 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[15]/D   0.6113   1.8376 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[18]/D   0.6113   1.8376 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[20]/D   0.6113   1.8376 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[21]/D   0.6113   1.8376 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[26]/D   0.6113   1.8376 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[15]/D   0.6113   1.8376 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[18]/D   0.6113   1.8376 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[20]/D   0.6113   1.8376 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[21]/D   0.6113   1.8376 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[26]/D   0.6113   1.8376 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[6]/D   0.6121   1.8384 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[7]/D   0.6121   1.8384 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[8]/D   0.6121   1.8384 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[9]/D   0.6121   1.8384 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[10]/D   0.6121   1.8384 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[11]/D   0.6121   1.8384 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[12]/D   0.6121   1.8384 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[3]/D   0.6121   1.8384 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_batch_stride_reg[5]/D   0.6121   1.8384 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[22]/D   0.6114   1.8376 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[27]/D   0.6114   1.8376 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[2]/D   0.6120   1.8382 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[3]/D   0.6120   1.8382 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[4]/D   0.6120   1.8382 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[5]/D   0.6120   1.8382 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[22]/D   0.6114   1.8376 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[27]/D   0.6114   1.8376 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[22]/D   0.6114   1.8376 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[27]/D   0.6114   1.8376 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_surface_stride_reg[1]/D   0.6120   1.8382 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[2]/D   0.6120   1.8382 f  -1.2263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[1]/D   0.6120   1.8382 f  -1.2262 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[4]/D   0.6121   1.8382 f  -1.2262 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[6]/D   0.6121   1.8382 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[7]/D   0.6121   1.8382 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[8]/D   0.6121   1.8382 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[9]/D   0.6121   1.8382 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[10]/D   0.6121   1.8382 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[11]/D   0.6121   1.8382 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[12]/D   0.6121   1.8382 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[2]/D   0.6117   1.8378 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[3]/D   0.6121   1.8382 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_high_reg[5]/D   0.6121   1.8382 f  -1.2261 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[2]/D   0.6117   1.8376 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[2]/D   0.6117   1.8376 f  -1.2260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[13]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[14]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[16]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[17]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[19]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[23]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[24]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[25]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[28]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[29]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[30]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[31]/D   0.6119   1.8378 f  -1.2259 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[4]/D   0.6120   1.8378 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[5]/D   0.6120   1.8378 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[6]/D   0.6120   1.8378 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[7]/D   0.6120   1.8378 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[8]/D   0.6120   1.8378 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[9]/D   0.6120   1.8378 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[10]/D   0.6120   1.8378 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[11]/D   0.6120   1.8378 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[12]/D   0.6120   1.8378 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[1]/D   0.6120   1.8378 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[13]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[14]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[16]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[17]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[19]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[23]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[24]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[25]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[28]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[29]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[30]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[31]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[13]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[14]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[16]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[17]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[19]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[23]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[24]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[25]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[28]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[29]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[30]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[31]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[13]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[14]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[16]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[17]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[19]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[23]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[24]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[25]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[28]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[29]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[30]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[31]/D   0.6119   1.8376 f  -1.2258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[2]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[4]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[6]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[7]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[8]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[9]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[10]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[11]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[12]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_batch_stride_reg[3]/D   0.6121   1.8378 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[4]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[6]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[7]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[8]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[9]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[10]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[11]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[12]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[4]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[6]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[7]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[8]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[9]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[10]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[11]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[12]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[1]/D   0.6120   1.8376 f  -1.2257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[1]/D   0.6120   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[1]/D   0.6120   1.8376 f  -1.2256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[3]/D   0.6121   1.8376 f  -1.2255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_high_reg[5]/D   0.6121   1.8376 f  -1.2255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[3]/D   0.6121   1.8376 f  -1.2255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_line_stride_reg[5]/D   0.6121   1.8376 f  -1.2255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[3]/D   0.6121   1.8376 f  -1.2255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_surface_stride_reg[5]/D   0.6121   1.8376 f  -1.2255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[0]/D   0.6111   1.8358 f  -1.2247 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[28]/D   0.6114   1.8358 f  -1.2245 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[29]/D   0.6114   1.8358 f  -1.2245 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[30]/D   0.6114   1.8358 f  -1.2245 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[31]/D   0.6114   1.8358 f  -1.2245 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/reg2dp_d1_op_en_reg/D   0.6621   1.8862 r  -1.2240 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[27]/D   0.6119   1.8358 f  -1.2240 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[1]/D   0.6120   1.8358 f  -1.2239 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[2]/D   0.6121   1.8358 f  -1.2238 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_base_addr_low_reg[8]/D   0.6121   1.8358 f  -1.2238 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_pvld_reg/D   0.6414   1.8638 r  -1.2224 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[2]/D   0.6113   1.8328 f  -1.2215 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[3]/D   0.6113   1.8328 f  -1.2215 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[4]/D   0.6113   1.8328 f  -1.2214 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[7]/D   0.6115   1.8328 f  -1.2213 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[8]/D   0.6117   1.8328 f  -1.2210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[9]/D   0.6117   1.8328 f  -1.2210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[10]/D   0.6118   1.8328 f  -1.2210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[11]/D   0.6118   1.8328 f  -1.2210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[5]/D   0.6119   1.8328 f  -1.2209 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[6]/D   0.6119   1.8328 f  -1.2209 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[0]/D   0.6120   1.8328 f  -1.2208 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[12]/D   0.6120   1.8328 f  -1.2208 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[13]/D   0.6120   1.8328 f  -1.2208 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[1]/D   0.6120   1.8328 f  -1.2208 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[14]/D   0.6121   1.8328 f  -1.2207 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_operand_reg[15]/D   0.6121   1.8328 f  -1.2207 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_valid_reg/D   0.6629   1.8825 r  -1.2196 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/alu_shift_prdy_reg/D   0.6218   1.8388 f  -1.2169 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_valid_reg/D   0.6218   1.8386 f  -1.2168 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/r_nv_ram_rwsp_80x65/UJ_clk_jtag_Data_reg_r0/qd_reg/D   0.1189   1.3342 f  -1.2154 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[2]/D   0.6380   1.8520 f  -1.2140 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[2]/D   0.6284   1.8420 f  -1.2137 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[0]/D   0.6099   1.8235 f  -1.2135 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[15]/D   0.6113   1.8243 f  -1.2130 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[18]/D   0.6113   1.8243 f  -1.2130 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[20]/D   0.6113   1.8243 f  -1.2130 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[21]/D   0.6113   1.8243 f  -1.2130 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[26]/D   0.6113   1.8243 f  -1.2130 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[15]/D   0.6113   1.8243 f  -1.2130 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[18]/D   0.6113   1.8243 f  -1.2130 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[20]/D   0.6113   1.8243 f  -1.2130 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[21]/D   0.6113   1.8243 f  -1.2130 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[26]/D   0.6113   1.8243 f  -1.2130 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[15]/D   0.6113   1.8242 f  -1.2129 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[18]/D   0.6113   1.8242 f  -1.2129 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[20]/D   0.6113   1.8242 f  -1.2129 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[21]/D   0.6113   1.8242 f  -1.2129 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[15]/D   0.6113   1.8242 f  -1.2129 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[18]/D   0.6113   1.8242 f  -1.2129 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[20]/D   0.6113   1.8242 f  -1.2129 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[21]/D   0.6113   1.8242 f  -1.2129 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[22]/D   0.6114   1.8242 f  -1.2129 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[27]/D   0.6114   1.8242 f  -1.2129 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[13]/D   0.6114   1.8242 f  -1.2129 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[14]/D   0.6114   1.8242 f  -1.2129 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[16]/D   0.6114   1.8242 f  -1.2129 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[17]/D   0.6114   1.8242 f  -1.2129 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[19]/D   0.6114   1.8242 f  -1.2129 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[23]/D   0.6114   1.8242 f  -1.2129 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[25]/D   0.6114   1.8242 f  -1.2129 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[16]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[17]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[19]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[22]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[23]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[24]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[25]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[28]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[16]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[17]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[19]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[22]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[23]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[24]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[25]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[28]/D   0.6119   1.8243 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[13]/D   0.6119   1.8242 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[14]/D   0.6119   1.8242 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[16]/D   0.6119   1.8242 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[17]/D   0.6119   1.8242 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[19]/D   0.6119   1.8242 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[23]/D   0.6119   1.8242 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[25]/D   0.6119   1.8242 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[22]/D   0.6119   1.8242 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[27]/D   0.6119   1.8242 f  -1.2124 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[12]/D   0.6120   1.8242 f  -1.2123 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[1]/D   0.6120   1.8243 f  -1.2123 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[1]/D   0.6120   1.8243 f  -1.2123 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[12]/D   0.6121   1.8242 f  -1.2122 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_cnt_reg[2]/D   0.6267   1.8389 f  -1.2122 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[6]/D   0.6114   1.8235 f  -1.2121 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[7]/D   0.6114   1.8235 f  -1.2121 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[8]/D   0.6114   1.8235 f  -1.2121 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[9]/D   0.6114   1.8235 f  -1.2121 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[10]/D   0.6114   1.8235 f  -1.2121 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[11]/D   0.6114   1.8235 f  -1.2121 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[12]/D   0.6114   1.8235 f  -1.2121 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[4]/D   0.6117   1.8235 f  -1.2118 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_pvld_p_reg/D   0.6123   1.8239 f  -1.2117 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[13]/D   0.6119   1.8235 f  -1.2116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[14]/D   0.6119   1.8235 f  -1.2116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[28]/D   0.6119   1.8235 f  -1.2116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[29]/D   0.6119   1.8235 f  -1.2116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[30]/D   0.6119   1.8235 f  -1.2116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[31]/D   0.6119   1.8235 f  -1.2116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[13]/D   0.6119   1.8235 f  -1.2116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[14]/D   0.6119   1.8235 f  -1.2116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[28]/D   0.6119   1.8235 f  -1.2116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[29]/D   0.6119   1.8235 f  -1.2116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[30]/D   0.6119   1.8235 f  -1.2116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[31]/D   0.6119   1.8235 f  -1.2116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[1]/D   0.6120   1.8235 f  -1.2115 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[2]/D   0.6120   1.8235 f  -1.2115 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[2]/D   0.6121   1.8235 f  -1.2114 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[4]/D   0.6121   1.8235 f  -1.2114 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[6]/D   0.6121   1.8235 f  -1.2114 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[7]/D   0.6121   1.8235 f  -1.2114 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[8]/D   0.6121   1.8235 f  -1.2114 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[9]/D   0.6121   1.8235 f  -1.2114 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[10]/D   0.6121   1.8235 f  -1.2114 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[11]/D   0.6121   1.8235 f  -1.2114 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[12]/D   0.6121   1.8235 f  -1.2114 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[3]/D   0.6121   1.8235 f  -1.2114 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_low_reg[5]/D   0.6121   1.8235 f  -1.2114 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[3]/D   0.6121   1.8235 f  -1.2113 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_low_reg[5]/D   0.6121   1.8235 f  -1.2113 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[6]/D   0.6410   1.8501 f  -1.2091 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[7]/D   0.6410   1.8501 f  -1.2091 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[9]/D   0.6410   1.8501 f  -1.2091 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[11]/D   0.6410   1.8501 f  -1.2091 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[63]/D   0.6410   1.8501 f  -1.2091 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[18]/D   0.6411   1.8501 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[4]/D   0.6104   1.8194 f  -1.2090 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[0]/D   0.6111   1.8195 f  -1.2084 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_valid_reg/D   0.6315   1.8398 f  -1.2084 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[26]/D   0.6113   1.8195 f  -1.2082 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[24]/D   0.6114   1.8195 f  -1.2081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[28]/D   0.6114   1.8195 f  -1.2081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[29]/D   0.6114   1.8195 f  -1.2081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[30]/D   0.6114   1.8195 f  -1.2081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[31]/D   0.6114   1.8195 f  -1.2081 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[2]/D   0.6113   1.8194 f  -1.2081 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[3]/D   0.6113   1.8194 f  -1.2081 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[2]/D   0.6113   1.8194 f  -1.2081 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[3]/D   0.6113   1.8194 f  -1.2081 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[7]/D   0.6113   1.8194 f  -1.2081 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[14]/D   0.6113   1.8194 f  -1.2080 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[15]/D   0.6113   1.8194 f  -1.2080 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[7]/D   0.6113   1.8194 f  -1.2080 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[4]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[5]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[6]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[7]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[8]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[9]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[10]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[11]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[12]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[13]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[14]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[15]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[16]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[17]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[18]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[19]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[20]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[21]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[22]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[23]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[24]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[25]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[26]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[27]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[28]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[29]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[30]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[31]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[3]/D   0.6261   1.8340 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[0]/D   0.6115   1.8194 f  -1.2079 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[0]/D   0.6116   1.8194 f  -1.2078 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[8]/D   0.6117   1.8194 f  -1.2076 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[9]/D   0.6117   1.8194 f  -1.2076 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[8]/D   0.6117   1.8194 f  -1.2076 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[9]/D   0.6117   1.8194 f  -1.2076 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[10]/D   0.6118   1.8194 f  -1.2076 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[11]/D   0.6118   1.8194 f  -1.2076 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[12]/D   0.6118   1.8194 f  -1.2075 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[1]/D   0.6120   1.8195 f  -1.2075 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[5]/D   0.6119   1.8194 f  -1.2075 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[6]/D   0.6119   1.8194 f  -1.2075 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[2]/D   0.6121   1.8195 f  -1.2074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[4]/D   0.6121   1.8195 f  -1.2074 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[6]/D   0.6119   1.8194 f  -1.2074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[6]/D   0.6121   1.8195 f  -1.2074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[7]/D   0.6121   1.8195 f  -1.2074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[8]/D   0.6121   1.8195 f  -1.2074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[9]/D   0.6121   1.8195 f  -1.2074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[10]/D   0.6121   1.8195 f  -1.2074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[11]/D   0.6121   1.8195 f  -1.2074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[3]/D   0.6121   1.8195 f  -1.2074 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_line_stride_reg[5]/D   0.6121   1.8195 f  -1.2074 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[12]/D   0.6120   1.8194 f  -1.2074 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[10]/D   0.6120   1.8194 f  -1.2074 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[11]/D   0.6120   1.8194 f  -1.2074 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[13]/D   0.6120   1.8194 f  -1.2074 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[1]/D   0.6120   1.8194 f  -1.2074 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[13]/D   0.6120   1.8194 f  -1.2073 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[1]/D   0.6120   1.8194 f  -1.2073 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[4]/D   0.6121   1.8194 f  -1.2073 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[14]/D   0.6121   1.8194 f  -1.2073 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_scale_reg[15]/D   0.6121   1.8194 f  -1.2073 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_scale_reg[5]/D   0.6121   1.8194 f  -1.2073 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_mc_dma_rd_req_vld_reg/D   0.6182   1.8254 f  -1.2072 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[4]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[5]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[6]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[7]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[8]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[9]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[10]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[11]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[12]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[13]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[14]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[15]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[16]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[17]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[18]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[19]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[20]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[21]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[22]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[23]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[24]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[25]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[26]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[27]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[28]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[29]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[30]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[31]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[3]/D   0.6261   1.8328 f  -1.2067 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[8]/D   0.6410   1.8452 f  -1.2042 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[10]/D   0.6410   1.8452 f  -1.2042 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[12]/D   0.6410   1.8452 f  -1.2042 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[15]/D   0.6411   1.8452 f  -1.2041 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_cnt_reg[2]/D   0.6560   1.8578 r  -1.2018 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[0]/D   0.6383   1.8387 f  -1.2003 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data_reg[0]/D   0.6383   1.8385 f  -1.2002 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data_reg[1]/D   0.6383   1.8385 f  -1.2002 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data_reg[2]/D   0.6383   1.8385 f  -1.2002 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data_reg[3]/D   0.6383   1.8385 f  -1.2002 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data_reg[4]/D   0.6383   1.8385 f  -1.2002 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data_reg[5]/D   0.6383   1.8385 f  -1.2002 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data_reg[6]/D   0.6383   1.8385 f  -1.2002 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data_reg[7]/D   0.6383   1.8385 f  -1.2002 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data_reg[16]/D   0.6383   1.8385 f  -1.2002 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[15]/D   0.6113   1.8112 f  -1.1998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[18]/D   0.6113   1.8112 f  -1.1998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[20]/D   0.6113   1.8112 f  -1.1998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[21]/D   0.6113   1.8112 f  -1.1998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[15]/D   0.6113   1.8112 f  -1.1998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[18]/D   0.6113   1.8112 f  -1.1998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[20]/D   0.6113   1.8112 f  -1.1998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[21]/D   0.6113   1.8112 f  -1.1998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[22]/D   0.6114   1.8112 f  -1.1998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[27]/D   0.6114   1.8112 f  -1.1998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[13]/D   0.6114   1.8112 f  -1.1998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[14]/D   0.6114   1.8112 f  -1.1998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[16]/D   0.6114   1.8112 f  -1.1998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[17]/D   0.6114   1.8112 f  -1.1998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[19]/D   0.6114   1.8112 f  -1.1998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[23]/D   0.6114   1.8112 f  -1.1998 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[25]/D   0.6114   1.8112 f  -1.1998 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_bypass_reg/D   0.6052   1.8049 f  -1.1996 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[13]/D   0.6119   1.8112 f  -1.1993 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[14]/D   0.6119   1.8112 f  -1.1993 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[16]/D   0.6119   1.8112 f  -1.1993 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[17]/D   0.6119   1.8112 f  -1.1993 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[19]/D   0.6119   1.8112 f  -1.1993 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[23]/D   0.6119   1.8112 f  -1.1993 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[25]/D   0.6119   1.8112 f  -1.1993 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[22]/D   0.6119   1.8112 f  -1.1993 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[27]/D   0.6119   1.8112 f  -1.1993 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[12]/D   0.6120   1.8112 f  -1.1992 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[12]/D   0.6121   1.8112 f  -1.1991 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_lut_bypass_reg/D   0.6067   1.8049 f  -1.1982 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_lut_bypass_reg/D   0.6067   1.8048 f  -1.1982 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_bypass_reg/D   0.6067   1.8049 f  -1.1981 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_bypass_reg/D   0.6068   1.8049 f  -1.1981 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_bypass_reg/D   0.6068   1.8048 f  -1.1981 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_bypass_reg/D   0.6068   1.8048 f  -1.1980 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_bypass_reg/D   0.6068   1.8048 f  -1.1980 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dppack/pack_pvld_reg/D   0.6092   1.8070 f  -1.1978 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[12]/D   0.6411   1.8389 f  -1.1977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[15]/D   0.6411   1.8389 f  -1.1977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[16]/D   0.6411   1.8389 f  -1.1977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[18]/D   0.6411   1.8389 f  -1.1977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[19]/D   0.6411   1.8389 f  -1.1977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[23]/D   0.6411   1.8389 f  -1.1977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[24]/D   0.6411   1.8389 f  -1.1977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[25]/D   0.6411   1.8389 f  -1.1977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[26]/D   0.6411   1.8389 f  -1.1977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[28]/D   0.6411   1.8389 f  -1.1977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[31]/D   0.6411   1.8389 f  -1.1977 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_shift_value_reg[5]/D   0.6122   1.8090 f  -1.1968 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_shift_value_reg[5]/D   0.6122   1.8090 f  -1.1968 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_shift_value_reg[0]/D   0.6123   1.8090 f  -1.1968 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_shift_value_reg[1]/D   0.6123   1.8090 f  -1.1968 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_shift_value_reg[2]/D   0.6123   1.8090 f  -1.1968 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_shift_value_reg[3]/D   0.6123   1.8090 f  -1.1968 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_shift_value_reg[4]/D   0.6123   1.8090 f  -1.1968 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_src_reg/D   0.6123   1.8090 f  -1.1968 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_shift_value_reg[0]/D   0.6123   1.8090 f  -1.1968 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_shift_value_reg[1]/D   0.6123   1.8090 f  -1.1968 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_shift_value_reg[2]/D   0.6123   1.8090 f  -1.1968 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_shift_value_reg[3]/D   0.6123   1.8090 f  -1.1968 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_shift_value_reg[4]/D   0.6123   1.8090 f  -1.1968 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_src_reg/D   0.6123   1.8090 f  -1.1968 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[10]/D   0.6254   1.8221 f  -1.1966 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_pvld_reg/D   0.6268   1.8226 f  -1.1959 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[2]/D   0.6113   1.8070 f  -1.1957 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[3]/D   0.6113   1.8070 f  -1.1957 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[2]/D   0.6113   1.8069 f  -1.1957 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[3]/D   0.6113   1.8069 f  -1.1957 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[7]/D   0.6113   1.8070 f  -1.1956 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[7]/D   0.6113   1.8069 f  -1.1956 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[4]/D   0.6113   1.8070 f  -1.1956 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[5]/D   0.6113   1.8070 f  -1.1956 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[4]/D   0.6113   1.8069 f  -1.1956 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[5]/D   0.6113   1.8069 f  -1.1956 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[0]/D   0.6115   1.8070 f  -1.1955 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[2]/D   0.6113   1.8067 f  -1.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[3]/D   0.6113   1.8067 f  -1.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[2]/D   0.6113   1.8067 f  -1.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[3]/D   0.6113   1.8067 f  -1.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[0]/D   0.6116   1.8069 f  -1.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[4]/D   0.6113   1.8067 f  -1.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[5]/D   0.6113   1.8067 f  -1.1954 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[4]/D   0.6113   1.8067 f  -1.1953 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[5]/D   0.6113   1.8067 f  -1.1953 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[7]/D   0.6115   1.8067 f  -1.1952 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[7]/D   0.6115   1.8067 f  -1.1952 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[8]/D   0.6117   1.8070 f  -1.1952 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[9]/D   0.6117   1.8070 f  -1.1952 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[8]/D   0.6117   1.8069 f  -1.1952 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[9]/D   0.6117   1.8069 f  -1.1952 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[10]/D   0.6118   1.8070 f  -1.1951 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[11]/D   0.6118   1.8070 f  -1.1951 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[12]/D   0.6118   1.8069 f  -1.1951 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[6]/D   0.6119   1.8070 f  -1.1950 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[6]/D   0.6119   1.8069 f  -1.1950 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[12]/D   0.6120   1.8070 f  -1.1950 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[10]/D   0.6120   1.8069 f  -1.1950 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[11]/D   0.6120   1.8069 f  -1.1950 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[8]/D   0.6117   1.8067 f  -1.1950 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[9]/D   0.6117   1.8067 f  -1.1950 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[8]/D   0.6117   1.8067 f  -1.1949 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[9]/D   0.6117   1.8067 f  -1.1949 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/channel_reg[1]/D   0.6120   1.8070 f  -1.1949 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/channel_reg[1]/D   0.6120   1.8069 f  -1.1949 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[10]/D   0.6118   1.8067 f  -1.1949 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[11]/D   0.6118   1.8067 f  -1.1949 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[12]/D   0.6118   1.8067 f  -1.1949 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[6]/D   0.6119   1.8067 f  -1.1948 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[6]/D   0.6119   1.8067 f  -1.1948 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[0]/D   0.6120   1.8067 f  -1.1947 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[12]/D   0.6120   1.8067 f  -1.1947 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[10]/D   0.6120   1.8067 f  -1.1947 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[11]/D   0.6120   1.8067 f  -1.1947 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/height_reg[1]/D   0.6120   1.8067 f  -1.1947 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[1]/D   0.6120   1.8067 f  -1.1947 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/height_reg[0]/D   0.6121   1.8067 f  -1.1946 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_algo_reg[0]/D   0.6113   1.8049 f  -1.1936 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_algo_reg[1]/D   0.6113   1.8049 f  -1.1936 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_algo_reg[0]/D   0.6113   1.8049 f  -1.1936 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_algo_reg[1]/D   0.6113   1.8049 f  -1.1936 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_prelu_reg/D   0.6119   1.8049 f  -1.1930 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_prelu_reg/D   0.6121   1.8049 f  -1.1928 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_bypass_reg/D   0.6052   1.7973 f  -1.1921 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_bypass_reg/D   0.6063   1.7977 f  -1.1913 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_relu_bypass_reg/D   0.6067   1.7977 f  -1.1910 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_bypass_reg/D   0.6068   1.7977 f  -1.1909 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_bypass_reg/D   0.6068   1.7977 f  -1.1909 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_relu_bypass_reg/D   0.6067   1.7973 f  -1.1906 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_bypass_reg/D   0.6067   1.7973 f  -1.1906 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_bypass_reg/D   0.6068   1.7973 f  -1.1905 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_algo_reg[0]/D   0.6113   1.7977 f  -1.1864 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_algo_reg[1]/D   0.6113   1.7977 f  -1.1864 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_src_reg/D   0.6116   1.7977 f  -1.1861 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_algo_reg[0]/D   0.6113   1.7973 f  -1.1861 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_algo_reg[1]/D   0.6113   1.7973 f  -1.1861 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_prelu_reg/D   0.6113   1.7973 f  -1.1860 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_shift_value_reg[0]/D   0.6117   1.7977 f  -1.1859 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_shift_value_reg[1]/D   0.6117   1.7977 f  -1.1859 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_shift_value_reg[4]/D   0.6118   1.7977 f  -1.1859 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_shift_value_reg[2]/D   0.6120   1.7977 f  -1.1857 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_shift_value_reg[3]/D   0.6120   1.7977 f  -1.1857 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_shift_value_reg[5]/D   0.6120   1.7977 f  -1.1857 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_prelu_reg/D   0.6121   1.7977 f  -1.1856 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/alu_shift_prdy_reg/D   0.6218   1.8062 f  -1.1843 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[26]/D   0.6113   1.7923 f  -1.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[27]/D   0.6114   1.7923 f  -1.1810 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[24]/D   0.6119   1.7923 f  -1.1804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[25]/D   0.6119   1.7923 f  -1.1804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[28]/D   0.6119   1.7923 f  -1.1804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[29]/D   0.6119   1.7923 f  -1.1804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[30]/D   0.6119   1.7923 f  -1.1804 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[31]/D   0.6119   1.7923 f  -1.1804 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_pvld_reg/D   0.6378   1.8159 r  -1.1781 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_truncate_reg[4]/D   0.6104   1.7872 f  -1.1768 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_truncate_reg[2]/D   0.6113   1.7872 f  -1.1760 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_truncate_reg[3]/D   0.6113   1.7872 f  -1.1760 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_truncate_reg[2]/D   0.6113   1.7872 f  -1.1759 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_truncate_reg[3]/D   0.6113   1.7872 f  -1.1759 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_truncate_reg[5]/D   0.6119   1.7872 f  -1.1753 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_truncate_reg[0]/D   0.6120   1.7872 f  -1.1752 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_truncate_reg[1]/D   0.6120   1.7872 f  -1.1752 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_truncate_reg[1]/D   0.6120   1.7872 f  -1.1752 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_truncate_reg[4]/D   0.6121   1.7872 f  -1.1751 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_truncate_reg[0]/D   0.6121   1.7872 f  -1.1751 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_truncate_reg[5]/D   0.6121   1.7872 f  -1.1751 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_src_reg/D   0.6115   1.7864 f  -1.1749 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_shift_value_reg[0]/D   0.6117   1.7864 f  -1.1747 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_shift_value_reg[1]/D   0.6117   1.7864 f  -1.1747 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_shift_value_reg[2]/D   0.6118   1.7864 f  -1.1746 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_shift_value_reg[3]/D   0.6118   1.7864 f  -1.1746 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_shift_value_reg[4]/D   0.6120   1.7864 f  -1.1744 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_shift_value_reg[5]/D   0.6120   1.7864 f  -1.1744 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_valid_reg/D   0.6218   1.7951 f  -1.1733 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_bypass_reg/D   0.6061   1.7790 f  -1.1729 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_prelu_reg/D   0.6061   1.7790 f  -1.1729 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_bypass_reg/D   0.6063   1.7790 f  -1.1727 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_relu_bypass_reg/D   0.6067   1.7790 f  -1.1723 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_relu_bypass_reg/D   0.6067   1.7790 f  -1.1723 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_bypass_reg/D   0.6068   1.7790 f  -1.1722 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_bypass_reg/D   0.6068   1.7790 f  -1.1722 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_bypass_reg/D   0.6068   1.7790 f  -1.1722 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_bypass_reg/D   0.6068   1.7790 f  -1.1722 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_prelu_reg/D   0.6068   1.7790 f  -1.1721 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/cmux_in_en_reg/D   0.6273   1.7989 f  -1.1717 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[3]/D   0.6113   1.7815 f  -1.1702 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[14]/D   0.6113   1.7815 f  -1.1702 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[15]/D   0.6113   1.7815 f  -1.1702 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[0]/D   0.6108   1.7810 f  -1.1701 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[4]/D   0.6114   1.7815 f  -1.1701 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[5]/D   0.6114   1.7815 f  -1.1701 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[7]/D   0.6115   1.7815 f  -1.1700 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[0]/D   0.6111   1.7810 f  -1.1699 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[8]/D   0.6118   1.7815 f  -1.1697 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[0]/D   0.6118   1.7815 f  -1.1697 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[1]/D   0.6118   1.7815 f  -1.1697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[26]/D   0.6113   1.7810 f  -1.1697 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[26]/D   0.6113   1.7810 f  -1.1697 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[0]/D   0.6118   1.7815 f  -1.1697 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[10]/D   0.6119   1.7815 f  -1.1696 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[11]/D   0.6119   1.7815 f  -1.1696 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[12]/D   0.6119   1.7815 f  -1.1696 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[24]/D   0.6114   1.7810 f  -1.1696 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[28]/D   0.6114   1.7810 f  -1.1696 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[29]/D   0.6114   1.7810 f  -1.1696 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[30]/D   0.6114   1.7810 f  -1.1696 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[31]/D   0.6114   1.7810 f  -1.1696 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[7]/D   0.6114   1.7810 f  -1.1696 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[8]/D   0.6114   1.7810 f  -1.1696 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[9]/D   0.6114   1.7810 f  -1.1696 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[10]/D   0.6114   1.7810 f  -1.1696 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[11]/D   0.6114   1.7810 f  -1.1696 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[2]/D   0.6119   1.7815 f  -1.1696 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[3]/D   0.6119   1.7815 f  -1.1696 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[4]/D   0.6119   1.7815 f  -1.1696 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[5]/D   0.6119   1.7815 f  -1.1696 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[6]/D   0.6119   1.7815 f  -1.1696 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[7]/D   0.6119   1.7815 f  -1.1696 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[6]/D   0.6120   1.7815 f  -1.1695 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_data_reg[0]/D   0.6261   1.7956 f  -1.1695 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_data_reg[1]/D   0.6261   1.7956 f  -1.1695 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_data_reg[2]/D   0.6261   1.7956 f  -1.1695 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_data_reg[3]/D   0.6261   1.7956 f  -1.1695 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_data_reg[4]/D   0.6261   1.7956 f  -1.1695 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_data_reg[5]/D   0.6261   1.7956 f  -1.1695 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_data_reg[6]/D   0.6261   1.7956 f  -1.1695 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_data_reg[7]/D   0.6261   1.7956 f  -1.1695 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_data_reg[16]/D   0.6261   1.7956 f  -1.1695 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[13]/D   0.6121   1.7815 f  -1.1694 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[1]/D   0.6121   1.7815 f  -1.1694 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[24]/D   0.6119   1.7810 f  -1.1691 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[28]/D   0.6119   1.7810 f  -1.1691 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[29]/D   0.6119   1.7810 f  -1.1691 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[30]/D   0.6119   1.7810 f  -1.1691 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[31]/D   0.6119   1.7810 f  -1.1691 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[2]/D   0.6120   1.7810 f  -1.1690 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[3]/D   0.6120   1.7810 f  -1.1690 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[4]/D   0.6120   1.7810 f  -1.1690 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[5]/D   0.6120   1.7810 f  -1.1690 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[6]/D   0.6120   1.7810 f  -1.1690 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_base_addr_high_reg[1]/D   0.6120   1.7810 f  -1.1690 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[1]/D   0.6120   1.7810 f  -1.1690 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[2]/D   0.6121   1.7810 f  -1.1689 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[4]/D   0.6121   1.7810 f  -1.1689 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[6]/D   0.6121   1.7810 f  -1.1689 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[7]/D   0.6121   1.7810 f  -1.1689 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[8]/D   0.6121   1.7810 f  -1.1689 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[9]/D   0.6121   1.7810 f  -1.1689 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[10]/D   0.6121   1.7810 f  -1.1689 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[11]/D   0.6121   1.7810 f  -1.1689 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[3]/D   0.6121   1.7810 f  -1.1689 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_base_addr_high_reg[5]/D   0.6121   1.7810 f  -1.1689 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[2]/D   0.6113   1.7799 f  -1.1686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_shift_reg[2]/D   0.6113   1.7799 f  -1.1686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_shift_reg[3]/D   0.6113   1.7799 f  -1.1686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_shift_reg[2]/D   0.6113   1.7798 f  -1.1686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_shift_reg[3]/D   0.6113   1.7798 f  -1.1686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[14]/D   0.6113   1.7799 f  -1.1686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[15]/D   0.6113   1.7799 f  -1.1686 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[4]/D   0.6114   1.7799 f  -1.1685 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[5]/D   0.6114   1.7799 f  -1.1685 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_shift_reg[4]/D   0.6113   1.7799 f  -1.1685 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_shift_reg[5]/D   0.6113   1.7799 f  -1.1685 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_shift_reg[4]/D   0.6113   1.7798 f  -1.1685 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_shift_reg[5]/D   0.6113   1.7798 f  -1.1685 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[7]/D   0.6115   1.7799 f  -1.1684 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[9]/D   0.6118   1.7799 f  -1.1681 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[16]/D   0.6118   1.7799 f  -1.1681 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[17]/D   0.6118   1.7799 f  -1.1681 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[0]/D   0.6118   1.7799 f  -1.1681 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[10]/D   0.6119   1.7799 f  -1.1680 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[11]/D   0.6119   1.7799 f  -1.1680 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[12]/D   0.6119   1.7799 f  -1.1680 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[18]/D   0.6119   1.7799 f  -1.1680 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[19]/D   0.6119   1.7799 f  -1.1680 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[20]/D   0.6119   1.7799 f  -1.1680 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[21]/D   0.6119   1.7799 f  -1.1680 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[22]/D   0.6119   1.7799 f  -1.1680 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[23]/D   0.6119   1.7799 f  -1.1680 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[6]/D   0.6120   1.7799 f  -1.1679 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[24]/D   0.6120   1.7799 f  -1.1679 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[25]/D   0.6120   1.7799 f  -1.1679 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[26]/D   0.6120   1.7799 f  -1.1679 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[27]/D   0.6120   1.7799 f  -1.1679 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_shift_reg[0]/D   0.6120   1.7799 f  -1.1679 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[13]/D   0.6121   1.7799 f  -1.1678 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[1]/D   0.6121   1.7799 f  -1.1678 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_shift_reg[1]/D   0.6120   1.7799 f  -1.1678 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_shift_reg[1]/D   0.6120   1.7798 f  -1.1678 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_shift_reg[0]/D   0.6121   1.7798 f  -1.1678 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_algo_reg[0]/D   0.6113   1.7790 f  -1.1678 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_algo_reg[1]/D   0.6113   1.7790 f  -1.1678 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_algo_reg[0]/D   0.6113   1.7790 f  -1.1677 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_algo_reg[1]/D   0.6113   1.7790 f  -1.1677 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_truncate_reg[2]/D   0.6113   1.7773 f  -1.1660 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_truncate_reg[3]/D   0.6113   1.7773 f  -1.1660 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_truncate_reg[7]/D   0.6113   1.7773 f  -1.1660 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_truncate_reg[8]/D   0.6117   1.7773 f  -1.1656 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_truncate_reg[9]/D   0.6117   1.7773 f  -1.1656 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_truncate_reg[6]/D   0.6119   1.7773 f  -1.1654 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[2]/D   0.6113   1.7767 f  -1.1654 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_truncate_reg[1]/D   0.6120   1.7773 f  -1.1653 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_truncate_reg[4]/D   0.6121   1.7773 f  -1.1652 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_truncate_reg[0]/D   0.6121   1.7773 f  -1.1652 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_truncate_reg[5]/D   0.6121   1.7773 f  -1.1652 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_scale_reg[9]/D   0.6118   1.7767 f  -1.1649 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[8]/D   0.6120   1.7767 f  -1.1647 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[9]/D   0.6120   1.7767 f  -1.1647 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[10]/D   0.6120   1.7767 f  -1.1647 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[11]/D   0.6120   1.7767 f  -1.1647 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[12]/D   0.6120   1.7767 f  -1.1647 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[13]/D   0.6120   1.7767 f  -1.1647 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[14]/D   0.6120   1.7767 f  -1.1647 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_scale_reg[15]/D   0.6120   1.7767 f  -1.1647 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[2]/D   0.6260   1.7899 f  -1.1639 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_pvld_reg/D   0.6437   1.8074 r  -1.1637 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[63]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[0]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[1]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[2]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[3]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[4]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[5]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[6]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[7]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[8]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[9]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[10]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[11]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[12]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[13]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[14]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[15]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[16]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[17]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[18]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[19]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[20]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[21]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[22]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[23]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[27]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[29]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[31]/D   0.6261   1.7895 f  -1.1634 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data_reg[0]/D   0.6815   1.8443 r  -1.1628 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_cnt_reg[3]/D   0.6305   1.7911 f  -1.1606 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_shift_value_reg[6]/D   0.6113   1.7686 f  -1.1572 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_shift_value_reg[7]/D   0.6113   1.7686 f  -1.1572 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[2]/D   0.6358   1.7931 f  -1.1572 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_truncate_reg[4]/D   0.6104   1.7675 f  -1.1571 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_src_reg/D   0.6116   1.7686 f  -1.1570 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_shift_value_reg[0]/D   0.6117   1.7686 f  -1.1568 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_shift_value_reg[1]/D   0.6117   1.7686 f  -1.1568 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_shift_value_reg[0]/D   0.6117   1.7686 f  -1.1568 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_shift_value_reg[1]/D   0.6117   1.7686 f  -1.1568 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_shift_value_reg[2]/D   0.6118   1.7686 f  -1.1568 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_shift_value_reg[3]/D   0.6118   1.7686 f  -1.1568 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_shift_value_reg[4]/D   0.6118   1.7686 f  -1.1567 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_src_reg/D   0.6120   1.7686 f  -1.1566 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_shift_value_reg[4]/D   0.6120   1.7686 f  -1.1566 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_shift_value_reg[2]/D   0.6120   1.7686 f  -1.1566 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_shift_value_reg[3]/D   0.6120   1.7686 f  -1.1566 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_shift_value_reg[5]/D   0.6120   1.7686 f  -1.1566 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_mul_shift_value_reg[5]/D   0.6120   1.7686 f  -1.1565 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_shift_value_reg[6]/D   0.6121   1.7686 f  -1.1565 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_mul_shift_value_reg[7]/D   0.6121   1.7686 f  -1.1565 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_truncate_reg[2]/D   0.6113   1.7675 f  -1.1563 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_truncate_reg[3]/D   0.6113   1.7675 f  -1.1563 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_truncate_reg[7]/D   0.6113   1.7675 f  -1.1562 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_truncate_reg[8]/D   0.6117   1.7675 f  -1.1558 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_truncate_reg[9]/D   0.6117   1.7675 f  -1.1558 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_truncate_reg[5]/D   0.6119   1.7675 f  -1.1557 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_truncate_reg[6]/D   0.6119   1.7675 f  -1.1556 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_truncate_reg[0]/D   0.6120   1.7675 f  -1.1556 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_truncate_reg[1]/D   0.6120   1.7675 f  -1.1555 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/nan_to_zero_reg/D   0.6113   1.7664 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/winograd_reg/D   0.6113   1.7664 f  -1.1552 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/flying_mode_reg/D   0.6115   1.7664 f  -1.1549 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/batch_number_reg[0]/D   0.6117   1.7664 f  -1.1547 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/batch_number_reg[1]/D   0.6117   1.7664 f  -1.1547 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/batch_number_reg[4]/D   0.6118   1.7664 f  -1.1546 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/batch_number_reg[2]/D   0.6120   1.7664 f  -1.1544 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/batch_number_reg[3]/D   0.6120   1.7664 f  -1.1544 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/output_dst_reg/D   0.6120   1.7664 f  -1.1544 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[39]/D   0.6261   1.7793 f  -1.1532 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_shift_value_reg[6]/D   0.6113   1.7644 f  -1.1531 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_shift_value_reg[7]/D   0.6113   1.7644 f  -1.1531 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_src_reg/D   0.6116   1.7644 f  -1.1529 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_shift_value_reg[0]/D   0.6117   1.7644 f  -1.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_shift_value_reg[1]/D   0.6117   1.7644 f  -1.1527 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_shift_value_reg[4]/D   0.6118   1.7644 f  -1.1526 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_shift_value_reg[2]/D   0.6120   1.7644 f  -1.1525 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_shift_value_reg[3]/D   0.6120   1.7644 f  -1.1525 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_mul_shift_value_reg[5]/D   0.6120   1.7644 f  -1.1524 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[7]/D   0.6495   1.8016 r  -1.1521 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[9]/D   0.6495   1.8016 r  -1.1521 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[13]/D   0.6495   1.8016 r  -1.1521 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[14]/D   0.6495   1.8016 r  -1.1521 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[15]/D   0.6495   1.8016 r  -1.1521 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[2]/D   0.6113   1.7633 f  -1.1520 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[3]/D   0.6113   1.7633 f  -1.1520 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[14]/D   0.6113   1.7633 f  -1.1519 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[15]/D   0.6113   1.7633 f  -1.1519 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[4]/D   0.6114   1.7633 f  -1.1519 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[5]/D   0.6114   1.7633 f  -1.1519 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[7]/D   0.6115   1.7633 f  -1.1518 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[8]/D   0.6118   1.7633 f  -1.1515 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[9]/D   0.6118   1.7633 f  -1.1515 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[16]/D   0.6118   1.7633 f  -1.1514 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[17]/D   0.6118   1.7633 f  -1.1514 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[0]/D   0.6118   1.7633 f  -1.1514 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[10]/D   0.6119   1.7633 f  -1.1514 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[11]/D   0.6119   1.7633 f  -1.1514 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[18]/D   0.6119   1.7633 f  -1.1513 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[19]/D   0.6119   1.7633 f  -1.1513 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[20]/D   0.6119   1.7633 f  -1.1513 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[21]/D   0.6119   1.7633 f  -1.1513 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[22]/D   0.6119   1.7633 f  -1.1513 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[23]/D   0.6119   1.7633 f  -1.1513 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[6]/D   0.6120   1.7633 f  -1.1513 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[24]/D   0.6120   1.7633 f  -1.1513 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[25]/D   0.6120   1.7633 f  -1.1513 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[27]/D   0.6120   1.7633 f  -1.1513 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[13]/D   0.6121   1.7633 f  -1.1512 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[1]/D   0.6121   1.7633 f  -1.1512 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[16]/D   0.6510   1.8016 r  -1.1506 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[17]/D   0.6510   1.8016 r  -1.1506 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[18]/D   0.6510   1.8016 r  -1.1506 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[19]/D   0.6510   1.8016 r  -1.1506 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[20]/D   0.6510   1.8016 r  -1.1506 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[22]/D   0.6510   1.8016 r  -1.1506 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_d1_out_saturation_reg[24]/D   0.6510   1.8016 r  -1.1506 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[0]/D   0.6111   1.7609 f  -1.1498 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[0]/D   0.6111   1.7609 f  -1.1498 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[0]/D   0.6111   1.7609 f  -1.1498 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[0]/D   0.6111   1.7609 f  -1.1498 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[2]/D   0.6260   1.7757 f  -1.1497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[26]/D   0.6113   1.7609 f  -1.1496 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[26]/D   0.6113   1.7609 f  -1.1496 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[24]/D   0.6114   1.7609 f  -1.1495 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[28]/D   0.6114   1.7609 f  -1.1495 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[29]/D   0.6114   1.7609 f  -1.1495 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[30]/D   0.6114   1.7609 f  -1.1495 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[31]/D   0.6114   1.7609 f  -1.1495 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[6]/D   0.6114   1.7609 f  -1.1495 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[7]/D   0.6114   1.7609 f  -1.1495 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[8]/D   0.6114   1.7609 f  -1.1495 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[9]/D   0.6114   1.7609 f  -1.1495 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[10]/D   0.6114   1.7609 f  -1.1495 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[11]/D   0.6114   1.7609 f  -1.1495 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[12]/D   0.6114   1.7609 f  -1.1495 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[2]/D   0.6117   1.7609 f  -1.1492 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[4]/D   0.6117   1.7609 f  -1.1492 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[4]/D   0.6117   1.7609 f  -1.1492 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[13]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[14]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[27]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[29]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[30]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[31]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[13]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[14]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[27]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[29]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[30]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[31]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[24]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[28]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[29]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[30]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[31]/D   0.6119   1.7609 f  -1.1490 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[2]/D   0.6120   1.7609 f  -1.1489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[3]/D   0.6120   1.7609 f  -1.1489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[6]/D   0.6120   1.7609 f  -1.1489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[7]/D   0.6120   1.7609 f  -1.1489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[8]/D   0.6120   1.7609 f  -1.1489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[9]/D   0.6120   1.7609 f  -1.1489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[10]/D   0.6120   1.7609 f  -1.1489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[11]/D   0.6120   1.7609 f  -1.1489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[1]/D   0.6120   1.7609 f  -1.1489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[1]/D   0.6120   1.7609 f  -1.1489 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[2]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[4]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[2]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[4]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[6]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[7]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[8]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[9]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[10]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[11]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[12]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[6]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[7]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[8]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[9]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[10]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[11]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[3]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_low_reg[5]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[3]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_base_addr_high_reg[5]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[3]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_low_reg[5]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_base_addr_high_reg[5]/D   0.6121   1.7609 f  -1.1488 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_valid_reg/D   0.6315   1.7799 f  -1.1485 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_truncate_reg[4]/D   0.6104   1.7573 f  -1.1469 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_truncate_reg[2]/D   0.6113   1.7573 f  -1.1460 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_truncate_reg[3]/D   0.6113   1.7573 f  -1.1460 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_truncate_reg[2]/D   0.6113   1.7573 f  -1.1460 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_truncate_reg[3]/D   0.6113   1.7573 f  -1.1460 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_truncate_reg[5]/D   0.6119   1.7573 f  -1.1454 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_truncate_reg[0]/D   0.6120   1.7573 f  -1.1453 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_truncate_reg[1]/D   0.6120   1.7573 f  -1.1453 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_truncate_reg[1]/D   0.6120   1.7573 f  -1.1452 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_truncate_reg[4]/D   0.6121   1.7573 f  -1.1452 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_truncate_reg[0]/D   0.6121   1.7573 f  -1.1452 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_truncate_reg[5]/D   0.6121   1.7573 f  -1.1452 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_shift_value_reg[0]/D   0.6117   1.7565 f  -1.1447 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_shift_value_reg[1]/D   0.6117   1.7565 f  -1.1447 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_shift_value_reg[2]/D   0.6118   1.7565 f  -1.1447 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_shift_value_reg[3]/D   0.6118   1.7565 f  -1.1447 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_src_reg/D   0.6120   1.7565 f  -1.1445 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_shift_value_reg[4]/D   0.6120   1.7565 f  -1.1445 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_shift_value_reg[5]/D   0.6120   1.7565 f  -1.1445 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_shift_value_reg[6]/D   0.6121   1.7565 f  -1.1444 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_mul_shift_value_reg[7]/D   0.6121   1.7565 f  -1.1444 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[1]/D   0.6815   1.8258 r  -1.1444 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[2]/D   0.6815   1.8258 r  -1.1444 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[3]/D   0.6815   1.8258 r  -1.1444 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[4]/D   0.6815   1.8258 r  -1.1444 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[5]/D   0.6815   1.8258 r  -1.1444 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[21]/D   0.6815   1.8258 r  -1.1444 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[23]/D   0.6815   1.8258 r  -1.1444 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[25]/D   0.6815   1.8258 r  -1.1444 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[27]/D   0.6815   1.8258 r  -1.1444 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[30]/D   0.6815   1.8258 r  -1.1444 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[2]/D   0.6073   1.7502 f  -1.1429 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/nrdma_disable_reg/D   0.6057   1.7474 f  -1.1417 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/nrdma_disable_reg/D   0.6059   1.7474 f  -1.1415 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/out_precision_reg[0]/D   0.6113   1.7493 f  -1.1380 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/out_precision_reg[1]/D   0.6113   1.7493 f  -1.1380 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/out_precision_reg[0]/D   0.6113   1.7493 f  -1.1380 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/out_precision_reg[1]/D   0.6113   1.7493 f  -1.1380 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/perf_nan_inf_count_en_reg/D   0.6121   1.7500 f  -1.1379 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/perf_sat_en_reg/D   0.6121   1.7500 f  -1.1379 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/perf_nan_inf_count_en_reg/D   0.6121   1.7500 f  -1.1379 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/perf_sat_en_reg/D   0.6121   1.7500 f  -1.1379 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_pvld_reg/D   0.6137   1.7515 f  -1.1378 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/perf_lut_en_reg/D   0.6122   1.7500 f  -1.1377 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/perf_dma_en_reg/D   0.6123   1.7500 f  -1.1377 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/perf_lut_en_reg/D   0.6122   1.7500 f  -1.1377 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/perf_dma_en_reg/D   0.6123   1.7500 f  -1.1377 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/proc_precision_reg[0]/D   0.6120   1.7493 f  -1.1373 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/proc_precision_reg[1]/D   0.6120   1.7493 f  -1.1373 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/proc_precision_reg[1]/D   0.6120   1.7493 f  -1.1373 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/proc_precision_reg[0]/D   0.6121   1.7493 f  -1.1372 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[0]/D   0.6108   1.7475 f  -1.1366 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/nan_to_zero_reg/D   0.6113   1.7477 f  -1.1364 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/winograd_reg/D   0.6113   1.7477 f  -1.1364 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[0]/D   0.6111   1.7475 f  -1.1364 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[3]/D   0.6529   1.7892 r  -1.1363 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/flying_mode_reg/D   0.6115   1.7477 f  -1.1362 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[26]/D   0.6113   1.7475 f  -1.1362 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[26]/D   0.6113   1.7475 f  -1.1362 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[24]/D   0.6114   1.7475 f  -1.1361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[28]/D   0.6114   1.7475 f  -1.1361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[29]/D   0.6114   1.7475 f  -1.1361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[30]/D   0.6114   1.7475 f  -1.1361 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[31]/D   0.6114   1.7475 f  -1.1361 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/batch_number_reg[0]/D   0.6117   1.7477 f  -1.1359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/batch_number_reg[1]/D   0.6117   1.7477 f  -1.1359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/batch_number_reg[2]/D   0.6118   1.7477 f  -1.1359 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/batch_number_reg[3]/D   0.6118   1.7477 f  -1.1359 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[2]/D   0.6117   1.7475 f  -1.1358 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[4]/D   0.6117   1.7475 f  -1.1358 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/nrdma_data_mode_reg/D   0.6117   1.7475 f  -1.1358 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/batch_number_reg[4]/D   0.6120   1.7477 f  -1.1357 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/output_dst_reg/D   0.6120   1.7477 f  -1.1356 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[24]/D   0.6119   1.7475 f  -1.1356 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[28]/D   0.6119   1.7475 f  -1.1356 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[29]/D   0.6119   1.7475 f  -1.1356 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[30]/D   0.6119   1.7475 f  -1.1356 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[31]/D   0.6119   1.7475 f  -1.1356 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[6]/D   0.6120   1.7475 f  -1.1355 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[7]/D   0.6120   1.7475 f  -1.1355 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[8]/D   0.6120   1.7475 f  -1.1355 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[9]/D   0.6120   1.7475 f  -1.1355 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[10]/D   0.6120   1.7475 f  -1.1355 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[11]/D   0.6120   1.7475 f  -1.1355 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/nrdma_data_use_reg[1]/D   0.6120   1.7475 f  -1.1355 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[1]/D   0.6120   1.7475 f  -1.1355 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[1]/D   0.6120   1.7475 f  -1.1355 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/nrdma_data_use_reg[0]/D   0.6120   1.7475 f  -1.1355 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[2]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[4]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/nrdma_data_use_reg[1]/D   0.6120   1.7474 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[6]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[7]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[8]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[9]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[10]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[11]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/nrdma_data_use_reg[0]/D   0.6120   1.7474 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[3]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_batch_stride_reg[5]/D   0.6121   1.7475 f  -1.1354 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[3]/D   0.6121   1.7475 f  -1.1353 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_batch_stride_reg[5]/D   0.6121   1.7475 f  -1.1353 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/nrdma_data_size_reg/D   0.6121   1.7475 f  -1.1353 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/nrdma_ram_type_reg/D   0.6121   1.7475 f  -1.1353 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/nrdma_data_mode_reg/D   0.6121   1.7474 f  -1.1353 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/nrdma_data_size_reg/D   0.6121   1.7474 f  -1.1353 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/nrdma_ram_type_reg/D   0.6121   1.7474 f  -1.1353 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/brdma_disable_reg/D   0.6057   1.7375 f  -1.1319 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/brdma_disable_reg/D   0.6059   1.7375 f  -1.1316 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[0]/D   0.6175   1.7481 f  -1.1306 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[0]/D   0.6111   1.7414 f  -1.1303 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[15]/D   0.6113   1.7414 f  -1.1300 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[18]/D   0.6113   1.7414 f  -1.1300 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[20]/D   0.6113   1.7414 f  -1.1300 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[21]/D   0.6113   1.7414 f  -1.1300 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[13]/D   0.6114   1.7414 f  -1.1300 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[14]/D   0.6114   1.7414 f  -1.1300 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[16]/D   0.6114   1.7414 f  -1.1300 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[17]/D   0.6114   1.7414 f  -1.1300 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[22]/D   0.6119   1.7414 f  -1.1295 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[1]/D   0.6120   1.7414 f  -1.1294 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[2]/D   0.6121   1.7414 f  -1.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[4]/D   0.6121   1.7414 f  -1.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[6]/D   0.6121   1.7414 f  -1.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[7]/D   0.6121   1.7414 f  -1.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[8]/D   0.6121   1.7414 f  -1.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[9]/D   0.6121   1.7414 f  -1.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[10]/D   0.6121   1.7414 f  -1.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[11]/D   0.6121   1.7414 f  -1.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[12]/D   0.6121   1.7414 f  -1.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[3]/D   0.6121   1.7414 f  -1.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[5]/D   0.6121   1.7414 f  -1.1293 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/mul_layer_done_reg/D   0.6121   1.7404 f  -1.1282 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[0]/D   0.6099   1.7376 f  -1.1277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[1]/D   0.6175   1.7439 f  -1.1264 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[15]/D   0.6113   1.7376 f  -1.1263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[18]/D   0.6113   1.7376 f  -1.1263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[20]/D   0.6113   1.7376 f  -1.1263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[21]/D   0.6113   1.7376 f  -1.1263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[22]/D   0.6114   1.7376 f  -1.1263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[2]/D   0.6117   1.7376 f  -1.1260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[4]/D   0.6117   1.7376 f  -1.1260 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/brdma_data_mode_reg/D   0.6117   1.7375 f  -1.1258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/brdma_data_use_reg[1]/D   0.6117   1.7375 f  -1.1258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[13]/D   0.6119   1.7376 f  -1.1258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[14]/D   0.6119   1.7376 f  -1.1258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[16]/D   0.6119   1.7376 f  -1.1258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[17]/D   0.6119   1.7376 f  -1.1258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[19]/D   0.6119   1.7376 f  -1.1258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[23]/D   0.6119   1.7376 f  -1.1258 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[6]/D   0.6120   1.7376 f  -1.1257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[7]/D   0.6120   1.7376 f  -1.1257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[8]/D   0.6120   1.7376 f  -1.1257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[9]/D   0.6120   1.7376 f  -1.1257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[10]/D   0.6120   1.7376 f  -1.1257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[11]/D   0.6120   1.7376 f  -1.1257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[12]/D   0.6120   1.7376 f  -1.1257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[1]/D   0.6120   1.7376 f  -1.1257 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/brdma_data_use_reg[0]/D   0.6120   1.7376 f  -1.1256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/brdma_data_use_reg[0]/D   0.6120   1.7375 f  -1.1255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[3]/D   0.6121   1.7376 f  -1.1255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_batch_stride_reg[5]/D   0.6121   1.7376 f  -1.1255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/brdma_data_mode_reg/D   0.6121   1.7376 f  -1.1255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/brdma_data_use_reg[1]/D   0.6121   1.7376 f  -1.1255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/brdma_data_size_reg/D   0.6121   1.7376 f  -1.1255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/brdma_ram_type_reg/D   0.6121   1.7376 f  -1.1255 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/brdma_data_size_reg/D   0.6121   1.7375 f  -1.1254 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/brdma_ram_type_reg/D   0.6121   1.7375 f  -1.1254 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[0]/D   0.6261   1.7494 f  -1.1233 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[1]/D   0.6261   1.7494 f  -1.1233 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[2]/D   0.6261   1.7494 f  -1.1233 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[3]/D   0.6261   1.7494 f  -1.1233 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[4]/D   0.6261   1.7494 f  -1.1233 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[5]/D   0.6261   1.7494 f  -1.1233 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[6]/D   0.6261   1.7494 f  -1.1233 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[7]/D   0.6261   1.7494 f  -1.1233 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[8]/D   0.6261   1.7494 f  -1.1233 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[9]/D   0.6261   1.7494 f  -1.1233 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[10]/D   0.6261   1.7494 f  -1.1233 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[11]/D   0.6261   1.7494 f  -1.1233 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[29]/D   0.6261   1.7494 f  -1.1233 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[30]/D   0.6261   1.7494 f  -1.1233 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[31]/D   0.6261   1.7494 f  -1.1233 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[3]/D   0.6113   1.7346 f  -1.1233 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[14]/D   0.6113   1.7346 f  -1.1233 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[15]/D   0.6113   1.7346 f  -1.1233 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[4]/D   0.6114   1.7346 f  -1.1232 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[5]/D   0.6114   1.7346 f  -1.1232 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[7]/D   0.6115   1.7346 f  -1.1231 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[8]/D   0.6118   1.7346 f  -1.1228 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[16]/D   0.6118   1.7346 f  -1.1228 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[17]/D   0.6118   1.7346 f  -1.1228 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[0]/D   0.6118   1.7346 f  -1.1228 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[10]/D   0.6119   1.7346 f  -1.1228 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[11]/D   0.6119   1.7346 f  -1.1228 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[12]/D   0.6119   1.7346 f  -1.1228 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[18]/D   0.6119   1.7346 f  -1.1227 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[19]/D   0.6119   1.7346 f  -1.1227 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[20]/D   0.6119   1.7346 f  -1.1227 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[21]/D   0.6119   1.7346 f  -1.1227 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[22]/D   0.6119   1.7346 f  -1.1227 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[23]/D   0.6119   1.7346 f  -1.1227 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[6]/D   0.6120   1.7346 f  -1.1226 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[24]/D   0.6120   1.7346 f  -1.1226 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[25]/D   0.6120   1.7346 f  -1.1226 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[26]/D   0.6120   1.7346 f  -1.1226 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[27]/D   0.6120   1.7346 f  -1.1226 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[28]/D   0.6120   1.7346 f  -1.1226 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[13]/D   0.6121   1.7346 f  -1.1226 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[1]/D   0.6121   1.7346 f  -1.1226 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[26]/D   0.6113   1.7330 f  -1.1217 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[19]/D   0.6114   1.7330 f  -1.1217 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[23]/D   0.6114   1.7330 f  -1.1217 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[24]/D   0.6114   1.7330 f  -1.1217 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[25]/D   0.6114   1.7330 f  -1.1217 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[28]/D   0.6114   1.7330 f  -1.1217 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[29]/D   0.6114   1.7330 f  -1.1217 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[30]/D   0.6114   1.7330 f  -1.1217 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[31]/D   0.6114   1.7330 f  -1.1217 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[2]/D   0.6113   1.7329 f  -1.1216 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[3]/D   0.6113   1.7329 f  -1.1216 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[14]/D   0.6113   1.7329 f  -1.1216 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[15]/D   0.6113   1.7329 f  -1.1216 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[4]/D   0.6114   1.7329 f  -1.1216 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[5]/D   0.6114   1.7329 f  -1.1216 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[7]/D   0.6115   1.7329 f  -1.1214 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count_reg[2]/D   0.6282   1.7494 f  -1.1212 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[8]/D   0.6118   1.7329 f  -1.1211 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_batch_stride_reg[27]/D   0.6119   1.7330 f  -1.1211 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[0]/D   0.6118   1.7329 f  -1.1211 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[1]/D   0.6118   1.7329 f  -1.1211 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[0]/D   0.6118   1.7329 f  -1.1211 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[10]/D   0.6119   1.7329 f  -1.1211 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[11]/D   0.6119   1.7329 f  -1.1211 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[12]/D   0.6119   1.7329 f  -1.1211 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[2]/D   0.6119   1.7329 f  -1.1210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[3]/D   0.6119   1.7329 f  -1.1210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[4]/D   0.6119   1.7329 f  -1.1210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[5]/D   0.6119   1.7329 f  -1.1210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[6]/D   0.6119   1.7329 f  -1.1210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[7]/D   0.6119   1.7329 f  -1.1210 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[1]/D   0.6238   1.7448 f  -1.1210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[6]/D   0.6120   1.7329 f  -1.1210 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[8]/D   0.6120   1.7329 f  -1.1209 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[9]/D   0.6120   1.7329 f  -1.1209 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[10]/D   0.6120   1.7329 f  -1.1209 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[11]/D   0.6120   1.7329 f  -1.1209 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[13]/D   0.6121   1.7329 f  -1.1209 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[1]/D   0.6121   1.7329 f  -1.1209 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[0]/D   0.6108   1.7307 f  -1.1198 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/in_precision_reg[0]/D   0.6064   1.7261 f  -1.1197 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/proc_precision_reg[0]/D   0.6064   1.7261 f  -1.1197 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[0]/D   0.6108   1.7305 f  -1.1196 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[0]/D   0.6111   1.7307 f  -1.1196 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[0]/D   0.6111   1.7305 f  -1.1194 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/in_precision_reg[0]/D   0.6068   1.7261 f  -1.1193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/proc_precision_reg[0]/D   0.6068   1.7261 f  -1.1193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[6]/D   0.6114   1.7307 f  -1.1193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[7]/D   0.6114   1.7307 f  -1.1193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[8]/D   0.6114   1.7307 f  -1.1193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[9]/D   0.6114   1.7307 f  -1.1193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[10]/D   0.6114   1.7307 f  -1.1193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[11]/D   0.6114   1.7307 f  -1.1193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[12]/D   0.6114   1.7307 f  -1.1193 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[6]/D   0.6114   1.7305 f  -1.1191 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[7]/D   0.6114   1.7305 f  -1.1191 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[8]/D   0.6114   1.7305 f  -1.1191 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[9]/D   0.6114   1.7305 f  -1.1191 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[10]/D   0.6114   1.7305 f  -1.1191 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[11]/D   0.6114   1.7305 f  -1.1191 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[12]/D   0.6114   1.7305 f  -1.1191 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[2]/D   0.6117   1.7307 f  -1.1190 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[4]/D   0.6117   1.7307 f  -1.1190 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[2]/D   0.6117   1.7305 f  -1.1188 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[4]/D   0.6117   1.7305 f  -1.1188 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[1]/D   0.6120   1.7307 f  -1.1187 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[1]/D   0.6120   1.7307 f  -1.1187 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[2]/D   0.6121   1.7307 f  -1.1186 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[4]/D   0.6121   1.7307 f  -1.1186 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[6]/D   0.6121   1.7307 f  -1.1186 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[7]/D   0.6121   1.7307 f  -1.1186 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[8]/D   0.6121   1.7307 f  -1.1186 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[9]/D   0.6121   1.7307 f  -1.1186 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[10]/D   0.6121   1.7307 f  -1.1186 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[11]/D   0.6121   1.7307 f  -1.1186 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[12]/D   0.6121   1.7307 f  -1.1186 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[3]/D   0.6121   1.7307 f  -1.1186 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/height_reg[5]/D   0.6121   1.7307 f  -1.1186 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[3]/D   0.6121   1.7307 f  -1.1185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/height_reg[5]/D   0.6121   1.7307 f  -1.1185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[1]/D   0.6120   1.7305 f  -1.1185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[1]/D   0.6120   1.7305 f  -1.1185 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[2]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[4]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[6]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[7]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[8]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[9]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[10]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[11]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[12]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[3]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/channel_reg[5]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[3]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/channel_reg[5]/D   0.6121   1.7305 f  -1.1184 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[2]/D   0.6560   1.7728 r  -1.1168 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[0]/D   0.6099   1.7253 f  -1.1153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/flying_mode_reg/D   0.6108   1.7262 f  -1.1153 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/flying_mode_reg/D   0.6111   1.7262 f  -1.1151 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/batch_number_reg[0]/D   0.6120   1.7262 f  -1.1142 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/batch_number_reg[1]/D   0.6120   1.7262 f  -1.1142 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/batch_number_reg[2]/D   0.6120   1.7262 f  -1.1142 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/batch_number_reg[3]/D   0.6120   1.7262 f  -1.1142 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/batch_number_reg[4]/D   0.6120   1.7262 f  -1.1142 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/out_precision_reg[0]/D   0.6120   1.7262 f  -1.1142 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/out_precision_reg[1]/D   0.6120   1.7262 f  -1.1142 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/winograd_reg/D   0.6120   1.7262 f  -1.1142 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/winograd_reg/D   0.6120   1.7262 f  -1.1142 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/batch_number_reg[0]/D   0.6121   1.7262 f  -1.1141 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/batch_number_reg[1]/D   0.6121   1.7262 f  -1.1141 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/batch_number_reg[2]/D   0.6121   1.7262 f  -1.1141 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/batch_number_reg[3]/D   0.6121   1.7262 f  -1.1141 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/batch_number_reg[4]/D   0.6121   1.7262 f  -1.1141 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/out_precision_reg[0]/D   0.6121   1.7262 f  -1.1141 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/out_precision_reg[1]/D   0.6121   1.7262 f  -1.1141 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/in_precision_reg[1]/D   0.6121   1.7262 f  -1.1141 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/proc_precision_reg[1]/D   0.6121   1.7262 f  -1.1141 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/in_precision_reg[1]/D   0.6121   1.7262 f  -1.1140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/proc_precision_reg[1]/D   0.6121   1.7262 f  -1.1140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[15]/D   0.6113   1.7253 f  -1.1140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[18]/D   0.6113   1.7253 f  -1.1140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[20]/D   0.6113   1.7253 f  -1.1140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[21]/D   0.6113   1.7253 f  -1.1140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[26]/D   0.6113   1.7253 f  -1.1140 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[6]/D   0.6114   1.7253 f  -1.1139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[7]/D   0.6114   1.7253 f  -1.1139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[8]/D   0.6114   1.7253 f  -1.1139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[9]/D   0.6114   1.7253 f  -1.1139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[10]/D   0.6114   1.7253 f  -1.1139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[11]/D   0.6114   1.7253 f  -1.1139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[12]/D   0.6114   1.7253 f  -1.1139 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[2]/D   0.6117   1.7253 f  -1.1136 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[14]/D   0.6119   1.7253 f  -1.1134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[16]/D   0.6119   1.7253 f  -1.1134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[17]/D   0.6119   1.7253 f  -1.1134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[19]/D   0.6119   1.7253 f  -1.1134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[22]/D   0.6119   1.7253 f  -1.1134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[23]/D   0.6119   1.7253 f  -1.1134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[24]/D   0.6119   1.7253 f  -1.1134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[25]/D   0.6119   1.7253 f  -1.1134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[27]/D   0.6119   1.7253 f  -1.1134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[29]/D   0.6119   1.7253 f  -1.1134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[30]/D   0.6119   1.7253 f  -1.1134 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[31]/D   0.6119   1.7253 f  -1.1134 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[16]/D   0.6118   1.7251 f  -1.1133 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[19]/D   0.6119   1.7251 f  -1.1132 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[20]/D   0.6119   1.7251 f  -1.1132 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[21]/D   0.6119   1.7251 f  -1.1132 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[22]/D   0.6119   1.7251 f  -1.1132 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_surface_stride_reg[23]/D   0.6119   1.7251 f  -1.1132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[2]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[7]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[11]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[24]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[25]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[26]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[27]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[28]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[29]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[30]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[31]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[32]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[33]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[34]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[35]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[57]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[59]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[0]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[1]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[2]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[3]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[4]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[5]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[6]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[7]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[8]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[9]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[10]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[11]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[14]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[15]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[16]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[17]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[18]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[19]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[20]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[21]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[22]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[23]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[24]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[25]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[26]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[27]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[28]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[29]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[30]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[31]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[32]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[33]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[34]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[35]/D   0.6261   1.7342 f  -1.1081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_busy_int_reg/D   0.6042   1.7122 f  -1.1080 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[0]/D   0.6261   1.7331 f  -1.1070 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[1]/D   0.6261   1.7331 f  -1.1070 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[4]/D   0.6261   1.7331 f  -1.1070 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[6]/D   0.6261   1.7331 f  -1.1070 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[20]/D   0.6261   1.7331 f  -1.1070 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[21]/D   0.6261   1.7331 f  -1.1070 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[22]/D   0.6261   1.7331 f  -1.1070 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[23]/D   0.6261   1.7331 f  -1.1070 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[24]/D   0.6261   1.7331 f  -1.1070 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[25]/D   0.6261   1.7331 f  -1.1070 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[26]/D   0.6261   1.7331 f  -1.1070 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[27]/D   0.6261   1.7331 f  -1.1070 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[29]/D   0.6261   1.7331 f  -1.1070 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[30]/D   0.6261   1.7331 f  -1.1070 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[31]/D   0.6261   1.7331 f  -1.1070 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[19]/D   0.6119   1.7162 f  -1.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[20]/D   0.6119   1.7162 f  -1.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[21]/D   0.6119   1.7162 f  -1.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[22]/D   0.6119   1.7162 f  -1.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[23]/D   0.6119   1.7162 f  -1.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[18]/D   0.6119   1.7162 f  -1.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[19]/D   0.6119   1.7162 f  -1.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[20]/D   0.6119   1.7162 f  -1.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[21]/D   0.6119   1.7162 f  -1.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[22]/D   0.6119   1.7162 f  -1.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_line_stride_reg[23]/D   0.6119   1.7162 f  -1.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[17]/D   0.6118   1.7161 f  -1.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_line_stride_reg[25]/D   0.6120   1.7162 f  -1.1043 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[18]/D   0.6119   1.7161 f  -1.1042 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[19]/D   0.6119   1.7161 f  -1.1042 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[20]/D   0.6119   1.7161 f  -1.1042 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[22]/D   0.6119   1.7161 f  -1.1042 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_end_reg[23]/D   0.6119   1.7161 f  -1.1042 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[18]/D   0.6119   1.7153 f  -1.1034 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[19]/D   0.6119   1.7153 f  -1.1034 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[20]/D   0.6119   1.7153 f  -1.1034 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[21]/D   0.6119   1.7153 f  -1.1034 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[22]/D   0.6119   1.7153 f  -1.1034 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_surface_stride_reg[23]/D   0.6119   1.7153 f  -1.1034 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[0]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[1]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[4]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[5]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[8]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[9]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[36]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[37]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[38]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[39]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[40]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[41]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[42]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[43]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[44]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[45]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[46]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[47]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[48]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[49]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[50]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[51]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[52]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[53]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[54]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[55]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[56]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[60]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[61]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[62]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[63]/D   0.6261   1.7280 f  -1.1019 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_select_reg[6]/D   0.6113   1.7123 f  -1.1010 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_select_reg[7]/D   0.6113   1.7123 f  -1.1010 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_offset_reg[4]/D   0.6114   1.7123 f  -1.1009 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_offset_reg[5]/D   0.6114   1.7123 f  -1.1009 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_offset_reg[7]/D   0.6115   1.7123 f  -1.1008 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_select_reg[0]/D   0.6118   1.7123 f  -1.1005 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[0]/D   0.6118   1.7123 f  -1.1005 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[1]/D   0.6118   1.7123 f  -1.1005 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_select_reg[2]/D   0.6119   1.7123 f  -1.1004 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_select_reg[3]/D   0.6119   1.7123 f  -1.1004 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_select_reg[4]/D   0.6119   1.7123 f  -1.1004 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[2]/D   0.6119   1.7123 f  -1.1003 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[3]/D   0.6119   1.7123 f  -1.1003 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[4]/D   0.6119   1.7123 f  -1.1003 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[5]/D   0.6119   1.7123 f  -1.1003 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[6]/D   0.6119   1.7123 f  -1.1003 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_index_select_reg[7]/D   0.6119   1.7123 f  -1.1003 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_select_reg[5]/D   0.6121   1.7123 f  -1.1002 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[3]/D   0.6261   1.7256 f  -1.0995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[6]/D   0.6261   1.7256 f  -1.0995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[10]/D   0.6261   1.7256 f  -1.0995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[12]/D   0.6261   1.7256 f  -1.0995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[13]/D   0.6261   1.7256 f  -1.0995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[14]/D   0.6261   1.7256 f  -1.0995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[15]/D   0.6261   1.7256 f  -1.0995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[16]/D   0.6261   1.7256 f  -1.0995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[17]/D   0.6261   1.7256 f  -1.0995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[18]/D   0.6261   1.7256 f  -1.0995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[19]/D   0.6261   1.7256 f  -1.0995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[20]/D   0.6261   1.7256 f  -1.0995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[21]/D   0.6261   1.7256 f  -1.0995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[22]/D   0.6261   1.7256 f  -1.0995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[23]/D   0.6261   1.7256 f  -1.0995 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0_reg[58]/D   0.6261   1.7256 f  -1.0995 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_pd_reg[0]/D   0.6407   1.7387 f  -1.0980 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[12]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[13]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[36]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[37]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[38]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[39]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[40]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[41]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[42]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[43]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[44]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[45]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[46]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[47]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[48]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[49]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[50]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[51]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[52]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[53]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[54]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[55]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[56]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[57]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[58]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[59]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[60]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[61]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[62]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2_reg[63]/D   0.6261   1.7237 f  -1.0976 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/reg2dp_d0_op_en_reg/D   0.6302   1.7259 f  -1.0957 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[1]/D   0.6434   1.7379 r  -1.0945 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/spt_fifo_busy_int_reg/D   0.6249   1.7191 f  -1.0941 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[6]/D   0.6121   1.7041 f  -1.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[8]/D   0.6121   1.7041 f  -1.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[9]/D   0.6121   1.7041 f  -1.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[10]/D   0.6121   1.7041 f  -1.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[11]/D   0.6121   1.7041 f  -1.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_line_stride_reg[12]/D   0.6121   1.7041 f  -1.0920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_vld_reg/D   0.6601   1.7478 r  -1.0876 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_cnt_reg[1]/D   0.6450   1.7324 r  -1.0875 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_bypass_reg/D   0.6068   1.6942 f  -1.0875 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_bypass_reg/D   0.6068   1.6942 f  -1.0874 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[15]/D   0.6220   1.7090 f  -1.0870 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[14]/D   0.6113   1.6980 f  -1.0866 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_offset_reg[15]/D   0.6113   1.6980 f  -1.0866 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data_reg[0]/D   0.6261   1.7109 f  -1.0848 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[0]/D   0.6107   1.6955 f  -1.0847 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[0]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[1]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[2]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[3]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[4]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[5]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[6]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[7]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[8]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[9]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[10]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[11]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[12]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[13]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[14]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[15]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[16]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[17]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[18]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[19]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[20]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[21]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[22]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[23]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[24]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[25]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[26]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[27]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[28]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[29]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[30]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[31]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[32]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[33]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[34]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[35]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[36]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[37]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[38]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[39]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[40]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[41]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[42]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[43]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[44]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[45]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[46]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[47]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[48]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[49]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[50]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[51]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[52]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[53]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[54]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[55]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[56]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[57]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[58]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[59]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[60]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[61]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[62]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1_reg[63]/D   0.6261   1.7098 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_pd_reg[1]/D   0.6405   1.7242 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_pd_reg[2]/D   0.6405   1.7242 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_pd_reg[3]/D   0.6405   1.7242 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_pd_reg[4]/D   0.6405   1.7242 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_pd_reg[5]/D   0.6405   1.7242 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_pd_reg[6]/D   0.6405   1.7242 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_pd_reg[7]/D   0.6405   1.7242 f  -1.0837 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[0]/D   0.6119   1.6955 f  -1.0835 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[11]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[11]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[2]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[3]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[4]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[5]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[6]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[7]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[8]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[9]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[10]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[12]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[2]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[3]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[4]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[5]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[6]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[7]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[8]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[9]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[10]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[12]/D   0.6122   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/width_reg[1]/D   0.6123   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/width_reg[1]/D   0.6123   1.6955 f  -1.0832 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_src_reg/D   0.6120   1.6942 f  -1.0823 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_src_reg/D   0.6121   1.6942 f  -1.0821 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/final_out_prdy_reg/D   0.6636   1.7447 r  -1.0811 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_cnt_reg[1]/D   0.6302   1.7111 f  -1.0809 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[9]/D   0.6254   1.7046 f  -1.0792 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[13]/D   0.6119   1.6908 f  -1.0789 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[14]/D   0.6119   1.6908 f  -1.0789 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[27]/D   0.6119   1.6908 f  -1.0789 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[29]/D   0.6119   1.6908 f  -1.0789 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[31]/D   0.6119   1.6908 f  -1.0789 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[2]/D   0.6117   1.6905 f  -1.0788 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_surface_stride_reg[2]/D   0.6121   1.6908 f  -1.0787 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[13]/D   0.6119   1.6906 f  -1.0787 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[27]/D   0.6119   1.6906 f  -1.0787 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[30]/D   0.6119   1.6906 f  -1.0787 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[13]/D   0.6119   1.6905 f  -1.0786 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[27]/D   0.6119   1.6905 f  -1.0786 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[30]/D   0.6119   1.6905 f  -1.0786 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[2]/D   0.6121   1.6906 f  -1.0785 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[4]/D   0.6121   1.6906 f  -1.0785 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_line_stride_reg[12]/D   0.6121   1.6906 f  -1.0785 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[3]/D   0.6121   1.6905 f  -1.0784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_line_stride_reg[5]/D   0.6121   1.6905 f  -1.0784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[1]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[3]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[4]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[6]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[7]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[10]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[13]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[14]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[18]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[19]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[24]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[28]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[30]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[31]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[33]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[35]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[36]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[37]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[38]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[39]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[40]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[41]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[42]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[43]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[44]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[45]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[46]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[47]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[62]/D   0.6383   1.7104 f  -1.0721 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_bypass_reg/D   0.6068   1.6744 f  -1.0677 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[0]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[2]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[5]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[8]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[9]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[11]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[16]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[20]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[25]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[26]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[27]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[29]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[32]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[34]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[48]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[49]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[50]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[51]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[52]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[53]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[54]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[55]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[56]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[57]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[58]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[59]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[61]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[63]/D   0.6383   1.7059 f  -1.0676 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/reg2dp_d1_op_en_reg/D   0.6298   1.6949 f  -1.0652 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_cnt_reg[0]/D   0.6156   1.6800 f  -1.0644 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_src_reg/D   0.6121   1.6745 f  -1.0624 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_bypass_reg/D   0.6068   1.6683 f  -1.0615 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_ram_type_reg/D   0.6246   1.6862 f  -1.0615 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_ram_type_reg/D   0.6246   1.6861 f  -1.0615 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/pack_cnt_reg[0]/D   0.6177   1.6753 f  -1.0576 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_src_reg/D   0.6120   1.6683 f  -1.0563 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_busy_int_reg/D   0.6253   1.6810 f  -1.0557 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_busy_int_reg/D   0.6253   1.6810 f  -1.0557 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[0]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[3]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[4]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[5]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[6]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[7]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[8]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[9]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[10]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[11]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[12]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[13]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[14]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[15]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[16]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[17]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[18]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[20]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[21]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[23]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[25]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[26]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[28]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[29]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[30]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[31]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[32]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[33]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[34]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[35]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[36]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[37]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[38]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3_reg[39]/D   0.6261   1.6796 f  -1.0535 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[1]/D   0.6380   1.6907 f  -1.0527 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/mrdma_rd_stall_cnt_cen_reg/D   0.6123   1.6644 f  -1.0521 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[50]/D   0.6771   1.7282 r  -1.0511 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[51]/D   0.6771   1.7282 r  -1.0511 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[0]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[1]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[2]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[3]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[4]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[5]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[6]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[7]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[9]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[10]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[11]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[36]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[37]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[38]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[39]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[40]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[41]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[42]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[43]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[44]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[45]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[46]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[47]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[61]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[63]/D   0.6771   1.7281 r  -1.0510 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[0]/D   0.6383   1.6893 f  -1.0509 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[8]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[12]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[13]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[14]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[16]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[17]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[18]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[19]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[20]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[21]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[22]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[23]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[24]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[25]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[26]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[27]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[28]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[29]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[30]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[31]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[32]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[33]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[34]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[35]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[48]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[49]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[60]/D   0.6383   1.6886 f  -1.0503 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[13]/D   0.6411   1.6895 f  -1.0483 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[14]/D   0.6411   1.6895 f  -1.0483 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[16]/D   0.6411   1.6895 f  -1.0483 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[17]/D   0.6411   1.6895 f  -1.0483 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[19]/D   0.6411   1.6895 f  -1.0483 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[20]/D   0.6411   1.6895 f  -1.0483 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[22]/D   0.6411   1.6895 f  -1.0483 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[24]/D   0.6411   1.6895 f  -1.0483 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[26]/D   0.6411   1.6895 f  -1.0483 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[28]/D   0.6411   1.6895 f  -1.0483 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[29]/D   0.6411   1.6895 f  -1.0483 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[31]/D   0.6411   1.6895 f  -1.0483 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[12]/D   0.6383   1.6866 f  -1.0483 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[17]/D   0.6383   1.6866 f  -1.0483 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[21]/D   0.6383   1.6866 f  -1.0483 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[22]/D   0.6383   1.6866 f  -1.0483 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[60]/D   0.6383   1.6866 f  -1.0483 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[23]/D   0.6383   1.6864 f  -1.0481 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/bn_mul_in_en_reg/D   0.6256   1.6717 f  -1.0462 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[13]/D   0.6119   1.6535 f  -1.0416 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[27]/D   0.6119   1.6535 f  -1.0416 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[30]/D   0.6119   1.6535 f  -1.0416 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[31]/D   0.6119   1.6535 f  -1.0416 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[14]/D   0.6119   1.6535 f  -1.0416 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[28]/D   0.6119   1.6535 f  -1.0416 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[30]/D   0.6119   1.6535 f  -1.0416 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[3]/D   0.6256   1.6671 f  -1.0415 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[2]/D   0.6121   1.6535 f  -1.0414 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[4]/D   0.6121   1.6535 f  -1.0414 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_line_stride_reg[12]/D   0.6121   1.6535 f  -1.0414 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[3]/D   0.6121   1.6535 f  -1.0413 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_line_stride_reg[5]/D   0.6121   1.6535 f  -1.0413 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[11]/D   0.6123   1.6527 f  -1.0404 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_size_reg[12]/D   0.6123   1.6527 f  -1.0404 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/bn_alu_in_en_reg/D   0.6256   1.6627 f  -1.0371 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/bs_alu_in_en_reg/D   0.6256   1.6627 f  -1.0371 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[0]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[1]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[2]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[3]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[4]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[5]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[6]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[7]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[15]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[23]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[31]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[8]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[9]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[10]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[11]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[12]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[13]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[14]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[16]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[17]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[18]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[19]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[20]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[21]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[22]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[24]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[25]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[26]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[27]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[28]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[29]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[30]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[32]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[33]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[34]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[35]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[36]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[37]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[38]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[39]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[40]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[41]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[42]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[43]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[44]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[45]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[46]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[47]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[48]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[49]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[50]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[51]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[52]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[53]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[54]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[55]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[56]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[57]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[58]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[59]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[60]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[61]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[62]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pd_reg[63]/D   0.6383   1.6728 f  -1.0344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/out_rdy_reg/D   0.6153   1.6488 f  -1.0334 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_valid_reg/D   0.6618   1.6952 r  -1.0334 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/alu_sync_prdy_reg/D   0.6190   1.6475 f  -1.0285 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_adr_reg[1]/D   0.6255   1.6540 f  -1.0285 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_adr_reg[2]/D   0.6255   1.6540 f  -1.0285 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_adr_reg[3]/D   0.6255   1.6540 f  -1.0285 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_adr_reg[4]/D   0.6255   1.6540 f  -1.0285 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_adr_reg[5]/D   0.6255   1.6540 f  -1.0285 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_adr_reg[6]/D   0.6255   1.6540 f  -1.0285 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_adr_reg[7]/D   0.6255   1.6540 f  -1.0285 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[1]/D   0.6255   1.6528 f  -1.0272 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[2]/D   0.6255   1.6528 f  -1.0272 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[3]/D   0.6255   1.6528 f  -1.0272 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[4]/D   0.6255   1.6528 f  -1.0272 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[5]/D   0.6255   1.6528 f  -1.0272 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[6]/D   0.6255   1.6528 f  -1.0272 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[7]/D   0.6255   1.6528 f  -1.0272 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pd_reg[15]/D   0.6383   1.6646 f  -1.0263 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count_reg[6]/D   0.6278   1.6534 f  -1.0256 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[1]/D   0.6256   1.6497 f  -1.0241 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_cnt_reg[2]/D   0.6560   1.6789 r  -1.0229 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/erdma_disable_reg/D   0.6048   1.6268 f  -1.0220 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/erdma_disable_reg/D   0.6057   1.6268 f  -1.0211 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[2]/D   0.6305   1.6504 f  -1.0199 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[3]/D   0.6305   1.6504 f  -1.0199 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[4]/D   0.6305   1.6504 f  -1.0199 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[5]/D   0.6305   1.6504 f  -1.0199 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[6]/D   0.6305   1.6504 f  -1.0199 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/bs_mul_in_en_reg/D   0.6256   1.6432 f  -1.0177 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/erdma_data_mode_reg/D   0.6117   1.6268 f  -1.0151 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/erdma_data_use_reg[1]/D   0.6117   1.6268 f  -1.0151 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/erdma_data_use_reg[0]/D   0.6120   1.6268 f  -1.0148 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/erdma_data_use_reg[0]/D   0.6120   1.6268 f  -1.0148 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/erdma_data_mode_reg/D   0.6121   1.6268 f  -1.0147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/erdma_data_use_reg[1]/D   0.6121   1.6268 f  -1.0147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/erdma_data_size_reg/D   0.6121   1.6268 f  -1.0147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/erdma_ram_type_reg/D   0.6121   1.6268 f  -1.0147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/erdma_data_size_reg/D   0.6121   1.6268 f  -1.0147 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/erdma_ram_type_reg/D   0.6121   1.6268 f  -1.0147 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[4]/D   0.6104   1.6228 f  -1.0124 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[2]/D   0.6113   1.6234 f  -1.0121 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[3]/D   0.6113   1.6234 f  -1.0121 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[5]/D   0.6113   1.6234 f  -1.0120 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[7]/D   0.6115   1.6234 f  -1.0119 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[8]/D   0.6117   1.6234 f  -1.0116 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[9]/D   0.6117   1.6234 f  -1.0116 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[2]/D   0.6113   1.6228 f  -1.0116 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[3]/D   0.6113   1.6228 f  -1.0116 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[12]/D   0.6118   1.6234 f  -1.0116 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[5]/D   0.6113   1.6228 f  -1.0115 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[6]/D   0.6119   1.6234 f  -1.0114 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[10]/D   0.6120   1.6234 f  -1.0114 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[11]/D   0.6120   1.6234 f  -1.0114 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[7]/D   0.6115   1.6228 f  -1.0114 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[1]/D   0.6120   1.6234 f  -1.0113 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[4]/D   0.6121   1.6234 f  -1.0113 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/width_reg[0]/D   0.6121   1.6234 f  -1.0113 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[2]/D   0.6113   1.6224 f  -1.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[3]/D   0.6113   1.6224 f  -1.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[8]/D   0.6117   1.6228 f  -1.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[9]/D   0.6117   1.6228 f  -1.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[10]/D   0.6118   1.6228 f  -1.0110 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[11]/D   0.6118   1.6228 f  -1.0110 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[4]/D   0.6114   1.6224 f  -1.0110 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[5]/D   0.6114   1.6224 f  -1.0110 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[6]/D   0.6119   1.6228 f  -1.0109 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[7]/D   0.6115   1.6224 f  -1.0109 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[0]/D   0.6120   1.6228 f  -1.0109 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[12]/D   0.6120   1.6228 f  -1.0108 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/width_reg[1]/D   0.6120   1.6228 f  -1.0108 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[8]/D   0.6118   1.6224 f  -1.0106 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[9]/D   0.6118   1.6224 f  -1.0106 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_access_type_reg/D   0.6118   1.6224 f  -1.0106 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_table_id_reg/D   0.6118   1.6224 f  -1.0106 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[0]/D   0.6118   1.6224 f  -1.0106 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[6]/D   0.6120   1.6224 f  -1.0104 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[1]/D   0.6121   1.6224 f  -1.0103 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_vld_reg/D   0.6269   1.6371 f  -1.0102 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[4]/D   0.6117   1.6202 f  -1.0085 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[13]/D   0.6119   1.6202 f  -1.0083 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[28]/D   0.6119   1.6202 f  -1.0083 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[30]/D   0.6119   1.6202 f  -1.0083 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[28]/D   0.6119   1.6202 f  -1.0083 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[29]/D   0.6119   1.6202 f  -1.0083 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[30]/D   0.6119   1.6202 f  -1.0083 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[2]/D   0.6121   1.6202 f  -1.0081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[4]/D   0.6121   1.6202 f  -1.0081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bs_surface_stride_reg[12]/D   0.6121   1.6202 f  -1.0081 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[3]/D   0.6121   1.6202 f  -1.0080 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bs_surface_stride_reg[5]/D   0.6121   1.6202 f  -1.0080 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[0]/D   0.6261   1.6328 f  -1.0067 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[5]/D   0.6261   1.6328 f  -1.0067 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/reg2dp_d0_op_en_reg/D   0.6299   1.6319 f  -1.0019 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_shift_reg[2]/D   0.6113   1.6120 f  -1.0007 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_shift_reg[3]/D   0.6113   1.6120 f  -1.0007 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_shift_reg[0]/D   0.6114   1.6120 f  -1.0007 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_shift_reg[4]/D   0.6114   1.6120 f  -1.0007 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_shift_reg[2]/D   0.6115   1.6120 f  -1.0005 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_shift_reg[3]/D   0.6118   1.6120 f  -1.0003 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_shift_reg[4]/D   0.6118   1.6120 f  -1.0003 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_shift_reg[0]/D   0.6118   1.6120 f  -1.0002 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_oflow_shift_reg[1]/D   0.6120   1.6120 f  -1.0001 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_slope_uflow_shift_reg[1]/D   0.6121   1.6120 f  -1.0000 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_shift_reg[2]/D   0.6113   1.6095 f  -0.9982 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_shift_reg[3]/D   0.6113   1.6095 f  -0.9982 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_shift_reg[0]/D   0.6114   1.6095 f  -0.9981 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_shift_reg[4]/D   0.6114   1.6095 f  -0.9981 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_shift_reg[2]/D   0.6115   1.6095 f  -0.9980 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_shift_reg[3]/D   0.6118   1.6095 f  -0.9977 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_shift_reg[4]/D   0.6118   1.6095 f  -0.9977 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_shift_reg[0]/D   0.6118   1.6095 f  -0.9977 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_shift_reg[1]/D   0.6120   1.6095 f  -0.9975 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_shift_reg[1]/D   0.6121   1.6095 f  -0.9974 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[0]/D   0.6132   1.6068 f  -0.9936 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[0]/D   0.6099   1.6027 f  -0.9927 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_count_reg[7]/D   0.6278   1.6198 f  -0.9920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_count_reg[7]/D   0.6278   1.6198 f  -0.9920 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[15]/D   0.6113   1.6027 f  -0.9913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[18]/D   0.6113   1.6027 f  -0.9913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[20]/D   0.6113   1.6027 f  -0.9913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[21]/D   0.6113   1.6027 f  -0.9913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[26]/D   0.6113   1.6027 f  -0.9913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[22]/D   0.6114   1.6027 f  -0.9913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[27]/D   0.6114   1.6027 f  -0.9913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[0]/D   0.6111   1.6024 f  -0.9913 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[15]/D   0.6113   1.6024 f  -0.9911 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[18]/D   0.6113   1.6024 f  -0.9911 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[20]/D   0.6113   1.6024 f  -0.9911 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[21]/D   0.6113   1.6024 f  -0.9911 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[26]/D   0.6113   1.6024 f  -0.9911 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[13]/D   0.6114   1.6024 f  -0.9910 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[14]/D   0.6114   1.6024 f  -0.9910 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[16]/D   0.6114   1.6024 f  -0.9910 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[17]/D   0.6114   1.6024 f  -0.9910 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[19]/D   0.6114   1.6024 f  -0.9910 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[23]/D   0.6114   1.6024 f  -0.9910 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[24]/D   0.6114   1.6024 f  -0.9910 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[25]/D   0.6114   1.6024 f  -0.9910 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[28]/D   0.6114   1.6024 f  -0.9910 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[29]/D   0.6114   1.6024 f  -0.9910 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[30]/D   0.6114   1.6024 f  -0.9910 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[31]/D   0.6114   1.6024 f  -0.9910 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[2]/D   0.6117   1.6027 f  -0.9910 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[13]/D   0.6119   1.6027 f  -0.9908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[14]/D   0.6119   1.6027 f  -0.9908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[16]/D   0.6119   1.6027 f  -0.9908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[17]/D   0.6119   1.6027 f  -0.9908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[19]/D   0.6119   1.6027 f  -0.9908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[23]/D   0.6119   1.6027 f  -0.9908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[24]/D   0.6119   1.6027 f  -0.9908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[25]/D   0.6119   1.6027 f  -0.9908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[28]/D   0.6119   1.6027 f  -0.9908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[29]/D   0.6119   1.6027 f  -0.9908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[30]/D   0.6119   1.6027 f  -0.9908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[31]/D   0.6119   1.6027 f  -0.9908 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[4]/D   0.6120   1.6027 f  -0.9907 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[6]/D   0.6120   1.6027 f  -0.9907 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[7]/D   0.6120   1.6027 f  -0.9907 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[8]/D   0.6120   1.6027 f  -0.9907 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[9]/D   0.6120   1.6027 f  -0.9907 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[10]/D   0.6120   1.6027 f  -0.9907 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[11]/D   0.6120   1.6027 f  -0.9907 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[12]/D   0.6120   1.6027 f  -0.9907 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[1]/D   0.6120   1.6027 f  -0.9907 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[3]/D   0.6121   1.6027 f  -0.9905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/ew_base_addr_low_reg[5]/D   0.6121   1.6027 f  -0.9905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[22]/D   0.6119   1.6024 f  -0.9905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[27]/D   0.6119   1.6024 f  -0.9905 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[1]/D   0.6120   1.6024 f  -0.9904 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[2]/D   0.6121   1.6024 f  -0.9903 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[4]/D   0.6121   1.6024 f  -0.9903 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[6]/D   0.6121   1.6024 f  -0.9903 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[7]/D   0.6121   1.6024 f  -0.9903 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[8]/D   0.6121   1.6024 f  -0.9903 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[9]/D   0.6121   1.6024 f  -0.9903 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[10]/D   0.6121   1.6024 f  -0.9903 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[11]/D   0.6121   1.6024 f  -0.9903 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[12]/D   0.6121   1.6024 f  -0.9903 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[3]/D   0.6121   1.6024 f  -0.9903 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ew_base_addr_low_reg[5]/D   0.6121   1.6024 f  -0.9903 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[1]/D   0.6260   1.6144 f  -0.9884 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_cnt_reg[3]/D   0.6305   1.6122 f  -0.9816 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_valid_reg/D   0.6273   1.6090 f  -0.9816 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/pack_cnt_reg[0]/D   0.6177   1.5972 f  -0.9795 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[0]/D   0.6108   1.5873 f  -0.9764 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[15]/D   0.6113   1.5873 f  -0.9760 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[18]/D   0.6113   1.5873 f  -0.9760 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[20]/D   0.6113   1.5873 f  -0.9760 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[21]/D   0.6113   1.5873 f  -0.9760 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[26]/D   0.6113   1.5873 f  -0.9760 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[0]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[1]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[2]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[3]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[4]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[5]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[6]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[7]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[8]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[9]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[10]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[11]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[12]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[13]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[14]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[15]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[16]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[17]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[18]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[19]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[20]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[21]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[22]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[23]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[24]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[25]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[26]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[27]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[28]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[29]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[30]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur_reg[31]/D   0.6293   1.6052 f  -0.9759 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[13]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[14]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[16]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[17]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[19]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[22]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[23]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[24]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[25]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[27]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[28]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[29]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[30]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[31]/D   0.6119   1.5873 f  -0.9754 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[1]/D   0.6120   1.5873 f  -0.9753 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[2]/D   0.6121   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[4]/D   0.6121   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[6]/D   0.6121   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[7]/D   0.6121   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[8]/D   0.6121   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[9]/D   0.6121   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[10]/D   0.6121   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[11]/D   0.6121   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[12]/D   0.6121   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[3]/D   0.6121   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/bn_surface_stride_reg[5]/D   0.6121   1.5873 f  -0.9752 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[3]/D   0.6278   1.6015 f  -0.9737 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_ram_type_reg/D   0.6111   1.5845 f  -0.9734 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_ram_type_reg/D   0.6111   1.5845 f  -0.9734 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[52]/D   0.6383   1.6065 f  -0.9682 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[53]/D   0.6383   1.6065 f  -0.9682 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[54]/D   0.6383   1.6065 f  -0.9682 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[55]/D   0.6383   1.6065 f  -0.9682 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[56]/D   0.6383   1.6065 f  -0.9682 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[57]/D   0.6383   1.6065 f  -0.9682 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[58]/D   0.6383   1.6065 f  -0.9682 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[59]/D   0.6383   1.6065 f  -0.9682 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[62]/D   0.6383   1.6065 f  -0.9682 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_valid_reg/D   0.6274   1.5902 f  -0.9629 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/out_rdy_reg/D   0.6555   1.6175 r  -0.9620 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[8]/D   0.6254   1.5872 f  -0.9618 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[5]/D   0.6214   1.5810 f  -0.9596 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[6]/D   0.6214   1.5807 f  -0.9593 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_valid_reg/D   0.6288   1.5881 f  -0.9592 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_adr_reg[0]/D   0.6173   1.5761 f  -0.9588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[0]/D   0.6173   1.5749 f  -0.9576 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_valid_reg/D   0.6274   1.5817 f  -0.9543 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[1]/D   0.6238   1.5764 f  -0.9526 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_oflow_priority_reg/D   0.6114   1.5631 f  -0.9517 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_uflow_priority_reg/D   0.6114   1.5631 f  -0.9517 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_function_reg/D   0.6118   1.5631 f  -0.9513 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_hybrid_priority_reg/D   0.6120   1.5631 f  -0.9511 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/perf_dma_en_reg/D   0.6099   1.5600 f  -0.9501 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[3]/D   0.6113   1.5607 f  -0.9494 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[8]/D   0.6118   1.5607 f  -0.9489 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[28]/D   0.6120   1.5607 f  -0.9487 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[29]/D   0.6120   1.5607 f  -0.9487 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[30]/D   0.6120   1.5607 f  -0.9487 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_start_reg[31]/D   0.6120   1.5607 f  -0.9487 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/perf_dma_en_reg/D   0.6108   1.5596 f  -0.9487 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/perf_nan_inf_count_en_reg/D   0.6120   1.5600 f  -0.9481 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/perf_nan_inf_count_en_reg/D   0.6120   1.5596 f  -0.9476 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/spt_vld_reg/D   0.6596   1.6061 r  -0.9465 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[24]/D   0.6261   1.5703 f  -0.9443 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[25]/D   0.6261   1.5703 f  -0.9443 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[26]/D   0.6261   1.5703 f  -0.9443 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[28]/D   0.6261   1.5703 f  -0.9443 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data_reg[30]/D   0.6261   1.5703 f  -0.9443 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[0]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[1]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[2]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[3]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[4]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[5]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[6]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[7]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[8]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[9]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[10]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[11]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[15]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[16]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[17]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[18]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[19]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[20]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[21]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[22]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[23]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[24]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[25]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[26]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[27]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[28]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[29]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[30]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[31]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[32]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[33]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[34]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[35]/D   0.6383   1.5727 f  -0.9344 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[12]/D   0.6119   1.5442 f  -0.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count_reg[5]/D   0.6278   1.5601 f  -0.9323 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[26]/D   0.6120   1.5442 f  -0.9322 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[28]/D   0.6120   1.5442 f  -0.9322 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[29]/D   0.6120   1.5442 f  -0.9322 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[30]/D   0.6120   1.5442 f  -0.9322 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[31]/D   0.6120   1.5442 f  -0.9322 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_offset_reg[2]/D   0.6113   1.5366 f  -0.9253 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_offset_reg[3]/D   0.6113   1.5366 f  -0.9253 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_select_reg[1]/D   0.6118   1.5366 f  -0.9248 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_offset_reg[0]/D   0.6118   1.5366 f  -0.9248 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_offset_reg[6]/D   0.6120   1.5366 f  -0.9247 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_index_offset_reg[1]/D   0.6121   1.5366 f  -0.9246 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/layer_process_reg/D   0.6540   1.5768 r  -0.9228 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pd_reg[15]/D   0.6383   1.5566 f  -0.9183 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_consumer_reg/D   0.6490   1.5636 r  -0.9145 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[4]/D   0.6287   1.5432 f  -0.9145 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[36]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[37]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[38]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[39]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[40]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[41]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[42]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[43]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[44]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[45]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[46]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[47]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[48]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[49]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[50]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[51]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[52]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[53]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[54]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[55]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[56]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[57]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[58]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[59]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[60]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[61]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[62]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[63]/D   0.6383   1.5515 f  -0.9132 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[1]/D   0.6261   1.5303 f  -0.9042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[2]/D   0.6261   1.5303 f  -0.9042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[3]/D   0.6261   1.5303 f  -0.9042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[4]/D   0.6261   1.5303 f  -0.9042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[6]/D   0.6261   1.5303 f  -0.9042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd_reg[7]/D   0.6261   1.5303 f  -0.9042 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[12]/D   0.6383   1.5422 f  -0.9039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[13]/D   0.6383   1.5422 f  -0.9039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pd_reg[14]/D   0.6383   1.5422 f  -0.9039 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[0]/D   0.6380   1.5408 f  -0.9028 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_cnt_reg[1]/D   0.6302   1.5322 f  -0.9020 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[0]/D   0.6119   1.5139 f  -0.9020 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[2]/D   0.6113   1.5076 f  -0.8963 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[9]/D   0.6118   1.5076 f  -0.8958 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[29]/D   0.6120   1.5076 f  -0.8956 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[30]/D   0.6120   1.5076 f  -0.8956 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_end_reg[31]/D   0.6120   1.5076 f  -0.8956 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/producer_reg/D   0.6247   1.5194 f  -0.8948 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_uflow_scale_reg[9]/D   0.6118   1.5057 f  -0.8939 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[12]/D   0.6120   1.5057 f  -0.8937 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[13]/D   0.6120   1.5057 f  -0.8937 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[14]/D   0.6120   1.5057 f  -0.8937 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[15]/D   0.6120   1.5057 f  -0.8937 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[4]/D   0.6117   1.5033 f  -0.8917 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[13]/D   0.6119   1.5033 f  -0.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[28]/D   0.6119   1.5033 f  -0.8915 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[1]/D   0.6120   1.5033 f  -0.8914 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[3]/D   0.6121   1.5033 f  -0.8912 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/bn_surface_stride_reg[5]/D   0.6121   1.5033 f  -0.8912 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/mul_out_prdy_reg/D   0.6581   1.5479 r  -0.8898 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[1]/D   0.6681   1.5572 r  -0.8890 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_cnt_reg[2]/D   0.6283   1.5173 f  -0.8889 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[1]/D   0.6261   1.5146 f  -0.8885 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_valid_reg/D   0.6288   1.5150 f  -0.8861 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[0]/D   0.6437   1.5290 r  -0.8854 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/out_rdy_reg/D   0.6554   1.5267 r  -0.8713 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_valid_reg/D   0.6619   1.5322 r  -0.8702 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_mc_dma_rd_req_vld_reg/D   0.6238   1.4925 f  -0.8687 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_mc_dma_rd_req_vld_reg/D   0.6238   1.4913 f  -0.8675 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_count_reg[6]/D   0.6278   1.4944 f  -0.8666 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_count_reg[6]/D   0.6278   1.4944 f  -0.8666 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/alu_sync_prdy_reg/D   0.6193   1.4849 f  -0.8656 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/reg2dp_op_en_reg_reg[1]/D   0.6624   1.5279 r  -0.8656 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/reg2dp_op_en_reg_reg[2]/D   0.6624   1.5279 r  -0.8656 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/reg2dp_op_en_reg_reg[0]/D   0.6624   1.5279 r  -0.8656 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[0]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[1]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[2]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[3]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[4]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[5]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[6]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[7]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[8]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[9]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[10]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[11]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[12]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[13]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[14]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[15]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[16]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[17]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[18]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[19]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[20]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[21]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[22]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[23]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[24]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[25]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[27]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[28]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[29]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[30]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[31]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[32]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[33]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[34]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[35]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[36]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[37]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[38]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[39]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[40]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[41]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[42]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[43]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[44]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[45]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[46]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[47]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[48]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[49]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[50]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[51]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[52]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[53]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[54]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[55]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[57]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[58]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[59]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[60]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[61]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[62]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[63]/D   0.6261   1.4913 f  -0.8652 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data_reg[0]/D   0.6261   1.4905 f  -0.8644 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_count_reg[3]/D   0.6278   1.4860 f  -0.8582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_count_reg[3]/D   0.6278   1.4860 f  -0.8582 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/out_rdy_reg/D   0.6153   1.4710 f  -0.8556 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[12]/D   0.6261   1.4812 f  -0.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[13]/D   0.6261   1.4812 f  -0.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[14]/D   0.6261   1.4812 f  -0.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[15]/D   0.6261   1.4812 f  -0.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[16]/D   0.6261   1.4812 f  -0.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[17]/D   0.6261   1.4812 f  -0.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[18]/D   0.6261   1.4812 f  -0.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[19]/D   0.6261   1.4812 f  -0.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[20]/D   0.6261   1.4812 f  -0.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[21]/D   0.6261   1.4812 f  -0.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[22]/D   0.6261   1.4812 f  -0.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[23]/D   0.6261   1.4812 f  -0.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[24]/D   0.6261   1.4812 f  -0.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[25]/D   0.6261   1.4812 f  -0.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[26]/D   0.6261   1.4812 f  -0.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[27]/D   0.6261   1.4812 f  -0.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd_reg[28]/D   0.6261   1.4812 f  -0.8551 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/layer_process_reg/D   0.6540   1.5017 r  -0.8477 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/eg_done_reg/D   0.6554   1.5015 r  -0.8461 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/nrdma_done_pending_reg/D   0.6624   1.5074 r  -0.8450 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/mrdma_done_pending_reg/D   0.6624   1.5074 r  -0.8450 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/brdma_done_pending_reg/D   0.6624   1.5074 r  -0.8450 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/dat_rdy_reg/D   0.6586   1.5029 r  -0.8443 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[7]/D   0.6254   1.4698 f  -0.8443 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[4]/D   0.6261   1.4690 f  -0.8430 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[7]/D   0.6261   1.4690 f  -0.8430 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[9]/D   0.6261   1.4690 f  -0.8430 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[10]/D   0.6261   1.4690 f  -0.8430 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[13]/D   0.6261   1.4690 f  -0.8430 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[15]/D   0.6261   1.4690 f  -0.8430 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[16]/D   0.6261   1.4690 f  -0.8430 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[18]/D   0.6261   1.4690 f  -0.8430 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[19]/D   0.6261   1.4690 f  -0.8430 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[21]/D   0.6261   1.4690 f  -0.8430 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[23]/D   0.6261   1.4690 f  -0.8430 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[26]/D   0.6261   1.4690 f  -0.8430 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[28]/D   0.6261   1.4690 f  -0.8430 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[44]/D   0.6261   1.4690 f  -0.8430 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[3]/D   0.6261   1.4690 f  -0.8430 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[5]/D   0.6261   1.4661 f  -0.8400 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[6]/D   0.6261   1.4661 f  -0.8400 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[8]/D   0.6261   1.4661 f  -0.8400 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[11]/D   0.6261   1.4661 f  -0.8400 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[12]/D   0.6261   1.4661 f  -0.8400 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[14]/D   0.6261   1.4661 f  -0.8400 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[17]/D   0.6261   1.4661 f  -0.8400 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[20]/D   0.6261   1.4661 f  -0.8400 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[22]/D   0.6261   1.4661 f  -0.8400 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[24]/D   0.6261   1.4661 f  -0.8400 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[25]/D   0.6261   1.4661 f  -0.8400 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[27]/D   0.6261   1.4661 f  -0.8400 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[29]/D   0.6261   1.4661 f  -0.8400 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[30]/D   0.6261   1.4661 f  -0.8400 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[31]/D   0.6261   1.4661 f  -0.8400 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[43]/D   0.6261   1.4661 f  -0.8400 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[0]/D   0.6175   1.4476 f  -0.8301 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[1]/D   0.6254   1.4521 f  -0.8266 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[2]/D   0.6254   1.4521 f  -0.8266 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[3]/D   0.6254   1.4521 f  -0.8266 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[4]/D   0.6254   1.4521 f  -0.8266 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[5]/D   0.6254   1.4521 f  -0.8266 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/beat_count_reg[6]/D   0.6254   1.4521 f  -0.8266 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_valid_reg/D   0.6167   1.4346 f  -0.8179 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/mul_out_prdy_reg/D   0.6581   1.4748 r  -0.8167 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[0]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[1]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[2]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[3]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[4]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[5]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[6]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[7]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[8]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[9]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[10]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[11]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[12]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[13]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[14]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[15]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[16]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[17]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[18]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[19]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[20]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[21]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[22]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[23]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[24]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[25]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[26]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[27]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[28]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[29]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[30]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[31]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[32]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[33]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[34]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[35]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[36]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[37]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[38]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[39]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[40]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[41]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[42]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[43]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[44]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[45]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[46]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[47]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[48]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[49]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[50]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[51]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[52]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[53]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[54]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[55]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[56]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[57]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[58]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[59]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[60]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[61]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[62]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pd_reg[63]/D   0.6261   1.4306 f  -0.8045 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_cnt_reg[0]/D   0.6177   1.4217 f  -0.8040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[0]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[1]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[2]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[4]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[5]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[6]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[7]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[8]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[9]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[10]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[11]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[12]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[13]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[14]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[15]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[16]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[17]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[18]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[19]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[20]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[21]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[22]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[23]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[24]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[25]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[26]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[27]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[28]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[29]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[30]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[31]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[32]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[33]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[34]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[35]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[36]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[37]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[38]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[39]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[40]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[41]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[42]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[43]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[44]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[45]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[46]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[47]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[48]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[49]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[50]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[51]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[53]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[54]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[55]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[56]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[57]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[58]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[59]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[60]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[61]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[62]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[63]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_pd_reg[0]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_pd_reg[1]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_pd_reg[2]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_pd_reg[3]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_pd_reg[4]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_pd_reg[5]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_pd_reg[6]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_pd_reg[7]/D   0.6261   1.4300 f  -0.8039 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_valid_reg/D   0.6273   1.4300 f  -0.8027 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_valid_reg/D   0.6592   1.4583 r  -0.7991 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_valid_reg/D   0.6298   1.4180 f  -0.7882 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count_reg[4]/D   0.6216   1.4086 f  -0.7871 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_count_reg[4]/D   0.6287   1.4044 f  -0.7757 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_count_reg[4]/D   0.6287   1.4044 f  -0.7757 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[7]/D   0.6255   1.4011 f  -0.7756 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_adr_reg[7]/D   0.6255   1.4011 f  -0.7756 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[28]/D   0.6678   1.4428 r  -0.7750 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[30]/D   0.6678   1.4428 r  -0.7750 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[1]/D   0.6681   1.4428 r  -0.7747 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[2]/D   0.6681   1.4428 r  -0.7747 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[13]/D   0.6681   1.4428 r  -0.7747 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[14]/D   0.6681   1.4428 r  -0.7747 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[15]/D   0.6681   1.4428 r  -0.7747 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[16]/D   0.6681   1.4428 r  -0.7747 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[17]/D   0.6681   1.4428 r  -0.7747 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[18]/D   0.6681   1.4428 r  -0.7747 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[19]/D   0.6681   1.4428 r  -0.7747 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[20]/D   0.6681   1.4428 r  -0.7747 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[21]/D   0.6681   1.4428 r  -0.7747 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[22]/D   0.6681   1.4428 r  -0.7747 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[23]/D   0.6681   1.4428 r  -0.7747 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[24]/D   0.6681   1.4428 r  -0.7747 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[25]/D   0.6681   1.4428 r  -0.7747 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/rd_pushing_reg/D   0.5980   1.3683 f  -0.7703 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/rd_pushing_reg/D   0.5980   1.3671 f  -0.7691 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[0]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[1]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[2]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[3]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[4]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[5]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[6]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[7]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[8]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[9]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[10]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[11]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[12]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[13]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[14]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[15]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[16]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[17]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[18]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[19]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[20]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[21]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[22]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[23]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[24]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[25]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[26]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[27]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[28]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[29]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[30]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[31]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[32]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[33]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[34]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[35]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[36]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[37]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[38]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[39]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[40]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[41]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[42]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[43]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[44]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[45]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[46]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[47]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[48]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[49]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[50]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[51]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[52]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[53]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[54]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[55]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[56]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[57]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[59]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[60]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[62]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[63]/D   0.6261   1.3928 f  -0.7668 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pipe_skid_pfifo_wr_pvld_reg/D   0.6601   1.4225 r  -0.7624 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_count_reg[5]/D   0.6247   1.3844 f  -0.7598 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_count_reg[5]/D   0.6247   1.3844 f  -0.7598 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_mc_dma_rd_req_vld_reg/D   0.6244   1.3764 f  -0.7520 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_cnt_reg[3]/D   0.6305   1.3726 f  -0.7421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_vld_reg/D   0.6137   1.3553 f  -0.7416 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/wr_popping_reg/D   0.5990   1.3342 f  -0.7352 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_ready_flop_reg/D   0.6601   1.3796 r  -0.7196 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pipe_skid_pfifo_wr_pvld_reg/D   0.6287   1.3443 f  -0.7156 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_valid_reg/D   0.6273   1.3382 f  -0.7108 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/producer_reg/D   0.6094   1.3113 f  -0.7019 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[58]/D   0.6261   1.3269 f  -0.7008 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pd_reg[61]/D   0.6261   1.3269 f  -0.7008 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[0]/D   0.6681   1.3648 r  -0.6968 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[3]/D   0.6681   1.3648 r  -0.6968 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[4]/D   0.6681   1.3648 r  -0.6968 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[5]/D   0.6681   1.3648 r  -0.6968 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[6]/D   0.6681   1.3648 r  -0.6968 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[7]/D   0.6681   1.3648 r  -0.6968 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[8]/D   0.6681   1.3648 r  -0.6968 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[9]/D   0.6681   1.3648 r  -0.6968 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[10]/D   0.6681   1.3648 r  -0.6968 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[11]/D   0.6681   1.3648 r  -0.6968 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[12]/D   0.6681   1.3648 r  -0.6968 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[26]/D   0.6681   1.3648 r  -0.6968 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[4]/D   0.6261   1.3154 f  -0.6894 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[6]/D   0.6261   1.3154 f  -0.6894 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[8]/D   0.6261   1.3154 f  -0.6894 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[9]/D   0.6261   1.3154 f  -0.6894 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[10]/D   0.6261   1.3154 f  -0.6894 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[11]/D   0.6261   1.3154 f  -0.6894 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[12]/D   0.6261   1.3154 f  -0.6894 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[13]/D   0.6261   1.3154 f  -0.6894 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[14]/D   0.6261   1.3154 f  -0.6894 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[15]/D   0.6261   1.3154 f  -0.6894 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[16]/D   0.6261   1.3154 f  -0.6894 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[17]/D   0.6261   1.3154 f  -0.6894 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[18]/D   0.6261   1.3154 f  -0.6894 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[19]/D   0.6261   1.3154 f  -0.6894 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count_reg[1]/D   0.6214   1.3094 f  -0.6880 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pipe_skid_pfifo_wr_pvld_reg/D   0.6287   1.3112 f  -0.6826 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[6]/D   0.6191   1.3001 f  -0.6809 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[0]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[1]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[2]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[3]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[4]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[5]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[6]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[7]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[8]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[9]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[10]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[11]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[12]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[13]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[14]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[15]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[16]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[17]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[18]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[19]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[20]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[21]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[22]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[23]/D   0.6383   1.3169 f  -0.6786 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[5]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[7]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[8]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[12]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[13]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[15]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[16]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[19]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[20]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[22]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[23]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[25]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[26]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[29]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[30]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[31]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[32]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[33]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[34]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[35]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[36]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[37]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[38]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[39]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[41]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[43]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[44]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[49]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[50]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[51]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[63]/D   0.6261   1.2998 f  -0.6737 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[6]/D   0.6255   1.2949 f  -0.6694 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/r_nv_ram_rwsp_80x14/UJ_clk_jtag_Data_reg_r0/qd_reg/D   0.1123   0.7806 f  -0.6683 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/saturation_bits_reg[0]/D   0.6606   1.3235 r  -0.6629 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[0]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[6]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[9]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[10]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[11]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[14]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[17]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[18]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[21]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[24]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[27]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[28]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[40]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[42]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[45]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[46]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[47]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[48]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[52]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[53]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[54]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[55]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[56]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[57]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[58]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[59]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[60]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[61]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[62]/D   0.6261   1.2889 f  -0.6628 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[24]/D   0.6383   1.2985 f  -0.6602 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[25]/D   0.6383   1.2985 f  -0.6602 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[27]/D   0.6383   1.2985 f  -0.6602 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[28]/D   0.6383   1.2985 f  -0.6602 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/layer_process_reg/D   0.6540   1.3064 r  -0.6524 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[2]/D   0.6125   1.2638 f  -0.6513 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_valid_reg/D   0.6592   1.3089 r  -0.6497 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[6]/D   0.6255   1.2737 f  -0.6481 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_adr_reg[6]/D   0.6255   1.2737 f  -0.6481 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[26]/D   0.6383   1.2812 f  -0.6428 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[29]/D   0.6383   1.2812 f  -0.6428 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[30]/D   0.6383   1.2812 f  -0.6428 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[31]/D   0.6383   1.2812 f  -0.6428 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[33]/D   0.6383   1.2812 f  -0.6428 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/rd_pushing_reg/D   0.6044   1.2450 f  -0.6406 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_valid_reg/D   0.6273   1.2651 f  -0.6377 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[0]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[1]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[2]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[3]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[4]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[5]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[6]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[7]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[8]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[9]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[10]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[11]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[12]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[13]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[14]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[15]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[16]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[17]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[18]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[19]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[20]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[21]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[22]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[24]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[25]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[26]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[27]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[28]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[29]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[30]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[31]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[33]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[34]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[35]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[36]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[37]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[38]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[39]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[40]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[41]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[42]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[43]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[44]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[45]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[46]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[47]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[48]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[49]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[50]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[51]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[52]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[53]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[54]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[55]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[56]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[57]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[58]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[59]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[60]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[61]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[62]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[63]/D   0.6261   1.2538 f  -0.6277 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[0]/D   0.6261   1.2521 f  -0.6260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[1]/D   0.6261   1.2521 f  -0.6260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[2]/D   0.6261   1.2521 f  -0.6260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[3]/D   0.6261   1.2521 f  -0.6260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[5]/D   0.6261   1.2521 f  -0.6260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[7]/D   0.6261   1.2521 f  -0.6260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[20]/D   0.6261   1.2521 f  -0.6260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[21]/D   0.6261   1.2521 f  -0.6260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[22]/D   0.6261   1.2521 f  -0.6260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[23]/D   0.6261   1.2521 f  -0.6260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[24]/D   0.6261   1.2521 f  -0.6260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[25]/D   0.6261   1.2521 f  -0.6260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[26]/D   0.6261   1.2521 f  -0.6260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[27]/D   0.6261   1.2521 f  -0.6260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[28]/D   0.6261   1.2521 f  -0.6260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[29]/D   0.6261   1.2521 f  -0.6260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[30]/D   0.6261   1.2521 f  -0.6260 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_data_reg[31]/D   0.6261   1.2521 f  -0.6260 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[0]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[1]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[4]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[5]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[6]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[7]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[8]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[9]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[10]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[11]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[12]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[13]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[14]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[15]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[16]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[17]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[18]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[19]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[20]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[21]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[22]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[23]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[24]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[25]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[26]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[27]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[28]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[29]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[30]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[31]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[32]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[33]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[34]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[35]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[36]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[37]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[38]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[39]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[40]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[41]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[42]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[43]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[44]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[45]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[46]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[47]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[48]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[49]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[50]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[51]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[52]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[53]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[54]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[55]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[56]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[57]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[58]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[59]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[60]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[61]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[62]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[63]/D   0.6261   1.2514 f  -0.6253 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[26]/D   0.6261   1.2474 f  -0.6213 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pd_reg[56]/D   0.6261   1.2474 f  -0.6213 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_pvld_int_reg/D   0.6287   1.2459 f  -0.6172 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_count_reg[2]/D   0.6247   1.2335 f  -0.6088 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_count_reg[2]/D   0.6247   1.2335 f  -0.6088 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count_reg[2]/D   0.6221   1.2251 f  -0.6031 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[5]/D   0.6085   1.1954 f  -0.5870 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count_reg[3]/D   0.6247   1.2028 f  -0.5782 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pipe_skid_pfifo_wr_pvld_reg/D   0.6287   1.2063 f  -0.5777 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[0]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[5]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[6]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[7]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[8]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[9]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[10]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[11]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[12]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[13]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[14]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[15]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[16]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[17]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[18]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[19]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[20]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[21]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[22]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[23]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[24]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[25]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[26]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[27]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[28]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[29]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[30]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[31]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[32]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[33]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[34]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[35]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[36]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[37]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[38]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[39]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[40]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[41]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[42]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[43]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[44]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[45]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[46]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[47]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[48]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[49]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[50]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[51]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[52]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[53]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[54]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[55]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[56]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[57]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[58]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[59]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[60]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[61]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[62]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[63]/D   0.6261   1.2007 f  -0.5746 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/skid_flop_pfifo_wr_pvld_reg/D   0.6371   1.2082 r  -0.5711 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[3]/D   0.6062   1.1756 f  -0.5693 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[1]/D   0.6087   1.1711 f  -0.5624 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/sdp2mcif_rd_cdt_lat_fifo_pop_reg/D   0.6282   1.1890 f  -0.5608 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_valid_reg/D   0.6273   1.1871 f  -0.5597 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[3]/D   0.6261   1.1846 f  -0.5585 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pd_reg[52]/D   0.6261   1.1846 f  -0.5585 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[1]/D   0.6221   1.1761 f  -0.5540 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[27]/D   0.6678   1.2182 r  -0.5504 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[29]/D   0.6678   1.2182 r  -0.5504 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[31]/D   0.6678   1.2182 r  -0.5504 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[2]/D   0.6135   1.1609 f  -0.5474 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[4]/D   0.6135   1.1609 f  -0.5474 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[0]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[1]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[2]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[3]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[4]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[5]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[7]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[8]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[9]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[14]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[15]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[16]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[17]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[18]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[20]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[21]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[22]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[23]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[24]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[25]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[26]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[27]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[28]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[29]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[30]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[31]/D   0.6261   1.1732 f  -0.5471 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg/D   0.1470   0.6933 f  -0.5462 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_bypass_reg/D   0.6003   1.1430 f  -0.5427 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_bypass_reg/D   0.6006   1.1430 f  -0.5425 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[5]/D   0.6255   1.1676 f  -0.5421 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_src_reg/D   0.6003   1.1401 f  -0.5399 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_out_precision_reg[1]/D   0.6123   1.1430 f  -0.5307 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[5]/D   0.6255   1.1562 f  -0.5307 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_adr_reg[5]/D   0.6255   1.1562 f  -0.5307 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_src_reg/D   0.6123   1.1401 f  -0.5278 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_src_reg/D   0.6123   1.1401 f  -0.5278 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[1]/D   0.6261   1.1519 f  -0.5258 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[2]/D   0.6261   1.1519 f  -0.5258 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[3]/D   0.6261   1.1519 f  -0.5258 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pd_reg[4]/D   0.6261   1.1519 f  -0.5258 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_bypass_reg/D   0.6121   1.1374 f  -0.5253 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_bypass_reg/D   0.6122   1.1374 f  -0.5252 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_out_precision_reg[0]/D   0.6123   1.1374 f  -0.5251 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_count_reg[0]/D   0.6177   1.1419 f  -0.5241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_count_reg[0]/D   0.6177   1.1419 f  -0.5241 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count_reg[0]/D   0.6177   1.1415 f  -0.5237 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_shift_value_reg[4]/D   0.6120   1.1264 f  -0.5144 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_shift_reg[4]/D   0.6121   1.1264 f  -0.5143 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_shift_value_reg[3]/D   0.6121   1.1264 f  -0.5143 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_shift_value_reg[2]/D   0.6121   1.1264 f  -0.5143 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_shift_reg[3]/D   0.6121   1.1264 f  -0.5143 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_shift_value_reg[2]/D   0.6121   1.1264 f  -0.5143 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_shift_value_reg[0]/D   0.6122   1.1264 f  -0.5142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_shift_value_reg[1]/D   0.6122   1.1264 f  -0.5142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_shift_value_reg[0]/D   0.6122   1.1264 f  -0.5142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_shift_reg[5]/D   0.6122   1.1264 f  -0.5142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_shift_reg[2]/D   0.6122   1.1264 f  -0.5142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_algo_reg[1]/D   0.6122   1.1264 f  -0.5142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_relu_bypass_reg/D   0.6122   1.1264 f  -0.5142 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_shift_value_reg[0]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_shift_value_reg[1]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_shift_reg[0]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_shift_value_reg[1]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[0]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[2]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[5]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[8]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[11]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[13]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[14]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[14]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[12]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[14]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[15]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[15]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[9]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[11]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[13]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[15]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[10]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_algo_reg[0]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[31]/D   0.6123   1.1264 f  -0.5141 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_src_reg/D   0.6120   1.1238 f  -0.5117 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_shift_value_reg[4]/D   0.6120   1.1208 f  -0.5088 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_shift_value_reg[5]/D   0.6121   1.1208 f  -0.5087 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_shift_value_reg[3]/D   0.6121   1.1208 f  -0.5086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_shift_reg[1]/D   0.6122   1.1208 f  -0.5086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_shift_value_reg[5]/D   0.6122   1.1208 f  -0.5086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[0]/D   0.6122   1.1208 f  -0.5086 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_algo_reg[1]/D   0.6122   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/skid_flop_pfifo_wr_pvld_reg/D   0.6371   1.1456 r  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[3]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[4]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[6]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[7]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[9]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[10]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[12]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[0]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[1]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[4]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[2]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[8]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[14]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[3]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[5]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[6]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[9]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[13]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[15]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[30]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_operand_reg[1]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[10]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[11]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[7]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_operand_reg[12]/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_mul_prelu_reg/D   0.6123   1.1208 f  -0.5085 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[2]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[3]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[6]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[7]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[8]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[9]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[10]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[11]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[12]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[14]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[15]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[16]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[17]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[18]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[19]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[20]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[21]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[22]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[23]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[24]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[25]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[26]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[27]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[28]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[29]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[4]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[5]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[13]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_alu_algo_reg[0]/D   0.6123   1.1143 f  -0.5020 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_shift_value_reg[4]/D   0.6120   1.1100 f  -0.4980 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_shift_value_reg[4]/D   0.6120   1.1100 f  -0.4980 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_shift_value_reg[5]/D   0.6121   1.1100 f  -0.4980 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_shift_value_reg[3]/D   0.6121   1.1100 f  -0.4979 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_shift_value_reg[2]/D   0.6121   1.1100 f  -0.4979 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_shift_value_reg[2]/D   0.6121   1.1100 f  -0.4979 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_shift_value_reg[3]/D   0.6121   1.1100 f  -0.4979 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_shift_value_reg[1]/D   0.6122   1.1100 f  -0.4979 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_shift_value_reg[5]/D   0.6122   1.1100 f  -0.4979 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_shift_value_reg[0]/D   0.6123   1.1100 f  -0.4978 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[0]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[1]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[2]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[3]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[4]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[5]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[6]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[7]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[8]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[9]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[10]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[11]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[12]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_alu_operand_reg[13]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[0]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[1]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[2]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[8]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[4]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[7]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[3]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[5]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_operand_reg[6]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[1]/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_relu_bypass_reg/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_mul_prelu_reg/D   0.6123   1.1100 f  -0.4977 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pvld_reg/D   0.6265   1.1132 r  -0.4867 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_vld_reg/D   0.6059   1.0892 f  -0.4833 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/skid_flop_pfifo_wr_pvld_reg/D   0.6110   1.0849 f  -0.4739 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/qd_reg/D   0.1470   0.6196 f  -0.4725 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg/D   0.1513   0.6151 f  -0.4639 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data_reg[0]/D   0.6681   1.1269 r  -0.4588 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[0]/D   0.6064   1.0627 f  -0.4563 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg/D   0.1428   0.5932 f  -0.4504 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg/D   0.1428   0.5932 f  -0.4504 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg/D   0.1428   0.5932 f  -0.4504 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_data_reg[0]/D   0.6261   1.0515 f  -0.4254 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[4]/D   0.6255   1.0502 f  -0.4247 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/spt_fifo_adr_reg[1]/D   0.6178   1.0407 f  -0.4229 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[9]/D   0.6122   1.0340 f  -0.4219 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[7]/D   0.6122   1.0340 f  -0.4218 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[14]/D   0.6122   1.0340 f  -0.4218 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[8]/D   0.6123   1.0340 f  -0.4218 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[1]/D   0.6261   1.0468 f  -0.4207 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[2]/D   0.6261   1.0468 f  -0.4207 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[3]/D   0.6261   1.0468 f  -0.4207 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pd_reg[4]/D   0.6261   1.0468 f  -0.4207 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[13]/D   0.6122   1.0317 f  -0.4195 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[10]/D   0.6123   1.0317 f  -0.4195 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[3]/D   0.6123   1.0317 f  -0.4194 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[11]/D   0.6122   1.0288 f  -0.4166 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[6]/D   0.6123   1.0288 f  -0.4165 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_cnt_reg[0]/D   0.6177   1.0326 f  -0.4149 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[4]/D   0.6255   1.0388 f  -0.4133 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_adr_reg[4]/D   0.6255   1.0388 f  -0.4133 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_count_reg[1]/D   0.6100   1.0215 f  -0.4116 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_count_reg[1]/D   0.6100   1.0215 f  -0.4116 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[4]/D   0.6123   1.0235 f  -0.4113 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[12]/D   0.6123   1.0235 f  -0.4113 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_offset_reg[0]/D   0.6123   1.0235 f  -0.4112 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[0]/D   0.6172   1.0269 f  -0.4097 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_gate/nrdma_enable_reg/D   0.6502   1.0597 r  -0.4095 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_dpin_pack/pack_cnt_reg[1]/D   0.6223   1.0277 f  -0.4054 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[15]/D   0.6108   1.0160 f  -0.4051 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[5]/D   0.6122   1.0160 f  -0.4038 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[1]/D   0.6122   1.0160 f  -0.4037 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_cvt_scale_reg[2]/D   0.6123   1.0160 f  -0.4037 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/spt_fifo_adr_reg[1]/D   0.6178   1.0196 f  -0.4018 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_adr_reg[1]/D   0.6178   1.0196 f  -0.4018 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/skid_flop_dfifo_wr_pvld_reg/D   0.6096   1.0007 f  -0.3910 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[2]/D   0.6261   1.0074 f  -0.3813 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pd_reg[3]/D   0.6261   1.0074 f  -0.3813 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[0]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[10]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[11]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[12]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[13]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[14]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[15]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[16]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[17]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[18]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[19]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[20]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[21]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[22]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[23]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[24]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[25]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[26]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[27]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[28]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[29]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[30]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[31]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[33]/D   0.6261   1.0052 f  -0.3791 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[23]/D   0.6261   1.0042 f  -0.3781 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pd_reg[32]/D   0.6261   1.0042 f  -0.3781 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_ready_flop_reg/D   0.6225   0.9953 f  -0.3727 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pfifo_wr_prdy_reg/D   0.6124   0.9829 f  -0.3705 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_adr_reg[1]/D   0.6178   0.9776 f  -0.3598 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bs_en_reg/D   0.6561   1.0119 r  -0.3558 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/cfg_bn_en_reg/D   0.6561   1.0119 r  -0.3558 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_valid_reg/D   0.6302   0.9852 f  -0.3550 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/skid_flop_dfifo_wr_pvld_reg/D   0.6111   0.9629 f  -0.3518 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_valid_reg/D   0.6286   0.9778 f  -0.3492 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/brdma_enable_reg/D   0.6505   0.9846 r  -0.3341 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_valid_reg/D   0.5943   0.9257 f  -0.3314 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/skid_flop_dfifo_wr_pvld_reg/D   0.6371   0.9683 r  -0.3312 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_pfifo_wr_pvld_reg/D   0.6371   0.9680 r  -0.3309 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/reg2dp_op_en_reg_reg[0]/D   0.6301   0.9604 f  -0.3303 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/cfg_flying_mode_on_reg/D   0.6006   0.9301 f  -0.3295 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[6]/D   0.6261   0.9553 f  -0.3293 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[10]/D   0.6261   0.9553 f  -0.3293 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[11]/D   0.6261   0.9553 f  -0.3293 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[12]/D   0.6261   0.9553 f  -0.3293 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[13]/D   0.6261   0.9553 f  -0.3293 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_seg0_reg[19]/D   0.6261   0.9553 f  -0.3293 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_valid_reg/D   0.6218   0.9462 f  -0.3243 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_cube_end_reg/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[0]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[1]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[2]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[3]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[4]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[5]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[6]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[7]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[8]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[9]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[10]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[11]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_dma_size_reg[12]/D   0.6123   0.9284 f  -0.3161 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_ready_flop_reg/D   0.6185   0.9326 f  -0.3142 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[3]/D   0.6255   0.9328 f  -0.3073 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_vld_reg/D   0.6276   0.9316 f  -0.3040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_vld_reg/D   0.6276   0.9316 f  -0.3040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_vld_reg/D   0.6276   0.9316 f  -0.3040 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[3]/D   0.6255   0.9214 f  -0.2959 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_adr_reg[3]/D   0.6255   0.9214 f  -0.2959 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo1/pfifo_wr_prdy_reg/D   0.6124   0.8988 f  -0.2864 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_pvld_reg/D   0.6371   0.9231 r  -0.2860 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_valid_reg/D   0.6276   0.9129 f  -0.2854 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_valid_reg/D   0.6276   0.9129 f  -0.2854 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_valid_reg/D   0.6276   0.9129 f  -0.2854 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd_reg[0]/D   0.6842   0.9684 r  -0.2842 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd_reg[0]/D   0.6842   0.9684 r  -0.2842 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd_reg[0]/D   0.6842   0.9684 r  -0.2842 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_valid_reg/D   0.6305   0.9128 f  -0.2823 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[1]/D   0.6255   0.9034 f  -0.2779 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[2]/D   0.6255   0.9034 f  -0.2779 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_adr_reg[1]/D   0.6255   0.9034 f  -0.2779 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_adr_reg[2]/D   0.6255   0.9034 f  -0.2779 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo2/pfifo_wr_prdy_reg/D   0.6124   0.8829 f  -0.2704 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_valid_reg/D   0.6033   0.8661 r  -0.2628 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/slcg_op_en_d1_reg[0]/D   0.6311   0.8854 f  -0.2543 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/mul_out_prdy_reg/D   0.6188   0.8719 f  -0.2531 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo0/pfifo_wr_prdy_reg/D   0.6124   0.8655 f  -0.2531 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[1]/D   0.6255   0.8774 f  -0.2519 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[2]/D   0.6255   0.8774 f  -0.2519 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[0]/D   0.6372   0.8885 f  -0.2513 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[0]/D   0.6372   0.8885 f  -0.2513 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[0]/D   0.6372   0.8885 f  -0.2513 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/ack_top_id_reg/D   0.6200   0.8637 f  -0.2437 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/slcg_op_en_d1_reg[0]/D   0.6311   0.8708 f  -0.2397 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_valid_reg/D   0.6274   0.8627 f  -0.2353 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/spt_fifo_adr_reg[0]/D   0.6174   0.8494 f  -0.2320 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/spt_fifo_adr_reg[0]/D   0.6175   0.8195 f  -0.2020 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_adr_reg[0]/D   0.6175   0.8194 f  -0.2020 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_adr_reg[0]/D   0.6176   0.8182 f  -0.2007 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/mrdma_enable_reg/D   0.6502   0.8506 r  -0.2004 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/wr_popping_reg/D   0.6150   0.8053 r  -0.1903 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/ack_top_vld_reg/D   0.6215   0.8062 f  -0.1847 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[1]/D   0.6261   0.7978 f  -0.1717 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[2]/D   0.6261   0.7978 f  -0.1717 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[3]/D   0.6261   0.7978 f  -0.1717 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[4]/D   0.6261   0.7978 f  -0.1717 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[5]/D   0.6261   0.7978 f  -0.1717 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[6]/D   0.6261   0.7978 f  -0.1717 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[7]/D   0.6261   0.7978 f  -0.1717 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[8]/D   0.6261   0.7978 f  -0.1717 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cacc2sdp_pd_reg[9]/D   0.6261   0.7978 f  -0.1717 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/pack_pvld_reg/D   0.6051   0.7727 f  -0.1677 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/cmd_vld_reg/D   0.6418   0.7911 r  -0.1493 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/dp2reg_consumer_reg/D   0.6175   0.7613 f  -0.1438 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/cacc2sdp_ready_reg/D   0.6127   0.7444 f  -0.1317 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[0]/D   0.6174   0.7425 f  -0.1252 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_adr_reg[0]/D   0.6174   0.7425 f  -0.1252 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd_reg[0]/D   0.6372   0.7531 f  -0.1160 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd_reg[0]/D   0.6372   0.7531 f  -0.1160 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd_reg[0]/D   0.6372   0.7531 f  -0.1160 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd_reg[33]/D   0.6247   0.7388 f  -0.1142 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd_reg[33]/D   0.6247   0.7276 f  -0.1029 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[0]/D   0.6176   0.7154 f  -0.0979 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_valid_reg/D   0.6221   0.7089 f  -0.0868 (VIOLATED)
   u_NV_NVDLA_sdp/u_wdma/processing_reg/D   0.6539   0.7405 r  -0.0865 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_valid_reg/D   0.6201   0.6985 f  -0.0784 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[22]/D   0.6310   0.7064 r  -0.0755 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_pvld_int_reg/D   0.6287   0.6858 f  -0.0571 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[27]/D   0.6285   0.6765 r  -0.0480 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[26]/D   0.6342   0.6765 r  -0.0423 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[29]/D   0.6342   0.6720 r  -0.0378 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[38]/D   0.6285   0.6622 r  -0.0337 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[39]/D   0.6285   0.6622 r  -0.0337 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[38]/D   0.6286   0.6582 r  -0.0296 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[39]/D   0.6286   0.6582 r  -0.0296 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[41]/D   0.6286   0.6582 r  -0.0296 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[44]/D   0.6286   0.6582 r  -0.0296 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[45]/D   0.6286   0.6582 r  -0.0296 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[46]/D   0.6286   0.6582 r  -0.0296 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[47]/D   0.6286   0.6582 r  -0.0296 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[49]/D   0.6286   0.6582 r  -0.0296 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[53]/D   0.6286   0.6582 r  -0.0296 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[40]/D   0.6285   0.6577 r  -0.0293 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[41]/D   0.6285   0.6577 r  -0.0293 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[42]/D   0.6285   0.6577 r  -0.0293 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[43]/D   0.6285   0.6577 r  -0.0293 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[44]/D   0.6285   0.6577 r  -0.0293 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[45]/D   0.6285   0.6577 r  -0.0293 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[46]/D   0.6285   0.6533 r  -0.0248 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[47]/D   0.6285   0.6533 r  -0.0248 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[48]/D   0.6285   0.6533 r  -0.0248 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[49]/D   0.6285   0.6533 r  -0.0248 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[35]/D   0.6342   0.6582 r  -0.0240 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[36]/D   0.6342   0.6582 r  -0.0240 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[50]/D   0.6342   0.6582 r  -0.0240 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[51]/D   0.6342   0.6582 r  -0.0240 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[52]/D   0.6342   0.6582 r  -0.0240 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[50]/D   0.6342   0.6533 r  -0.0190 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[51]/D   0.6342   0.6533 r  -0.0190 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[52]/D   0.6342   0.6533 r  -0.0190 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[53]/D   0.6342   0.6533 r  -0.0190 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd_reg[0]/D   0.6343   0.6532 f  -0.0189 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd_reg[0]/D   0.6343   0.6532 f  -0.0189 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_reg/req_pd_reg[2]/D   0.6326   0.6372 r  -0.0046 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[3]/D   0.6118   0.6157 f  -0.0039 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd_reg[0]/D   0.6824   0.6830 r  -0.0005 (VIOLATED)
   u_NV_NVDLA_sdp/u_reg/req_pd_reg[2]/D   0.6119   0.6123 f  -0.0003 (VIOLATED)


   max_transition

                             Required        Actual
   Net                      Transition     Transition        Slack
   -----------------------------------------------------------------
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[1]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[1]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[2]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[2]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[3]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[3]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[5]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[5]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[6]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[6]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[8]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[8]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[9]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[9]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[10]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[10]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[11]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[11]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[12]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[12]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[13]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[13]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[14]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[14]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[15]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[15]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[16]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[16]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[17]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[17]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[18]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[18]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[19]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[19]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[20]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[20]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[21]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[21]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[22]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[22]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[24]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[24]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[25]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[25]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[26]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[26]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[27]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[27]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[28]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[28]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[29]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[29]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[32]   0.1601   0.1712  -0.0111 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[32]/Q   0.1601   0.1712  -0.0111 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/n1   0.1811   0.1840  -0.0029 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/U283/Y   0.1811   0.1840  -0.0029 (VIOLATED)
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/n325   0.1712   0.1741  -0.0029 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/U200/Y   0.1712   0.1741  -0.0029 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[30]   0.1601   0.1627  -0.0026 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[30]/Q   0.1601   0.1627  -0.0026 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/sub_data_out[31]   0.1601   0.1627  -0.0026 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_pipe_data_reg[31]/Q   0.1601   0.1627  -0.0026 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/n1786   0.1712   0.1723  -0.0011 (VIOLATED)
       PIN :   u_NV_NVDLA_sdp/u_core/u_c/c_int_0/U36/Y   0.1712   0.1723  -0.0011 (VIOLATED)

   -----------------------------------------------------------------
   Total                      32               -0.3123  

   max_capacitance

                             Required        Actual
   Net                      Capacitance    Capacitance       Slack
   -----------------------------------------------------------------
   u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/r_nv_ram_rwsp_80x65/ram_Inst_80X66/n4   8.0000  11.6564  -3.6564 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/u_x_relu/n1  32.0000  34.3254  -2.3254 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bn/bypass_trt_out_0   8.0000   8.7713  -0.7713 (VIOLATED)
   u_NV_NVDLA_sdp/u_core/u_bs/bypass_trt_out_0   8.0000   8.7669  -0.7669 (VIOLATED)

   -----------------------------------------------------------------
   Total                      4                -7.5199  

   max_area

                             Required        Actual
   Design                      Area           Area           Slack
   -----------------------------------------------------------------
   NV_NVDLA_partition_p       0.0000       366643.2188    -366643.2188 (VIOLATED)


   max_leakage_power

                             Required        Actual
   Design                   Leakage Power  Leakage Power     Slack
   -----------------------------------------------------------------
   NV_NVDLA_partition_p       0.0000       5094405120.0000 -5094405120.0000 (VIOLATED)


   multiport_net

                             Required        Actual
   Net                          Cost           Cost          Violation
   -----------------------------------------------------------------
   u_partition_p_reset/sync_reset_synced_rstn/UJ_inreset_x_clamp/A1   0.0000   1.0000  -1.0000 (VIOLATED)


1
 
****************************************
Report : resources
Design : NV_NVDLA_partition_p
Version: T-2022.03-SP3
Date   : Tue May  6 22:13:09 2025
****************************************


No resource sharing information to report.

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_sdp
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_reg
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_reg.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_7         | DW_cmp         | width=12   | lt_964 (NV_NVDLA_SDP_reg.v:964) |
| gte_x_56       | DW_cmp         | width=12   | gte_965 (NV_NVDLA_SDP_reg.v:965) |
           |                |            | gte_966 (NV_NVDLA_SDP_reg.v:966) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_7             | DW_cmp           | apparch (area)     |                |
| gte_x_56           | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| lt_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_56                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_REG_dual_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_REG_dual_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_REG_single
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_core
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_core.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gt_x_19        | DW_cmp         | width=1    | gt_769 (NV_NVDLA_SDP_core.v:769) |
| lt_x_20        | DW_cmp         | width=1    | lt_770 (NV_NVDLA_SDP_core.v:770) |
| sub_x_21       | DW01_sub       | width=2    | sub_771_2 (NV_NVDLA_SDP_core.v:771) |
| lt_x_23        | DW_cmp         | width=6    | lt_775 (NV_NVDLA_SDP_core.v:775) |
| sub_x_24       | DW01_sub       | width=6    | sub_780 (NV_NVDLA_SDP_core.v:780) |
| ne_x_27        | DW_cmp         | width=6    | ne_786 (NV_NVDLA_SDP_core.v:786) |
| DP_OP_49J13_122_1011            |            |                            |
|                | DP_OP_49J13_122_1011 |      |                            |
| DP_OP_50J13_123_4978            |            |                            |
|                | DP_OP_50J13_123_4978 |      |                            |
=============================================================================

Datapath Report for DP_OP_49J13_122_1011
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_49J13_122_1011 | add_779 (NV_NVDLA_SDP_core.v:779)                   |
|                      | gt_779 (NV_NVDLA_SDP_core.v:779)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| I2    | PI   | Unsigned | 6     |                                          |
| T23   | IFO  | Unsigned | 7     | I1 + I2 (NV_NVDLA_SDP_core.v:779)        |
| O1    | PO   | Unsigned | 1     | T23 > $unsigned(6'b111111) (NV_NVDLA_SDP_core.v:779) |
==============================================================================

Datapath Report for DP_OP_50J13_123_4978
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_50J13_123_4978 | add_796 (NV_NVDLA_SDP_core.v:796)                   |
|                      | sub_796 (NV_NVDLA_SDP_core.v:796)                   |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 32    |                                          |
| I2    | PI   | Unsigned | 6     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| O1    | PO   | Signed   | 32    | I1 + I2 - I3 (NV_NVDLA_SDP_core.v:796)   |
==============================================================================


Datapath Extraction Report

Information: Operator associated with resources 'sub_780 (NV_NVDLA_SDP_core.v:780)' in design 'NV_NVDLA_SDP_core' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'C1422 (NV_NVDLA_SDP_core.v:780)'.  (HDL-120)


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gt_x_19            | DW_cmp           | apparch (area)     |                |
| lt_x_20            | DW_cmp           | apparch (area)     |                |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| ne_x_27            | DW_cmp           | apparch (area)     |                |
| DP_OP_49J13_122_1011                  |                    |                |
|                    | DP_OP_49J13_122_1011 | str (area)     |                |
| DP_OP_50J13_123_4978                  |                    |                |
|                    | DP_OP_50J13_123_4978 | str (area,speed)                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| gt_x_19                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_20                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_21                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_24                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ne_x_27                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_49J13_122_1011       | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_50J13_123_4978       | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_RDMA_pack_128_1_16_2
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_pack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_inc       | width=4    | add_75 (NV_NVDLA_SDP_RDMA_pack.v:75) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_RDMA_pack_128_1_16_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_pack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_inc       | width=4    | add_75 (NV_NVDLA_SDP_RDMA_pack.v:75) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_RDMA_pack_128_1_16_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_pack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_inc       | width=4    | add_75 (NV_NVDLA_SDP_RDMA_pack.v:75) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_CORE_unpack_32_32_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_CORE_unpack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=4    | add_72 (NV_NVDLA_SDP_CORE_unpack.v:72) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_CORE_pack_32_32_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_CORE_pack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=4    | add_62 (NV_NVDLA_SDP_CORE_pack.v:62) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_CORE_pipe_p11
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_CORE_unpack_8_64
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_CORE_unpack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=4    | add_72 (NV_NVDLA_SDP_CORE_unpack.v:72) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_c
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_HLS_C_int
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_HLS_C_int.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_4        | DW01_sub       | width=33   | sub_90 (NV_NVDLA_SDP_HLS_C_int.v:90) |
| mult_x_5       | DW_mult_tc     | a_width=33 | mult_103 (NV_NVDLA_SDP_HLS_C_int.v:103) |
    |                | b_width=16 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_4            | DW01_sub         | pparch (area,speed)                 |
| mult_x_5           | DW_mult_tc       | pparch (area,speed)                 |
|                    |                  | mult_arch: benc_radix4              |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_4                    | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| mult_x_5                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_C_INT_pipe_p4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_HLS_saturate_17_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_HLS_saturate_17_16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_C_INT_pipe_p3
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_HLS_shiftrightsatsu_49_17_6
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_HLS_shiftrightsatsu.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_1         | DW_rightsh     | A_width=147 | srl_41 (NV_NVDLA_HLS_shiftrightsatsu.v:41) |
|                | SH_width=6 |                            |
| add_x_2        | DW01_add       | width=17   | add_44 (NV_NVDLA_HLS_shiftrightsatsu.v:44) |
| gte_x_3        | DW_cmp         | width=6    | gte_49 (NV_NVDLA_HLS_shiftrightsatsu.v:49) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_1             | DW_rightsh       | astr (area)        |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| gte_x_3            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_C_INT_pipe_p2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_C_INT_pipe_p1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_x2_int
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_int_relu_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_relu_32_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_int_trt_0
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_HLS_shiftrightsu_49_32_6_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_HLS_shiftrightsu.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_1         | DW_rightsh     | A_width=147 | srl_39 (NV_NVDLA_HLS_shiftrightsu.v:39) |
   |                | SH_width=6 |                            |
| add_x_2        | DW01_add       | width=32   | add_42 (NV_NVDLA_HLS_shiftrightsu.v:42) |
| gte_x_3        | DW_cmp         | width=6    | gte_47 (NV_NVDLA_HLS_shiftrightsu.v:47) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_1             | DW_rightsh       | astr (area)        |                |
| add_x_2            | DW01_add         | pparch (area,speed)                 |
| gte_x_3            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_int_mul_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_HLS_prelu_33_16_49_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_HLS_prelu.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| mult_x_1       | DW_mult_tc     | a_width=33 | mult_42 (NV_NVDLA_SDP_HLS_prelu.v:42) |
      |                | b_width=16 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| mult_x_1           | DW_mult_tc       | pparch (area,speed)                 |
|                    |                  | mult_arch: benc_radix4              |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| mult_x_1                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_sync2data_16_33_0
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_int_alu_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_HLS_X_int_alu.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_add       | width=33   | add_98 (NV_NVDLA_SDP_HLS_X_int_alu.v:98) |
| gt_x_3         | DW_cmp         | width=32   | gt_106 (NV_NVDLA_SDP_HLS_X_int_alu.v:106) |
| lt_x_4         | DW_cmp         | width=32   | lt_108 (NV_NVDLA_SDP_HLS_X_int_alu.v:108) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_add         | pparch (area,speed)                 |
| gt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_2                    | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gt_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1_0
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_HLS_shiftleftsu_16_32_6_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_HLS_shiftleftsu.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ash_1          | DW_leftsh      | A_width=79 | sll_36 (NV_NVDLA_HLS_shiftleftsu.v:36) |
     |                | SH_width=6 |                            |
| ne_x_2         | DW_cmp         | width=48   | ne_37 (NV_NVDLA_HLS_shiftleftsu.v:37) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ash_1              | DW_leftsh        | astr (area)        |                |
| ne_x_2             | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ash_1                      | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ne_x_2                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_sync2data_16_32_0
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_CORE_unpack_32_32_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_CORE_unpack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=4    | add_72 (NV_NVDLA_SDP_CORE_unpack.v:72) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_x1_int
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_int_relu_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_relu_32_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_int_trt_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1_1
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_HLS_shiftrightsu_49_32_6_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_HLS_shiftrightsu.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_1         | DW_rightsh     | A_width=147 | srl_39 (NV_NVDLA_HLS_shiftrightsu.v:39) |
   |                | SH_width=6 |                            |
| add_x_2        | DW01_add       | width=32   | add_42 (NV_NVDLA_HLS_shiftrightsu.v:42) |
| gte_x_3        | DW_cmp         | width=6    | gte_47 (NV_NVDLA_HLS_shiftrightsu.v:47) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_1             | DW_rightsh       | astr (area)        |                |
| add_x_2            | DW01_add         | pparch (area,speed)                 |
| gte_x_3            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_int_mul_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_1
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_HLS_prelu_33_16_49_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_HLS_prelu.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| mult_x_1       | DW_mult_tc     | a_width=33 | mult_42 (NV_NVDLA_SDP_HLS_prelu.v:42) |
      |                | b_width=16 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| mult_x_1           | DW_mult_tc       | pparch (area,speed)                 |
|                    |                  | mult_arch: benc_radix4              |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| mult_x_1                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_sync2data_16_33_1
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_int_alu_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_HLS_X_int_alu.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_add       | width=33   | add_98 (NV_NVDLA_SDP_HLS_X_int_alu.v:98) |
| gt_x_3         | DW_cmp         | width=32   | gt_106 (NV_NVDLA_SDP_HLS_X_int_alu.v:106) |
| lt_x_4         | DW_cmp         | width=32   | lt_108 (NV_NVDLA_SDP_HLS_X_int_alu.v:108) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_add         | pparch (area,speed)                 |
| gt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_2                    | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gt_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1_1
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_HLS_shiftleftsu_16_32_6_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_HLS_shiftleftsu.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ash_1          | DW_leftsh      | A_width=79 | sll_36 (NV_NVDLA_HLS_shiftleftsu.v:36) |
     |                | SH_width=6 |                            |
| ne_x_2         | DW_cmp         | width=48   | ne_37 (NV_NVDLA_HLS_shiftleftsu.v:37) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ash_1              | DW_leftsh        | astr (area)        |                |
| ne_x_2             | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ash_1                      | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ne_x_2                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_HLS_sync2data_16_32_1
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_CORE_pack_32_32_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_CORE_pack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=4    | add_62 (NV_NVDLA_SDP_CORE_pack.v:62) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_cmux
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_CMUX_pipe_p2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_CMUX_pipe_p1
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_pack_128_1_16_3
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_pack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_inc       | width=4    | add_75 (NV_NVDLA_SDP_RDMA_pack.v:75) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_RDMA_pack_256_2_32
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_pack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_inc       | width=4    | add_75 (NV_NVDLA_SDP_RDMA_pack.v:75) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_CORE_gate
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_20
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_20
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_19
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_19
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_wdma
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_WDMA_intr
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_WDMA_intr.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=32   | add_271 (NV_NVDLA_SDP_WDMA_intr.v:271) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | pparch (area,speed)                 |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_1                    | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_DMAIF_wr
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_WDMA_dat
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_WDMA_DAT_out
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_WDMA_DAT_out.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_47J22_122_2251            |            |                            |
|                | DP_OP_47J22_122_2251 |      |                            |
=============================================================================

Datapath Report for DP_OP_47J22_122_2251
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_47J22_122_2251 | add_480 (NV_NVDLA_SDP_WDMA_DAT_out.v:480)           |
|                      | gte_494 (NV_NVDLA_SDP_WDMA_DAT_out.v:494)           |
|                      | add_479 (NV_NVDLA_SDP_WDMA_DAT_out.v:479)           |
|                      | sub_495 (NV_NVDLA_SDP_WDMA_DAT_out.v:495)           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 13    |                                          |
| I2    | PI   | Unsigned | 13    |                                          |
| I3    | PI   | Unsigned | 3     |                                          |
| T1    | IFO  | Unsigned | 14    | I2 + $unsigned(1'b1) (NV_NVDLA_SDP_WDMA_DAT_out.v:479) |
| T25   | IFO  | Signed   | 3     | T1[2:0]                                  |
| O1    | PO   | Unsigned | 14    | I1 + $unsigned(1'b1) (NV_NVDLA_SDP_WDMA_DAT_out.v:480) |
| O2    | PO   | Unsigned | 1     | O1 >= T1 (NV_NVDLA_SDP_WDMA_DAT_out.v:494) |
| O3    | PO   | Signed   | 3     | T25 - I3 (NV_NVDLA_SDP_WDMA_DAT_out.v:495) |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_47J22_122_2251                  |                    |                |
|                    | DP_OP_47J22_122_2251 | str (area,speed)                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| DP_OP_47J22_122_2251       | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_WDMA_DAT_in
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_WDMA_DAT_in.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=14   | add_158 (NV_NVDLA_SDP_WDMA_DAT_in.v:158) |
| eq_x_3         | DW_cmp         | width=14   | eq_163 (NV_NVDLA_SDP_WDMA_DAT_in.v:163) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| eq_x_3             | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_3
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_WDMA_cmd
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_WDMA_cmd.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_4         | DW_cmp         | width=14   | eq_208 (NV_NVDLA_SDP_WDMA_cmd.v:208) |
| add_x_5        | DW01_inc       | width=13   | add_225 (NV_NVDLA_SDP_WDMA_cmd.v:225) |
| eq_x_10        | DW_cmp         | width=13   | eq_231 (NV_NVDLA_SDP_WDMA_cmd.v:231) |
| add_x_11       | DW01_inc       | width=11   | add_244 (NV_NVDLA_SDP_WDMA_cmd.v:244) |
| eq_x_16        | DW_cmp         | width=11   | eq_250 (NV_NVDLA_SDP_WDMA_cmd.v:250) |
| add_x_18       | DW01_add       | width=30   | add_288 (NV_NVDLA_SDP_WDMA_cmd.v:288) |
| add_x_17       | DW01_add       | width=30   | add_286 (NV_NVDLA_SDP_WDMA_cmd.v:286) |
      |                |            | add_306 (NV_NVDLA_SDP_WDMA_cmd.v:306) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_4             | DW_cmp           | apparch (area)     |                |
| add_x_5            | DW01_inc         | apparch (area)     |                |
| eq_x_10            | DW_cmp           | apparch (area)     |                |
| add_x_11           | DW01_inc         | apparch (area)     |                |
| eq_x_16            | DW_cmp           | apparch (area)     |                |
| add_x_18           | DW01_add         | pparch (area,speed)                 |
| add_x_17           | DW01_add         | pparch (area,speed)                 |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| eq_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_5                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_10                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_16                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_18                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_17                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_WDMA_CMD_dfifo
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_WDMA_cmd.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=3    | sub_1084_aco (NV_NVDLA_SDP_WDMA_cmd.v:1084) |
| add_x_2        | DW01_inc       | width=3    | add_1085 (NV_NVDLA_SDP_WDMA_cmd.v:1085) |
| add_x_6        | DW01_inc       | width=2    | add_1126 (NV_NVDLA_SDP_WDMA_cmd.v:1126) |
| gt_x_7         | DW_cmp         | width=3    | gt_1133 (NV_NVDLA_SDP_WDMA_cmd.v:1133) |
| add_x_9        | DW01_inc       | width=2    | add_1147 (NV_NVDLA_SDP_WDMA_cmd.v:1147) |
| sub_x_10       | DW01_dec       | width=3    | sub_1175 (NV_NVDLA_SDP_WDMA_cmd.v:1175) |
| add_x_11       | DW01_inc       | width=3    | add_1177 (NV_NVDLA_SDP_WDMA_cmd.v:1177) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| gt_x_7             | DW_cmp           | apparch (area)     |                |
| add_x_9            | DW01_inc         | apparch (area)     |                |
| sub_x_10           | DW01_dec         | apparch (area)     |                |
| add_x_11           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gt_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_9                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_10                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_WDMA_CMD_dfifo_flopram_rwsa_4x44
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_WDMA_CMD_sfifo
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_WDMA_cmd.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=3    | sub_609_aco (NV_NVDLA_SDP_WDMA_cmd.v:609) |
| add_x_2        | DW01_inc       | width=3    | add_610 (NV_NVDLA_SDP_WDMA_cmd.v:610) |
| add_x_6        | DW01_inc       | width=2    | add_651 (NV_NVDLA_SDP_WDMA_cmd.v:651) |
| gt_x_7         | DW_cmp         | width=3    | gt_658 (NV_NVDLA_SDP_WDMA_cmd.v:658) |
| add_x_9        | DW01_inc       | width=2    | add_672 (NV_NVDLA_SDP_WDMA_cmd.v:672) |
| sub_x_10       | DW01_dec       | width=3    | sub_700 (NV_NVDLA_SDP_WDMA_cmd.v:700) |
| add_x_11       | DW01_inc       | width=3    | add_702 (NV_NVDLA_SDP_WDMA_cmd.v:702) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| gt_x_7             | DW_cmp           | apparch (area)     |                |
| add_x_9            | DW01_inc         | apparch (area)     |                |
| sub_x_10           | DW01_dec         | apparch (area)     |                |
| add_x_11           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gt_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_9                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_10                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_WDMA_CMD_sfifo_flopram_rwsa_4x15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_WDMA_gate
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_21
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_21
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_rdma
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_reg
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_REG_dual_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_REG_dual_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_REG_single
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_nrdma
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_dmaif_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_DMAIF_rdreq_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_DMAIF_rdrsp_0
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_ig_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_ig.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_inc       | width=11   | add_215 (NV_NVDLA_SDP_RDMA_ig.v:215) |
| eq_x_7         | DW_cmp         | width=11   | eq_220 (NV_NVDLA_SDP_RDMA_ig.v:220) |
| add_x_8        | DW01_inc       | width=13   | add_233 (NV_NVDLA_SDP_RDMA_ig.v:233) |
| eq_x_12        | DW_cmp         | width=13   | eq_238 (NV_NVDLA_SDP_RDMA_ig.v:238) |
| add_x_14       | DW01_add       | width=30   | add_255 (NV_NVDLA_SDP_RDMA_ig.v:255) |
| add_x_20       | DW01_inc       | width=32   | add_597 (NV_NVDLA_SDP_RDMA_ig.v:597) |
| add_x_13       | DW01_add       | width=30   | add_253 (NV_NVDLA_SDP_RDMA_ig.v:253) |
       |                |            | add_317 (NV_NVDLA_SDP_RDMA_ig.v:317) |
| DP_OP_99J20_122_3514            |            |                            |
|                | DP_OP_99J20_122_3514 |      |                            |
=============================================================================

Datapath Report for DP_OP_99J20_122_3514
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_99J20_122_3514 | add_386 (NV_NVDLA_SDP_RDMA_ig.v:386)                |
|                      | add_394 (NV_NVDLA_SDP_RDMA_ig.v:394)                |
|                      | add_399 (NV_NVDLA_SDP_RDMA_ig.v:399)                |
|                      | add_388 (NV_NVDLA_SDP_RDMA_ig.v:388)                |
|                      | add_426 (NV_NVDLA_SDP_RDMA_ig.v:426)                |
|                      | add_434 (NV_NVDLA_SDP_RDMA_ig.v:434)                |
|                      | add_442 (NV_NVDLA_SDP_RDMA_ig.v:442)                |
|                      | add_428 (NV_NVDLA_SDP_RDMA_ig.v:428)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 15    |                                          |
| I2    | PI   | Unsigned | 2     |                                          |
| O1    | PO   | Unsigned | 15    | I1 + I2 ( NV_NVDLA_SDP_RDMA_ig.v:386 NV_NVDLA_SDP_RDMA_ig.v:388 NV_NVDLA_SDP_RDMA_ig.v:394 NV_NVDLA_SDP_RDMA_ig.v:399 NV_NVDLA_SDP_RDMA_ig.v:426 NV_NVDLA_SDP_RDMA_ig.v:428 NV_NVDLA_SDP_RDMA_ig.v:434 NV_NVDLA_SDP_RDMA_ig.v:442 ) |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_inc         | apparch (area)     |                |
| eq_x_7             | DW_cmp           | apparch (area)     |                |
| add_x_8            | DW01_inc         | apparch (area)     |                |
| eq_x_12            | DW_cmp           | apparch (area)     |                |
| add_x_14           | DW01_add         | pparch (area,speed)                 |
| add_x_20           | DW01_inc         | pparch (area,speed)                 |
| add_x_13           | DW01_add         | pparch (area,speed)                 |
| DP_OP_99J20_122_3514                  |                    |                |
|                    | DP_OP_99J20_122_3514 | str (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_12                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_14                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_20                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_13                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_99J20_122_3514       | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_NRDMA_lat_fifo
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_NRDMA_lat_fifo.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=8    | sub_68_aco (NV_NVDLA_SDP_NRDMA_lat_fifo.v:68) |
| add_x_2        | DW01_inc       | width=8    | add_69 (NV_NVDLA_SDP_NRDMA_lat_fifo.v:69) |
| add_x_6        | DW01_inc       | width=8    | add_139 (NV_NVDLA_SDP_NRDMA_lat_fifo.v:139) |
| add_x_8        | DW01_inc       | width=8    | add_160 (NV_NVDLA_SDP_NRDMA_lat_fifo.v:160) |
| sub_x_11       | DW01_sub       | width=8    | sub_206_aco (NV_NVDLA_SDP_NRDMA_lat_fifo.v:206) |
| add_x_12       | DW01_inc       | width=8    | add_208 (NV_NVDLA_SDP_NRDMA_lat_fifo.v:208) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| add_x_8            | DW01_inc         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| add_x_12           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_12                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_160x65_1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_160x65_logic_1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ScanShareSel_JTAG_reg_ext_cg_65_0_0_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_82
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_146
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_145
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_144
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_143
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_142
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_141
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_140
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_139
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_138
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_137
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_136
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_135
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_134
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_133
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_132
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_131
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_130
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_129
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_128
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_127
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_126
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_125
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_124
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_123
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_122
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_121
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_120
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_119
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_118
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_117
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_116
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_115
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_114
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_113
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_112
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_111
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_110
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_109
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_108
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_107
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_106
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_105
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_104
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_103
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_102
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_101
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_100
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_99
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_98
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_97
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_96
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_95
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_94
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_93
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_92
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_91
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_90
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_89
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_88
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_87
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_86
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_85
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_84
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_83
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12PO4_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : RAMPDP_160X65_GL_M2_D2_0
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_eg_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_eg.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_67J30_122_8405            |            |                            |
|                | DP_OP_67J30_122_8405 |      |                            |
| add_x_16       | DW01_add       | width=2    | add_364 (NV_NVDLA_SDP_RDMA_eg.v:364) |
       |                |            | add_364_2 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_364_3 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_365 (NV_NVDLA_SDP_RDMA_eg.v:365) |
       |                |            | add_365_2 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | add_365_3 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | sub_372 (NV_NVDLA_SDP_RDMA_eg.v:372) |
       |                |            | sub_373 (NV_NVDLA_SDP_RDMA_eg.v:373) |
| add_x_17       | DW01_add       | width=2    | add_364 (NV_NVDLA_SDP_RDMA_eg.v:364) |
       |                |            | add_364_2 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_364_3 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_365 (NV_NVDLA_SDP_RDMA_eg.v:365) |
       |                |            | add_365_2 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | add_365_3 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | sub_372 (NV_NVDLA_SDP_RDMA_eg.v:372) |
       |                |            | sub_373 (NV_NVDLA_SDP_RDMA_eg.v:373) |
| sub_x_18       | DW01_dec       | width=2    | add_364 (NV_NVDLA_SDP_RDMA_eg.v:364) |
       |                |            | add_364_2 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_364_3 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_365 (NV_NVDLA_SDP_RDMA_eg.v:365) |
       |                |            | add_365_2 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | add_365_3 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | sub_372 (NV_NVDLA_SDP_RDMA_eg.v:372) |
       |                |            | sub_373 (NV_NVDLA_SDP_RDMA_eg.v:373) |
| add_x_19       | DW01_add       | width=2    | add_364 (NV_NVDLA_SDP_RDMA_eg.v:364) |
       |                |            | add_364_2 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_364_3 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_365 (NV_NVDLA_SDP_RDMA_eg.v:365) |
       |                |            | add_365_2 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | add_365_3 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | sub_372 (NV_NVDLA_SDP_RDMA_eg.v:372) |
       |                |            | sub_373 (NV_NVDLA_SDP_RDMA_eg.v:373) |
=============================================================================

Datapath Report for DP_OP_67J30_122_8405
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_67J30_122_8405 | add_159 (NV_NVDLA_SDP_RDMA_eg.v:159)                |
|                      | eq_173 (NV_NVDLA_SDP_RDMA_eg.v:173)                 |
|                      | add_158 (NV_NVDLA_SDP_RDMA_eg.v:158)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 15    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 15    |                                          |
| T0    | IFO  | Unsigned | 16    | I3 + $unsigned(1'b1) (NV_NVDLA_SDP_RDMA_eg.v:158) |
| O1    | PO   | Unsigned | 16    | I1 + I2 (NV_NVDLA_SDP_RDMA_eg.v:159)     |
| O2    | PO   | Unsigned | 1     | O1 == T0 (NV_NVDLA_SDP_RDMA_eg.v:173)    |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_16           | DW01_add         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| sub_x_18           | DW01_dec         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| DP_OP_67J30_122_8405                  |                    |                |
|                    | DP_OP_67J30_122_8405 | str (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_16                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_17                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_18                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_19                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_67J30_122_8405       | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_RDMA_unpack_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_unpack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=3    | add_63 (NV_NVDLA_SDP_RDMA_unpack.v:63) |
| eq_x_3         | DW_cmp         | width=3    | eq_82_2 (NV_NVDLA_SDP_RDMA_unpack.v:82) |
| eq_x_4         | DW_cmp         | width=3    | eq_82_3 (NV_NVDLA_SDP_RDMA_unpack.v:82) |
| eq_x_10        | DW_cmp         | width=3    | eq_77 (NV_NVDLA_SDP_RDMA_unpack.v:77) |
      |                |            | eq_82 (NV_NVDLA_SDP_RDMA_unpack.v:82) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| eq_x_3             | DW_cmp           | apparch (area)     |                |
| eq_x_4             | DW_cmp           | apparch (area)     |                |
| eq_x_10            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_10                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_ro_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_EG_ro.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_inc       | width=3    | add_214 (NV_NVDLA_SDP_RDMA_EG_ro.v:214) |
| add_x_4        | DW01_inc       | width=13   | add_234 (NV_NVDLA_SDP_RDMA_EG_ro.v:234) |
| eq_x_6         | DW_cmp         | width=13   | eq_240 (NV_NVDLA_SDP_RDMA_EG_ro.v:240) |
| add_x_7        | DW01_inc       | width=13   | add_252 (NV_NVDLA_SDP_RDMA_EG_ro.v:252) |
| eq_x_11        | DW_cmp         | width=13   | eq_257 (NV_NVDLA_SDP_RDMA_EG_ro.v:257) |
| add_x_13       | DW01_inc       | width=11   | add_270 (NV_NVDLA_SDP_RDMA_EG_ro.v:270) |
| eq_x_17        | DW_cmp         | width=11   | eq_275 (NV_NVDLA_SDP_RDMA_EG_ro.v:275) |
| add_x_18       | DW01_add       | width=3    | add_280 (NV_NVDLA_SDP_RDMA_EG_ro.v:280) |
| eq_x_24        | DW_cmp         | width=3    | eq_302 (NV_NVDLA_SDP_RDMA_EG_ro.v:302) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_4            | DW01_inc         | apparch (area)     |                |
| eq_x_6             | DW_cmp           | apparch (area)     |                |
| add_x_7            | DW01_inc         | apparch (area)     |                |
| eq_x_11            | DW_cmp           | apparch (area)     |                |
| add_x_13           | DW01_inc         | apparch (area)     |                |
| eq_x_17            | DW_cmp           | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| eq_x_24            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_4                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_6                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_11                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_13                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_17                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_18                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_24                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_1
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_cfifo_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_EG_ro.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=3    | sub_641_aco (NV_NVDLA_SDP_RDMA_EG_ro.v:641) |
| add_x_2        | DW01_inc       | width=3    | add_642 (NV_NVDLA_SDP_RDMA_EG_ro.v:642) |
| add_x_6        | DW01_inc       | width=2    | add_683 (NV_NVDLA_SDP_RDMA_EG_ro.v:683) |
| gt_x_7         | DW_cmp         | width=3    | gt_690 (NV_NVDLA_SDP_RDMA_EG_ro.v:690) |
| add_x_9        | DW01_inc       | width=2    | add_704 (NV_NVDLA_SDP_RDMA_EG_ro.v:704) |
| sub_x_10       | DW01_dec       | width=3    | sub_743 (NV_NVDLA_SDP_RDMA_EG_ro.v:743) |
| add_x_11       | DW01_inc       | width=3    | add_745 (NV_NVDLA_SDP_RDMA_EG_ro.v:745) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| gt_x_7             | DW_cmp           | apparch (area)     |                |
| add_x_9            | DW01_inc         | apparch (area)     |                |
| sub_x_10           | DW01_dec         | apparch (area)     |                |
| add_x_11           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gt_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_9                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_10                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_1
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_ro_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_EG_ro.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_inc       | width=3    | add_214 (NV_NVDLA_SDP_RDMA_EG_ro.v:214) |
| add_x_4        | DW01_inc       | width=13   | add_234 (NV_NVDLA_SDP_RDMA_EG_ro.v:234) |
| eq_x_6         | DW_cmp         | width=13   | eq_240 (NV_NVDLA_SDP_RDMA_EG_ro.v:240) |
| add_x_7        | DW01_inc       | width=13   | add_252 (NV_NVDLA_SDP_RDMA_EG_ro.v:252) |
| eq_x_11        | DW_cmp         | width=13   | eq_257 (NV_NVDLA_SDP_RDMA_EG_ro.v:257) |
| add_x_13       | DW01_inc       | width=11   | add_270 (NV_NVDLA_SDP_RDMA_EG_ro.v:270) |
| eq_x_17        | DW_cmp         | width=11   | eq_275 (NV_NVDLA_SDP_RDMA_EG_ro.v:275) |
| add_x_18       | DW01_add       | width=3    | add_280 (NV_NVDLA_SDP_RDMA_EG_ro.v:280) |
| eq_x_24        | DW_cmp         | width=3    | eq_302 (NV_NVDLA_SDP_RDMA_EG_ro.v:302) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_4            | DW01_inc         | apparch (area)     |                |
| eq_x_6             | DW_cmp           | apparch (area)     |                |
| add_x_7            | DW01_inc         | apparch (area)     |                |
| eq_x_11            | DW_cmp           | apparch (area)     |                |
| add_x_13           | DW01_inc         | apparch (area)     |                |
| eq_x_17            | DW_cmp           | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| eq_x_24            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_4                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_6                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_11                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_13                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_17                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_18                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_24                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_0
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_cfifo_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_EG_ro.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=3    | sub_641_aco (NV_NVDLA_SDP_RDMA_EG_ro.v:641) |
| add_x_2        | DW01_inc       | width=3    | add_642 (NV_NVDLA_SDP_RDMA_EG_ro.v:642) |
| add_x_6        | DW01_inc       | width=2    | add_683 (NV_NVDLA_SDP_RDMA_EG_ro.v:683) |
| gt_x_7         | DW_cmp         | width=3    | gt_690 (NV_NVDLA_SDP_RDMA_EG_ro.v:690) |
| add_x_9        | DW01_inc       | width=2    | add_704 (NV_NVDLA_SDP_RDMA_EG_ro.v:704) |
| sub_x_10       | DW01_dec       | width=3    | sub_743 (NV_NVDLA_SDP_RDMA_EG_ro.v:743) |
| add_x_11       | DW01_inc       | width=3    | add_745 (NV_NVDLA_SDP_RDMA_EG_ro.v:745) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| gt_x_7             | DW_cmp           | apparch (area)     |                |
| add_x_9            | DW01_inc         | apparch (area)     |                |
| sub_x_10           | DW01_dec         | apparch (area)     |                |
| add_x_11           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gt_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_9                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_10                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_0
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_NRDMA_cq
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_NRDMA_cq.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=8    | sub_56_aco (NV_NVDLA_SDP_NRDMA_cq.v:56) |
| add_x_2        | DW01_inc       | width=8    | add_57 (NV_NVDLA_SDP_NRDMA_cq.v:57) |
| add_x_6        | DW01_inc       | width=8    | add_111 (NV_NVDLA_SDP_NRDMA_cq.v:111) |
| add_x_8        | DW01_inc       | width=8    | add_132 (NV_NVDLA_SDP_NRDMA_cq.v:132) |
| sub_x_11       | DW01_sub       | width=8    | sub_178_aco (NV_NVDLA_SDP_NRDMA_cq.v:178) |
| add_x_12       | DW01_inc       | width=8    | add_180 (NV_NVDLA_SDP_NRDMA_cq.v:180) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| add_x_8            | DW01_inc         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| add_x_12           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_12                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_160x16_1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_160x16_logic_1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ScanShareSel_JTAG_reg_ext_cg_16_0_0_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_180
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_179
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_178
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_177
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_176
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_175
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_174
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_173
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_172
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_171
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_170
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_169
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_168
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_167
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_166
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12PO4_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : RAMPDP_160X16_GL_M2_D2_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_NRDMA_gate
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_brdma
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_dmaif_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_DMAIF_rdrsp_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_DMAIF_rdreq_1
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_BRDMA_lat_fifo
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_BRDMA_lat_fifo.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=8    | sub_68_aco (NV_NVDLA_SDP_BRDMA_lat_fifo.v:68) |
| add_x_2        | DW01_inc       | width=8    | add_69 (NV_NVDLA_SDP_BRDMA_lat_fifo.v:69) |
| add_x_6        | DW01_inc       | width=8    | add_139 (NV_NVDLA_SDP_BRDMA_lat_fifo.v:139) |
| add_x_8        | DW01_inc       | width=8    | add_160 (NV_NVDLA_SDP_BRDMA_lat_fifo.v:160) |
| sub_x_11       | DW01_sub       | width=8    | sub_206_aco (NV_NVDLA_SDP_BRDMA_lat_fifo.v:206) |
| add_x_12       | DW01_inc       | width=8    | add_208 (NV_NVDLA_SDP_BRDMA_lat_fifo.v:208) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| add_x_8            | DW01_inc         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| add_x_12           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_12                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_160x65_1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_160x65_logic_1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12PO4_15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ScanShareSel_JTAG_reg_ext_cg_65_0_0_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_199
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_263
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_262
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_261
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_260
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_259
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_258
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_257
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_256
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_255
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_254
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_253
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_252
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_251
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_250
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_249
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_248
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_247
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_246
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_245
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_244
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_243
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_242
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_241
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_240
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_239
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_238
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_237
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_236
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_235
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_234
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_233
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_232
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_231
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_230
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_229
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_228
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_227
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_226
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_225
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_224
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_223
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_222
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_221
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_220
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_219
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_218
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_217
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_216
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_215
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_214
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_213
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_212
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_211
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_210
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_209
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_208
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_207
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_206
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_205
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_204
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_203
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_202
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_201
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_200
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : RAMPDP_160X65_GL_M2_D2_1
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_eg_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_eg.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_67J25_122_8453            |            |                            |
|                | DP_OP_67J25_122_8453 |      |                            |
| add_x_16       | DW01_add       | width=2    | add_364 (NV_NVDLA_SDP_RDMA_eg.v:364) |
       |                |            | add_364_2 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_364_3 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_365 (NV_NVDLA_SDP_RDMA_eg.v:365) |
       |                |            | add_365_2 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | add_365_3 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | sub_372 (NV_NVDLA_SDP_RDMA_eg.v:372) |
       |                |            | sub_373 (NV_NVDLA_SDP_RDMA_eg.v:373) |
| add_x_17       | DW01_add       | width=2    | add_364 (NV_NVDLA_SDP_RDMA_eg.v:364) |
       |                |            | add_364_2 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_364_3 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_365 (NV_NVDLA_SDP_RDMA_eg.v:365) |
       |                |            | add_365_2 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | add_365_3 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | sub_372 (NV_NVDLA_SDP_RDMA_eg.v:372) |
       |                |            | sub_373 (NV_NVDLA_SDP_RDMA_eg.v:373) |
| sub_x_18       | DW01_dec       | width=2    | add_364 (NV_NVDLA_SDP_RDMA_eg.v:364) |
       |                |            | add_364_2 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_364_3 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_365 (NV_NVDLA_SDP_RDMA_eg.v:365) |
       |                |            | add_365_2 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | add_365_3 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | sub_372 (NV_NVDLA_SDP_RDMA_eg.v:372) |
       |                |            | sub_373 (NV_NVDLA_SDP_RDMA_eg.v:373) |
| add_x_19       | DW01_add       | width=2    | add_364 (NV_NVDLA_SDP_RDMA_eg.v:364) |
       |                |            | add_364_2 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_364_3 (NV_NVDLA_SDP_RDMA_eg.v:364) |
     |                |            | add_365 (NV_NVDLA_SDP_RDMA_eg.v:365) |
       |                |            | add_365_2 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | add_365_3 (NV_NVDLA_SDP_RDMA_eg.v:365) |
     |                |            | sub_372 (NV_NVDLA_SDP_RDMA_eg.v:372) |
       |                |            | sub_373 (NV_NVDLA_SDP_RDMA_eg.v:373) |
=============================================================================

Datapath Report for DP_OP_67J25_122_8453
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_67J25_122_8453 | add_159 (NV_NVDLA_SDP_RDMA_eg.v:159)                |
|                      | eq_173 (NV_NVDLA_SDP_RDMA_eg.v:173)                 |
|                      | add_158 (NV_NVDLA_SDP_RDMA_eg.v:158)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 15    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 15    |                                          |
| T0    | IFO  | Unsigned | 16    | I3 + $unsigned(1'b1) (NV_NVDLA_SDP_RDMA_eg.v:158) |
| O1    | PO   | Unsigned | 16    | I1 + I2 (NV_NVDLA_SDP_RDMA_eg.v:159)     |
| O2    | PO   | Unsigned | 1     | O1 == T0 (NV_NVDLA_SDP_RDMA_eg.v:173)    |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_16           | DW01_add         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| sub_x_18           | DW01_dec         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| DP_OP_67J25_122_8453                  |                    |                |
|                    | DP_OP_67J25_122_8453 | str (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_16                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_17                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_18                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_19                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_67J25_122_8453       | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_ro_2
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_EG_ro.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_inc       | width=3    | add_214 (NV_NVDLA_SDP_RDMA_EG_ro.v:214) |
| add_x_4        | DW01_inc       | width=13   | add_234 (NV_NVDLA_SDP_RDMA_EG_ro.v:234) |
| eq_x_6         | DW_cmp         | width=13   | eq_240 (NV_NVDLA_SDP_RDMA_EG_ro.v:240) |
| add_x_7        | DW01_inc       | width=13   | add_252 (NV_NVDLA_SDP_RDMA_EG_ro.v:252) |
| eq_x_11        | DW_cmp         | width=13   | eq_257 (NV_NVDLA_SDP_RDMA_EG_ro.v:257) |
| add_x_13       | DW01_inc       | width=11   | add_270 (NV_NVDLA_SDP_RDMA_EG_ro.v:270) |
| eq_x_17        | DW_cmp         | width=11   | eq_275 (NV_NVDLA_SDP_RDMA_EG_ro.v:275) |
| add_x_18       | DW01_add       | width=3    | add_280 (NV_NVDLA_SDP_RDMA_EG_ro.v:280) |
| eq_x_24        | DW_cmp         | width=3    | eq_302 (NV_NVDLA_SDP_RDMA_EG_ro.v:302) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_4            | DW01_inc         | apparch (area)     |                |
| eq_x_6             | DW_cmp           | apparch (area)     |                |
| add_x_7            | DW01_inc         | apparch (area)     |                |
| eq_x_11            | DW_cmp           | apparch (area)     |                |
| add_x_13           | DW01_inc         | apparch (area)     |                |
| eq_x_17            | DW_cmp           | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| eq_x_24            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_4                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_6                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_11                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_13                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_17                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_18                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_24                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_2
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_cfifo_2
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_EG_ro.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=3    | sub_641_aco (NV_NVDLA_SDP_RDMA_EG_ro.v:641) |
| add_x_2        | DW01_inc       | width=3    | add_642 (NV_NVDLA_SDP_RDMA_EG_ro.v:642) |
| add_x_6        | DW01_inc       | width=2    | add_683 (NV_NVDLA_SDP_RDMA_EG_ro.v:683) |
| gt_x_7         | DW_cmp         | width=3    | gt_690 (NV_NVDLA_SDP_RDMA_EG_ro.v:690) |
| add_x_9        | DW01_inc       | width=2    | add_704 (NV_NVDLA_SDP_RDMA_EG_ro.v:704) |
| sub_x_10       | DW01_dec       | width=3    | sub_743 (NV_NVDLA_SDP_RDMA_EG_ro.v:743) |
| add_x_11       | DW01_inc       | width=3    | add_745 (NV_NVDLA_SDP_RDMA_EG_ro.v:745) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| gt_x_7             | DW_cmp           | apparch (area)     |                |
| add_x_9            | DW01_inc         | apparch (area)     |                |
| sub_x_10           | DW01_dec         | apparch (area)     |                |
| add_x_11           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gt_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_9                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_10                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_2
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_ro_3
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_EG_ro.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_inc       | width=3    | add_214 (NV_NVDLA_SDP_RDMA_EG_ro.v:214) |
| add_x_4        | DW01_inc       | width=13   | add_234 (NV_NVDLA_SDP_RDMA_EG_ro.v:234) |
| eq_x_6         | DW_cmp         | width=13   | eq_240 (NV_NVDLA_SDP_RDMA_EG_ro.v:240) |
| add_x_7        | DW01_inc       | width=13   | add_252 (NV_NVDLA_SDP_RDMA_EG_ro.v:252) |
| eq_x_11        | DW_cmp         | width=13   | eq_257 (NV_NVDLA_SDP_RDMA_EG_ro.v:257) |
| add_x_13       | DW01_inc       | width=11   | add_270 (NV_NVDLA_SDP_RDMA_EG_ro.v:270) |
| eq_x_17        | DW_cmp         | width=11   | eq_275 (NV_NVDLA_SDP_RDMA_EG_ro.v:275) |
| add_x_18       | DW01_add       | width=3    | add_280 (NV_NVDLA_SDP_RDMA_EG_ro.v:280) |
| eq_x_24        | DW_cmp         | width=3    | eq_302 (NV_NVDLA_SDP_RDMA_EG_ro.v:302) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_4            | DW01_inc         | apparch (area)     |                |
| eq_x_6             | DW_cmp           | apparch (area)     |                |
| add_x_7            | DW01_inc         | apparch (area)     |                |
| eq_x_11            | DW_cmp           | apparch (area)     |                |
| add_x_13           | DW01_inc         | apparch (area)     |                |
| eq_x_17            | DW_cmp           | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| eq_x_24            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_4                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_6                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_11                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_13                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_17                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_18                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_24                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_3
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_cfifo_3
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_EG_ro.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=3    | sub_641_aco (NV_NVDLA_SDP_RDMA_EG_ro.v:641) |
| add_x_2        | DW01_inc       | width=3    | add_642 (NV_NVDLA_SDP_RDMA_EG_ro.v:642) |
| add_x_6        | DW01_inc       | width=2    | add_683 (NV_NVDLA_SDP_RDMA_EG_ro.v:683) |
| gt_x_7         | DW_cmp         | width=3    | gt_690 (NV_NVDLA_SDP_RDMA_EG_ro.v:690) |
| add_x_9        | DW01_inc       | width=2    | add_704 (NV_NVDLA_SDP_RDMA_EG_ro.v:704) |
| sub_x_10       | DW01_dec       | width=3    | sub_743 (NV_NVDLA_SDP_RDMA_EG_ro.v:743) |
| add_x_11       | DW01_inc       | width=3    | add_745 (NV_NVDLA_SDP_RDMA_EG_ro.v:745) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| gt_x_7             | DW_cmp           | apparch (area)     |                |
| add_x_9            | DW01_inc         | apparch (area)     |                |
| sub_x_10           | DW01_dec         | apparch (area)     |                |
| add_x_11           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gt_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_9                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_10                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_EG_RO_dfifo_15
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_unpack_2
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_unpack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=3    | add_63 (NV_NVDLA_SDP_RDMA_unpack.v:63) |
| eq_x_3         | DW_cmp         | width=3    | eq_82_2 (NV_NVDLA_SDP_RDMA_unpack.v:82) |
| eq_x_4         | DW_cmp         | width=3    | eq_82_3 (NV_NVDLA_SDP_RDMA_unpack.v:82) |
| eq_x_10        | DW_cmp         | width=3    | eq_77 (NV_NVDLA_SDP_RDMA_unpack.v:77) |
      |                |            | eq_82 (NV_NVDLA_SDP_RDMA_unpack.v:82) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| eq_x_3             | DW_cmp           | apparch (area)     |                |
| eq_x_4             | DW_cmp           | apparch (area)     |                |
| eq_x_10            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_10                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_BRDMA_cq
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_BRDMA_cq.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=8    | sub_56_aco (NV_NVDLA_SDP_BRDMA_cq.v:56) |
| add_x_2        | DW01_inc       | width=8    | add_57 (NV_NVDLA_SDP_BRDMA_cq.v:57) |
| add_x_6        | DW01_inc       | width=8    | add_111 (NV_NVDLA_SDP_BRDMA_cq.v:111) |
| add_x_8        | DW01_inc       | width=8    | add_132 (NV_NVDLA_SDP_BRDMA_cq.v:132) |
| sub_x_11       | DW01_sub       | width=8    | sub_178_aco (NV_NVDLA_SDP_BRDMA_cq.v:178) |
| add_x_12       | DW01_inc       | width=8    | add_180 (NV_NVDLA_SDP_BRDMA_cq.v:180) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| add_x_8            | DW01_inc         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| add_x_12           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_12                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_160x16_1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_160x16_logic_1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12PO4_20
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ScanShareSel_JTAG_reg_ext_cg_16_0_0_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_297
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_296
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_295
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_294
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_293
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_292
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_291
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_290
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_289
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_288
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_287
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_286
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_285
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_284
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_283
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : RAMPDP_160X16_GL_M2_D2_1
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_RDMA_ig_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_ig.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_inc       | width=11   | add_215 (NV_NVDLA_SDP_RDMA_ig.v:215) |
| eq_x_7         | DW_cmp         | width=11   | eq_220 (NV_NVDLA_SDP_RDMA_ig.v:220) |
| add_x_8        | DW01_inc       | width=13   | add_233 (NV_NVDLA_SDP_RDMA_ig.v:233) |
| eq_x_12        | DW_cmp         | width=13   | eq_238 (NV_NVDLA_SDP_RDMA_ig.v:238) |
| add_x_14       | DW01_add       | width=30   | add_255 (NV_NVDLA_SDP_RDMA_ig.v:255) |
| add_x_20       | DW01_inc       | width=32   | add_597 (NV_NVDLA_SDP_RDMA_ig.v:597) |
| add_x_13       | DW01_add       | width=30   | add_253 (NV_NVDLA_SDP_RDMA_ig.v:253) |
       |                |            | add_317 (NV_NVDLA_SDP_RDMA_ig.v:317) |
| DP_OP_99J20_122_3514            |            |                            |
|                | DP_OP_99J20_122_3514 |      |                            |
=============================================================================

Datapath Report for DP_OP_99J20_122_3514
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_99J20_122_3514 | add_386 (NV_NVDLA_SDP_RDMA_ig.v:386)                |
|                      | add_394 (NV_NVDLA_SDP_RDMA_ig.v:394)                |
|                      | add_399 (NV_NVDLA_SDP_RDMA_ig.v:399)                |
|                      | add_388 (NV_NVDLA_SDP_RDMA_ig.v:388)                |
|                      | add_426 (NV_NVDLA_SDP_RDMA_ig.v:426)                |
|                      | add_434 (NV_NVDLA_SDP_RDMA_ig.v:434)                |
|                      | add_442 (NV_NVDLA_SDP_RDMA_ig.v:442)                |
|                      | add_428 (NV_NVDLA_SDP_RDMA_ig.v:428)                |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 15    |                                          |
| I2    | PI   | Unsigned | 2     |                                          |
| O1    | PO   | Unsigned | 15    | I1 + I2 ( NV_NVDLA_SDP_RDMA_ig.v:386 NV_NVDLA_SDP_RDMA_ig.v:388 NV_NVDLA_SDP_RDMA_ig.v:394 NV_NVDLA_SDP_RDMA_ig.v:399 NV_NVDLA_SDP_RDMA_ig.v:426 NV_NVDLA_SDP_RDMA_ig.v:428 NV_NVDLA_SDP_RDMA_ig.v:434 NV_NVDLA_SDP_RDMA_ig.v:442 ) |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_inc         | apparch (area)     |                |
| eq_x_7             | DW_cmp           | apparch (area)     |                |
| add_x_8            | DW01_inc         | apparch (area)     |                |
| eq_x_12            | DW_cmp           | apparch (area)     |                |
| add_x_14           | DW01_add         | pparch (area,speed)                 |
| add_x_20           | DW01_inc         | pparch (area,speed)                 |
| add_x_13           | DW01_add         | pparch (area,speed)                 |
| DP_OP_99J20_122_3514                  |                    |                |
|                    | DP_OP_99J20_122_3514 | str (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_12                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_14                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_20                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_13                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_99J20_122_3514       | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_BRDMA_gate
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_mrdma
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_RDMA_dmaif_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_DMAIF_rdrsp_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_DMAIF_rdreq_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_eg
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_dout
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_MRDMA_EG_dout.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=14   | add_287 (NV_NVDLA_SDP_MRDMA_EG_dout.v:287) |
| eq_x_3         | DW_cmp         | width=14   | eq_292 (NV_NVDLA_SDP_MRDMA_EG_dout.v:292) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| eq_x_3             | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_DOUT_pipe_p1
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_din
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_MRDMA_EG_din.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_8J27_122_7327             |            |                            |
|                | DP_OP_8J27_122_7327 |       |                            |
=============================================================================

Datapath Report for DP_OP_8J27_122_7327
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_8J27_122_7327  | add_125 (NV_NVDLA_SDP_MRDMA_EG_din.v:125)           |
|                      | eq_139 (NV_NVDLA_SDP_MRDMA_EG_din.v:139)            |
|                      | C117 (NV_NVDLA_SDP_MRDMA_EG_din.v:124)              |
|                      | add_124 (NV_NVDLA_SDP_MRDMA_EG_din.v:124)           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 13    |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 13    |                                          |
| T0    | IFO  | Unsigned | 14    | I5 + $unsigned(1'b1) (NV_NVDLA_SDP_MRDMA_EG_din.v:124) |
| T1    | IFO  | Unsigned | 14    | { I3, I4 } ? T0 : $unsigned(1'b0) (NV_NVDLA_SDP_MRDMA_EG_din.v:124) |
| O1    | PO   | Unsigned | 14    | I1 + I2 (NV_NVDLA_SDP_MRDMA_EG_din.v:125) |
| O2    | PO   | Unsigned | 1     | O1 == T1 (NV_NVDLA_SDP_MRDMA_EG_din.v:139) |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_8J27_122_7327                   |                    |                |
|                    | DP_OP_8J27_122_7327 | str (area,speed)                 |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| DP_OP_8J27_122_7327        | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_NVDLA_SDP_RDMA_unpack_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_RDMA_unpack.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=3    | add_63 (NV_NVDLA_SDP_RDMA_unpack.v:63) |
| eq_x_3         | DW_cmp         | width=3    | eq_82_2 (NV_NVDLA_SDP_RDMA_unpack.v:82) |
| eq_x_4         | DW_cmp         | width=3    | eq_82_3 (NV_NVDLA_SDP_RDMA_unpack.v:82) |
| eq_x_10        | DW_cmp         | width=3    | eq_77 (NV_NVDLA_SDP_RDMA_unpack.v:77) |
      |                |            | eq_82 (NV_NVDLA_SDP_RDMA_unpack.v:82) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| eq_x_3             | DW_cmp           | apparch (area)     |                |
| eq_x_4             | DW_cmp           | apparch (area)     |                |
| eq_x_10            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_10                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_pfifo_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_pfifo_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_pfifo_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_pfifo_3
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_lat_fifo
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_MRDMA_EG_din.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=7    | sub_366_aco (NV_NVDLA_SDP_MRDMA_EG_din.v:366) |
| add_x_2        | DW01_inc       | width=7    | add_367 (NV_NVDLA_SDP_MRDMA_EG_din.v:367) |
| add_x_6        | DW01_inc       | width=7    | add_437 (NV_NVDLA_SDP_MRDMA_EG_din.v:437) |
| add_x_8        | DW01_inc       | width=7    | add_458 (NV_NVDLA_SDP_MRDMA_EG_din.v:458) |
| sub_x_11       | DW01_sub       | width=7    | sub_504_aco (NV_NVDLA_SDP_MRDMA_EG_din.v:504) |
| add_x_12       | DW01_inc       | width=7    | add_506 (NV_NVDLA_SDP_MRDMA_EG_din.v:506) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| add_x_8            | DW01_inc         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| add_x_12           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_12                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_80x65_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_80x65_logic_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12PO4_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ScanShareSel_JTAG_reg_ext_cg_66_0_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_65
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_64
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_63
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_62
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_61
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_60
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_59
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_58
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_57
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_56
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_55
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_54
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_53
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_52
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_51
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_50
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_49
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_48
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_47
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_46
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_45
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_44
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_43
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_42
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_41
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_40
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_39
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_38
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_37
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_36
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_35
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_34
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_33
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_32
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_31
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_30
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_29
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_28
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_27
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_26
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_25
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_24
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_23
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_22
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_21
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_20
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_19
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_18
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_17
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : RAMPDP_80X66_GL_M1_D2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_cmd
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_MRDMA_EG_cmd.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=3    | sub_886_aco (NV_NVDLA_SDP_MRDMA_EG_cmd.v:886) |
| add_x_2        | DW01_inc       | width=3    | add_887 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:887) |
| add_x_6        | DW01_inc       | width=2    | add_928 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:928) |
| gt_x_7         | DW_cmp         | width=3    | gt_935 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:935) |
| add_x_9        | DW01_inc       | width=2    | add_949 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:949) |
| sub_x_10       | DW01_dec       | width=3    | sub_977 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:977) |
| add_x_11       | DW01_inc       | width=3    | add_979 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:979) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| gt_x_7             | DW_cmp           | apparch (area)     |                |
| add_x_9            | DW01_inc         | apparch (area)     |                |
| sub_x_10           | DW01_dec         | apparch (area)     |                |
| add_x_11           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gt_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_9                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_10                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo_flopram_rwsa_4x15
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_MRDMA_EG_cmd.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=3    | sub_411_aco (NV_NVDLA_SDP_MRDMA_EG_cmd.v:411) |
| add_x_2        | DW01_inc       | width=3    | add_412 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:412) |
| add_x_6        | DW01_inc       | width=2    | add_453 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:453) |
| gt_x_7         | DW_cmp         | width=3    | gt_460 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:460) |
| add_x_9        | DW01_inc       | width=2    | add_474 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:474) |
| sub_x_10       | DW01_dec       | width=3    | sub_502 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:502) |
| add_x_11       | DW01_inc       | width=3    | add_504 (NV_NVDLA_SDP_MRDMA_EG_cmd.v:504) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| gt_x_7             | DW_cmp           | apparch (area)     |                |
| add_x_9            | DW01_inc         | apparch (area)     |                |
| sub_x_10           | DW01_dec         | apparch (area)     |                |
| add_x_11           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gt_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_9                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_10                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo_flopram_rwsa_4x13
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_cq
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_MRDMA_cq.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=7    | sub_56_aco (NV_NVDLA_SDP_MRDMA_cq.v:56) |
| add_x_2        | DW01_inc       | width=7    | add_57 (NV_NVDLA_SDP_MRDMA_cq.v:57) |
| add_x_6        | DW01_inc       | width=7    | add_111 (NV_NVDLA_SDP_MRDMA_cq.v:111) |
| add_x_8        | DW01_inc       | width=7    | add_132 (NV_NVDLA_SDP_MRDMA_cq.v:132) |
| sub_x_11       | DW01_sub       | width=7    | sub_178_aco (NV_NVDLA_SDP_MRDMA_cq.v:178) |
| add_x_12       | DW01_inc       | width=7    | add_180 (NV_NVDLA_SDP_MRDMA_cq.v:180) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| add_x_8            | DW01_inc         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| add_x_12           | DW01_inc         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| sub_x_1                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_2                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_12                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_80x14_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : nv_ram_rwsp_80x14_logic_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12PO4_25
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ScanShareSel_JTAG_reg_ext_cg_14_0_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_316
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_329
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_328
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_327
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_326
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_325
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_324
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_323
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_322
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_321
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_320
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_319
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_318
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SDFQD1_317
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : RAMDP_80X14_GL_M2_E2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12PO4_27
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_ig
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20250506_2003/src/NV_NVDLA_SDP_MRDMA_ig.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_inc       | width=11   | add_231 (NV_NVDLA_SDP_MRDMA_ig.v:231) |
| eq_x_7         | DW_cmp         | width=11   | eq_236 (NV_NVDLA_SDP_MRDMA_ig.v:236) |
| add_x_8        | DW01_inc       | width=13   | add_248 (NV_NVDLA_SDP_MRDMA_ig.v:248) |
| eq_x_12        | DW_cmp         | width=13   | eq_253 (NV_NVDLA_SDP_MRDMA_ig.v:253) |
| add_x_14       | DW01_add       | width=30   | add_270 (NV_NVDLA_SDP_MRDMA_ig.v:270) |
| add_x_22       | DW01_inc       | width=32   | add_546 (NV_NVDLA_SDP_MRDMA_ig.v:546) |
| add_x_13       | DW01_add       | width=30   | add_268 (NV_NVDLA_SDP_MRDMA_ig.v:268) |
      |                |            | add_332 (NV_NVDLA_SDP_MRDMA_ig.v:332) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_inc         | apparch (area)     |                |
| eq_x_7             | DW_cmp           | apparch (area)     |                |
| add_x_8            | DW01_inc         | apparch (area)     |                |
| eq_x_12            | DW_cmp           | apparch (area)     |                |
| add_x_14           | DW01_add         | pparch (area,speed)                 |
| add_x_22           | DW01_inc         | pparch (area,speed)                 |
| add_x_13           | DW01_add         | pparch (area,speed)                 |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| eq_x_12                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_14                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_22                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_13                   | area,speed   | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_SDP_MRDMA_gate
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_CLK_gate_power_17
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : CKLNQD12_17
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_sync3d_s
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MUX2HDD2_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : sync3d_s_ppp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : p_SSYNC3DO_S_PPP
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_sync3d
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : sync3d
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : p_SSYNC3DO
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MUX2HDD2_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_reset
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : sync_reset
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MUX2D4_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : p_SSYNC2DO_C_PP_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MUX2D4_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : OR2D1
****************************************

No implementations to report
1
 
****************************************
Report : clocks
Design : NV_NVDLA_partition_p
Version: T-2022.03-SP3
Date   : Tue May  6 22:13:09 2025
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
nvdla_core_clk    0.90  {0 0.45}                      {nvdla_core_clk}
--------------------------------------------------------------------------------
1
 
****************************************
Report : clock_skew
Design : NV_NVDLA_partition_p
Version: T-2022.03-SP3
Date   : Tue May  6 22:13:09 2025
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------

                 Max Transition      Min Transition
Object           Rise      Fall      Rise      Fall
-------------------------------------------------------
nvdla_core_clk    0.05     0.05      0.05      0.05
1
 
****************************************
Report : power
        -analysis_effort low
Design : NV_NVDLA_partition_p
Version: T-2022.03-SP3
Date   : Tue May  6 22:13:09 2025
****************************************


Library(s) Used:

    saed32rvt_ss0p75v125c (File: /usr/local/synopsys/pdk/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db)


Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
NV_NVDLA_partition_p   280000            saed32rvt_ss0p75v125c
NV_NVDLA_reset         ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_sync3d        ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_sync3d_s      ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_sdp           280000            saed32rvt_ss0p75v125c
sync_reset             ForQA             saed32rvt_ss0p75v125c
MUX2HDD2_1             ForQA             saed32rvt_ss0p75v125c
sync3d                 ForQA             saed32rvt_ss0p75v125c
sync3d_s_ppp           ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_rdma      280000            saed32rvt_ss0p75v125c
NV_NVDLA_SDP_wdma      35000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_core      70000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_reg       35000             saed32rvt_ss0p75v125c
OR2D1                  ForQA             saed32rvt_ss0p75v125c
MUX2D4_1               ForQA             saed32rvt_ss0p75v125c
p_SSYNC2DO_C_PP_12     ForQA             saed32rvt_ss0p75v125c
MUX2D4_0               ForQA             saed32rvt_ss0p75v125c
p_SSYNC3DO             ForQA             saed32rvt_ss0p75v125c
p_SSYNC3DO_S_PPP       ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_mrdma     70000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_brdma     70000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_nrdma     70000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_reg  35000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_gate ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_cmd  8000              saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_dat  16000             saed32rvt_ss0p75v125c
NV_NVDLA_DMAIF_wr      8000              saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_intr 8000              saed32rvt_ss0p75v125c
NV_NVDLA_SDP_CORE_gate ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_pack_256_2_32 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_pack_128_1_16_3 8000   saed32rvt_ss0p75v125c
NV_NVDLA_SDP_cmux      8000              saed32rvt_ss0p75v125c
NV_NVDLA_SDP_CORE_pack_32_32_1 8000      saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_x1_int 35000            saed32rvt_ss0p75v125c
NV_NVDLA_SDP_CORE_unpack_32_32_1 8000    saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_x2_int 16000            saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_c     16000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_CORE_unpack_8_64 8000       saed32rvt_ss0p75v125c
NV_NVDLA_SDP_CORE_pipe_p11 8000          saed32rvt_ss0p75v125c
NV_NVDLA_SDP_REG_single 8000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_REG_dual_1 16000            saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_gate ForQA            saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_ig  8000              saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_cq  35000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_eg  35000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_dmaif_2 8000           saed32rvt_ss0p75v125c
NV_NVDLA_SDP_BRDMA_gate ForQA            saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_ig_1 8000              saed32rvt_ss0p75v125c
NV_NVDLA_SDP_BRDMA_cq  8000              saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_eg_1 35000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_BRDMA_lat_fifo 8000         saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_dmaif_1 8000           saed32rvt_ss0p75v125c
NV_NVDLA_SDP_NRDMA_gate ForQA            saed32rvt_ss0p75v125c
NV_NVDLA_SDP_NRDMA_cq  8000              saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_eg_0 35000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_NRDMA_lat_fifo 8000         saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_REG_single ForQA       saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_REG_dual_1 16000       saed32rvt_ss0p75v125c
NV_CLK_gate_power_21   ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_CMD_sfifo 8000         saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_CMD_dfifo 8000         saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_DAT_in 8000            saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_DAT_out 8000           saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo ForQA saed32rvt_ss0p75v125c
NV_NVDLA_SDP_CMUX_pipe_p1 8000           saed32rvt_ss0p75v125c
NV_NVDLA_SDP_CMUX_pipe_p2 8000           saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_int_alu_1 8000        saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_int_mul_1 8000        saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_int_trt_1 8000        saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_int_relu_1 8000       saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_C_int 16000             saed32rvt_ss0p75v125c
nv_ram_rwsp_80x14_1    35000             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_cmd 8000           saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_din 16000          saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_dout 16000         saed32rvt_ss0p75v125c
NV_NVDLA_DMAIF_rdreq_2 8000              saed32rvt_ss0p75v125c
NV_NVDLA_DMAIF_rdrsp_2 ForQA             saed32rvt_ss0p75v125c
nv_ram_rwsp_160x16_1_1 ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_unpack_2 8000          saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_ro_3 16000          saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_ro_2 16000          saed32rvt_ss0p75v125c
nv_ram_rwsp_160x65_1_1 8000              saed32rvt_ss0p75v125c
NV_NVDLA_DMAIF_rdreq_1 8000              saed32rvt_ss0p75v125c
nv_ram_rwsp_160x16_1_0 ForQA             saed32rvt_ss0p75v125c
nv_ram_rwsp_160x65_1_0 8000              saed32rvt_ss0p75v125c
CKLNQD12_21            ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_CMD_sfifo_flopram_rwsa_4x15 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_CMD_dfifo_flopram_rwsa_4x44 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_3 8000    saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_sync2data_16_32_1 ForQA saed32rvt_ss0p75v125c
NV_NVDLA_HLS_shiftleftsu_16_32_6_1 8000  saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1_1 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2_1 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_sync2data_16_33_1 ForQA saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_prelu_33_16_49_1 8000   saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_1 8000 saed32rvt_ss0p75v125c
NV_NVDLA_HLS_shiftrightsu_49_32_6_1 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1_1 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_relu_32_1 ForQA         saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1_1 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_C_INT_pipe_p1 8000      saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_C_INT_pipe_p2 8000      saed32rvt_ss0p75v125c
NV_NVDLA_HLS_shiftrightsatsu_49_17_6 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_C_INT_pipe_p3 8000      saed32rvt_ss0p75v125c
NV_NVDLA_HLS_saturate_17_16 ForQA        saed32rvt_ss0p75v125c
NV_NVDLA_HLS_saturate_17_8 ForQA         saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_C_INT_pipe_p4 8000      saed32rvt_ss0p75v125c
nv_ram_rwsp_80x14_logic_1 35000          saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_lat_fifo 8000      saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_pfifo_3 8000       saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_DOUT_pipe_p1 8000  saed32rvt_ss0p75v125c
nv_ram_rwsp_160x16_logic_1_1 ForQA       saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_15 8000    saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_3 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_3 8000   saed32rvt_ss0p75v125c
nv_ram_rwsp_160x65_logic_1_1 8000        saed32rvt_ss0p75v125c
nv_ram_rwsp_160x16_logic_1_0 ForQA       saed32rvt_ss0p75v125c
nv_ram_rwsp_160x65_logic_1_0 8000        saed32rvt_ss0p75v125c
CKLNQD12PO4_27         ForQA             saed32rvt_ss0p75v125c
RAMDP_80X14_GL_M2_E2   35000             saed32rvt_ss0p75v125c
ScanShareSel_JTAG_reg_ext_cg_14_0_0 ForQA saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo_flopram_rwsa_4x13 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo_flopram_rwsa_4x15 8000 saed32rvt_ss0p75v125c
nv_ram_rwsp_80x65_1    8000              saed32rvt_ss0p75v125c
RAMPDP_160X16_GL_M2_D2_1 ForQA           saed32rvt_ss0p75v125c
ScanShareSel_JTAG_reg_ext_cg_16_0_0_1 ForQA saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_3 ForQA saed32rvt_ss0p75v125c
RAMPDP_160X65_GL_M2_D2_1 ForQA           saed32rvt_ss0p75v125c
ScanShareSel_JTAG_reg_ext_cg_65_0_0_1 8000 saed32rvt_ss0p75v125c
nv_ram_rwsp_80x65_logic_1 8000           saed32rvt_ss0p75v125c
RAMPDP_80X66_GL_M1_D2  ForQA             saed32rvt_ss0p75v125c
ScanShareSel_JTAG_reg_ext_cg_66_0_0 8000 saed32rvt_ss0p75v125c
RAMPDP_160X65_GL_M2_D2_0 ForQA           saed32rvt_ss0p75v125c
RAMPDP_160X16_GL_M2_D2_0 ForQA           saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_REG_dual_0 16000       saed32rvt_ss0p75v125c
NV_NVDLA_SDP_REG_dual_0 16000            saed32rvt_ss0p75v125c
NV_NVDLA_DMAIF_rdrsp_0 ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_DMAIF_rdrsp_1 ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_int_alu_0 8000        saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_sync2data_16_32_0 ForQA saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_ro_0 16000          saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_ro_1 16000          saed32rvt_ss0p75v125c
NV_NVDLA_HLS_shiftleftsu_16_32_6_0 8000  saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_0 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_1 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_2 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_0 ForQA saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_1 ForQA saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_2 ForQA saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_int_mul_0 8000        saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_sync2data_16_33_0 ForQA saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1_0 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_pfifo_0 8000       saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_pfifo_1 8000       saed32rvt_ss0p75v125c
NV_NVDLA_SDP_MRDMA_EG_pfifo_2 8000       saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_int_trt_0 8000        saed32rvt_ss0p75v125c
NV_NVDLA_SDP_CORE_pack_32_32_0 8000      saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_int_relu_0 8000       saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_relu_32_0 ForQA         saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1_0 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_CORE_unpack_32_32_0 8000    saed32rvt_ss0p75v125c
NV_CLK_gate_power_0    ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_1    ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_2    ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_3    ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_4    ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_5    ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_6    ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_7    ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_8    ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_9    ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_10   ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_11   ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_12   ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_13   ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_14   ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_15   ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_16   ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_17   ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_19   ForQA             saed32rvt_ss0p75v125c
NV_CLK_gate_power_20   ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_ig_0 8000              saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_prelu_33_16_49_0 8000   saed32rvt_ss0p75v125c
CKLNQD12PO4_0          ForQA             saed32rvt_ss0p75v125c
CKLNQD12PO4_5          ForQA             saed32rvt_ss0p75v125c
CKLNQD12PO4_10         ForQA             saed32rvt_ss0p75v125c
CKLNQD12PO4_15         ForQA             saed32rvt_ss0p75v125c
CKLNQD12PO4_20         ForQA             saed32rvt_ss0p75v125c
CKLNQD12PO4_25         ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_0 8000   saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_1 8000   saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_2 8000   saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_dmaif_0 8000           saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_unpack_0 8000          saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_unpack_1 8000          saed32rvt_ss0p75v125c
NV_NVDLA_HLS_shiftrightsu_49_32_6_0 8000 saed32rvt_ss0p75v125c
ScanShareSel_JTAG_reg_ext_cg_65_0_0_0 8000 saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_pack_128_1_16_0 8000   saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_pack_128_1_16_1 8000   saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_pack_128_1_16_2 8000   saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 8000 saed32rvt_ss0p75v125c
MUX2HDD2_0             ForQA             saed32rvt_ss0p75v125c
CKLNQD12_0             ForQA             saed32rvt_ss0p75v125c
CKLNQD12_1             ForQA             saed32rvt_ss0p75v125c
CKLNQD12_2             ForQA             saed32rvt_ss0p75v125c
CKLNQD12_3             ForQA             saed32rvt_ss0p75v125c
CKLNQD12_4             ForQA             saed32rvt_ss0p75v125c
CKLNQD12_5             ForQA             saed32rvt_ss0p75v125c
CKLNQD12_6             ForQA             saed32rvt_ss0p75v125c
CKLNQD12_7             ForQA             saed32rvt_ss0p75v125c
CKLNQD12_8             ForQA             saed32rvt_ss0p75v125c
CKLNQD12_9             ForQA             saed32rvt_ss0p75v125c
CKLNQD12_10            ForQA             saed32rvt_ss0p75v125c
CKLNQD12_11            ForQA             saed32rvt_ss0p75v125c
CKLNQD12_12            ForQA             saed32rvt_ss0p75v125c
CKLNQD12_13            ForQA             saed32rvt_ss0p75v125c
CKLNQD12_14            ForQA             saed32rvt_ss0p75v125c
CKLNQD12_15            ForQA             saed32rvt_ss0p75v125c
CKLNQD12_16            ForQA             saed32rvt_ss0p75v125c
CKLNQD12_17            ForQA             saed32rvt_ss0p75v125c
CKLNQD12_19            ForQA             saed32rvt_ss0p75v125c
CKLNQD12_20            ForQA             saed32rvt_ss0p75v125c
SDFQD1_1               ForQA             saed32rvt_ss0p75v125c
SDFQD1_2               ForQA             saed32rvt_ss0p75v125c
SDFQD1_3               ForQA             saed32rvt_ss0p75v125c
SDFQD1_4               ForQA             saed32rvt_ss0p75v125c
SDFQD1_5               ForQA             saed32rvt_ss0p75v125c
SDFQD1_6               ForQA             saed32rvt_ss0p75v125c
SDFQD1_7               ForQA             saed32rvt_ss0p75v125c
SDFQD1_8               ForQA             saed32rvt_ss0p75v125c
SDFQD1_9               ForQA             saed32rvt_ss0p75v125c
SDFQD1_10              ForQA             saed32rvt_ss0p75v125c
SDFQD1_11              ForQA             saed32rvt_ss0p75v125c
SDFQD1_12              ForQA             saed32rvt_ss0p75v125c
SDFQD1_13              ForQA             saed32rvt_ss0p75v125c
SDFQD1_14              ForQA             saed32rvt_ss0p75v125c
SDFQD1_15              ForQA             saed32rvt_ss0p75v125c
SDFQD1_16              ForQA             saed32rvt_ss0p75v125c
SDFQD1_17              ForQA             saed32rvt_ss0p75v125c
SDFQD1_18              ForQA             saed32rvt_ss0p75v125c
SDFQD1_19              ForQA             saed32rvt_ss0p75v125c
SDFQD1_20              ForQA             saed32rvt_ss0p75v125c
SDFQD1_21              ForQA             saed32rvt_ss0p75v125c
SDFQD1_22              ForQA             saed32rvt_ss0p75v125c
SDFQD1_23              ForQA             saed32rvt_ss0p75v125c
SDFQD1_24              ForQA             saed32rvt_ss0p75v125c
SDFQD1_25              ForQA             saed32rvt_ss0p75v125c
SDFQD1_26              ForQA             saed32rvt_ss0p75v125c
SDFQD1_27              ForQA             saed32rvt_ss0p75v125c
SDFQD1_28              ForQA             saed32rvt_ss0p75v125c
SDFQD1_29              ForQA             saed32rvt_ss0p75v125c
SDFQD1_30              ForQA             saed32rvt_ss0p75v125c
SDFQD1_31              ForQA             saed32rvt_ss0p75v125c
SDFQD1_32              ForQA             saed32rvt_ss0p75v125c
SDFQD1_33              ForQA             saed32rvt_ss0p75v125c
SDFQD1_34              ForQA             saed32rvt_ss0p75v125c
SDFQD1_35              ForQA             saed32rvt_ss0p75v125c
SDFQD1_36              ForQA             saed32rvt_ss0p75v125c
SDFQD1_37              ForQA             saed32rvt_ss0p75v125c
SDFQD1_38              ForQA             saed32rvt_ss0p75v125c
SDFQD1_39              ForQA             saed32rvt_ss0p75v125c
SDFQD1_40              ForQA             saed32rvt_ss0p75v125c
SDFQD1_41              ForQA             saed32rvt_ss0p75v125c
SDFQD1_42              ForQA             saed32rvt_ss0p75v125c
SDFQD1_43              ForQA             saed32rvt_ss0p75v125c
SDFQD1_44              ForQA             saed32rvt_ss0p75v125c
SDFQD1_45              ForQA             saed32rvt_ss0p75v125c
SDFQD1_46              ForQA             saed32rvt_ss0p75v125c
SDFQD1_47              ForQA             saed32rvt_ss0p75v125c
SDFQD1_48              ForQA             saed32rvt_ss0p75v125c
SDFQD1_49              ForQA             saed32rvt_ss0p75v125c
SDFQD1_50              ForQA             saed32rvt_ss0p75v125c
SDFQD1_51              ForQA             saed32rvt_ss0p75v125c
SDFQD1_52              ForQA             saed32rvt_ss0p75v125c
SDFQD1_53              ForQA             saed32rvt_ss0p75v125c
SDFQD1_54              ForQA             saed32rvt_ss0p75v125c
SDFQD1_55              ForQA             saed32rvt_ss0p75v125c
SDFQD1_56              ForQA             saed32rvt_ss0p75v125c
SDFQD1_57              ForQA             saed32rvt_ss0p75v125c
SDFQD1_58              ForQA             saed32rvt_ss0p75v125c
SDFQD1_59              ForQA             saed32rvt_ss0p75v125c
SDFQD1_60              ForQA             saed32rvt_ss0p75v125c
SDFQD1_61              ForQA             saed32rvt_ss0p75v125c
SDFQD1_62              ForQA             saed32rvt_ss0p75v125c
SDFQD1_63              ForQA             saed32rvt_ss0p75v125c
SDFQD1_64              ForQA             saed32rvt_ss0p75v125c
SDFQD1_65              ForQA             saed32rvt_ss0p75v125c
SDFQD1_83              ForQA             saed32rvt_ss0p75v125c
SDFQD1_84              ForQA             saed32rvt_ss0p75v125c
SDFQD1_85              ForQA             saed32rvt_ss0p75v125c
SDFQD1_86              ForQA             saed32rvt_ss0p75v125c
SDFQD1_87              ForQA             saed32rvt_ss0p75v125c
SDFQD1_88              ForQA             saed32rvt_ss0p75v125c
SDFQD1_89              ForQA             saed32rvt_ss0p75v125c
SDFQD1_90              ForQA             saed32rvt_ss0p75v125c
SDFQD1_91              ForQA             saed32rvt_ss0p75v125c
SDFQD1_92              ForQA             saed32rvt_ss0p75v125c
SDFQD1_93              ForQA             saed32rvt_ss0p75v125c
SDFQD1_94              ForQA             saed32rvt_ss0p75v125c
SDFQD1_95              ForQA             saed32rvt_ss0p75v125c
SDFQD1_96              ForQA             saed32rvt_ss0p75v125c
SDFQD1_97              ForQA             saed32rvt_ss0p75v125c
SDFQD1_98              ForQA             saed32rvt_ss0p75v125c
SDFQD1_99              ForQA             saed32rvt_ss0p75v125c
SDFQD1_100             ForQA             saed32rvt_ss0p75v125c
SDFQD1_101             ForQA             saed32rvt_ss0p75v125c
SDFQD1_102             ForQA             saed32rvt_ss0p75v125c
SDFQD1_103             ForQA             saed32rvt_ss0p75v125c
SDFQD1_104             ForQA             saed32rvt_ss0p75v125c
SDFQD1_105             ForQA             saed32rvt_ss0p75v125c
SDFQD1_106             ForQA             saed32rvt_ss0p75v125c
SDFQD1_107             ForQA             saed32rvt_ss0p75v125c
SDFQD1_108             ForQA             saed32rvt_ss0p75v125c
SDFQD1_109             ForQA             saed32rvt_ss0p75v125c
SDFQD1_110             ForQA             saed32rvt_ss0p75v125c
SDFQD1_111             ForQA             saed32rvt_ss0p75v125c
SDFQD1_112             ForQA             saed32rvt_ss0p75v125c
SDFQD1_113             ForQA             saed32rvt_ss0p75v125c
SDFQD1_114             ForQA             saed32rvt_ss0p75v125c
SDFQD1_115             ForQA             saed32rvt_ss0p75v125c
SDFQD1_116             ForQA             saed32rvt_ss0p75v125c
SDFQD1_117             ForQA             saed32rvt_ss0p75v125c
SDFQD1_118             ForQA             saed32rvt_ss0p75v125c
SDFQD1_119             ForQA             saed32rvt_ss0p75v125c
SDFQD1_120             ForQA             saed32rvt_ss0p75v125c
SDFQD1_121             ForQA             saed32rvt_ss0p75v125c
SDFQD1_122             ForQA             saed32rvt_ss0p75v125c
SDFQD1_123             ForQA             saed32rvt_ss0p75v125c
SDFQD1_124             ForQA             saed32rvt_ss0p75v125c
SDFQD1_125             ForQA             saed32rvt_ss0p75v125c
SDFQD1_126             ForQA             saed32rvt_ss0p75v125c
SDFQD1_127             ForQA             saed32rvt_ss0p75v125c
SDFQD1_128             ForQA             saed32rvt_ss0p75v125c
SDFQD1_129             ForQA             saed32rvt_ss0p75v125c
SDFQD1_130             ForQA             saed32rvt_ss0p75v125c
SDFQD1_131             ForQA             saed32rvt_ss0p75v125c
SDFQD1_132             ForQA             saed32rvt_ss0p75v125c
SDFQD1_133             ForQA             saed32rvt_ss0p75v125c
SDFQD1_134             ForQA             saed32rvt_ss0p75v125c
SDFQD1_135             ForQA             saed32rvt_ss0p75v125c
SDFQD1_136             ForQA             saed32rvt_ss0p75v125c
SDFQD1_137             ForQA             saed32rvt_ss0p75v125c
SDFQD1_138             ForQA             saed32rvt_ss0p75v125c
SDFQD1_139             ForQA             saed32rvt_ss0p75v125c
SDFQD1_140             ForQA             saed32rvt_ss0p75v125c
SDFQD1_141             ForQA             saed32rvt_ss0p75v125c
SDFQD1_142             ForQA             saed32rvt_ss0p75v125c
SDFQD1_143             ForQA             saed32rvt_ss0p75v125c
SDFQD1_144             ForQA             saed32rvt_ss0p75v125c
SDFQD1_145             ForQA             saed32rvt_ss0p75v125c
SDFQD1_146             ForQA             saed32rvt_ss0p75v125c
SDFQD1_166             ForQA             saed32rvt_ss0p75v125c
SDFQD1_167             ForQA             saed32rvt_ss0p75v125c
SDFQD1_168             ForQA             saed32rvt_ss0p75v125c
SDFQD1_169             ForQA             saed32rvt_ss0p75v125c
SDFQD1_170             ForQA             saed32rvt_ss0p75v125c
SDFQD1_171             ForQA             saed32rvt_ss0p75v125c
SDFQD1_172             ForQA             saed32rvt_ss0p75v125c
SDFQD1_173             ForQA             saed32rvt_ss0p75v125c
SDFQD1_174             ForQA             saed32rvt_ss0p75v125c
SDFQD1_175             ForQA             saed32rvt_ss0p75v125c
SDFQD1_176             ForQA             saed32rvt_ss0p75v125c
SDFQD1_177             ForQA             saed32rvt_ss0p75v125c
SDFQD1_178             ForQA             saed32rvt_ss0p75v125c
SDFQD1_179             ForQA             saed32rvt_ss0p75v125c
SDFQD1_180             ForQA             saed32rvt_ss0p75v125c
SDFQD1_200             ForQA             saed32rvt_ss0p75v125c
SDFQD1_201             ForQA             saed32rvt_ss0p75v125c
SDFQD1_202             ForQA             saed32rvt_ss0p75v125c
SDFQD1_203             ForQA             saed32rvt_ss0p75v125c
SDFQD1_204             ForQA             saed32rvt_ss0p75v125c
SDFQD1_205             ForQA             saed32rvt_ss0p75v125c
SDFQD1_206             ForQA             saed32rvt_ss0p75v125c
SDFQD1_207             ForQA             saed32rvt_ss0p75v125c
SDFQD1_208             ForQA             saed32rvt_ss0p75v125c
SDFQD1_209             ForQA             saed32rvt_ss0p75v125c
SDFQD1_210             ForQA             saed32rvt_ss0p75v125c
SDFQD1_211             ForQA             saed32rvt_ss0p75v125c
SDFQD1_212             ForQA             saed32rvt_ss0p75v125c
SDFQD1_213             ForQA             saed32rvt_ss0p75v125c
SDFQD1_214             ForQA             saed32rvt_ss0p75v125c
SDFQD1_215             ForQA             saed32rvt_ss0p75v125c
SDFQD1_216             ForQA             saed32rvt_ss0p75v125c
SDFQD1_217             ForQA             saed32rvt_ss0p75v125c
SDFQD1_218             ForQA             saed32rvt_ss0p75v125c
SDFQD1_219             ForQA             saed32rvt_ss0p75v125c
SDFQD1_220             ForQA             saed32rvt_ss0p75v125c
SDFQD1_221             ForQA             saed32rvt_ss0p75v125c
SDFQD1_222             ForQA             saed32rvt_ss0p75v125c
SDFQD1_223             ForQA             saed32rvt_ss0p75v125c
SDFQD1_224             ForQA             saed32rvt_ss0p75v125c
SDFQD1_225             ForQA             saed32rvt_ss0p75v125c
SDFQD1_226             ForQA             saed32rvt_ss0p75v125c
SDFQD1_227             ForQA             saed32rvt_ss0p75v125c
SDFQD1_228             ForQA             saed32rvt_ss0p75v125c
SDFQD1_229             ForQA             saed32rvt_ss0p75v125c
SDFQD1_230             ForQA             saed32rvt_ss0p75v125c
SDFQD1_231             ForQA             saed32rvt_ss0p75v125c
SDFQD1_232             ForQA             saed32rvt_ss0p75v125c
SDFQD1_233             ForQA             saed32rvt_ss0p75v125c
SDFQD1_234             ForQA             saed32rvt_ss0p75v125c
SDFQD1_235             ForQA             saed32rvt_ss0p75v125c
SDFQD1_236             ForQA             saed32rvt_ss0p75v125c
SDFQD1_237             ForQA             saed32rvt_ss0p75v125c
SDFQD1_238             ForQA             saed32rvt_ss0p75v125c
SDFQD1_239             ForQA             saed32rvt_ss0p75v125c
SDFQD1_240             ForQA             saed32rvt_ss0p75v125c
SDFQD1_241             ForQA             saed32rvt_ss0p75v125c
SDFQD1_242             ForQA             saed32rvt_ss0p75v125c
SDFQD1_243             ForQA             saed32rvt_ss0p75v125c
SDFQD1_244             ForQA             saed32rvt_ss0p75v125c
SDFQD1_245             ForQA             saed32rvt_ss0p75v125c
SDFQD1_246             ForQA             saed32rvt_ss0p75v125c
SDFQD1_247             ForQA             saed32rvt_ss0p75v125c
SDFQD1_248             ForQA             saed32rvt_ss0p75v125c
SDFQD1_249             ForQA             saed32rvt_ss0p75v125c
SDFQD1_250             ForQA             saed32rvt_ss0p75v125c
SDFQD1_251             ForQA             saed32rvt_ss0p75v125c
SDFQD1_252             ForQA             saed32rvt_ss0p75v125c
SDFQD1_253             ForQA             saed32rvt_ss0p75v125c
SDFQD1_254             ForQA             saed32rvt_ss0p75v125c
SDFQD1_255             ForQA             saed32rvt_ss0p75v125c
SDFQD1_256             ForQA             saed32rvt_ss0p75v125c
SDFQD1_257             ForQA             saed32rvt_ss0p75v125c
SDFQD1_258             ForQA             saed32rvt_ss0p75v125c
SDFQD1_259             ForQA             saed32rvt_ss0p75v125c
SDFQD1_260             ForQA             saed32rvt_ss0p75v125c
SDFQD1_261             ForQA             saed32rvt_ss0p75v125c
SDFQD1_262             ForQA             saed32rvt_ss0p75v125c
SDFQD1_263             ForQA             saed32rvt_ss0p75v125c
SDFQD1_283             ForQA             saed32rvt_ss0p75v125c
SDFQD1_284             ForQA             saed32rvt_ss0p75v125c
SDFQD1_285             ForQA             saed32rvt_ss0p75v125c
SDFQD1_286             ForQA             saed32rvt_ss0p75v125c
SDFQD1_287             ForQA             saed32rvt_ss0p75v125c
SDFQD1_288             ForQA             saed32rvt_ss0p75v125c
SDFQD1_289             ForQA             saed32rvt_ss0p75v125c
SDFQD1_290             ForQA             saed32rvt_ss0p75v125c
SDFQD1_291             ForQA             saed32rvt_ss0p75v125c
SDFQD1_292             ForQA             saed32rvt_ss0p75v125c
SDFQD1_293             ForQA             saed32rvt_ss0p75v125c
SDFQD1_294             ForQA             saed32rvt_ss0p75v125c
SDFQD1_295             ForQA             saed32rvt_ss0p75v125c
SDFQD1_296             ForQA             saed32rvt_ss0p75v125c
SDFQD1_297             ForQA             saed32rvt_ss0p75v125c
SDFQD1_317             ForQA             saed32rvt_ss0p75v125c
SDFQD1_318             ForQA             saed32rvt_ss0p75v125c
SDFQD1_319             ForQA             saed32rvt_ss0p75v125c
SDFQD1_320             ForQA             saed32rvt_ss0p75v125c
SDFQD1_321             ForQA             saed32rvt_ss0p75v125c
SDFQD1_322             ForQA             saed32rvt_ss0p75v125c
SDFQD1_323             ForQA             saed32rvt_ss0p75v125c
SDFQD1_324             ForQA             saed32rvt_ss0p75v125c
SDFQD1_325             ForQA             saed32rvt_ss0p75v125c
SDFQD1_326             ForQA             saed32rvt_ss0p75v125c
SDFQD1_327             ForQA             saed32rvt_ss0p75v125c
SDFQD1_328             ForQA             saed32rvt_ss0p75v125c
SDFQD1_329             ForQA             saed32rvt_ss0p75v125c
SDFQD1_82              ForQA             saed32rvt_ss0p75v125c
SDFQD1_199             ForQA             saed32rvt_ss0p75v125c
SDFQD1_316             ForQA             saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_0 8000    saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_1 8000    saed32rvt_ss0p75v125c
NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_2 8000    saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_0 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_1 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_2 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_3 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_4 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_5 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_6 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_7 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_8 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_9 8000     saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_10 8000    saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_11 8000    saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_12 8000    saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_13 8000    saed32rvt_ss0p75v125c
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_14 8000    saed32rvt_ss0p75v125c
ScanShareSel_JTAG_reg_ext_cg_16_0_0_0 ForQA saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1_0 8000 saed32rvt_ss0p75v125c
NV_NVDLA_DMAIF_rdreq_0 8000              saed32rvt_ss0p75v125c
NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2_0 8000 saed32rvt_ss0p75v125c


Global Operating Voltage = 0.75 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =  40.2635 mW   (92%)
  Net Switching Power  =   3.4402 mW    (8%)
                         ---------
Total Dynamic Power    =  43.7037 mW  (100%)

Cell Leakage Power     =   4.3594 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  3.9699e+04        3.3299e+03        9.4970e+05        4.3030e+04  (  89.53%)  i
register         452.7031           26.4765        2.5986e+09        3.0819e+03  (   6.41%)
sequential         0.0000            0.0000        9.7473e+05            0.9747  (   0.00%)
combinational    106.9401           83.8238        1.7589e+09        1.9497e+03  (   4.06%)
--------------------------------------------------------------------------------------------------
Total          4.0259e+04 uW     3.4402e+03 uW     4.3594e+09 pW     4.8063e+04 uW
1
 
****************************************
Report : threshold voltage group
Design : NV_NVDLA_partition_p
Version: T-2022.03-SP3
Date   : Tue May  6 22:13:10 2025
****************************************

********************************************************************************
                        Threshold Voltage Group Report                         

Vth Group                All                Blackbox           Non-blackbox
Name                    cells                cells                cells
********************************************************************************
saed32cell_svt      63670 (100.00%)          0   (0.00%)      63670 (100.00%)   
********************************************************************************

Vth Group                All                Blackbox           Non-blackbox
Name                  cell area            cell area            cell area
********************************************************************************
saed32cell_svt  254790.29 (100.00%)       0.00   (0.00%)  254790.29 (100.00%)   
********************************************************************************
1
 
****************************************
Report : design
Design : NV_NVDLA_partition_p
Version: T-2022.03-SP3
Date   : Tue May  6 22:13:10 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    saed32rvt_ss0p75v125c (File: /usr/local/synopsys/pdk/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db)

Local Link Library:

    {/usr/local/synopsys/pdk/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : ss0p75v125c
    Library : saed32rvt_ss0p75v125c
    Process :   0.99
    Temperature : 125.00
    Voltage :   0.75
    Interconnect Model : best_case_tree

Wire Loading Model:

    Selected automatically from the total cell area.

Name           :   280000
Location       :   saed32rvt_ss0p75v125c
Resistance     :   0.011
Capacitance    :   0.000157
Area           :   0.01
Slope          :   266.705
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    22.32
     2    52.49
     3    87.98
     4   129.72
     5   178.62
     6   235.60
     7   301.59
     8   377.49
     9   464.24
    10   562.75
    11   673.94
    12   798.74
    13   938.05
    14  1092.80
    15  1263.92
    16  1452.31
    17  1658.90
    18  1884.61
    19  2130.35
    20  2397.06



Wire Loading Model Mode: enclosed.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : reference
Design : NV_NVDLA_partition_p
Version: T-2022.03-SP3
Date   : Tue May  6 22:13:10 2025
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      15     19.060800  
NV_NVDLA_reset                   22.872961       1     22.872961  h, n
NV_NVDLA_sdp                  254699.051368
                                                 1  254699.051368 h, n
NV_NVDLA_sync3d                  23.889536       1     23.889536  h, n
NV_NVDLA_sync3d_s                25.414401       1     25.414401  h, n
-----------------------------------------------------------------------------
Total 5 references                                  254790.289066

****************************************
Design: NV_NVDLA_reset 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
sync_reset                       22.872961       1     22.872961  h, n
-----------------------------------------------------------------------------
Total 1 references                                     22.872961

****************************************
Design: sync_reset 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
MUX2D4_0                          3.303872       1      3.303872  h
MUX2D4_1                          3.303872       1      3.303872  h
OR2D1                             0.000000       1      0.000000  h
p_SSYNC2DO_C_PP_12               16.265216       1     16.265216  h, n
-----------------------------------------------------------------------------
Total 4 references                                     22.872961

****************************************
Design: MUX2D4_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
-----------------------------------------------------------------------------
Total 1 references                                      3.303872

****************************************
Design: MUX2D4_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
-----------------------------------------------------------------------------
Total 1 references                                      3.303872

****************************************
Design: OR2D1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
-----------------------------------------------------------------------------
Total 0 references                                      0.000000

****************************************
Design: p_SSYNC2DO_C_PP_12 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
DFFARX1_RVT        saed32rvt_ss0p75v125c
                                  7.116032       1      7.116032  n
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 2 references                                     16.265216

****************************************
Design: NV_NVDLA_sdp 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
NV_NVDLA_SDP_core             61032.935623       1  61032.935623  h, n
NV_NVDLA_SDP_rdma             149173.887498
                                                 1  149173.887498 h, n
NV_NVDLA_SDP_reg              25666.765604       1  25666.765604  h, n
NV_NVDLA_SDP_wdma             18825.462643       1  18825.462643  h, n
-----------------------------------------------------------------------------
Total 4 references                                  254699.051368

****************************************
Design: NV_NVDLA_SDP_core 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      50    101.657605  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       5     11.436480  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      23     29.226560  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       6      7.624320  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       9     13.723776  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     227    749.978969  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       1      3.558016  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      36     54.895103  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       4      7.116032  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      44    111.823360  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
NV_NVDLA_SDP_CORE_gate           27.955840       1     27.955840  h, n
NV_NVDLA_SDP_CORE_pack_32_32_0
                                403.072383       1    403.072383  h, n
NV_NVDLA_SDP_CORE_pack_32_32_1
                                403.072383       1    403.072383  h, n
NV_NVDLA_SDP_CORE_pipe_p11      252.110848       1    252.110848  h, n
NV_NVDLA_SDP_CORE_unpack_8_64   856.719423       1    856.719423  h, n
NV_NVDLA_SDP_CORE_unpack_32_32_0
                                404.088959       1    404.088959  h, n
NV_NVDLA_SDP_CORE_unpack_32_32_1
                                403.834815       1    403.834815  h, n
NV_NVDLA_SDP_HLS_c             9747.438882       1   9747.438882  h, n
NV_NVDLA_SDP_HLS_x1_int       16122.132885       1  16122.132885  h, n
NV_NVDLA_SDP_HLS_x2_int       15998.364766       1  15998.364766  h, n
NV_NVDLA_SDP_RDMA_pack_128_1_16_0
                               1892.102080       1   1892.102080  h, n
NV_NVDLA_SDP_RDMA_pack_128_1_16_1
                               1922.599359       1   1922.599359  h, n
NV_NVDLA_SDP_RDMA_pack_128_1_16_2
                               1892.102080       1   1892.102080  h, n
NV_NVDLA_SDP_RDMA_pack_128_1_16_3
                               1911.925311       1   1911.925311  h, n
NV_NVDLA_SDP_RDMA_pack_256_2_32
                               3663.485756       1   3663.485756  h, n
NV_NVDLA_SDP_cmux              1936.831418       1   1936.831418  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      32     97.591293  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184     196   1793.240108  n
SDFFARX2_RVT       saed32rvt_ss0p75v125c
                                  9.657472       3     28.972415  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      19     82.088511  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448      12     51.845375  
-----------------------------------------------------------------------------
Total 40 references                                 61032.935623

****************************************
Design: NV_NVDLA_SDP_CORE_gate 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
NV_CLK_gate_power_19             10.674048       1     10.674048  h, n
NV_CLK_gate_power_20             10.674048       1     10.674048  h, n
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
-----------------------------------------------------------------------------
Total 4 references                                     27.955840

****************************************
Design: NV_CLK_gate_power_19 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_19                      10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_19 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_CLK_gate_power_20 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_20                      10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_20 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_CORE_pack_32_32_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      32    105.723907  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      32    276.508667  n
-----------------------------------------------------------------------------
Total 9 references                                    403.072383

****************************************
Design: NV_NVDLA_SDP_CORE_pack_32_32_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      32    105.723907  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      32    276.508667  n
-----------------------------------------------------------------------------
Total 9 references                                    403.072383

****************************************
Design: NV_NVDLA_SDP_CORE_pipe_p11 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      11     13.977920  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       8     26.430977  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160       8     30.497280  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      16    138.254333  n
-----------------------------------------------------------------------------
Total 10 references                                   252.110848

****************************************
Design: NV_NVDLA_SDP_CORE_unpack_8_64 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND2X1_RVT        saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       4     36.596737  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      64    553.017334  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
-----------------------------------------------------------------------------
Total 13 references                                   856.719423

****************************************
Design: NV_NVDLA_SDP_CORE_unpack_32_32_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      32    105.723907  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      32    276.508667  n
-----------------------------------------------------------------------------
Total 9 references                                    404.088959

****************************************
Design: NV_NVDLA_SDP_CORE_unpack_32_32_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      32    105.723907  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      32    276.508667  n
-----------------------------------------------------------------------------
Total 8 references                                    403.834815

****************************************
Design: NV_NVDLA_SDP_HLS_c 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
NV_NVDLA_SDP_HLS_C_int         9747.438882       1   9747.438882  h, n
-----------------------------------------------------------------------------
Total 1 references                                   9747.438882

****************************************
Design: NV_NVDLA_SDP_HLS_C_int 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      14     28.464129  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       8     20.331520  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      82    250.077689  
AOI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
FADDX1_RVT         saed32rvt_ss0p75v125c
                                  4.828736     192    927.117279  r
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      24     79.292931  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     187    237.624641  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      39     49.558080  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864      12     18.298368  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       8     26.430977  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864     202    308.022520  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       3      9.911616  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440     137    348.177281  
NV_NVDLA_HLS_saturate_17_8       70.906178       1     70.906178  h
NV_NVDLA_HLS_saturate_17_16      54.386817       1     54.386817  h
NV_NVDLA_HLS_shiftrightsatsu_49_17_6
                               1597.803331       1   1597.803331  h
NV_NVDLA_SDP_HLS_C_INT_pipe_p1
                                913.901821       1    913.901821  h, n
NV_NVDLA_SDP_HLS_C_INT_pipe_p2
                               1243.526589       1   1243.526589  h, n
NV_NVDLA_SDP_HLS_C_INT_pipe_p3
                                550.730045       1    550.730045  h, n
NV_NVDLA_SDP_HLS_C_INT_pipe_p4
                                287.182719       1    287.182719  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      98    298.873336  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       4     13.215488  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728     263    802.078442  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      16     32.530434  
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448     302   1304.775272  
XNOR2X2_RVT        saed32rvt_ss0p75v125c
                                  4.574592       7     32.022145  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448      22     95.049854  
XOR2X2_RVT         saed32rvt_ss0p75v125c
                                  4.574592      25    114.364803  
-----------------------------------------------------------------------------
Total 32 references                                  9747.438882

****************************************
Design: NV_NVDLA_HLS_saturate_17_8 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       8     10.165760  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      10     25.414400  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       7     14.232065  
-----------------------------------------------------------------------------
Total 9 references                                     70.906178

****************************************
Design: NV_NVDLA_HLS_saturate_17_16 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      10     12.707200  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      10     25.414400  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
-----------------------------------------------------------------------------
Total 3 references                                     54.386817

****************************************
Design: NV_NVDLA_HLS_shiftrightsatsu_49_17_6 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      22     44.729346  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      36     91.491840  
AO21X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      61    155.027841  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       4     12.198912  
AOI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     130    165.193601  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      18     22.872960  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       6     19.823233  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       7     12.453056  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      73    185.525121  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584      13     36.342592  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      22     55.911680  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OA222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       3      9.911616  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      24     73.193470  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728     119    362.917622  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      86    174.851081  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       5     11.436480  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      24     60.994560  
OR4X1_RVT          saed32rvt_ss0p75v125c
                                  3.558016       2      7.116032  
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       7     30.243135  
XNOR2X2_RVT        saed32rvt_ss0p75v125c
                                  4.574592       1      4.574592  
-----------------------------------------------------------------------------
Total 31 references                                  1597.803331

****************************************
Design: NV_NVDLA_SDP_HLS_C_INT_pipe_p1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      33     83.867520  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      33     83.867520  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       7      8.895040  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      34    112.331652  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      63    544.376438  n
SDFFX2_RVT         saed32rvt_ss0p75v125c
                                  9.149184       3     27.447553  n
-----------------------------------------------------------------------------
Total 14 references                                   913.901821

****************************************
Design: NV_NVDLA_SDP_HLS_C_INT_pipe_p2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      49    161.889733  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       6      7.624320  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      50    165.193605  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X4_RVT         saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      98    846.807793  n
-----------------------------------------------------------------------------
Total 16 references                                  1243.526589

****************************************
Design: NV_NVDLA_SDP_HLS_C_INT_pipe_p3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      17     43.204480  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      23     29.226560  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      19     62.773570  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      17     51.845375  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X2_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      36    311.072250  n
-----------------------------------------------------------------------------
Total 16 references                                   550.730045

****************************************
Design: NV_NVDLA_SDP_HLS_C_INT_pipe_p4 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       9     22.872960  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       9     22.872960  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      10     33.038721  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      18    155.536125  n
-----------------------------------------------------------------------------
Total 12 references                                   287.182719

****************************************
Design: NV_NVDLA_SDP_HLS_x1_int 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
NV_NVDLA_SDP_HLS_X_int_alu_1   5128.371778       1   5128.371778  h, n
NV_NVDLA_SDP_HLS_X_int_mul_1   7002.429577       1   7002.429577  h, n
NV_NVDLA_SDP_HLS_X_int_relu_1  1064.355073       1   1064.355073  h, n
NV_NVDLA_SDP_HLS_X_int_trt_1   2926.976457       1   2926.976457  h, n
-----------------------------------------------------------------------------
Total 4 references                                  16122.132885

****************************************
Design: NV_NVDLA_SDP_HLS_X_int_alu_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      24     60.994560  
AO221X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       4     12.198912  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      28     85.392382  
AOI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     137    174.088641  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       7      8.895040  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      51    168.497478  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       1      3.558016  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864     195    297.348472  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       6     10.674048  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      59    149.944961  
NV_NVDLA_HLS_shiftleftsu_16_32_6_1
                                681.105928       1    681.105928  h
NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1_1
                               1844.068864       1   1844.068864  h, n
NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2_1
                                913.393531       1    913.393531  h, n
NV_NVDLA_SDP_HLS_sync2data_16_32_1
                                121.734981       1    121.734981  h
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      62    157.569281  
OA221X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       8     24.397823  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      54    164.685308  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      35     71.160324  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       7     30.243135  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448      24    103.690750  
-----------------------------------------------------------------------------
Total 30 references                                  5128.371778

****************************************
Design: NV_NVDLA_HLS_shiftleftsu_16_32_6_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      13     26.430977  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      35     88.950400  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       9     22.872960  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
AOI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      73     92.762560  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       9     11.436480  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       4     13.215488  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      17     25.922687  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      15     26.685120  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      23     58.453120  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      32     81.326080  
OA21X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      19     48.287360  
OA222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       5     15.248640  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      45     91.491845  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       6     15.248640  
-----------------------------------------------------------------------------
Total 27 references                                   681.105928

****************************************
Design: NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      69     87.679680  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      65    214.751687  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      31     55.149249  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
NOR2X4_RVT         saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      32    121.989120  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      95    193.149450  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 19 references                                  1844.068864

****************************************
Design: NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      36     45.745920  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      34    112.331652  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      33    125.801280  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      66    570.299126  n
-----------------------------------------------------------------------------
Total 14 references                                   913.393531

****************************************
Design: NV_NVDLA_SDP_HLS_sync2data_16_32_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      49     99.624453  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
-----------------------------------------------------------------------------
Total 8 references                                    121.734981

****************************************
Design: NV_NVDLA_SDP_HLS_X_int_mul_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
AO22X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      21     26.685120  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      34    112.331652  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       7     24.906112  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      18     45.745920  
NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_1
                               1406.941175       1   1406.941175  h, n
NV_NVDLA_SDP_HLS_prelu_33_16_49_1
                               5165.476742       1   5165.476742  h
NV_NVDLA_SDP_HLS_sync2data_16_33_1
                                130.121734       1    130.121734  h
OA22X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      18     36.596738  
-----------------------------------------------------------------------------
Total 18 references                                  7002.429577

****************************************
Design: NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      41    104.199040  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      33     83.867520  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      25     31.768000  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      30     99.116163  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016      14     49.812225  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      15     38.121600  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      11     33.547007  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160       6     22.872960  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      12     24.397825  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X2_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     100    864.089584  n
-----------------------------------------------------------------------------
Total 20 references                                  1406.941175

****************************************
Design: NV_NVDLA_SDP_HLS_prelu_33_16_49_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      73    148.420104  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      34     86.408960  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       8     20.331520  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      29     88.442110  
AOI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
FADDX1_RVT         saed32rvt_ss0p75v125c
                                  4.828736     208   1004.377052  r
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      15     49.558082  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     150    190.608001  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      26     33.038720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864      11     16.773504  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      12     39.646465  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016      20     71.160321  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864     118    179.933947  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584      16     44.729343  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       3      5.337024  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152      13     26.430977  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       8     20.331520  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160      15     57.182400  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      60    152.486401  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      56    142.320641  
OA21X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      15     45.745919  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       3      9.911616  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728     254    774.630891  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      66    134.188039  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448     242   1045.548397  
XNOR2X2_RVT        saed32rvt_ss0p75v125c
                                  4.574592      87    397.989514  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448      22     95.049854  
XOR2X2_RVT         saed32rvt_ss0p75v125c
                                  4.574592       3     13.723776  
XOR3X1_RVT         saed32rvt_ss0p75v125c
                                  7.116032       3     21.348096  
XOR3X2_RVT         saed32rvt_ss0p75v125c
                                  7.370176      29    213.735099  
-----------------------------------------------------------------------------
Total 38 references                                  5165.476742

****************************************
Design: NV_NVDLA_SDP_HLS_sync2data_16_33_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      50    101.657605  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
-----------------------------------------------------------------------------
Total 9 references                                    130.121734

****************************************
Design: NV_NVDLA_SDP_HLS_X_int_relu_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      31    102.420035  
NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1_1
                                888.233275       1    888.233275  h, n
NV_NVDLA_SDP_HLS_relu_32_1       66.077443       1     66.077443  h
-----------------------------------------------------------------------------
Total 6 references                                   1064.355073

****************************************
Design: NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      36     45.745920  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      33    109.027780  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      32    121.989120  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      64    553.017334  n
-----------------------------------------------------------------------------
Total 14 references                                   888.233275

****************************************
Design: NV_NVDLA_SDP_HLS_relu_32_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      31     63.027715  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
-----------------------------------------------------------------------------
Total 2 references                                     66.077443

****************************************
Design: NV_NVDLA_SDP_HLS_X_int_trt_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      49     99.624453  
INVX16_RVT         saed32rvt_ss0p75v125c
                                  5.082880       1      5.082880  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      13     42.950337  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016      19     67.602305  
NV_NVDLA_HLS_shiftrightsu_49_32_6_1
                               1826.532933       1   1826.532933  h
NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1_1
                                885.183548       1    885.183548  h, n
-----------------------------------------------------------------------------
Total 6 references                                   2926.976457

****************************************
Design: NV_NVDLA_HLS_shiftrightsu_49_32_6_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      45     91.491845  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      21     53.370240  
AO21X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      53    134.696321  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       4     13.215488  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     149    189.337281  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      34     43.204480  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       7     10.674048  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       5     16.519361  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       1      3.558016  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      59     89.966974  
NAND2X1_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      24     42.696193  
NAND3X2_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      11     22.364673  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440     108    274.475521  
NOR2X4_RVT         saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       5     13.977920  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      51    129.613441  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      62    157.569281  
OA222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      14     42.696191  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      60    182.983675  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      47     95.558149  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       5     11.436480  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      11     27.955840  
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      22     95.049854  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448       9     38.884031  
-----------------------------------------------------------------------------
Total 33 references                                  1826.532933

****************************************
Design: NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      36     45.745920  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      33    109.027780  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      31    118.176960  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      64    553.017334  n
-----------------------------------------------------------------------------
Total 15 references                                   885.183548

****************************************
Design: NV_NVDLA_SDP_HLS_x2_int 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
NV_NVDLA_SDP_HLS_X_int_alu_0   5130.150786       1   5130.150786  h, n
NV_NVDLA_SDP_HLS_X_int_mul_0   6951.346635       1   6951.346635  h, n
NV_NVDLA_SDP_HLS_X_int_relu_0  1001.581509       1   1001.581509  h, n
NV_NVDLA_SDP_HLS_X_int_trt_0   2915.285836       1   2915.285836  h, n
-----------------------------------------------------------------------------
Total 4 references                                  15998.364766

****************************************
Design: NV_NVDLA_SDP_HLS_X_int_alu_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      24     60.994560  
AO221X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       4     12.198912  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      28     85.392382  
AOI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     137    174.088641  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       6      7.624320  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      47    155.281989  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       5     17.790080  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864     195    297.348472  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       6     10.674048  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      59    149.944961  
NV_NVDLA_HLS_shiftleftsu_16_32_6_0
                                680.343495       1    680.343495  h
NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1_0
                               1844.068864       1   1844.068864  h, n
NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2_0
                                913.393531       1    913.393531  h, n
NV_NVDLA_SDP_HLS_sync2data_16_32_0
                                121.734981       1    121.734981  h
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      62    157.569281  
OA221X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       8     24.397823  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      54    164.685308  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      35     71.160324  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       7     30.243135  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448      24    103.690750  
-----------------------------------------------------------------------------
Total 31 references                                  5130.150786

****************************************
Design: NV_NVDLA_HLS_shiftleftsu_16_32_6_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      13     26.430977  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      35     88.950400  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       9     22.872960  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
AOI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      72     91.491840  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       9     11.436480  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       4     13.215488  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      17     25.922687  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      15     26.685120  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      23     58.453120  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      31     78.784640  
OA21X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      19     48.287360  
OA222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       6     18.298368  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      45     91.491845  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       6     15.248640  
-----------------------------------------------------------------------------
Total 27 references                                   680.343495

****************************************
Design: NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      69     87.679680  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      65    214.751687  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      31     55.149249  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
NOR2X4_RVT         saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      32    121.989120  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      95    193.149450  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 19 references                                  1844.068864

****************************************
Design: NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      36     45.745920  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      34    112.331652  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      33    125.801280  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      66    570.299126  n
-----------------------------------------------------------------------------
Total 14 references                                   913.393531

****************************************
Design: NV_NVDLA_SDP_HLS_sync2data_16_32_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      49     99.624453  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
-----------------------------------------------------------------------------
Total 8 references                                    121.734981

****************************************
Design: NV_NVDLA_SDP_HLS_X_int_mul_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
AO22X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      23     29.226560  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       7     14.232065  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       5     15.248640  
INVX16_RVT         saed32rvt_ss0p75v125c
                                  5.082880       1      5.082880  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      34    112.331652  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       7     24.906112  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      18     45.745920  
NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0
                               1406.432887       1   1406.432887  h, n
NV_NVDLA_SDP_HLS_prelu_33_16_49_0
                               5103.211464       1   5103.211464  h
NV_NVDLA_SDP_HLS_sync2data_16_33_0
                                124.022277       1    124.022277  h
OAI22X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      18     36.596738  
-----------------------------------------------------------------------------
Total 19 references                                  6951.346635

****************************************
Design: NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      38     96.574720  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      33     83.867520  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      24     30.497280  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      32    105.723907  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016      14     49.812225  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      15     38.121600  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      11     33.547007  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160       6     22.872960  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      12     24.397825  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X2_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     100    864.089584  n
-----------------------------------------------------------------------------
Total 21 references                                  1406.432887

****************************************
Design: NV_NVDLA_SDP_HLS_prelu_33_16_49_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      78    158.585864  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      47    119.447680  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      26     79.292926  
FADDX1_RVT         saed32rvt_ss0p75v125c
                                  4.828736     209   1009.205788  r
FADDX2_RVT         saed32rvt_ss0p75v125c
                                  5.337024       1      5.337024  r
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      15     49.558082  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     142    180.442241  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      39     49.558080  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       9     13.723776  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      13     42.950337  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016      17     60.486273  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864     117    178.409083  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584       7     19.569088  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       7     23.127105  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       4      7.116032  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160      17     64.806720  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      59    149.944961  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      40    101.657600  
OA21X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      11     33.547007  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872      10     33.038721  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728     254    774.630891  
OAI22X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      63    128.088583  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448     249   1075.791533  
XNOR2X2_RVT        saed32rvt_ss0p75v125c
                                  4.574592      79    361.392777  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448      22     95.049854  
XOR2X2_RVT         saed32rvt_ss0p75v125c
                                  4.574592       5     22.872961  
XOR3X1_RVT         saed32rvt_ss0p75v125c
                                  7.116032       4     28.464128  
XOR3X2_RVT         saed32rvt_ss0p75v125c
                                  7.370176      23    169.514044  
-----------------------------------------------------------------------------
Total 38 references                                  5103.211464

****************************************
Design: NV_NVDLA_SDP_HLS_sync2data_16_33_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      49     99.624453  
AND2X4_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
-----------------------------------------------------------------------------
Total 9 references                                    124.022277

****************************************
Design: NV_NVDLA_SDP_HLS_X_int_relu_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      31    102.420035  
NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1_0
                                827.747006       1    827.747006  h, n
NV_NVDLA_SDP_HLS_relu_32_0       65.060867       1     65.060867  h
-----------------------------------------------------------------------------
Total 6 references                                   1001.581509

****************************************
Design: NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      32    105.723907  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      33    109.027780  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X4_RVT         saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      64    553.017334  n
-----------------------------------------------------------------------------
Total 14 references                                   827.747006

****************************************
Design: NV_NVDLA_SDP_HLS_relu_32_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      31     63.027715  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
-----------------------------------------------------------------------------
Total 2 references                                     65.060867

****************************************
Design: NV_NVDLA_SDP_HLS_X_int_trt_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      48     97.591301  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
INVX16_RVT         saed32rvt_ss0p75v125c
                                  5.082880       1      5.082880  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      12     39.646465  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016      20     71.160321  
NV_NVDLA_HLS_shiftrightsu_49_32_6_0
                               1814.334025       1   1814.334025  h
NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1_0
                                885.183548       1    885.183548  h, n
-----------------------------------------------------------------------------
Total 7 references                                   2915.285836

****************************************
Design: NV_NVDLA_HLS_shiftrightsu_49_32_6_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      45     91.491845  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      22     55.911680  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      53    134.696321  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       4     13.215488  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     131    166.464321  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      23     29.226560  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       6      9.149184  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       5     16.519361  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       1      3.558016  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      59     89.966974  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      24     42.696193  
NAND3X2_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      11     22.364673  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440     107    271.934081  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       5     13.977920  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      20     50.828800  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      62    157.569281  
OA222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      28     85.392382  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872      17     56.165826  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      60    182.983675  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      48     97.591301  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       5     11.436480  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      11     27.955840  
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       6     25.922688  
XNOR2X2_RVT        saed32rvt_ss0p75v125c
                                  4.574592      16     73.193474  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448       7     30.243135  
XOR2X2_RVT         saed32rvt_ss0p75v125c
                                  4.574592       2      9.149184  
-----------------------------------------------------------------------------
Total 35 references                                  1814.334025

****************************************
Design: NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      37     47.016640  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      33    109.027780  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      31    118.176960  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      64    553.017334  n
-----------------------------------------------------------------------------
Total 15 references                                   885.183548

****************************************
Design: NV_NVDLA_SDP_RDMA_pack_128_1_16_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      13     26.430977  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       8     10.165760  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     131    432.807246  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      13     23.127104  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       2      7.624320  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      16     32.530434  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       5     45.745921  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     129   1114.675564  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
-----------------------------------------------------------------------------
Total 20 references                                  1892.102080

****************************************
Design: NV_NVDLA_SDP_RDMA_pack_128_1_16_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       6      7.624320  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     131    432.807246  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       5      8.895040  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      16     32.530434  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       3     11.436480  
NBUFFX16_RVT       saed32rvt_ss0p75v125c
                                  6.099456       1      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      61    155.027841  
OA22X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       7     14.232065  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       8     18.298368  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OR3X2_RVT          saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       5     45.745921  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     129   1114.675564  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
-----------------------------------------------------------------------------
Total 26 references                                  1922.599359

****************************************
Design: NV_NVDLA_SDP_RDMA_pack_128_1_16_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      13     26.430977  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       8     10.165760  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     131    432.807246  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      13     23.127104  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       2      7.624320  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      16     32.530434  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       5     45.745921  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     129   1114.675564  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
-----------------------------------------------------------------------------
Total 20 references                                  1892.102080

****************************************
Design: NV_NVDLA_SDP_RDMA_pack_128_1_16_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X4_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       6      7.624320  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     130    429.503374  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       1      3.558016  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       7     10.674048  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       5      8.895040  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      16     32.530434  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       9     18.298369  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      62    157.569281  
OA22X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       7     16.011072  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
OR3X2_RVT          saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       5     45.745921  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     129   1114.675564  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
-----------------------------------------------------------------------------
Total 24 references                                  1911.925311

****************************************
Design: NV_NVDLA_SDP_RDMA_pack_256_2_32 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      34     69.127172  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       8     10.165760  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     258    852.399004  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       1      3.558016  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      33     58.707265  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       4     15.248640  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     128    325.304321  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       9     18.298369  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       8     18.298368  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       5     45.745921  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     257   2220.710232  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
-----------------------------------------------------------------------------
Total 19 references                                  3663.485756

****************************************
Design: NV_NVDLA_SDP_cmux 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      34    112.331652  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
NV_NVDLA_SDP_CMUX_pipe_p1       905.769211       1    905.769211  h, n
NV_NVDLA_SDP_CMUX_pipe_p2       877.050939       1    877.050939  h, n
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFARX2_RVT       saed32rvt_ss0p75v125c
                                  9.657472       1      9.657472  n
-----------------------------------------------------------------------------
Total 12 references                                  1936.831418

****************************************
Design: NV_NVDLA_SDP_CMUX_pipe_p1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      33     83.867520  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      33     83.867520  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       6      7.624320  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      33    109.027780  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      66    570.299126  n
-----------------------------------------------------------------------------
Total 13 references                                   905.769211

****************************************
Design: NV_NVDLA_SDP_CMUX_pipe_p2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      33     41.933760  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      32    105.723907  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      32    121.989120  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      64    553.017334  n
-----------------------------------------------------------------------------
Total 12 references                                   877.050939

****************************************
Design: NV_NVDLA_SDP_rdma 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NV_NVDLA_SDP_RDMA_reg         25907.694087       1  25907.694087  h, n
NV_NVDLA_SDP_brdma            39303.623698       1  39303.623698  h, n
NV_NVDLA_SDP_mrdma            44598.205600       1  44598.205600  h, n
NV_NVDLA_SDP_nrdma            39297.524240       1  39297.524240  h, n
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       3     27.447553  n
-----------------------------------------------------------------------------
Total 14 references                                 149173.887498

****************************************
Design: NV_NVDLA_SDP_RDMA_reg 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       9     18.298369  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO21X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     127    322.762881  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
DFFARX1_RVT        saed32rvt_ss0p75v125c
                                  7.116032       4     28.464128  n
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     172    218.563841  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX16_RVT         saed32rvt_ss0p75v125c
                                  5.082880       1      5.082880  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     288    951.515167  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016      40    142.320642  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       6     10.674048  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152      23     46.762498  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       2      7.624320  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
NOR3X2_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
NV_NVDLA_SDP_RDMA_REG_dual_0  10518.257975       1  10518.257975  h, n
NV_NVDLA_SDP_RDMA_REG_dual_1  10482.423671       1  10482.423671  h, n
NV_NVDLA_SDP_RDMA_REG_single     48.287361       1     48.287361  h, n
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      96    292.773880  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      28    106.740480  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      12     24.397825  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       3      6.861888  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184     264   2415.384636  n
SDFFARX2_RVT       saed32rvt_ss0p75v125c
                                  9.657472      16    154.519547  n
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
-----------------------------------------------------------------------------
Total 34 references                                 25907.694087

****************************************
Design: NV_NVDLA_SDP_RDMA_REG_dual_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      76    154.519560  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       5     11.436480  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       6     13.723776  
AND4X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      29     73.701760  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      39     99.116160  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      92    233.812481  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      19     57.944830  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     115    146.132801  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      20     25.414400  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864      26     39.646463  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152      15     30.497282  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     682   2253.240778  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      13     19.823231  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       7     12.453056  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      12     24.397825  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      19     48.287360  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NOR3X2_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       8     24.397823  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     239    607.404162  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      21     64.044286  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      70    142.320647  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296      16     36.596737  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       4     11.182336  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      47    119.447680  
OR3X2_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184     676   6184.848537  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       5     45.745921  n
-----------------------------------------------------------------------------
Total 31 references                                 10518.257975

****************************************
Design: NV_NVDLA_SDP_RDMA_REG_dual_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      76    154.519560  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       5     11.436480  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       6     13.723776  
AND4X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      29     73.701760  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      39     99.116160  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      92    233.812481  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      19     57.944830  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     102    129.613441  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      20     25.414400  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864      16     24.397823  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152      12     24.397825  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     682   2253.240778  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      13     19.823231  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       7     12.453056  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      12     24.397825  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      20     50.828800  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NOR3X2_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       8     24.397823  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     239    607.404162  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      21     64.044286  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      69    140.287495  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296      13     29.734849  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       7     19.569088  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      47    119.447680  
OR3X2_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184     676   6184.848537  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       5     45.745921  n
-----------------------------------------------------------------------------
Total 31 references                                 10482.423671

****************************************
Design: NV_NVDLA_SDP_RDMA_REG_single 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 11 references                                    48.287361

****************************************
Design: NV_NVDLA_SDP_brdma 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NV_NVDLA_SDP_BRDMA_cq           867.393485       1    867.393485  h, n
NV_NVDLA_SDP_BRDMA_gate          26.176832       1     26.176832  h, n
NV_NVDLA_SDP_BRDMA_lat_fifo    1363.990853       1   1363.990853  h, n
NV_NVDLA_SDP_RDMA_dmaif_1      1270.719999       1   1270.719999  h, n
NV_NVDLA_SDP_RDMA_eg_1        32112.365049       1  32112.365049  h, n
NV_NVDLA_SDP_RDMA_ig_1         3642.137673       1   3642.137673  h, n
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 12 references                                 39303.623698

****************************************
Design: NV_NVDLA_SDP_BRDMA_cq 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
AND4X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      11     27.955840  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      10     25.414400  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      21     69.381314  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      28     35.580160  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       8     26.430977  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       6      9.149184  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       3      5.337024  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      19     48.287360  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NV_CLK_gate_power_14             10.674048       1     10.674048  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      26     52.861955  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      29    265.326343  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       7     30.243135  
nv_ram_rwsp_160x16_1_1          192.132863       1    192.132863  h, n
-----------------------------------------------------------------------------
Total 26 references                                   867.393485

****************************************
Design: NV_CLK_gate_power_14 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_14                      10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_14 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: nv_ram_rwsp_160x16_1_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
nv_ram_rwsp_160x16_logic_1_1    192.132863       1    192.132863  h, n
-----------------------------------------------------------------------------
Total 1 references                                    192.132863

****************************************
Design: nv_ram_rwsp_160x16_logic_1_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12PO4_20                   10.674048       1     10.674048  h, n
RAMPDP_160X16_GL_M2_D2_1         51.845378       1     51.845378  h, n
ScanShareSel_JTAG_reg_ext_cg_16_0_0_1
                                129.613438       1    129.613438  h, n
-----------------------------------------------------------------------------
Total 3 references                                    192.132863

****************************************
Design: CKLNQD12PO4_20 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: RAMPDP_160X16_GL_M2_D2_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152      15     30.497282  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 7 references                                     51.845378

****************************************
Design: ScanShareSel_JTAG_reg_ext_cg_16_0_0_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFQD1_283                        8.640896       1      8.640896  h, n
SDFQD1_284                        8.640896       1      8.640896  h, n
SDFQD1_285                        8.640896       1      8.640896  h, n
SDFQD1_286                        8.640896       1      8.640896  h, n
SDFQD1_287                        8.640896       1      8.640896  h, n
SDFQD1_288                        8.640896       1      8.640896  h, n
SDFQD1_289                        8.640896       1      8.640896  h, n
SDFQD1_290                        8.640896       1      8.640896  h, n
SDFQD1_291                        8.640896       1      8.640896  h, n
SDFQD1_292                        8.640896       1      8.640896  h, n
SDFQD1_293                        8.640896       1      8.640896  h, n
SDFQD1_294                        8.640896       1      8.640896  h, n
SDFQD1_295                        8.640896       1      8.640896  h, n
SDFQD1_296                        8.640896       1      8.640896  h, n
SDFQD1_297                        8.640896       1      8.640896  h, n
-----------------------------------------------------------------------------
Total 15 references                                   129.613438

****************************************
Design: SDFQD1_283 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_284 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_285 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_286 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_287 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_288 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_289 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_290 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_291 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_292 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_293 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_294 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_295 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_296 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_297 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: NV_NVDLA_SDP_BRDMA_gate 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
NV_CLK_gate_power_15             10.674048       1     10.674048  h, n
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 5 references                                     26.176832

****************************************
Design: NV_CLK_gate_power_15 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_15                      10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_15 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_BRDMA_lat_fifo 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       7     17.790080  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       8     20.331520  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      21     69.381314  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      29     36.850880  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       8     26.430977  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       6      9.149184  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       3      5.337024  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      16     40.663040  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
NV_CLK_gate_power_13             10.674048       1     10.674048  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160       3     11.436480  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      33     67.094019  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      29    265.326343  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       7     30.243135  
nv_ram_rwsp_160x65_1_1          687.205367       1    687.205367  h, n
-----------------------------------------------------------------------------
Total 23 references                                  1363.990853

****************************************
Design: NV_CLK_gate_power_13 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_13                      10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_13 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: nv_ram_rwsp_160x65_1_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
nv_ram_rwsp_160x65_logic_1_1    687.205367       1    687.205367  h, n
-----------------------------------------------------------------------------
Total 1 references                                    687.205367

****************************************
Design: nv_ram_rwsp_160x65_logic_1_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12PO4_15                   10.674048       1     10.674048  h, n
RAMPDP_160X65_GL_M2_D2_1        114.873089       1    114.873089  h, n
ScanShareSel_JTAG_reg_ext_cg_65_0_0_1
                                561.658230       1    561.658230  h, n
-----------------------------------------------------------------------------
Total 3 references                                    687.205367

****************************************
Design: CKLNQD12PO4_15 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: RAMPDP_160X65_GL_M2_D2_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      56     71.160320  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 8 references                                    114.873089

****************************************
Design: ScanShareSel_JTAG_reg_ext_cg_65_0_0_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFQD1_199                        8.640896       1      8.640896  h, n
SDFQD1_200                        8.640896       1      8.640896  h, n
SDFQD1_201                        8.640896       1      8.640896  h, n
SDFQD1_202                        8.640896       1      8.640896  h, n
SDFQD1_203                        8.640896       1      8.640896  h, n
SDFQD1_204                        8.640896       1      8.640896  h, n
SDFQD1_205                        8.640896       1      8.640896  h, n
SDFQD1_206                        8.640896       1      8.640896  h, n
SDFQD1_207                        8.640896       1      8.640896  h, n
SDFQD1_208                        8.640896       1      8.640896  h, n
SDFQD1_209                        8.640896       1      8.640896  h, n
SDFQD1_210                        8.640896       1      8.640896  h, n
SDFQD1_211                        8.640896       1      8.640896  h, n
SDFQD1_212                        8.640896       1      8.640896  h, n
SDFQD1_213                        8.640896       1      8.640896  h, n
SDFQD1_214                        8.640896       1      8.640896  h, n
SDFQD1_215                        8.640896       1      8.640896  h, n
SDFQD1_216                        8.640896       1      8.640896  h, n
SDFQD1_217                        8.640896       1      8.640896  h, n
SDFQD1_218                        8.640896       1      8.640896  h, n
SDFQD1_219                        8.640896       1      8.640896  h, n
SDFQD1_220                        8.640896       1      8.640896  h, n
SDFQD1_221                        8.640896       1      8.640896  h, n
SDFQD1_222                        8.640896       1      8.640896  h, n
SDFQD1_223                        8.640896       1      8.640896  h, n
SDFQD1_224                        8.640896       1      8.640896  h, n
SDFQD1_225                        8.640896       1      8.640896  h, n
SDFQD1_226                        8.640896       1      8.640896  h, n
SDFQD1_227                        8.640896       1      8.640896  h, n
SDFQD1_228                        8.640896       1      8.640896  h, n
SDFQD1_229                        8.640896       1      8.640896  h, n
SDFQD1_230                        8.640896       1      8.640896  h, n
SDFQD1_231                        8.640896       1      8.640896  h, n
SDFQD1_232                        8.640896       1      8.640896  h, n
SDFQD1_233                        8.640896       1      8.640896  h, n
SDFQD1_234                        8.640896       1      8.640896  h, n
SDFQD1_235                        8.640896       1      8.640896  h, n
SDFQD1_236                        8.640896       1      8.640896  h, n
SDFQD1_237                        8.640896       1      8.640896  h, n
SDFQD1_238                        8.640896       1      8.640896  h, n
SDFQD1_239                        8.640896       1      8.640896  h, n
SDFQD1_240                        8.640896       1      8.640896  h, n
SDFQD1_241                        8.640896       1      8.640896  h, n
SDFQD1_242                        8.640896       1      8.640896  h, n
SDFQD1_243                        8.640896       1      8.640896  h, n
SDFQD1_244                        8.640896       1      8.640896  h, n
SDFQD1_245                        8.640896       1      8.640896  h, n
SDFQD1_246                        8.640896       1      8.640896  h, n
SDFQD1_247                        8.640896       1      8.640896  h, n
SDFQD1_248                        8.640896       1      8.640896  h, n
SDFQD1_249                        8.640896       1      8.640896  h, n
SDFQD1_250                        8.640896       1      8.640896  h, n
SDFQD1_251                        8.640896       1      8.640896  h, n
SDFQD1_252                        8.640896       1      8.640896  h, n
SDFQD1_253                        8.640896       1      8.640896  h, n
SDFQD1_254                        8.640896       1      8.640896  h, n
SDFQD1_255                        8.640896       1      8.640896  h, n
SDFQD1_256                        8.640896       1      8.640896  h, n
SDFQD1_257                        8.640896       1      8.640896  h, n
SDFQD1_258                        8.640896       1      8.640896  h, n
SDFQD1_259                        8.640896       1      8.640896  h, n
SDFQD1_260                        8.640896       1      8.640896  h, n
SDFQD1_261                        8.640896       1      8.640896  h, n
SDFQD1_262                        8.640896       1      8.640896  h, n
SDFQD1_263                        8.640896       1      8.640896  h, n
-----------------------------------------------------------------------------
Total 65 references                                   561.658230

****************************************
Design: SDFQD1_199 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_200 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_201 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_202 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_203 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_204 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_205 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_206 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_207 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_208 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_209 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_210 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_211 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_212 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_213 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_214 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_215 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_216 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_217 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_218 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_219 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_220 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_221 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_222 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_223 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_224 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_225 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_226 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_227 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_228 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_229 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_230 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_231 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_232 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_233 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_234 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_235 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_236 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_237 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_238 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_239 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_240 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_241 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_242 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_243 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_244 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_245 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_246 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_247 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_248 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_249 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_250 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_251 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_252 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_253 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_254 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_255 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_256 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_257 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_258 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_259 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_260 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_261 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_262 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_263 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: NV_NVDLA_SDP_RDMA_dmaif_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NV_NVDLA_DMAIF_rdreq_1         1114.675581       1   1114.675581  h, n
NV_NVDLA_DMAIF_rdrsp_1          144.862082       1    144.862082  h, n
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 4 references                                   1270.719999

****************************************
Design: NV_NVDLA_DMAIF_rdreq_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      44    145.370373  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      44    145.370373  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      88    760.398834  n
-----------------------------------------------------------------------------
Total 14 references                                  1114.675581

****************************************
Design: NV_NVDLA_DMAIF_rdrsp_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       7      8.895040  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       4     36.596737  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       4     34.563583  n
-----------------------------------------------------------------------------
Total 14 references                                   144.862082

****************************************
Design: NV_NVDLA_SDP_RDMA_eg_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      59    149.944961  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      16     40.663040  
AO221X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      42    138.762629  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     201    255.414721  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864      19     28.972415  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     131    432.807246  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       4     12.198912  
NV_NVDLA_SDP_RDMA_EG_ro_2     13581.963607       1  13581.963607  h, n
NV_NVDLA_SDP_RDMA_EG_ro_3     13574.339286       1  13574.339286  h, n
NV_NVDLA_SDP_RDMA_unpack_2     3214.667447       1   3214.667447  h, n
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      58    176.884219  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      63    240.166081  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      18    164.685316  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
XNOR3X1_RVT        saed32rvt_ss0p75v125c
                                  6.099456       1      6.099456  
XOR2X2_RVT         saed32rvt_ss0p75v125c
                                  4.574592       1      4.574592  
-----------------------------------------------------------------------------
Total 34 references                                 32112.365049

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_ro_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      44     89.458693  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      39     99.116160  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     113    287.182721  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      28     92.508419  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      14     42.696191  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      34    112.331652  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     242    307.514241  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      10     12.707200  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       7     23.127105  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      64     97.591293  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      64    113.856514  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      17     43.204480  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       7     19.569088  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_2
                                470.928837       1    470.928837  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_8
                               1823.737328       1   1823.737328  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_9
                               1827.549489       1   1827.549489  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_10
                               1824.499760       1   1824.499760  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_11
                               1708.101814       1   1708.101814  h, n
NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_2
                               3400.192554       1   3400.192554  h, n
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      60    152.486401  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       8     24.397823  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      12     36.596735  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152     146    296.840207  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      21     53.370240  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      39    356.818185  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      45    194.420156  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448       2      8.640896  
-----------------------------------------------------------------------------
Total 37 references                                 13581.963607

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_cfifo_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       9     11.436480  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       5     16.519361  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      14     35.580160  
NV_CLK_gate_power_2              10.674048       1     10.674048  h, n
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_2
                                145.116225       1    145.116225  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      13     26.430977  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      13    118.939395  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       2     17.281792  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      10     43.204479  
-----------------------------------------------------------------------------
Total 20 references                                   470.928837

****************************************
Design: NV_CLK_gate_power_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_2                       10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      14     46.254210  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       5      7.624320  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       8     69.127167  n
-----------------------------------------------------------------------------
Total 8 references                                    145.116225

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_8 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 16 references                                  1823.737328

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_9 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 17 references                                  1827.549489

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_10 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 16 references                                  1824.499760

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_11 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      64    243.978241  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 16 references                                  1708.101814

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     130    165.193601  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     129    426.199502  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       9     18.298369  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NBUFFX16_RVT       saed32rvt_ss0p75v125c
                                  6.099456       1      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160     129    491.768642  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     258   2229.351128  n
-----------------------------------------------------------------------------
Total 16 references                                  3400.192554

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_ro_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      44     89.458693  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      39     99.116160  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     113    287.182721  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      28     92.508419  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      14     42.696191  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      34    112.331652  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     244    310.055681  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      10     12.707200  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       7     23.127105  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      64     97.591293  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      64    113.856514  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       3     11.436480  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      18     45.745920  
NOR2X4_RVT         saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       6     16.773504  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_3
                                469.403973       1    469.403973  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_12
                               1823.991472       1   1823.991472  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_13
                               1820.687600       1   1820.687600  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_14
                               1820.941744       1   1820.941744  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_15
                               1709.372534       1   1709.372534  h, n
NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_3
                               3391.297514       1   3391.297514  h, n
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      60    152.486401  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       8     24.397823  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      12     36.596735  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152     145    294.807055  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      22     55.911680  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      39    356.818185  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      45    194.420156  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448       2      8.640896  
-----------------------------------------------------------------------------
Total 38 references                                 13574.339286

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_cfifo_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       7      8.895040  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       5     16.519361  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      16     40.663040  
NV_CLK_gate_power_3              10.674048       1     10.674048  h, n
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_3
                                145.116225       1    145.116225  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      11     22.364673  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      13    118.939395  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       2     17.281792  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      10     43.204479  
-----------------------------------------------------------------------------
Total 20 references                                   469.403973

****************************************
Design: NV_CLK_gate_power_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_3                       10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      14     46.254210  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       5      7.624320  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       8     69.127167  n
-----------------------------------------------------------------------------
Total 8 references                                    145.116225

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_12 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 17 references                                  1823.991472

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_13 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 17 references                                  1820.687600

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_14 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 18 references                                  1820.941744

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_15 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      64    243.978241  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 16 references                                  1709.372534

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     130    165.193601  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     129    426.199502  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       3     11.436480  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160     129    491.768642  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     258   2229.351128  n
-----------------------------------------------------------------------------
Total 15 references                                  3391.297514

****************************************
Design: NV_NVDLA_SDP_RDMA_unpack_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       6      7.624320  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     257    849.095132  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       4      7.116032  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       8     20.331520  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       7     64.044290  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     256   2212.069336  n
-----------------------------------------------------------------------------
Total 17 references                                  3214.667447

****************************************
Design: NV_NVDLA_SDP_RDMA_ig_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      11     22.364673  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      34     86.408960  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      44    134.188028  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      22     72.685186  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     168    213.480961  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       8     10.165760  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      13     42.950337  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864     203    309.547384  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      12     21.348096  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440     131    332.928641  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       7     21.348095  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      11     27.955840  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      83    253.127417  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      61    186.033403  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      67    136.221191  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      12     30.497280  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184     115   1052.156186  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      77    332.674490  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448      36    155.536125  
-----------------------------------------------------------------------------
Total 29 references                                  3642.137673

****************************************
Design: NV_NVDLA_SDP_mrdma 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NV_NVDLA_SDP_MRDMA_cq         17287.891417       1  17287.891417  h, n
NV_NVDLA_SDP_MRDMA_eg         22482.086457       1  22482.086457  h, n
NV_NVDLA_SDP_MRDMA_gate          26.176832       1     26.176832  h, n
NV_NVDLA_SDP_MRDMA_ig          3562.336461       1   3562.336461  h, n
NV_NVDLA_SDP_RDMA_dmaif_2      1222.940928       1   1222.940928  h, n
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 9 references                                  44598.205600

****************************************
Design: NV_NVDLA_SDP_MRDMA_cq 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       7     17.790080  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       8     20.331520  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      24     79.292931  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      30     38.121600  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       9     29.734849  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       9     13.723776  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       5      8.895040  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      22     55.911680  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       4     11.182336  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
NV_CLK_gate_power_16             10.674048       1     10.674048  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       5     15.248640  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      28     56.928259  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      33    301.923079  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       5     21.602240  
nv_ram_rwsp_80x14_1           16556.210827       1  16556.210827  h, n
-----------------------------------------------------------------------------
Total 25 references                                 17287.891417

****************************************
Design: NV_CLK_gate_power_16 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_16                      10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_16 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: nv_ram_rwsp_80x14_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
nv_ram_rwsp_80x14_logic_1     16556.210827       1  16556.210827  h, n
-----------------------------------------------------------------------------
Total 1 references                                  16556.210827

****************************************
Design: nv_ram_rwsp_80x14_logic_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12PO4_25                   10.674048       1     10.674048  h, n
CKLNQD12PO4_27                   10.674048       1     10.674048  h, n
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
RAMDP_80X14_GL_M2_E2          16411.857038       1  16411.857038  h, n
ScanShareSel_JTAG_reg_ext_cg_14_0_0
                                120.972542       1    120.972542  h, n
-----------------------------------------------------------------------------
Total 5 references                                  16556.210827

****************************************
Design: CKLNQD12PO4_25 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: CKLNQD12PO4_27 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: RAMDP_80X14_GL_M2_E2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296      13     29.734849  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     209    531.160962  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      21     26.685120  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872    1134   3746.590971  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      27     41.171327  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      30     53.370241  
NAND3X2_RVT        saed32rvt_ss0p75v125c
                                  3.049728       4     12.198912  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      31     63.027715  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      45    114.364800  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584      19     53.116095  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584      54    150.961534  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728      42    128.088573  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      73    185.525121  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728     249    759.382251  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152     172    349.702162  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296      61    139.525059  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      43    109.281920  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896    1134   9798.775887  n
-----------------------------------------------------------------------------
Total 26 references                                 16411.857038

****************************************
Design: ScanShareSel_JTAG_reg_ext_cg_14_0_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFQD1_316                        8.640896       1      8.640896  h, n
SDFQD1_317                        8.640896       1      8.640896  h, n
SDFQD1_318                        8.640896       1      8.640896  h, n
SDFQD1_319                        8.640896       1      8.640896  h, n
SDFQD1_320                        8.640896       1      8.640896  h, n
SDFQD1_321                        8.640896       1      8.640896  h, n
SDFQD1_322                        8.640896       1      8.640896  h, n
SDFQD1_323                        8.640896       1      8.640896  h, n
SDFQD1_324                        8.640896       1      8.640896  h, n
SDFQD1_325                        8.640896       1      8.640896  h, n
SDFQD1_326                        8.640896       1      8.640896  h, n
SDFQD1_327                        8.640896       1      8.640896  h, n
SDFQD1_328                        8.640896       1      8.640896  h, n
SDFQD1_329                        8.640896       1      8.640896  h, n
-----------------------------------------------------------------------------
Total 14 references                                   120.972542

****************************************
Design: SDFQD1_316 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_317 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_318 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_319 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_320 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_321 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_322 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_323 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_324 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_325 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_326 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_327 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_328 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_329 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: NV_NVDLA_SDP_MRDMA_eg 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
NV_NVDLA_SDP_MRDMA_EG_cmd      2313.726983       1   2313.726983  h, n
NV_NVDLA_SDP_MRDMA_EG_din     11840.314773       1  11840.314773  h, n
NV_NVDLA_SDP_MRDMA_EG_dout     8328.044701       1   8328.044701  h, n
-----------------------------------------------------------------------------
Total 3 references                                  22482.086457

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_cmd 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      14     46.254210  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo
                               1087.228033       1   1087.228033  h, n
NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo
                               1030.045633       1   1030.045633  h, n
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      15    137.237763  n
-----------------------------------------------------------------------------
Total 9 references                                   2313.726983

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       3      9.911616  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       5      7.624320  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       7     17.790080  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NV_CLK_gate_power_5              10.674048       1     10.674048  h, n
NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo_flopram_rwsa_4x15
                                844.012222       1    844.012222  h, n
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       7     14.232065  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      11    100.641026  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      10     43.204479  
-----------------------------------------------------------------------------
Total 19 references                                  1087.228033

****************************************
Design: NV_CLK_gate_power_5 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_5                       10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_5 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo_flopram_rwsa_4x15 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      56    185.016838  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NAND3X2_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      13     39.646463  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      17     34.563586  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      56    483.890167  n
-----------------------------------------------------------------------------
Total 17 references                                   844.012222

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       3      9.911616  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       5      7.624320  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       7     17.790080  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NV_CLK_gate_power_6              10.674048       1     10.674048  h, n
NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo_flopram_rwsa_4x13
                                786.575678       1    786.575678  h, n
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      11    100.641026  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      10     43.204479  
-----------------------------------------------------------------------------
Total 20 references                                  1030.045633

****************************************
Design: NV_CLK_gate_power_6 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_6                       10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_6 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo_flopram_rwsa_4x13 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      12     30.497280  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      12     30.497280  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      52    171.801350  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NAND3X2_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
NOR3X2_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      12     36.596735  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      15     30.497282  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       3      6.861888  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      52    449.326584  n
-----------------------------------------------------------------------------
Total 17 references                                   786.575678

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_din 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      19     38.629890  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
FADDX1_RVT         saed32rvt_ss0p75v125c
                                  4.828736      13     62.773566  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      25     31.768000  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      15     22.872959  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      24     60.994560  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
NV_NVDLA_SDP_MRDMA_EG_lat_fifo
                               1280.631620       1   1280.631620  h, n
NV_NVDLA_SDP_MRDMA_EG_pfifo_0  1711.151542       1   1711.151542  h, n
NV_NVDLA_SDP_MRDMA_EG_pfifo_1  1705.306230       1   1705.306230  h, n
NV_NVDLA_SDP_MRDMA_EG_pfifo_2  1707.593526       1   1707.593526  h, n
NV_NVDLA_SDP_MRDMA_EG_pfifo_3  1712.930550       1   1712.930550  h, n
NV_NVDLA_SDP_RDMA_unpack_0     3210.601142       1   3210.601142  h, n
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      13    118.939395  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      19     82.088511  
XNOR2X2_RVT        saed32rvt_ss0p75v125c
                                  4.574592       2      9.149184  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448       5     21.602240  
-----------------------------------------------------------------------------
Total 20 references                                 11840.314773

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_lat_fifo 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       6     15.248640  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      18     59.469698  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      25     31.768000  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       9     29.734849  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       6      9.149184  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       5      8.895040  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      18     45.745920  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NV_CLK_gate_power_4              10.674048       1     10.674048  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      30     60.994563  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      26    237.878790  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       4     17.281792  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
nv_ram_rwsp_80x65_1             685.172215       1    685.172215  h, n
-----------------------------------------------------------------------------
Total 21 references                                  1280.631620

****************************************
Design: NV_CLK_gate_power_4 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_4                       10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_4 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: nv_ram_rwsp_80x65_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
nv_ram_rwsp_80x65_logic_1       685.172215       1    685.172215  h, n
-----------------------------------------------------------------------------
Total 1 references                                    685.172215

****************************************
Design: nv_ram_rwsp_80x65_logic_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12PO4_0                    10.674048       1     10.674048  h, n
RAMPDP_80X66_GL_M1_D2           112.839937       1    112.839937  h, n
ScanShareSel_JTAG_reg_ext_cg_66_0_0
                                561.658230       1    561.658230  h, n
-----------------------------------------------------------------------------
Total 3 references                                    685.172215

****************************************
Design: CKLNQD12PO4_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: RAMPDP_80X66_GL_M1_D2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      56     71.160320  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 9 references                                    112.839937

****************************************
Design: ScanShareSel_JTAG_reg_ext_cg_66_0_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFQD1_1                          8.640896       1      8.640896  h, n
SDFQD1_2                          8.640896       1      8.640896  h, n
SDFQD1_3                          8.640896       1      8.640896  h, n
SDFQD1_4                          8.640896       1      8.640896  h, n
SDFQD1_5                          8.640896       1      8.640896  h, n
SDFQD1_6                          8.640896       1      8.640896  h, n
SDFQD1_7                          8.640896       1      8.640896  h, n
SDFQD1_8                          8.640896       1      8.640896  h, n
SDFQD1_9                          8.640896       1      8.640896  h, n
SDFQD1_10                         8.640896       1      8.640896  h, n
SDFQD1_11                         8.640896       1      8.640896  h, n
SDFQD1_12                         8.640896       1      8.640896  h, n
SDFQD1_13                         8.640896       1      8.640896  h, n
SDFQD1_14                         8.640896       1      8.640896  h, n
SDFQD1_15                         8.640896       1      8.640896  h, n
SDFQD1_16                         8.640896       1      8.640896  h, n
SDFQD1_17                         8.640896       1      8.640896  h, n
SDFQD1_18                         8.640896       1      8.640896  h, n
SDFQD1_19                         8.640896       1      8.640896  h, n
SDFQD1_20                         8.640896       1      8.640896  h, n
SDFQD1_21                         8.640896       1      8.640896  h, n
SDFQD1_22                         8.640896       1      8.640896  h, n
SDFQD1_23                         8.640896       1      8.640896  h, n
SDFQD1_24                         8.640896       1      8.640896  h, n
SDFQD1_25                         8.640896       1      8.640896  h, n
SDFQD1_26                         8.640896       1      8.640896  h, n
SDFQD1_27                         8.640896       1      8.640896  h, n
SDFQD1_28                         8.640896       1      8.640896  h, n
SDFQD1_29                         8.640896       1      8.640896  h, n
SDFQD1_30                         8.640896       1      8.640896  h, n
SDFQD1_31                         8.640896       1      8.640896  h, n
SDFQD1_32                         8.640896       1      8.640896  h, n
SDFQD1_33                         8.640896       1      8.640896  h, n
SDFQD1_34                         8.640896       1      8.640896  h, n
SDFQD1_35                         8.640896       1      8.640896  h, n
SDFQD1_36                         8.640896       1      8.640896  h, n
SDFQD1_37                         8.640896       1      8.640896  h, n
SDFQD1_38                         8.640896       1      8.640896  h, n
SDFQD1_39                         8.640896       1      8.640896  h, n
SDFQD1_40                         8.640896       1      8.640896  h, n
SDFQD1_41                         8.640896       1      8.640896  h, n
SDFQD1_42                         8.640896       1      8.640896  h, n
SDFQD1_43                         8.640896       1      8.640896  h, n
SDFQD1_44                         8.640896       1      8.640896  h, n
SDFQD1_45                         8.640896       1      8.640896  h, n
SDFQD1_46                         8.640896       1      8.640896  h, n
SDFQD1_47                         8.640896       1      8.640896  h, n
SDFQD1_48                         8.640896       1      8.640896  h, n
SDFQD1_49                         8.640896       1      8.640896  h, n
SDFQD1_50                         8.640896       1      8.640896  h, n
SDFQD1_51                         8.640896       1      8.640896  h, n
SDFQD1_52                         8.640896       1      8.640896  h, n
SDFQD1_53                         8.640896       1      8.640896  h, n
SDFQD1_54                         8.640896       1      8.640896  h, n
SDFQD1_55                         8.640896       1      8.640896  h, n
SDFQD1_56                         8.640896       1      8.640896  h, n
SDFQD1_57                         8.640896       1      8.640896  h, n
SDFQD1_58                         8.640896       1      8.640896  h, n
SDFQD1_59                         8.640896       1      8.640896  h, n
SDFQD1_60                         8.640896       1      8.640896  h, n
SDFQD1_61                         8.640896       1      8.640896  h, n
SDFQD1_62                         8.640896       1      8.640896  h, n
SDFQD1_63                         8.640896       1      8.640896  h, n
SDFQD1_64                         8.640896       1      8.640896  h, n
SDFQD1_65                         8.640896       1      8.640896  h, n
-----------------------------------------------------------------------------
Total 65 references                                   561.658230

****************************************
Design: SDFQD1_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_4 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_5 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_6 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_7 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_8 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_9 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_10 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_11 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_12 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_13 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_14 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_15 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_16 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_17 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_18 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_19 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_20 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_21 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_22 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_23 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_24 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_25 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_26 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_27 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_28 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_29 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_30 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_31 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_32 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_33 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_34 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_35 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_36 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_37 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_38 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_39 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_40 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_41 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_42 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_43 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_44 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_45 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_46 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_47 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_48 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_49 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_50 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_51 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_52 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_53 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_54 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_55 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_56 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_57 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_58 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_59 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_60 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_61 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_62 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_63 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_64 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_65 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_pfifo_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 13 references                                  1711.151542

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_pfifo_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 16 references                                  1705.306230

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_pfifo_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 15 references                                  1707.593526

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_pfifo_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       9     18.298369  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 15 references                                  1712.930550

****************************************
Design: NV_NVDLA_SDP_RDMA_unpack_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     257    849.095132  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       4      7.116032  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       7     64.044290  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     256   2212.069336  n
-----------------------------------------------------------------------------
Total 16 references                                  3210.601142

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_dout 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      28     71.160320  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      13     42.950337  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     260    330.387201  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       7     10.674048  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       8     12.198912  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      50     88.950402  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      23     46.762498  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      20     50.828800  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       5     13.977920  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
NV_NVDLA_SDP_MRDMA_EG_DOUT_pipe_p1
                               6704.572805       1   6704.572805  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     160    406.630402  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      24     73.193470  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152     128    260.243469  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      15    137.237763  n
XNOR2X2_RVT        saed32rvt_ss0p75v125c
                                  4.574592       1      4.574592  
-----------------------------------------------------------------------------
Total 27 references                                  8328.044701

****************************************
Design: NV_NVDLA_SDP_MRDMA_EG_DOUT_pipe_p1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     559   1420.664966  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      89    226.188161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       8     10.165760  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       6      7.624320  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864      12     18.298368  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      89    294.044618  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       8     12.198912  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       6     15.248640  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      32     81.326080  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584      12     33.547008  
NOR2X4_RVT         saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      34     69.127172  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     514   4441.420464  n
-----------------------------------------------------------------------------
Total 21 references                                  6704.572805

****************************************
Design: NV_NVDLA_SDP_MRDMA_gate 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
NV_CLK_gate_power_17             10.674048       1     10.674048  h, n
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 5 references                                     26.176832

****************************************
Design: NV_CLK_gate_power_17 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_17                      10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_17 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_MRDMA_ig 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      53    134.696321  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      44    134.188028  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      29     88.442110  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      22     72.685186  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     159    202.044481  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       8     10.165760  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       5      7.624320  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      14     46.254210  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864     230    350.718710  
NAND2X1_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      31     55.149249  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152      16     32.530434  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440     150    381.216002  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      82    250.077689  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      77    156.552712  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184     116   1061.305370  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      59    254.906427  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448      52    224.663292  
-----------------------------------------------------------------------------
Total 28 references                                  3562.336461

****************************************
Design: NV_NVDLA_SDP_RDMA_dmaif_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NV_NVDLA_DMAIF_rdreq_2         1067.658942       1   1067.658942  h, n
NV_NVDLA_DMAIF_rdrsp_2          144.099650       1    144.099650  h, n
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 4 references                                   1222.940928

****************************************
Design: NV_NVDLA_DMAIF_rdreq_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      42    138.762629  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      42    138.762629  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR2X4_RVT         saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      84    725.835251  n
-----------------------------------------------------------------------------
Total 15 references                                  1067.658942

****************************************
Design: NV_NVDLA_DMAIF_rdrsp_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       6      7.624320  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       4     36.596737  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       4     34.563583  n
-----------------------------------------------------------------------------
Total 15 references                                   144.099650

****************************************
Design: NV_NVDLA_SDP_nrdma 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NV_NVDLA_SDP_NRDMA_cq           867.393485       1    867.393485  h, n
NV_NVDLA_SDP_NRDMA_gate          26.176832       1     26.176832  h, n
NV_NVDLA_SDP_NRDMA_lat_fifo    1365.769861       1   1365.769861  h, n
NV_NVDLA_SDP_RDMA_dmaif_0      1269.195135       1   1269.195135  h, n
NV_NVDLA_SDP_RDMA_eg_0        32108.552887       1  32108.552887  h, n
NV_NVDLA_SDP_RDMA_ig_0         3639.596232       1   3639.596232  h, n
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 12 references                                 39297.524240

****************************************
Design: NV_NVDLA_SDP_NRDMA_cq 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
AND4X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      11     27.955840  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      10     25.414400  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      21     69.381314  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      28     35.580160  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       8     26.430977  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       6      9.149184  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       3      5.337024  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      19     48.287360  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NV_CLK_gate_power_11             10.674048       1     10.674048  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      26     52.861955  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      29    265.326343  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       7     30.243135  
nv_ram_rwsp_160x16_1_0          192.132863       1    192.132863  h, n
-----------------------------------------------------------------------------
Total 26 references                                   867.393485

****************************************
Design: NV_CLK_gate_power_11 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_11                      10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_11 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: nv_ram_rwsp_160x16_1_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
nv_ram_rwsp_160x16_logic_1_0    192.132863       1    192.132863  h, n
-----------------------------------------------------------------------------
Total 1 references                                    192.132863

****************************************
Design: nv_ram_rwsp_160x16_logic_1_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12PO4_10                   10.674048       1     10.674048  h, n
RAMPDP_160X16_GL_M2_D2_0         51.845378       1     51.845378  h, n
ScanShareSel_JTAG_reg_ext_cg_16_0_0_0
                                129.613438       1    129.613438  h, n
-----------------------------------------------------------------------------
Total 3 references                                    192.132863

****************************************
Design: CKLNQD12PO4_10 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: RAMPDP_160X16_GL_M2_D2_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152      15     30.497282  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 7 references                                     51.845378

****************************************
Design: ScanShareSel_JTAG_reg_ext_cg_16_0_0_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFQD1_166                        8.640896       1      8.640896  h, n
SDFQD1_167                        8.640896       1      8.640896  h, n
SDFQD1_168                        8.640896       1      8.640896  h, n
SDFQD1_169                        8.640896       1      8.640896  h, n
SDFQD1_170                        8.640896       1      8.640896  h, n
SDFQD1_171                        8.640896       1      8.640896  h, n
SDFQD1_172                        8.640896       1      8.640896  h, n
SDFQD1_173                        8.640896       1      8.640896  h, n
SDFQD1_174                        8.640896       1      8.640896  h, n
SDFQD1_175                        8.640896       1      8.640896  h, n
SDFQD1_176                        8.640896       1      8.640896  h, n
SDFQD1_177                        8.640896       1      8.640896  h, n
SDFQD1_178                        8.640896       1      8.640896  h, n
SDFQD1_179                        8.640896       1      8.640896  h, n
SDFQD1_180                        8.640896       1      8.640896  h, n
-----------------------------------------------------------------------------
Total 15 references                                   129.613438

****************************************
Design: SDFQD1_166 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_167 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_168 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_169 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_170 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_171 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_172 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_173 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_174 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_175 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_176 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_177 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_178 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_179 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_180 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: NV_NVDLA_SDP_NRDMA_gate 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
NV_CLK_gate_power_12             10.674048       1     10.674048  h, n
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 5 references                                     26.176832

****************************************
Design: NV_CLK_gate_power_12 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_12                      10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_12 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_NRDMA_lat_fifo 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       7     17.790080  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       8     20.331520  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      21     69.381314  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      29     36.850880  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       8     26.430977  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       6      9.149184  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       3      5.337024  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      16     40.663040  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
NV_CLK_gate_power_10             10.674048       1     10.674048  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160       3     11.436480  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      33     67.094019  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      29    265.326343  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       7     30.243135  
nv_ram_rwsp_160x65_1_0          688.984375       1    688.984375  h, n
-----------------------------------------------------------------------------
Total 23 references                                  1365.769861

****************************************
Design: NV_CLK_gate_power_10 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_10                      10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_10 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: nv_ram_rwsp_160x65_1_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
nv_ram_rwsp_160x65_logic_1_0    688.984375       1    688.984375  h, n
-----------------------------------------------------------------------------
Total 1 references                                    688.984375

****************************************
Design: nv_ram_rwsp_160x65_logic_1_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12PO4_5                    10.674048       1     10.674048  h, n
RAMPDP_160X65_GL_M2_D2_0        116.652097       1    116.652097  h, n
ScanShareSel_JTAG_reg_ext_cg_65_0_0_0
                                561.658230       1    561.658230  h, n
-----------------------------------------------------------------------------
Total 3 references                                    688.984375

****************************************
Design: CKLNQD12PO4_5 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: RAMPDP_160X65_GL_M2_D2_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      61     77.513920  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 7 references                                    116.652097

****************************************
Design: ScanShareSel_JTAG_reg_ext_cg_65_0_0_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFQD1_82                         8.640896       1      8.640896  h, n
SDFQD1_83                         8.640896       1      8.640896  h, n
SDFQD1_84                         8.640896       1      8.640896  h, n
SDFQD1_85                         8.640896       1      8.640896  h, n
SDFQD1_86                         8.640896       1      8.640896  h, n
SDFQD1_87                         8.640896       1      8.640896  h, n
SDFQD1_88                         8.640896       1      8.640896  h, n
SDFQD1_89                         8.640896       1      8.640896  h, n
SDFQD1_90                         8.640896       1      8.640896  h, n
SDFQD1_91                         8.640896       1      8.640896  h, n
SDFQD1_92                         8.640896       1      8.640896  h, n
SDFQD1_93                         8.640896       1      8.640896  h, n
SDFQD1_94                         8.640896       1      8.640896  h, n
SDFQD1_95                         8.640896       1      8.640896  h, n
SDFQD1_96                         8.640896       1      8.640896  h, n
SDFQD1_97                         8.640896       1      8.640896  h, n
SDFQD1_98                         8.640896       1      8.640896  h, n
SDFQD1_99                         8.640896       1      8.640896  h, n
SDFQD1_100                        8.640896       1      8.640896  h, n
SDFQD1_101                        8.640896       1      8.640896  h, n
SDFQD1_102                        8.640896       1      8.640896  h, n
SDFQD1_103                        8.640896       1      8.640896  h, n
SDFQD1_104                        8.640896       1      8.640896  h, n
SDFQD1_105                        8.640896       1      8.640896  h, n
SDFQD1_106                        8.640896       1      8.640896  h, n
SDFQD1_107                        8.640896       1      8.640896  h, n
SDFQD1_108                        8.640896       1      8.640896  h, n
SDFQD1_109                        8.640896       1      8.640896  h, n
SDFQD1_110                        8.640896       1      8.640896  h, n
SDFQD1_111                        8.640896       1      8.640896  h, n
SDFQD1_112                        8.640896       1      8.640896  h, n
SDFQD1_113                        8.640896       1      8.640896  h, n
SDFQD1_114                        8.640896       1      8.640896  h, n
SDFQD1_115                        8.640896       1      8.640896  h, n
SDFQD1_116                        8.640896       1      8.640896  h, n
SDFQD1_117                        8.640896       1      8.640896  h, n
SDFQD1_118                        8.640896       1      8.640896  h, n
SDFQD1_119                        8.640896       1      8.640896  h, n
SDFQD1_120                        8.640896       1      8.640896  h, n
SDFQD1_121                        8.640896       1      8.640896  h, n
SDFQD1_122                        8.640896       1      8.640896  h, n
SDFQD1_123                        8.640896       1      8.640896  h, n
SDFQD1_124                        8.640896       1      8.640896  h, n
SDFQD1_125                        8.640896       1      8.640896  h, n
SDFQD1_126                        8.640896       1      8.640896  h, n
SDFQD1_127                        8.640896       1      8.640896  h, n
SDFQD1_128                        8.640896       1      8.640896  h, n
SDFQD1_129                        8.640896       1      8.640896  h, n
SDFQD1_130                        8.640896       1      8.640896  h, n
SDFQD1_131                        8.640896       1      8.640896  h, n
SDFQD1_132                        8.640896       1      8.640896  h, n
SDFQD1_133                        8.640896       1      8.640896  h, n
SDFQD1_134                        8.640896       1      8.640896  h, n
SDFQD1_135                        8.640896       1      8.640896  h, n
SDFQD1_136                        8.640896       1      8.640896  h, n
SDFQD1_137                        8.640896       1      8.640896  h, n
SDFQD1_138                        8.640896       1      8.640896  h, n
SDFQD1_139                        8.640896       1      8.640896  h, n
SDFQD1_140                        8.640896       1      8.640896  h, n
SDFQD1_141                        8.640896       1      8.640896  h, n
SDFQD1_142                        8.640896       1      8.640896  h, n
SDFQD1_143                        8.640896       1      8.640896  h, n
SDFQD1_144                        8.640896       1      8.640896  h, n
SDFQD1_145                        8.640896       1      8.640896  h, n
SDFQD1_146                        8.640896       1      8.640896  h, n
-----------------------------------------------------------------------------
Total 65 references                                   561.658230

****************************************
Design: SDFQD1_82 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_83 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_84 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_85 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_86 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_87 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_88 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_89 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_90 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_91 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_92 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_93 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_94 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_95 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_96 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_97 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_98 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_99 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_100 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_101 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_102 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_103 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_104 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_105 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_106 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_107 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_108 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_109 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_110 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_111 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_112 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_113 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_114 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_115 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_116 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_117 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_118 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_119 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_120 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_121 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_122 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_123 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_124 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_125 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_126 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_127 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_128 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_129 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_130 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_131 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_132 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_133 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_134 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_135 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_136 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_137 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_138 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_139 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_140 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_141 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_142 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_143 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_144 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_145 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: SDFQD1_146 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 1 references                                      8.640896

****************************************
Design: NV_NVDLA_SDP_RDMA_dmaif_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NV_NVDLA_DMAIF_rdreq_0         1113.913149       1   1113.913149  h, n
NV_NVDLA_DMAIF_rdrsp_0          144.099650       1    144.099650  h, n
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 4 references                                   1269.195135

****************************************
Design: NV_NVDLA_DMAIF_rdreq_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      44    145.370373  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      44    145.370373  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      88    760.398834  n
-----------------------------------------------------------------------------
Total 14 references                                  1113.913149

****************************************
Design: NV_NVDLA_DMAIF_rdrsp_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       6      7.624320  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       4     36.596737  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       4     34.563583  n
-----------------------------------------------------------------------------
Total 15 references                                   144.099650

****************************************
Design: NV_NVDLA_SDP_RDMA_eg_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      59    149.944961  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      16     40.663040  
AO221X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      42    138.762629  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     201    255.414721  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864      19     28.972415  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     130    429.503374  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       1      3.558016  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       4     12.198912  
NV_NVDLA_SDP_RDMA_EG_ro_0     13580.438742       1  13580.438742  h, n
NV_NVDLA_SDP_RDMA_EG_ro_1     13576.626582       1  13576.626582  h, n
NV_NVDLA_SDP_RDMA_unpack_1     3211.617718       1   3211.617718  h, n
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      58    176.884219  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      63    240.166081  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      18    164.685316  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
XNOR3X1_RVT        saed32rvt_ss0p75v125c
                                  6.099456       1      6.099456  
XOR2X2_RVT         saed32rvt_ss0p75v125c
                                  4.574592       1      4.574592  
-----------------------------------------------------------------------------
Total 35 references                                 32108.552887

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_ro_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      44     89.458693  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      39     99.116160  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     113    287.182721  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      28     92.508419  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      14     42.696191  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      34    112.331652  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     238    302.431361  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       8     10.165760  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       5      7.624320  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       7     23.127105  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      64     97.591293  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      64    113.856514  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       2      7.624320  
NBUFFX16_RVT       saed32rvt_ss0p75v125c
                                  6.099456       1      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      18     45.745920  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR2X4_RVT         saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       7     19.569088  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_0
                                470.928837       1    470.928837  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_0
                               1825.262192       1   1825.262192  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_1
                               1825.008049       1   1825.008049  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_2
                               1820.941744       1   1820.941744  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_3
                               1708.355958       1   1708.355958  h, n
NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_0
                               3398.159402       1   3398.159402  h, n
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      55    139.779201  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       8     24.397823  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      17     51.845375  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152     144    292.773903  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      21     53.370240  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      39    356.818185  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      45    194.420156  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448       2      8.640896  
-----------------------------------------------------------------------------
Total 39 references                                 13580.438742

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_cfifo_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       9     11.436480  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       5     16.519361  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      14     35.580160  
NV_CLK_gate_power_0              10.674048       1     10.674048  h, n
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_0
                                145.116225       1    145.116225  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      13     26.430977  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      13    118.939395  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       2     17.281792  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      10     43.204479  
-----------------------------------------------------------------------------
Total 20 references                                   470.928837

****************************************
Design: NV_CLK_gate_power_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_0                       10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      14     46.254210  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       5      7.624320  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       8     69.127167  n
-----------------------------------------------------------------------------
Total 8 references                                    145.116225

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 17 references                                  1825.262192

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 16 references                                  1825.008049

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 18 references                                  1820.941744

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      64    243.978241  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 16 references                                  1708.355958

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     131    166.464321  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     129    426.199502  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NBUFFX16_RVT       saed32rvt_ss0p75v125c
                                  6.099456       1      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160     129    491.768642  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     258   2229.351128  n
-----------------------------------------------------------------------------
Total 15 references                                  3398.159402

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_ro_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      44     89.458693  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      39     99.116160  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     113    287.182721  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      28     92.508419  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      14     42.696191  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      34    112.331652  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     244    310.055681  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      10     12.707200  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       7     23.127105  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      64     97.591293  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      64    113.856514  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NBUFFX16_RVT       saed32rvt_ss0p75v125c
                                  6.099456       1      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      18     45.745920  
NOR2X4_RVT         saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       6     16.773504  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_1
                                470.928837       1    470.928837  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_4
                               1822.466608       1   1822.466608  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_5
                               1824.499760       1   1824.499760  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_6
                               1819.671024       1   1819.671024  h, n
NV_NVDLA_SDP_RDMA_EG_RO_dfifo_7
                               1709.372534       1   1709.372534  h, n
NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_1
                               3394.093098       1   3394.093098  h, n
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      60    152.486401  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       8     24.397823  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      12     36.596735  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152     145    294.807055  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      22     55.911680  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      39    356.818185  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      45    194.420156  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448       2      8.640896  
-----------------------------------------------------------------------------
Total 39 references                                 13576.626582

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_cfifo_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       9     11.436480  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       5     16.519361  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      14     35.580160  
NV_CLK_gate_power_1              10.674048       1     10.674048  h, n
NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_1
                                145.116225       1    145.116225  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      13     26.430977  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      13    118.939395  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       2     17.281792  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      10     43.204479  
-----------------------------------------------------------------------------
Total 20 references                                   470.928837

****************************************
Design: NV_CLK_gate_power_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_1                       10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      14     46.254210  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       5      7.624320  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       8     69.127167  n
-----------------------------------------------------------------------------
Total 8 references                                    145.116225

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_4 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 16 references                                  1822.466608

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_5 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 16 references                                  1824.499760

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_6 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      64    195.182587  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR2X4_RVT          saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 18 references                                  1819.671024

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_dfifo_7 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      65     82.596800  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160      64    243.978241  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 16 references                                  1709.372534

****************************************
Design: NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     131    166.464321  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     129    426.199502  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND2X4_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NBUFFX16_RVT       saed32rvt_ss0p75v125c
                                  6.099456       1      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI222X1_RVT       saed32rvt_ss0p75v125c
                                  3.812160     129    491.768642  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     258   2229.351128  n
-----------------------------------------------------------------------------
Total 15 references                                  3394.093098

****************************************
Design: NV_NVDLA_SDP_RDMA_unpack_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       6      7.624320  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     257    849.095132  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       4      7.116032  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       6     15.248640  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NBUFFX16_RVT       saed32rvt_ss0p75v125c
                                  6.099456       1      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       7     64.044290  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     256   2212.069336  n
-----------------------------------------------------------------------------
Total 17 references                                  3211.617718

****************************************
Design: NV_NVDLA_SDP_RDMA_ig_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      34     86.408960  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      44    134.188028  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      22     72.685186  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     167    212.210241  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       7      8.895040  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      13     42.950337  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864     204    311.072248  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      12     21.348096  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440     132    335.470081  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       7     21.348095  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      11     27.955840  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      83    253.127417  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      61    186.033403  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      66    134.188039  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      12     30.497280  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184     115   1052.156186  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      77    332.674490  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448      36    155.536125  
-----------------------------------------------------------------------------
Total 29 references                                  3639.596232

****************************************
Design: NV_NVDLA_SDP_reg 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      12     24.397825  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      96    243.978241  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
AOI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
DFFARX1_RVT        saed32rvt_ss0p75v125c
                                  7.116032       4     28.464128  n
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     173    219.834561  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       8     12.198912  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       5     15.248640  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     302    997.769377  
MUX21X2_RVT        saed32rvt_ss0p75v125c
                                  3.558016       2      7.116032  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      32     56.928257  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       7     17.790080  
NOR3X2_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
NV_NVDLA_SDP_REG_dual_0        8855.902042       1   8855.902042  h, n
NV_NVDLA_SDP_REG_dual_1        8857.172762       1   8857.172762  h, n
NV_NVDLA_SDP_REG_single        3811.143522       1   3811.143522  h, n
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      32     81.326080  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      65    198.232315  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      72    146.386951  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       3      6.861888  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184     196   1793.240108  n
SDFFARX2_RVT       saed32rvt_ss0p75v125c
                                  9.657472      22    212.464376  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       1      4.320448  
-----------------------------------------------------------------------------
Total 31 references                                 25666.765604

****************************************
Design: NV_NVDLA_SDP_REG_dual_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      65    132.154887  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       6     13.723776  
AND4X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      37     94.033280  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      82    104.199040  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      16     20.331520  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864      12     18.298368  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     573   1893.118718  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      15     22.872959  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      18     32.022145  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      41     83.359236  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      35     88.950400  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       4     11.182336  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       5     15.248640  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      10     25.414400  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     225    571.824002  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      36    109.790205  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152     118    239.911948  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296      24     54.895105  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       8     20.331520  
OR4X1_RVT          saed32rvt_ss0p75v125c
                                  3.558016       3     10.674048  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184     559   5114.393983  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      15    137.237763  n
-----------------------------------------------------------------------------
Total 27 references                                  8855.902042

****************************************
Design: NV_NVDLA_SDP_REG_dual_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      65    132.154887  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       6     13.723776  
AND4X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      37     94.033280  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      83    105.469760  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      16     20.331520  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864      12     18.298368  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152      10     20.331521  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     573   1893.118718  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      15     22.872959  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      18     32.022145  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      41     83.359236  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      35     88.950400  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       4     11.182336  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       5     15.248640  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      10     25.414400  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     225    571.824002  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      36    109.790205  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152     118    239.911948  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296      24     54.895105  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       8     20.331520  
OR4X1_RVT          saed32rvt_ss0p75v125c
                                  3.558016       3     10.674048  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184     559   5114.393983  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      15    137.237763  n
-----------------------------------------------------------------------------
Total 27 references                                  8857.172762

****************************************
Design: NV_NVDLA_SDP_REG_single 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152      22     44.729346  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       7     16.011072  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      11     27.955840  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       5     12.707200  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      20     25.414400  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       9     11.436480  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       7     14.232065  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     252    832.575771  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       8     12.198912  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      18     32.022145  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      14     28.464129  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       7     17.790080  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440     101    256.685441  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      65    132.154887  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       7     16.011072  
OR4X2_RVT          saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184     253   2314.743609  n
-----------------------------------------------------------------------------
Total 20 references                                  3811.143522

****************************************
Design: NV_NVDLA_SDP_wdma 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
NV_NVDLA_DMAIF_wr              1731.737213       1   1731.737213  h, n
NV_NVDLA_SDP_WDMA_cmd          6821.733252       1   6821.733252  h, n
NV_NVDLA_SDP_WDMA_dat          9406.631855       1   9406.631855  h, n
NV_NVDLA_SDP_WDMA_gate           14.232064       1     14.232064  h, n
NV_NVDLA_SDP_WDMA_intr          834.354755       1    834.354755  h, n
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 9 references                                  18825.462643

****************************************
Design: NV_NVDLA_DMAIF_wr 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO222X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      66    218.055559  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      66    218.055559  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       3      7.624320  
NBUFFX8_RVT        saed32rvt_ss0p75v125c
                                  3.812160       1      3.812160  
NBUFFX16_RVT       saed32rvt_ss0p75v125c
                                  6.099456       1      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       7     17.790080  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       8     73.193474  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     132   1140.598251  n
-----------------------------------------------------------------------------
Total 17 references                                  1731.737213

****************************************
Design: NV_NVDLA_SDP_WDMA_cmd 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       6     12.198913  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      65    165.193601  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      22     55.911680  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      45    137.237756  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      22     72.685186  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720     151    191.878721  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720      11     13.977920  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       3      4.574592  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      12     39.646465  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864     179    272.950649  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      97    246.519681  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       2      5.591168  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       3      8.386752  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
NV_NVDLA_SDP_WDMA_CMD_dfifo    2813.119939       1   2813.119939  h, n
NV_NVDLA_SDP_WDMA_CMD_sfifo    1027.250049       1   1027.250049  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      61    155.027841  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728     139    423.912180  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      24     48.795650  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      83    759.382291  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      51    220.342844  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448      29    125.292990  
-----------------------------------------------------------------------------
Total 25 references                                  6821.733252

****************************************
Design: NV_NVDLA_SDP_WDMA_CMD_dfifo 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AND2X2_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       3      9.911616  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       5      7.624320  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       2      3.558016  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       7     17.790080  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NV_CLK_gate_power_8              10.674048       1     10.674048  h, n
NV_NVDLA_SDP_WDMA_CMD_dfifo_flopram_rwsa_4x44
                               2569.141696       1   2569.141696  h, n
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       7     14.232065  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      11    100.641026  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448       9     38.884031  
XNOR2X2_RVT        saed32rvt_ss0p75v125c
                                  4.574592       1      4.574592  
-----------------------------------------------------------------------------
Total 20 references                                  2813.119939

****************************************
Design: NV_CLK_gate_power_8 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_8                       10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_8 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_WDMA_CMD_dfifo_flopram_rwsa_4x44 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      51     64.806720  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       7      8.895040  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       5      7.624320  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       7     14.232065  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       3      9.149184  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872     172    568.266003  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008      44     78.276353  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OA22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      85    216.022401  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      48     97.591301  
OR3X2_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     172   1486.234085  n
-----------------------------------------------------------------------------
Total 15 references                                  2569.141696

****************************************
Design: NV_NVDLA_SDP_WDMA_CMD_sfifo 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       3      9.911616  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       3      5.337024  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       6     15.248640  
NV_CLK_gate_power_9              10.674048       1     10.674048  h, n
NV_NVDLA_SDP_WDMA_CMD_sfifo_flopram_rwsa_4x15
                                785.304958       1    785.304958  h, n
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       8     16.265217  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      11    100.641026  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      10     43.204479  
-----------------------------------------------------------------------------
Total 17 references                                  1027.250049

****************************************
Design: NV_CLK_gate_power_9 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_9                       10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_9 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_WDMA_CMD_sfifo_flopram_rwsa_4x15 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       3      6.861888  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      26     66.077440  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      52    171.801350  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND3X2_RVT        saed32rvt_ss0p75v125c
                                  3.049728       2      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      14     35.580160  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896      52    449.326584  n
-----------------------------------------------------------------------------
Total 11 references                                   785.304958

****************************************
Design: NV_NVDLA_SDP_WDMA_dat 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
NV_NVDLA_SDP_WDMA_DAT_in       7325.446625       1   7325.446625  h, n
NV_NVDLA_SDP_WDMA_DAT_out      2081.185230       1   2081.185230  h, n
-----------------------------------------------------------------------------
Total 2 references                                   9406.631855

****************************************
Design: NV_NVDLA_SDP_WDMA_DAT_in 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      13     33.038720  
HADDX1_RVT         saed32rvt_ss0p75v125c
                                  3.303872      13     42.950337  r
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       5      6.353600  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      14     46.254210  
MUX41X1_RVT        saed32rvt_ss0p75v125c
                                  5.591168       1      5.591168  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       2      3.049728  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_0
                               1708.610102       1   1708.610102  h, n
NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_1
                               1709.626678       1   1709.626678  h, n
NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_2
                               1709.118390       1   1709.118390  h, n
NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_3
                               1711.913974       1   1711.913974  h, n
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       5     10.165761  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      28    256.177158  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      13     56.165823  
-----------------------------------------------------------------------------
Total 19 references                                  7325.446625

****************************************
Design: NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 16 references                                  1708.610102

****************************************
Design: NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 15 references                                  1709.626678

****************************************
Design: NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
INVX8_RVT          saed32rvt_ss0p75v125c
                                  3.049728       1      3.049728  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND2X2_RVT        saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 17 references                                  1709.118390

****************************************
Design: NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      64    162.652161  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       2      2.541440  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      64    211.447815  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       2      4.066304  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       1      2.287296  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896     128   1106.034668  n
-----------------------------------------------------------------------------
Total 16 references                                  1711.913974

****************************************
Design: NV_NVDLA_SDP_WDMA_DAT_out 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
AND2X4_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
AND3X1_RVT         saed32rvt_ss0p75v125c
                                  2.287296       2      4.574592  
AND4X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      10     25.414400  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      12     30.497280  
AOI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       4     12.198912  
AOI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      43    131.138300  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      68     86.408960  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       3      3.812160  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
INVX4_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872      45    148.674245  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864     243    370.541942  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       4      7.116032  
NAND4X0_RVT        saed32rvt_ss0p75v125c
                                  2.033152      80    162.652168  
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
NBUFFX4_RVT        saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      40    101.657600  
NOR2X2_RVT         saed32rvt_ss0p75v125c
                                  2.795584       1      2.795584  
NOR3X0_RVT         saed32rvt_ss0p75v125c
                                  2.795584       7     19.569088  
NOR4X0_RVT         saed32rvt_ss0p75v125c
                                  3.049728      49    149.436668  
OA21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440      12     30.497280  
OAI21X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728       7     21.348095  
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152      26     52.861955  
OR2X2_RVT          saed32rvt_ss0p75v125c
                                  2.287296       4      9.149184  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       4     10.165760  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      63    576.398606  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      10     43.204479  
XNOR2X2_RVT        saed32rvt_ss0p75v125c
                                  4.574592       2      9.149184  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448       4     17.281792  
XOR2X2_RVT         saed32rvt_ss0p75v125c
                                  4.574592       1      4.574592  
-----------------------------------------------------------------------------
Total 34 references                                  2081.185230

****************************************
Design: NV_NVDLA_SDP_WDMA_gate 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
NV_CLK_gate_power_21             10.674048       1     10.674048  h, n
OR4X1_RVT          saed32rvt_ss0p75v125c
                                  3.558016       1      3.558016  
-----------------------------------------------------------------------------
Total 2 references                                     14.232064

****************************************
Design: NV_CLK_gate_power_21 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_21                      10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_21 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_SDP_WDMA_intr 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       4      8.132608  
AO22X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720      18     22.872960  
INVX1_RVT          saed32rvt_ss0p75v125c
                                  1.270720       1      1.270720  
INVX2_RVT          saed32rvt_ss0p75v125c
                                  1.524864       4      6.099456  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864      48     73.193470  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440      28     71.160320  
NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo
                                 98.353729       1     98.353729  h, n
OAI21X2_RVT        saed32rvt_ss0p75v125c
                                  3.303872       1      3.303872  
OAI22X1_RVT        saed32rvt_ss0p75v125c
                                  3.049728      31     94.541565  
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184      34    311.072264  n
XNOR2X1_RVT        saed32rvt_ss0p75v125c
                                  4.320448      24    103.690750  
XOR2X1_RVT         saed32rvt_ss0p75v125c
                                  4.320448       7     30.243135  
-----------------------------------------------------------------------------
Total 15 references                                   834.354755

****************************************
Design: NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
AO21X1_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
DFFARX1_RVT        saed32rvt_ss0p75v125c
                                  7.116032       1      7.116032  n
INVX0_RVT          saed32rvt_ss0p75v125c
                                  1.270720       4      5.082880  
MUX21X1_RVT        saed32rvt_ss0p75v125c
                                  3.303872       2      6.607744  
NAND2X0_RVT        saed32rvt_ss0p75v125c
                                  1.524864       1      1.524864  
NAND3X0_RVT        saed32rvt_ss0p75v125c
                                  1.779008       1      1.779008  
NOR2X0_RVT         saed32rvt_ss0p75v125c
                                  2.541440       2      5.082880  
NV_CLK_gate_power_7              10.674048       1     10.674048  h, n
OR2X1_RVT          saed32rvt_ss0p75v125c
                                  2.033152       3      6.099456  
OR3X1_RVT          saed32rvt_ss0p75v125c
                                  2.541440       1      2.541440  
SDFFARX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       2     18.298368  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       2     17.281792  n
-----------------------------------------------------------------------------
Total 14 references                                    98.353729

****************************************
Design: NV_CLK_gate_power_7 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
CKLNQD12_7                       10.674048       1     10.674048  h, n
-----------------------------------------------------------------------------
Total 1 references                                     10.674048

****************************************
Design: CKLNQD12_7 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X1_RVT         saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
SDFFNX1_RVT        saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     10.674048

****************************************
Design: NV_NVDLA_sync3d 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
MUX2HDD2_1                        2.033152       1      2.033152  h
sync3d                           21.856384       1     21.856384  h, n
-----------------------------------------------------------------------------
Total 2 references                                     23.889536

****************************************
Design: MUX2HDD2_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
-----------------------------------------------------------------------------
Total 1 references                                      2.033152

****************************************
Design: sync3d 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
p_SSYNC3DO                       21.856384       1     21.856384  h, n
-----------------------------------------------------------------------------
Total 1 references                                     21.856384

****************************************
Design: p_SSYNC3DO 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
DFFX1_RVT          saed32rvt_ss0p75v125c
                                  6.607744       2     13.215488  n
SDFFX1_RVT         saed32rvt_ss0p75v125c
                                  8.640896       1      8.640896  n
-----------------------------------------------------------------------------
Total 2 references                                     21.856384

****************************************
Design: NV_NVDLA_sync3d_s 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
MUX2HDD2_0                        2.033152       1      2.033152  h
sync3d_s_ppp                     23.381248       1     23.381248  h, n
-----------------------------------------------------------------------------
Total 2 references                                     25.414401

****************************************
Design: MUX2HDD2_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
NBUFFX2_RVT        saed32rvt_ss0p75v125c
                                  2.033152       1      2.033152  
-----------------------------------------------------------------------------
Total 1 references                                      2.033152

****************************************
Design: sync3d_s_ppp 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
p_SSYNC3DO_S_PPP                 23.381248       1     23.381248  h, n
-----------------------------------------------------------------------------
Total 1 references                                     23.381248

****************************************
Design: p_SSYNC3DO_S_PPP 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
DFFASX1_RVT        saed32rvt_ss0p75v125c
                                  7.116032       2     14.232064  n
SDFFASX1_RVT       saed32rvt_ss0p75v125c
                                  9.149184       1      9.149184  n
-----------------------------------------------------------------------------
Total 2 references                                     23.381248
1
