
*** Running vivado
    with args -log top_fndcontrol2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_fndcontrol2.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Jun 16 16:34:59 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_fndcontrol2.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 514.539 ; gain = 199.863
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/junho/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top top_fndcontrol2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21472
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1371.391 ; gain = 446.820
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_fndcontrol2' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/top_fndcontrol2.v:3]
INFO: [Synth 8-6157] synthesizing module 'spi_task' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_in' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/btn_in.v:3]
INFO: [Synth 8-6155] done synthesizing module 'btn_in' (0#1) [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/btn_in.v:3]
WARNING: [Synth 8-7071] port 'btn_1d' of module 'btn_in' is unconnected for instance 'btn_in_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:47]
WARNING: [Synth 8-7071] port 'btn_2d' of module 'btn_in' is unconnected for instance 'btn_in_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:47]
WARNING: [Synth 8-7071] port 'max_cnt20' of module 'btn_in' is unconnected for instance 'btn_in_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:47]
WARNING: [Synth 8-7071] port 'btn1' of module 'btn_in' is unconnected for instance 'btn_in_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:47]
WARNING: [Synth 8-7071] port 'btn2' of module 'btn_in' is unconnected for instance 'btn_in_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:47]
WARNING: [Synth 8-7023] instance 'btn_in_u1' of module 'btn_in' has 9 connections declared, but only 4 given [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:47]
WARNING: [Synth 8-7071] port 'btn_1d' of module 'btn_in' is unconnected for instance 'btn_in_u2' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:53]
WARNING: [Synth 8-7071] port 'btn_2d' of module 'btn_in' is unconnected for instance 'btn_in_u2' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:53]
WARNING: [Synth 8-7071] port 'max_cnt20' of module 'btn_in' is unconnected for instance 'btn_in_u2' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:53]
WARNING: [Synth 8-7071] port 'btn1' of module 'btn_in' is unconnected for instance 'btn_in_u2' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:53]
WARNING: [Synth 8-7071] port 'btn2' of module 'btn_in' is unconnected for instance 'btn_in_u2' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:53]
WARNING: [Synth 8-7023] instance 'btn_in_u2' of module 'btn_in' has 9 connections declared, but only 4 given [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:53]
WARNING: [Synth 8-7071] port 'btn_1d' of module 'btn_in' is unconnected for instance 'btn_in_u3' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:59]
WARNING: [Synth 8-7071] port 'btn_2d' of module 'btn_in' is unconnected for instance 'btn_in_u3' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:59]
WARNING: [Synth 8-7071] port 'max_cnt20' of module 'btn_in' is unconnected for instance 'btn_in_u3' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:59]
WARNING: [Synth 8-7071] port 'btn1' of module 'btn_in' is unconnected for instance 'btn_in_u3' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:59]
WARNING: [Synth 8-7071] port 'btn2' of module 'btn_in' is unconnected for instance 'btn_in_u3' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:59]
WARNING: [Synth 8-7023] instance 'btn_in_u3' of module 'btn_in' has 9 connections declared, but only 4 given [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:59]
WARNING: [Synth 8-7071] port 'btn_1d' of module 'btn_in' is unconnected for instance 'btn_in_u4' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:65]
WARNING: [Synth 8-7071] port 'btn_2d' of module 'btn_in' is unconnected for instance 'btn_in_u4' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:65]
WARNING: [Synth 8-7071] port 'max_cnt20' of module 'btn_in' is unconnected for instance 'btn_in_u4' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:65]
WARNING: [Synth 8-7071] port 'btn1' of module 'btn_in' is unconnected for instance 'btn_in_u4' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:65]
WARNING: [Synth 8-7071] port 'btn2' of module 'btn_in' is unconnected for instance 'btn_in_u4' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:65]
WARNING: [Synth 8-7023] instance 'btn_in_u4' of module 'btn_in' has 9 connections declared, but only 4 given [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:65]
INFO: [Synth 8-6157] synthesizing module 'spi_master' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_master.v:3]
INFO: [Synth 8-6155] done synthesizing module 'spi_master' (0#1) [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_master.v:3]
WARNING: [Synth 8-7071] port 's_idle' of module 'spi_master' is unconnected for instance 'spi_master_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:208]
WARNING: [Synth 8-7071] port 's_ready' of module 'spi_master' is unconnected for instance 'spi_master_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:208]
WARNING: [Synth 8-7071] port 's_send' of module 'spi_master' is unconnected for instance 'spi_master_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:208]
WARNING: [Synth 8-7071] port 's_done' of module 'spi_master' is unconnected for instance 'spi_master_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:208]
WARNING: [Synth 8-7071] port 'startw_pedge' of module 'spi_master' is unconnected for instance 'spi_master_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:208]
WARNING: [Synth 8-7071] port 'sck_cnt' of module 'spi_master' is unconnected for instance 'spi_master_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:208]
WARNING: [Synth 8-7071] port 'sck_index' of module 'spi_master' is unconnected for instance 'spi_master_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:208]
WARNING: [Synth 8-7071] port 'rw_flag' of module 'spi_master' is unconnected for instance 'spi_master_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:208]
WARNING: [Synth 8-7071] port 'startw_1d' of module 'spi_master' is unconnected for instance 'spi_master_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:208]
WARNING: [Synth 8-7071] port 'startw_2d' of module 'spi_master' is unconnected for instance 'spi_master_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:208]
WARNING: [Synth 8-7023] instance 'spi_master_u1' of module 'spi_master' has 23 connections declared, but only 13 given [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:208]
INFO: [Synth 8-6157] synthesizing module 'spi_slave' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_slave.v:8]
INFO: [Synth 8-6155] done synthesizing module 'spi_slave' (0#1) [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_slave.v:8]
WARNING: [Synth 8-7071] port 's_state' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 'ss_pedge' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 'ss_nedge' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 'sck_pedge' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 'sck_nedge' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 's_idle' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 's_slaveid' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 's_waddr' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 's_wdata' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 's_raddr' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 's_rdata' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 's_done' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 'sid_sckn_cnt' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 'slave_id' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 'mosi_1d' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 'mosi_2d' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 'wa_sckn_cnt' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 'waddr' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 'wd_sckn_cnt' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 'wdata' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 'ra_sckn_cnt' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 'raddr' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 'done_cnt' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 'rd_sckn_cnt' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 'sck_nedge_1d' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 'rdata' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 'user_reg1' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 'user_reg2' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 'user_reg3' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7071] port 'user_reg4' of module 'spi_slave' is unconnected for instance 'spi_slave_u1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
WARNING: [Synth 8-7023] instance 'spi_slave_u1' of module 'spi_slave' has 36 connections declared, but only 6 given [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:224]
INFO: [Synth 8-6155] done synthesizing module 'spi_task' (0#1) [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_task.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'clockdivider' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/clockdivider.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clockdivider' (0#1) [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/clockdivider.v:3]
INFO: [Synth 8-6157] synthesizing module 'datamux4x1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/datamux4x1.v:3]
WARNING: [Synth 8-567] referenced signal 'ina' should be on the sensitivity list [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/datamux4x1.v:11]
WARNING: [Synth 8-567] referenced signal 'inb' should be on the sensitivity list [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/datamux4x1.v:11]
WARNING: [Synth 8-567] referenced signal 'ine' should be on the sensitivity list [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/datamux4x1.v:11]
WARNING: [Synth 8-567] referenced signal 'inf' should be on the sensitivity list [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/datamux4x1.v:11]
WARNING: [Synth 8-567] referenced signal 'inc' should be on the sensitivity list [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/datamux4x1.v:11]
WARNING: [Synth 8-567] referenced signal 'ind' should be on the sensitivity list [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/datamux4x1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'datamux4x1' (0#1) [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/datamux4x1.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux4x1' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/mux4x1.v:3]
INFO: [Synth 8-226] default block is never used [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/mux4x1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1' (0#1) [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/mux4x1.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnddecoder' [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/fnddecoder.v:3]
INFO: [Synth 8-226] default block is never used [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/fnddecoder.v:15]
WARNING: [Synth 8-567] referenced signal 'reset' should be on the sensitivity list [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/fnddecoder.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fnddecoder' (0#1) [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/fnddecoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_fndcontrol2' (0#1) [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/top_fndcontrol2.v:3]
WARNING: [Synth 8-6014] Unused sequential element s_raddr_1d_reg was removed.  [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_slave.v:251]
WARNING: [Synth 8-6014] Unused sequential element s_raddr_2d_reg was removed.  [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/spi_slave.v:251]
WARNING: [Synth 8-7137] Register clk1000Hz_reg in module clockdivider has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Harman/Lecture Files/SoC Peripheral Design/create_new_ip_3/clockdivider.v:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1492.559 ; gain = 567.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1492.559 ; gain = 567.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1492.559 ; gain = 567.988
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1492.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sys_clock'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_clock'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports sys_clock]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'reset_0'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mode_0'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out_0[0]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out_0[1]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out_0[2]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out_0[3]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out_0[4]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out_0[5]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out_0[6]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out_0[7]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fnd_0[0]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fnd_0[1]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fnd_0[2]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fnd_0[3]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fnd_0[4]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fnd_0[5]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fnd_0[6]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndsel_0[0]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndsel_0[1]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndsel_0[2]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndsel_0[3]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_0[0]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_0[1]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_0[2]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_0[3]'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_fndcontrol2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_fndcontrol2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1586.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1586.578 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1586.578 ; gain = 662.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1586.578 ; gain = 662.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1586.578 ; gain = 662.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1586.578 ; gain = 662.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 4     
+---Registers : 
	               26 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input   10 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 11    
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 71    
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1586.578 ; gain = 662.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.578 ; gain = 662.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.578 ; gain = 662.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1586.578 ; gain = 662.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------

*** Running vivado
    with args -log spi_con_exam_IP_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source spi_con_exam_IP_wrapper.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Jun 16 16:36:58 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source spi_con_exam_IP_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 514.293 ; gain = 199.887
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/junho/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top spi_con_exam_IP_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19716
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1376.625 ; gain = 447.676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'spi_con_exam_IP_wrapper' [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/hdl/spi_con_exam_IP_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'spi_con_exam_IP' [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/synth/spi_con_exam_IP.v:13]
INFO: [Synth 8-6157] synthesizing module 'spi_con_exam_IP_clk_wiz_0' [C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/.Xil/Vivado-11064-Park/realtime/spi_con_exam_IP_clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'spi_con_exam_IP_clk_wiz_0' (0#1) [C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/.Xil/Vivado-11064-Park/realtime/spi_con_exam_IP_clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'spi_con_exam_IP_reset_inv_0_0' [C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/.Xil/Vivado-11064-Park/realtime/spi_con_exam_IP_reset_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'spi_con_exam_IP_reset_inv_0_0' (0#1) [C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/.Xil/Vivado-11064-Park/realtime/spi_con_exam_IP_reset_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'spi_con_exam_IP_rst_clk_wiz_100M_0' [C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/.Xil/Vivado-11064-Park/realtime/spi_con_exam_IP_rst_clk_wiz_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'spi_con_exam_IP_rst_clk_wiz_100M_0' (0#1) [C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/.Xil/Vivado-11064-Park/realtime/spi_con_exam_IP_rst_clk_wiz_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'spi_con_exam_IP_rst_clk_wiz_100M_0' is unconnected for instance 'rst_clk_wiz_100M' [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/synth/spi_con_exam_IP.v:57]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'spi_con_exam_IP_rst_clk_wiz_100M_0' is unconnected for instance 'rst_clk_wiz_100M' [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/synth/spi_con_exam_IP.v:57]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'spi_con_exam_IP_rst_clk_wiz_100M_0' is unconnected for instance 'rst_clk_wiz_100M' [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/synth/spi_con_exam_IP.v:57]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'spi_con_exam_IP_rst_clk_wiz_100M_0' is unconnected for instance 'rst_clk_wiz_100M' [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/synth/spi_con_exam_IP.v:57]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_100M' of module 'spi_con_exam_IP_rst_clk_wiz_100M_0' has 10 connections declared, but only 6 given [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/synth/spi_con_exam_IP.v:57]
INFO: [Synth 8-6157] synthesizing module 'spi_con_exam_IP_top_fndcontrol2_0_0' [C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/.Xil/Vivado-11064-Park/realtime/spi_con_exam_IP_top_fndcontrol2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'spi_con_exam_IP_top_fndcontrol2_0_0' (0#1) [C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/.Xil/Vivado-11064-Park/realtime/spi_con_exam_IP_top_fndcontrol2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'spi_con_exam_IP' (0#1) [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/synth/spi_con_exam_IP.v:13]
INFO: [Synth 8-6155] done synthesizing module 'spi_con_exam_IP_wrapper' (0#1) [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/hdl/spi_con_exam_IP_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1486.426 ; gain = 557.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1486.426 ; gain = 557.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1486.426 ; gain = 557.477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1486.426 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/ip/spi_con_exam_IP_top_fndcontrol2_0_0/spi_con_exam_IP_top_fndcontrol2_0_0/spi_con_exam_IP_top_fndcontrol2_0_0_in_context.xdc] for cell 'spi_con_exam_IP_i/top_fndcontrol2_0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/ip/spi_con_exam_IP_top_fndcontrol2_0_0/spi_con_exam_IP_top_fndcontrol2_0_0/spi_con_exam_IP_top_fndcontrol2_0_0_in_context.xdc] for cell 'spi_con_exam_IP_i/top_fndcontrol2_0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/ip/spi_con_exam_IP_clk_wiz_0/spi_con_exam_IP_clk_wiz_0/spi_con_exam_IP_clk_wiz_0_in_context.xdc] for cell 'spi_con_exam_IP_i/clk_wiz'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/ip/spi_con_exam_IP_clk_wiz_0/spi_con_exam_IP_clk_wiz_0/spi_con_exam_IP_clk_wiz_0_in_context.xdc] for cell 'spi_con_exam_IP_i/clk_wiz'
Parsing XDC File [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/ip/spi_con_exam_IP_rst_clk_wiz_100M_0/spi_con_exam_IP_rst_clk_wiz_100M_0/spi_con_exam_IP_rst_clk_wiz_100M_0_in_context.xdc] for cell 'spi_con_exam_IP_i/rst_clk_wiz_100M'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/ip/spi_con_exam_IP_rst_clk_wiz_100M_0/spi_con_exam_IP_rst_clk_wiz_100M_0/spi_con_exam_IP_rst_clk_wiz_100M_0_in_context.xdc] for cell 'spi_con_exam_IP_i/rst_clk_wiz_100M'
Parsing XDC File [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/ip/spi_con_exam_IP_reset_inv_0_0/spi_con_exam_IP_reset_inv_0_0/spi_con_exam_IP_reset_inv_0_0_in_context.xdc] for cell 'spi_con_exam_IP_i/reset_inv_0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/ip/spi_con_exam_IP_reset_inv_0_0/spi_con_exam_IP_reset_inv_0_0/spi_con_exam_IP_reset_inv_0_0_in_context.xdc] for cell 'spi_con_exam_IP_i/reset_inv_0'
Parsing XDC File [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset_0'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'led'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:39]
Finished Parsing XDC File [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/spi_con_exam_IP_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_con_exam_IP_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_con_exam_IP_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1504.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1504.809 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/ip/spi_con_exam_IP_clk_wiz_0/spi_con_exam_IP_clk_wiz_0/spi_con_exam_IP_clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/ip/spi_con_exam_IP_clk_wiz_0/spi_con_exam_IP_clk_wiz_0/spi_con_exam_IP_clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for spi_con_exam_IP_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_con_exam_IP_i/top_fndcontrol2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_con_exam_IP_i/clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_con_exam_IP_i/rst_clk_wiz_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_con_exam_IP_i/reset_inv_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |spi_con_exam_IP_clk_wiz_0           |         1|
|2     |spi_con_exam_IP_reset_inv_0_0       |         1|
|3     |spi_con_exam_IP_rst_clk_wiz_100M_0  |         1|
|4     |spi_con_exam_IP_top_fndcontrol2_0_0 |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |spi_con_exam_IP_clk_wiz           |     1|
|2     |spi_con_exam_IP_reset_inv_0       |     1|
|3     |spi_con_exam_IP_rst_clk_wiz_100M  |     1|
|4     |spi_con_exam_IP_top_fndcontrol2_0 |     1|
|5     |IBUF                              |     6|
|6     |OBUF                              |    19|
+------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1504.809 ; gain = 557.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.809 ; gain = 575.859
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1504.809 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1504.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4c08c7e5
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1504.809 ; gain = 980.035
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1504.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/spi_con_exam_IP_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file spi_con_exam_IP_wrapper_utilization_synth.rpt -pb spi_con_exam_IP_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 16 16:37:33 2024...
