vendor_name = ModelSim
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/src/tlc_1543_tb.v
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/src/tlc1543_top.v
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/src/tlc1543.v
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/src/tlc1543_tb.v
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/src/lcd1602.v
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/src/adc_det_project.v
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/db/adc_det_project.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/db/lpm_divide_ccm.tdf
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/db/sign_div_unsign_1nh.tdf
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/db/alt_u_div_m9f.tdf
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/db/add_sub_7pc.tdf
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/db/add_sub_8pc.tdf
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/db/lpm_divide_2bm.tdf
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/db/sign_div_unsign_nlh.tdf
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/db/alt_u_div_27f.tdf
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/db/lpm_divide_ihm.tdf
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/db/sign_div_unsign_akh.tdf
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/db/alt_u_div_84f.tdf
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/db/lpm_divide_vim.tdf
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/db/lpm_divide_9km.tdf
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/db/lpm_divide_vam.tdf
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/db/sign_div_unsign_klh.tdf
source_file = 1, D:/project/FPGA/Quartus/mult_tlc1543_50k/db/alt_u_div_s6f.tdf
design_name = adc_det_project
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~4 , Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~4, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~4, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~6, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_8_result_int[3]~2 , Mod6|auto_generated|divider|divider|add_sub_8_result_int[3]~2, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_9_result_int[2]~0 , Mod6|auto_generated|divider|divider|add_sub_9_result_int[2]~0, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_9_result_int[3]~2 , Mod6|auto_generated|divider|divider|add_sub_9_result_int[3]~2, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_9_result_int[4]~4 , Mod6|auto_generated|divider|divider|add_sub_9_result_int[4]~4, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_9_result_int[6]~8 , Mod6|auto_generated|divider|divider|add_sub_9_result_int[6]~8, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 , Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 , Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4 , Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8 , Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8, adc_det_project, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1 , Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1, adc_det_project, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3 , Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3, adc_det_project, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5 , Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5, adc_det_project, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7 , Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7, adc_det_project, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9 , Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9, adc_det_project, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11 , Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11, adc_det_project, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~13 , Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~13, adc_det_project, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14 , Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0 , Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4 , Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6 , Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_6_result_int[0]~14 , Div4|auto_generated|divider|divider|add_sub_6_result_int[0]~14, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14 , Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0 , Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2 , Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4 , Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_7_result_int[0]~16 , Div4|auto_generated|divider|divider|add_sub_7_result_int[0]~16, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~0, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~2, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~4, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8 , Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14 , Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~14 , Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~14, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2 , Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6 , Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~14 , Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~14, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~16 , Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~16, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~0, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~0, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , Mod7|auto_generated|divider|divider|add_sub_8_result_int[2]~2, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , Mod7|auto_generated|divider|divider|add_sub_8_result_int[3]~4, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , Mod7|auto_generated|divider|divider|add_sub_9_result_int[1]~0, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , Mod7|auto_generated|divider|divider|add_sub_9_result_int[2]~2, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , Mod7|auto_generated|divider|divider|add_sub_9_result_int[3]~4, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , Mod7|auto_generated|divider|divider|add_sub_9_result_int[4]~7, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , Mod7|auto_generated|divider|divider|add_sub_9_result_int[5]~8, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[11] , tlc1543_top|tlc1543|tlc_time_cnt[11], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[13] , tlc1543_top|tlc1543|tlc_time_cnt[13], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[3] , tlc1543_top|tlc1543|tlc_time_cnt[3], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[6] , tlc1543_top|tlc1543|tlc_time_cnt[6], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[5] , tlc1543_top|tlc1543|tlc_time_ctrl[5], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[6] , tlc1543_top|tlc1543|tlc_time_ctrl[6], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[7] , tlc1543_top|tlc1543|tlc_time_ctrl[7], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[8] , tlc1543_top|tlc1543|tlc_time_ctrl[8], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[9] , tlc1543_top|tlc1543|tlc_time_ctrl[9], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[10] , tlc1543_top|tlc1543|tlc_time_ctrl[10], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[11] , tlc1543_top|tlc1543|tlc_time_ctrl[11], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[12] , tlc1543_top|tlc1543|tlc_time_ctrl[12], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[13] , tlc1543_top|tlc1543|tlc_time_ctrl[13], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[14] , tlc1543_top|tlc1543|tlc_time_ctrl[14], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[15] , tlc1543_top|tlc1543|tlc_time_ctrl[15], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[3]~22 , tlc1543_top|tlc1543|tlc_time_cnt[3]~22, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[6]~28 , tlc1543_top|tlc1543|tlc_time_cnt[6]~28, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[11]~39 , tlc1543_top|tlc1543|tlc_time_cnt[11]~39, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[13]~43 , tlc1543_top|tlc1543|tlc_time_cnt[13]~43, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[4]~24 , tlc1543_top|tlc1543|tlc_time_ctrl[4]~24, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[5]~26 , tlc1543_top|tlc1543|tlc_time_ctrl[5]~26, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[6]~28 , tlc1543_top|tlc1543|tlc_time_ctrl[6]~28, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[7]~30 , tlc1543_top|tlc1543|tlc_time_ctrl[7]~30, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[8]~32 , tlc1543_top|tlc1543|tlc_time_ctrl[8]~32, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[9]~34 , tlc1543_top|tlc1543|tlc_time_ctrl[9]~34, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[10]~36 , tlc1543_top|tlc1543|tlc_time_ctrl[10]~36, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[11]~38 , tlc1543_top|tlc1543|tlc_time_ctrl[11]~38, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[12]~40 , tlc1543_top|tlc1543|tlc_time_ctrl[12]~40, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[13]~42 , tlc1543_top|tlc1543|tlc_time_ctrl[13]~42, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[14]~44 , tlc1543_top|tlc1543|tlc_time_ctrl[14]~44, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[15]~46 , tlc1543_top|tlc1543|tlc_time_ctrl[15]~46, adc_det_project, 1
instance = comp, \lcd1602|Add0~2 , lcd1602|Add0~2, adc_det_project, 1
instance = comp, \lcd1602|Add0~8 , lcd1602|Add0~8, adc_det_project, 1
instance = comp, \lcd1602|Add0~10 , lcd1602|Add0~10, adc_det_project, 1
instance = comp, \lcd1602|Add0~14 , lcd1602|Add0~14, adc_det_project, 1
instance = comp, \lcd1602|Add0~28 , lcd1602|Add0~28, adc_det_project, 1
instance = comp, \lcd1602|Add0~30 , lcd1602|Add0~30, adc_det_project, 1
instance = comp, \lcd1602|Add0~32 , lcd1602|Add0~32, adc_det_project, 1
instance = comp, \lcd1602|Add0~34 , lcd1602|Add0~34, adc_det_project, 1
instance = comp, \lcd1602|Add0~36 , lcd1602|Add0~36, adc_det_project, 1
instance = comp, \lcd1602|Add0~38 , lcd1602|Add0~38, adc_det_project, 1
instance = comp, \lcd1602|Add0~40 , lcd1602|Add0~40, adc_det_project, 1
instance = comp, \lcd1602|Add0~42 , lcd1602|Add0~42, adc_det_project, 1
instance = comp, \lcd1602|Add0~44 , lcd1602|Add0~44, adc_det_project, 1
instance = comp, \lcd1602|Add0~46 , lcd1602|Add0~46, adc_det_project, 1
instance = comp, \lcd1602|Add0~48 , lcd1602|Add0~48, adc_det_project, 1
instance = comp, \lcd1602|Add0~50 , lcd1602|Add0~50, adc_det_project, 1
instance = comp, \lcd1602|Add0~52 , lcd1602|Add0~52, adc_det_project, 1
instance = comp, \lcd1602|Add0~54 , lcd1602|Add0~54, adc_det_project, 1
instance = comp, \lcd1602|Add0~56 , lcd1602|Add0~56, adc_det_project, 1
instance = comp, \lcd1602|Add0~58 , lcd1602|Add0~58, adc_det_project, 1
instance = comp, \lcd1602|Add0~60 , lcd1602|Add0~60, adc_det_project, 1
instance = comp, \lcd1602|Add0~62 , lcd1602|Add0~62, adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[97]~4 , Mod4|auto_generated|divider|divider|StageOut[97]~4, adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[96]~6 , Mod4|auto_generated|divider|divider|StageOut[96]~6, adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[95]~9 , Mod4|auto_generated|divider|divider|StageOut[95]~9, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[53]~117 , Mod6|auto_generated|divider|divider|StageOut[53]~117, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[52]~118 , Mod6|auto_generated|divider|divider|StageOut[52]~118, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[67]~130 , Mod6|auto_generated|divider|divider|StageOut[67]~130, adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[92]~14 , Mod4|auto_generated|divider|divider|StageOut[92]~14, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[78]~133 , Mod6|auto_generated|divider|divider|StageOut[78]~133, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[76]~135 , Mod6|auto_generated|divider|divider|StageOut[76]~135, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[17]~27 , Div5|auto_generated|divider|divider|StageOut[17]~27, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[16]~28 , Div5|auto_generated|divider|divider|StageOut[16]~28, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[21]~31 , Div5|auto_generated|divider|divider|StageOut[21]~31, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[27]~34 , Div5|auto_generated|divider|divider|StageOut[27]~34, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[26]~35 , Div5|auto_generated|divider|divider|StageOut[26]~35, adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[96]~6 , Mod0|auto_generated|divider|divider|StageOut[96]~6, adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[95]~8 , Mod0|auto_generated|divider|divider|StageOut[95]~8, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[53]~87 , Div1|auto_generated|divider|divider|StageOut[53]~87, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[51]~89 , Div1|auto_generated|divider|divider|StageOut[51]~89, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[60]~94 , Div1|auto_generated|divider|divider|StageOut[60]~94, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[58]~96 , Div1|auto_generated|divider|divider|StageOut[58]~96, adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[93]~13 , Mod0|auto_generated|divider|divider|StageOut[93]~13, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[70]~99 , Div1|auto_generated|divider|divider|StageOut[70]~99, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[68]~101 , Div1|auto_generated|divider|divider|StageOut[68]~101, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[52]~88 , Div4|auto_generated|divider|divider|StageOut[52]~88, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[61]~93 , Div4|auto_generated|divider|divider|StageOut[61]~93, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[60]~94 , Div4|auto_generated|divider|divider|StageOut[60]~94, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[58]~96 , Div4|auto_generated|divider|divider|StageOut[58]~96, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[48]~97 , Div4|auto_generated|divider|divider|StageOut[48]~97, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[57]~98 , Div4|auto_generated|divider|divider|StageOut[57]~98, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[68]~101 , Div4|auto_generated|divider|divider|StageOut[68]~101, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[52]~106 , Mod2|auto_generated|divider|divider|StageOut[52]~106, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[51]~107 , Mod2|auto_generated|divider|divider|StageOut[51]~107, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[50]~108 , Mod2|auto_generated|divider|divider|StageOut[50]~108, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[62]~110 , Mod2|auto_generated|divider|divider|StageOut[62]~110, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[48]~115 , Mod2|auto_generated|divider|divider|StageOut[48]~115, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[57]~116 , Mod2|auto_generated|divider|divider|StageOut[57]~116, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[69]~118 , Mod2|auto_generated|divider|divider|StageOut[69]~118, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[56]~122 , Mod2|auto_generated|divider|divider|StageOut[56]~122, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[56]~123 , Mod2|auto_generated|divider|divider|StageOut[56]~123, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[65]~124 , Mod2|auto_generated|divider|divider|StageOut[65]~124, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[18]~24 , Div2|auto_generated|divider|divider|StageOut[18]~24, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[15]~27 , Div2|auto_generated|divider|divider|StageOut[15]~27, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[23]~28 , Div2|auto_generated|divider|divider|StageOut[23]~28, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[21]~30 , Div2|auto_generated|divider|divider|StageOut[21]~30, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[20]~31 , Div2|auto_generated|divider|divider|StageOut[20]~31, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[26]~34 , Div2|auto_generated|divider|divider|StageOut[26]~34, adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[91]~16 , Mod0|auto_generated|divider|divider|StageOut[91]~16, adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[91]~17 , Mod0|auto_generated|divider|divider|StageOut[91]~17, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[64]~131 , Mod2|auto_generated|divider|divider|StageOut[64]~131, adc_det_project, 1
instance = comp, \lcd1602|Selector9~7 , lcd1602|Selector9~7, adc_det_project, 1
instance = comp, \lcd1602|Selector9~8 , lcd1602|Selector9~8, adc_det_project, 1
instance = comp, \lcd1602|Selector9~14 , lcd1602|Selector9~14, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[18]~57 , Mod7|auto_generated|divider|divider|StageOut[18]~57, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[17]~59 , Mod7|auto_generated|divider|divider|StageOut[17]~59, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[16]~61 , Mod7|auto_generated|divider|divider|StageOut[16]~61, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[15]~63 , Mod7|auto_generated|divider|divider|StageOut[15]~63, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[23]~64 , Mod7|auto_generated|divider|divider|StageOut[23]~64, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[21]~67 , Mod7|auto_generated|divider|divider|StageOut[21]~67, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[20]~69 , Mod7|auto_generated|divider|divider|StageOut[20]~69, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[27]~71 , Mod7|auto_generated|divider|divider|StageOut[27]~71, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[26]~73 , Mod7|auto_generated|divider|divider|StageOut[26]~73, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[25]~75 , Mod7|auto_generated|divider|divider|StageOut[25]~75, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[31]~79 , Mod7|auto_generated|divider|divider|StageOut[31]~79, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[30]~81 , Mod7|auto_generated|divider|divider|StageOut[30]~81, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[36]~85 , Mod7|auto_generated|divider|divider|StageOut[36]~85, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[35]~86 , Mod7|auto_generated|divider|divider|StageOut[35]~86, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[40]~88 , Mod7|auto_generated|divider|divider|StageOut[40]~88, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[43]~90 , Mod7|auto_generated|divider|divider|StageOut[43]~90, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[42]~91 , Mod7|auto_generated|divider|divider|StageOut[42]~91, adc_det_project, 1
instance = comp, \lcd1602|Selector8~0 , lcd1602|Selector8~0, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[18]~56 , Mod3|auto_generated|divider|divider|StageOut[18]~56, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[17]~59 , Mod3|auto_generated|divider|divider|StageOut[17]~59, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[16]~61 , Mod3|auto_generated|divider|divider|StageOut[16]~61, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[15]~62 , Mod3|auto_generated|divider|divider|StageOut[15]~62, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[23]~64 , Mod3|auto_generated|divider|divider|StageOut[23]~64, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[21]~66 , Mod3|auto_generated|divider|divider|StageOut[21]~66, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[20]~68 , Mod3|auto_generated|divider|divider|StageOut[20]~68, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[28]~70 , Mod3|auto_generated|divider|divider|StageOut[28]~70, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[26]~73 , Mod3|auto_generated|divider|divider|StageOut[26]~73, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[25]~75 , Mod3|auto_generated|divider|divider|StageOut[25]~75, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[33]~76 , Mod3|auto_generated|divider|divider|StageOut[33]~76, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[31]~78 , Mod3|auto_generated|divider|divider|StageOut[31]~78, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[30]~81 , Mod3|auto_generated|divider|divider|StageOut[30]~81, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[37]~83 , Mod3|auto_generated|divider|divider|StageOut[37]~83, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[36]~84 , Mod3|auto_generated|divider|divider|StageOut[36]~84, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[35]~86 , Mod3|auto_generated|divider|divider|StageOut[35]~86, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[40]~89 , Mod3|auto_generated|divider|divider|StageOut[40]~89, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[41]~93 , Mod3|auto_generated|divider|divider|StageOut[41]~93, adc_det_project, 1
instance = comp, \lcd1602|Selector9~16 , lcd1602|Selector9~16, adc_det_project, 1
instance = comp, \lcd1602|Selector6~6 , lcd1602|Selector6~6, adc_det_project, 1
instance = comp, \lcd1602|Selector6~7 , lcd1602|Selector6~7, adc_det_project, 1
instance = comp, \lcd1602|Selector6~8 , lcd1602|Selector6~8, adc_det_project, 1
instance = comp, \lcd1602|Selector3~0 , lcd1602|Selector3~0, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|LessThan0~0 , tlc1543_top|tlc1543|LessThan0~0, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Equal2~1 , tlc1543_top|tlc1543|Equal2~1, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Equal2~2 , tlc1543_top|tlc1543|Equal2~2, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Equal2~3 , tlc1543_top|tlc1543|Equal2~3, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Equal2~4 , tlc1543_top|tlc1543|Equal2~4, adc_det_project, 1
instance = comp, \tlc1543_top|tlc_channel_sw[1] , tlc1543_top|tlc_channel_sw[1], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Selector0~0 , tlc1543_top|tlc1543|Selector0~0, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Equal0~3 , tlc1543_top|tlc1543|Equal0~3, adc_det_project, 1
instance = comp, \lcd1602|WideOr18~0 , lcd1602|WideOr18~0, adc_det_project, 1
instance = comp, \lcd1602|Selector4~2 , lcd1602|Selector4~2, adc_det_project, 1
instance = comp, \lcd1602|WideOr20~0 , lcd1602|WideOr20~0, adc_det_project, 1
instance = comp, \lcd1602|cnt[31] , lcd1602|cnt[31], adc_det_project, 1
instance = comp, \lcd1602|cnt[30] , lcd1602|cnt[30], adc_det_project, 1
instance = comp, \lcd1602|cnt[29] , lcd1602|cnt[29], adc_det_project, 1
instance = comp, \lcd1602|cnt[28] , lcd1602|cnt[28], adc_det_project, 1
instance = comp, \lcd1602|Equal0~0 , lcd1602|Equal0~0, adc_det_project, 1
instance = comp, \lcd1602|cnt[27] , lcd1602|cnt[27], adc_det_project, 1
instance = comp, \lcd1602|cnt[26] , lcd1602|cnt[26], adc_det_project, 1
instance = comp, \lcd1602|cnt[25] , lcd1602|cnt[25], adc_det_project, 1
instance = comp, \lcd1602|cnt[24] , lcd1602|cnt[24], adc_det_project, 1
instance = comp, \lcd1602|Equal0~1 , lcd1602|Equal0~1, adc_det_project, 1
instance = comp, \lcd1602|cnt[23] , lcd1602|cnt[23], adc_det_project, 1
instance = comp, \lcd1602|cnt[22] , lcd1602|cnt[22], adc_det_project, 1
instance = comp, \lcd1602|cnt[21] , lcd1602|cnt[21], adc_det_project, 1
instance = comp, \lcd1602|cnt[20] , lcd1602|cnt[20], adc_det_project, 1
instance = comp, \lcd1602|Equal0~2 , lcd1602|Equal0~2, adc_det_project, 1
instance = comp, \lcd1602|cnt[19] , lcd1602|cnt[19], adc_det_project, 1
instance = comp, \lcd1602|cnt[18] , lcd1602|cnt[18], adc_det_project, 1
instance = comp, \lcd1602|cnt[17] , lcd1602|cnt[17], adc_det_project, 1
instance = comp, \lcd1602|cnt[16] , lcd1602|cnt[16], adc_det_project, 1
instance = comp, \lcd1602|Equal0~3 , lcd1602|Equal0~3, adc_det_project, 1
instance = comp, \lcd1602|Equal0~4 , lcd1602|Equal0~4, adc_det_project, 1
instance = comp, \lcd1602|cnt[15] , lcd1602|cnt[15], adc_det_project, 1
instance = comp, \lcd1602|cnt[5] , lcd1602|cnt[5], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Equal6~0 , tlc1543_top|tlc1543|Equal6~0, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Equal7~0 , tlc1543_top|tlc1543|Equal7~0, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[62]~139 , Mod6|auto_generated|divider|divider|StageOut[62]~139, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[61]~140 , Mod6|auto_generated|divider|divider|StageOut[61]~140, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[60]~141 , Mod6|auto_generated|divider|divider|StageOut[60]~141, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[59]~142 , Mod6|auto_generated|divider|divider|StageOut[59]~142, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[70]~145 , Mod6|auto_generated|divider|divider|StageOut[70]~145, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[69]~146 , Mod6|auto_generated|divider|divider|StageOut[69]~146, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[68]~147 , Mod6|auto_generated|divider|divider|StageOut[68]~147, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[18]~37 , Div5|auto_generated|divider|divider|StageOut[18]~37, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[15]~41 , Div5|auto_generated|divider|divider|StageOut[15]~41, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[23]~42 , Div5|auto_generated|divider|divider|StageOut[23]~42, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[22]~43 , Div5|auto_generated|divider|divider|StageOut[22]~43, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[20]~45 , Div5|auto_generated|divider|divider|StageOut[20]~45, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[28]~46 , Div5|auto_generated|divider|divider|StageOut[28]~46, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[25]~49 , Div5|auto_generated|divider|divider|StageOut[25]~49, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[62]~107 , Div1|auto_generated|divider|divider|StageOut[62]~107, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[61]~108 , Div1|auto_generated|divider|divider|StageOut[61]~108, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[59]~110 , Div1|auto_generated|divider|divider|StageOut[59]~110, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[57]~112 , Div1|auto_generated|divider|divider|StageOut[57]~112, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[69]~114 , Div1|auto_generated|divider|divider|StageOut[69]~114, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[67]~116 , Div1|auto_generated|divider|divider|StageOut[67]~116, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[66]~117 , Div1|auto_generated|divider|divider|StageOut[66]~117, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[62]~107 , Div4|auto_generated|divider|divider|StageOut[62]~107, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[59]~110 , Div4|auto_generated|divider|divider|StageOut[59]~110, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[70]~113 , Div4|auto_generated|divider|divider|StageOut[70]~113, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[69]~114 , Div4|auto_generated|divider|divider|StageOut[69]~114, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[67]~116 , Div4|auto_generated|divider|divider|StageOut[67]~116, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[66]~117 , Div4|auto_generated|divider|divider|StageOut[66]~117, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[61]~134 , Mod2|auto_generated|divider|divider|StageOut[61]~134, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[60]~135 , Mod2|auto_generated|divider|divider|StageOut[60]~135, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[59]~136 , Mod2|auto_generated|divider|divider|StageOut[59]~136, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[58]~137 , Mod2|auto_generated|divider|divider|StageOut[58]~137, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[70]~139 , Mod2|auto_generated|divider|divider|StageOut[70]~139, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[68]~141 , Mod2|auto_generated|divider|divider|StageOut[68]~141, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[67]~142 , Mod2|auto_generated|divider|divider|StageOut[67]~142, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[66]~143 , Mod2|auto_generated|divider|divider|StageOut[66]~143, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[77]~145 , Mod2|auto_generated|divider|divider|StageOut[77]~145, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[76]~146 , Mod2|auto_generated|divider|divider|StageOut[76]~146, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[17]~37 , Div2|auto_generated|divider|divider|StageOut[17]~37, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[16]~38 , Div2|auto_generated|divider|divider|StageOut[16]~38, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[22]~41 , Div2|auto_generated|divider|divider|StageOut[22]~41, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[28]~44 , Div2|auto_generated|divider|divider|StageOut[28]~44, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[27]~45 , Div2|auto_generated|divider|divider|StageOut[27]~45, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[25]~47 , Div2|auto_generated|divider|divider|StageOut[25]~47, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[28]~94 , Mod7|auto_generated|divider|divider|StageOut[28]~94, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[33]~95 , Mod7|auto_generated|divider|divider|StageOut[33]~95, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[38]~96 , Mod7|auto_generated|divider|divider|StageOut[38]~96, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[43]~97 , Mod7|auto_generated|divider|divider|StageOut[43]~97, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[38]~99 , Mod3|auto_generated|divider|divider|StageOut[38]~99, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[43]~100 , Mod3|auto_generated|divider|divider|StageOut[43]~100, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[54]~153 , Mod6|auto_generated|divider|divider|StageOut[54]~153, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[51]~156 , Mod6|auto_generated|divider|divider|StageOut[51]~156, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[50]~157 , Mod6|auto_generated|divider|divider|StageOut[50]~157, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[73]~163 , Mod6|auto_generated|divider|divider|StageOut[73]~163, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[54]~118 , Div1|auto_generated|divider|divider|StageOut[54]~118, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[52]~120 , Div1|auto_generated|divider|divider|StageOut[52]~120, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[50]~122 , Div1|auto_generated|divider|divider|StageOut[50]~122, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[65]~125 , Div1|auto_generated|divider|divider|StageOut[65]~125, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[54]~118 , Div4|auto_generated|divider|divider|StageOut[54]~118, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[53]~119 , Div4|auto_generated|divider|divider|StageOut[53]~119, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[50]~122 , Div4|auto_generated|divider|divider|StageOut[50]~122, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[65]~125 , Div4|auto_generated|divider|divider|StageOut[65]~125, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[54]~149 , Mod2|auto_generated|divider|divider|StageOut[54]~149, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[49]~154 , Mod2|auto_generated|divider|divider|StageOut[49]~154, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[22]~99 , Mod7|auto_generated|divider|divider|StageOut[22]~99, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[32]~101 , Mod7|auto_generated|divider|divider|StageOut[32]~101, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[37]~102 , Mod7|auto_generated|divider|divider|StageOut[37]~102, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[42]~103 , Mod7|auto_generated|divider|divider|StageOut[42]~103, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[27]~103 , Mod3|auto_generated|divider|divider|StageOut[27]~103, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[32]~104 , Mod3|auto_generated|divider|divider|StageOut[32]~104, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[42]~106 , Mod3|auto_generated|divider|divider|StageOut[42]~106, adc_det_project, 1
instance = comp, \lcd1602|WideOr1~3 , lcd1602|WideOr1~3, adc_det_project, 1
instance = comp, \lcd1602|WideNor0~0 , lcd1602|WideNor0~0, adc_det_project, 1
instance = comp, \lcd1602|WideNor0~1 , lcd1602|WideNor0~1, adc_det_project, 1
instance = comp, \tlc1543_top|tlc_channel_sw[1]~feeder , tlc1543_top|tlc_channel_sw[1]~feeder, adc_det_project, 1
instance = comp, \lcd_rs~output , lcd_rs~output, adc_det_project, 1
instance = comp, \lcd_en~output , lcd_en~output, adc_det_project, 1
instance = comp, \lcd_rw~output , lcd_rw~output, adc_det_project, 1
instance = comp, \lcd_data[0]~output , lcd_data[0]~output, adc_det_project, 1
instance = comp, \lcd_data[1]~output , lcd_data[1]~output, adc_det_project, 1
instance = comp, \lcd_data[2]~output , lcd_data[2]~output, adc_det_project, 1
instance = comp, \lcd_data[3]~output , lcd_data[3]~output, adc_det_project, 1
instance = comp, \lcd_data[4]~output , lcd_data[4]~output, adc_det_project, 1
instance = comp, \lcd_data[5]~output , lcd_data[5]~output, adc_det_project, 1
instance = comp, \lcd_data[6]~output , lcd_data[6]~output, adc_det_project, 1
instance = comp, \lcd_data[7]~output , lcd_data[7]~output, adc_det_project, 1
instance = comp, \tlc1543_clk~output , tlc1543_clk~output, adc_det_project, 1
instance = comp, \tlc1543_cs_n~output , tlc1543_cs_n~output, adc_det_project, 1
instance = comp, \tlc1543_addr~output , tlc1543_addr~output, adc_det_project, 1
instance = comp, \clk~input , clk~input, adc_det_project, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, adc_det_project, 1
instance = comp, \lcd1602|WideOr10~1 , lcd1602|WideOr10~1, adc_det_project, 1
instance = comp, \lcd1602|WideOr20~1 , lcd1602|WideOr20~1, adc_det_project, 1
instance = comp, \rst~input , rst~input, adc_det_project, 1
instance = comp, \rst~inputclkctrl , rst~inputclkctrl, adc_det_project, 1
instance = comp, \lcd1602|Add0~0 , lcd1602|Add0~0, adc_det_project, 1
instance = comp, \lcd1602|cnt[0] , lcd1602|cnt[0], adc_det_project, 1
instance = comp, \lcd1602|Add0~4 , lcd1602|Add0~4, adc_det_project, 1
instance = comp, \lcd1602|cnt[2] , lcd1602|cnt[2], adc_det_project, 1
instance = comp, \lcd1602|Add0~6 , lcd1602|Add0~6, adc_det_project, 1
instance = comp, \lcd1602|cnt~4 , lcd1602|cnt~4, adc_det_project, 1
instance = comp, \lcd1602|cnt[3] , lcd1602|cnt[3], adc_det_project, 1
instance = comp, \lcd1602|cnt~5 , lcd1602|cnt~5, adc_det_project, 1
instance = comp, \lcd1602|cnt[1] , lcd1602|cnt[1], adc_det_project, 1
instance = comp, \lcd1602|Equal0~9 , lcd1602|Equal0~9, adc_det_project, 1
instance = comp, \lcd1602|cnt~2 , lcd1602|cnt~2, adc_det_project, 1
instance = comp, \lcd1602|cnt[7] , lcd1602|cnt[7], adc_det_project, 1
instance = comp, \lcd1602|cnt~3 , lcd1602|cnt~3, adc_det_project, 1
instance = comp, \lcd1602|cnt[4] , lcd1602|cnt[4], adc_det_project, 1
instance = comp, \lcd1602|Add0~12 , lcd1602|Add0~12, adc_det_project, 1
instance = comp, \lcd1602|cnt[6] , lcd1602|cnt[6], adc_det_project, 1
instance = comp, \lcd1602|Equal0~8 , lcd1602|Equal0~8, adc_det_project, 1
instance = comp, \lcd1602|Add0~16 , lcd1602|Add0~16, adc_det_project, 1
instance = comp, \lcd1602|cnt[8] , lcd1602|cnt[8], adc_det_project, 1
instance = comp, \lcd1602|Add0~18 , lcd1602|Add0~18, adc_det_project, 1
instance = comp, \lcd1602|cnt[9] , lcd1602|cnt[9], adc_det_project, 1
instance = comp, \lcd1602|Add0~20 , lcd1602|Add0~20, adc_det_project, 1
instance = comp, \lcd1602|cnt~1 , lcd1602|cnt~1, adc_det_project, 1
instance = comp, \lcd1602|cnt[10] , lcd1602|cnt[10], adc_det_project, 1
instance = comp, \lcd1602|Add0~22 , lcd1602|Add0~22, adc_det_project, 1
instance = comp, \lcd1602|Add0~24 , lcd1602|Add0~24, adc_det_project, 1
instance = comp, \lcd1602|cnt[12] , lcd1602|cnt[12], adc_det_project, 1
instance = comp, \lcd1602|Add0~26 , lcd1602|Add0~26, adc_det_project, 1
instance = comp, \lcd1602|cnt[14] , lcd1602|cnt[14], adc_det_project, 1
instance = comp, \lcd1602|cnt[11] , lcd1602|cnt[11], adc_det_project, 1
instance = comp, \lcd1602|Equal0~6 , lcd1602|Equal0~6, adc_det_project, 1
instance = comp, \lcd1602|cnt~0 , lcd1602|cnt~0, adc_det_project, 1
instance = comp, \lcd1602|cnt[13] , lcd1602|cnt[13], adc_det_project, 1
instance = comp, \lcd1602|Equal0~5 , lcd1602|Equal0~5, adc_det_project, 1
instance = comp, \lcd1602|Equal0~7 , lcd1602|Equal0~7, adc_det_project, 1
instance = comp, \lcd1602|Equal0~10 , lcd1602|Equal0~10, adc_det_project, 1
instance = comp, \lcd1602|lcd_clk_en~feeder , lcd1602|lcd_clk_en~feeder, adc_det_project, 1
instance = comp, \lcd1602|lcd_clk_en , lcd1602|lcd_clk_en, adc_det_project, 1
instance = comp, \lcd1602|state1[1] , lcd1602|state1[1], adc_det_project, 1
instance = comp, \lcd1602|WideOr18~1 , lcd1602|WideOr18~1, adc_det_project, 1
instance = comp, \lcd1602|WideOr18~2 , lcd1602|WideOr18~2, adc_det_project, 1
instance = comp, \lcd1602|state1[2] , lcd1602|state1[2], adc_det_project, 1
instance = comp, \lcd1602|WideOr16~0 , lcd1602|WideOr16~0, adc_det_project, 1
instance = comp, \lcd1602|WideOr16~1 , lcd1602|WideOr16~1, adc_det_project, 1
instance = comp, \lcd1602|WideOr16~2 , lcd1602|WideOr16~2, adc_det_project, 1
instance = comp, \lcd1602|state1[3] , lcd1602|state1[3], adc_det_project, 1
instance = comp, \lcd1602|WideOr10~2 , lcd1602|WideOr10~2, adc_det_project, 1
instance = comp, \lcd1602|WideOr10~3 , lcd1602|WideOr10~3, adc_det_project, 1
instance = comp, \lcd1602|state1[6] , lcd1602|state1[6], adc_det_project, 1
instance = comp, \lcd1602|WideOr14~0 , lcd1602|WideOr14~0, adc_det_project, 1
instance = comp, \lcd1602|state1[4] , lcd1602|state1[4], adc_det_project, 1
instance = comp, \lcd1602|WideOr4~0 , lcd1602|WideOr4~0, adc_det_project, 1
instance = comp, \lcd1602|WideOr4~1 , lcd1602|WideOr4~1, adc_det_project, 1
instance = comp, \lcd1602|state1[0] , lcd1602|state1[0], adc_det_project, 1
instance = comp, \lcd1602|WideOr10~0 , lcd1602|WideOr10~0, adc_det_project, 1
instance = comp, \lcd1602|WideOr12~0 , lcd1602|WideOr12~0, adc_det_project, 1
instance = comp, \lcd1602|state1[5] , lcd1602|state1[5], adc_det_project, 1
instance = comp, \lcd1602|Selector0~5 , lcd1602|Selector0~5, adc_det_project, 1
instance = comp, \lcd1602|Selector0~7 , lcd1602|Selector0~7, adc_det_project, 1
instance = comp, \lcd1602|Selector0~4 , lcd1602|Selector0~4, adc_det_project, 1
instance = comp, \lcd1602|Selector0~12 , lcd1602|Selector0~12, adc_det_project, 1
instance = comp, \lcd1602|Selector0~13 , lcd1602|Selector0~13, adc_det_project, 1
instance = comp, \lcd1602|Selector0~11 , lcd1602|Selector0~11, adc_det_project, 1
instance = comp, \lcd1602|lcd_rs , lcd1602|lcd_rs, adc_det_project, 1
instance = comp, \lcd1602|WideOr1~10 , lcd1602|WideOr1~10, adc_det_project, 1
instance = comp, \lcd1602|Selector1~0 , lcd1602|Selector1~0, adc_det_project, 1
instance = comp, \lcd1602|lcd_en , lcd1602|lcd_en, adc_det_project, 1
instance = comp, \lcd1602|Selector9~13 , lcd1602|Selector9~13, adc_det_project, 1
instance = comp, \lcd1602|Selector5~0 , lcd1602|Selector5~0, adc_det_project, 1
instance = comp, \lcd1602|lcd_data[1]~0 , lcd1602|lcd_data[1]~0, adc_det_project, 1
instance = comp, \lcd1602|lcd_data[1]~2 , lcd1602|lcd_data[1]~2, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[0]~16 , tlc1543_top|tlc1543|tlc_time_ctrl[0]~16, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[2]~20 , tlc1543_top|tlc1543|tlc_time_ctrl[2]~20, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[3]~22 , tlc1543_top|tlc1543|tlc_time_ctrl[3]~22, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[0]~16 , tlc1543_top|tlc1543|tlc_time_cnt[0]~16, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[2]~20 , tlc1543_top|tlc1543|tlc_time_cnt[2]~20, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[4]~24 , tlc1543_top|tlc1543|tlc_time_cnt[4]~24, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[4] , tlc1543_top|tlc1543|tlc_time_cnt[4], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[5]~26 , tlc1543_top|tlc1543|tlc_time_cnt[5]~26, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[7]~30 , tlc1543_top|tlc1543|tlc_time_cnt[7]~30, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[7] , tlc1543_top|tlc1543|tlc_time_cnt[7], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[8]~32 , tlc1543_top|tlc1543|tlc_time_cnt[8]~32, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[8] , tlc1543_top|tlc1543|tlc_time_cnt[8], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[9]~34 , tlc1543_top|tlc1543|tlc_time_cnt[9]~34, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[9] , tlc1543_top|tlc1543|tlc_time_cnt[9], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[10]~37 , tlc1543_top|tlc1543|tlc_time_cnt[10]~37, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[10] , tlc1543_top|tlc1543|tlc_time_cnt[10], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[12]~41 , tlc1543_top|tlc1543|tlc_time_cnt[12]~41, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[12] , tlc1543_top|tlc1543|tlc_time_cnt[12], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[14]~45 , tlc1543_top|tlc1543|tlc_time_cnt[14]~45, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[14] , tlc1543_top|tlc1543|tlc_time_cnt[14], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[15]~47 , tlc1543_top|tlc1543|tlc_time_cnt[15]~47, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[15] , tlc1543_top|tlc1543|tlc_time_cnt[15], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Equal0~0 , tlc1543_top|tlc1543|Equal0~0, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Equal0~1 , tlc1543_top|tlc1543|Equal0~1, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[5] , tlc1543_top|tlc1543|tlc_time_cnt[5], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Equal1~0 , tlc1543_top|tlc1543|Equal1~0, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|LessThan0~1 , tlc1543_top|tlc1543|LessThan0~1, adc_det_project, 1
instance = comp, \tlc1543_eoc~input , tlc1543_eoc~input, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc1543_eoc_ok~0 , tlc1543_top|tlc1543|tlc1543_eoc_ok~0, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc1543_eoc_ok , tlc1543_top|tlc1543|tlc1543_eoc_ok, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[13]~36 , tlc1543_top|tlc1543|tlc_time_cnt[13]~36, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[0] , tlc1543_top|tlc1543|tlc_time_cnt[0], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[1]~18 , tlc1543_top|tlc1543|tlc_time_cnt[1]~18, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[1] , tlc1543_top|tlc1543|tlc_time_cnt[1], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_cnt[2] , tlc1543_top|tlc1543|tlc_time_cnt[2], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Equal0~2 , tlc1543_top|tlc1543|Equal0~2, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Equal1~1 , tlc1543_top|tlc1543|Equal1~1, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[4] , tlc1543_top|tlc1543|tlc_time_ctrl[4], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|LessThan1~0 , tlc1543_top|tlc1543|LessThan1~0, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|LessThan1~1 , tlc1543_top|tlc1543|LessThan1~1, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[0] , tlc1543_top|tlc1543|tlc_time_ctrl[0], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[1]~18 , tlc1543_top|tlc1543|tlc_time_ctrl[1]~18, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[1] , tlc1543_top|tlc1543|tlc_time_ctrl[1], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[2] , tlc1543_top|tlc1543|tlc_time_ctrl[2], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc_time_ctrl[3] , tlc1543_top|tlc1543|tlc_time_ctrl[3], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Equal2~0 , tlc1543_top|tlc1543|Equal2~0, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Equal11~0 , tlc1543_top|tlc1543|Equal11~0, adc_det_project, 1
instance = comp, \tlc1543_data~input , tlc1543_data~input, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|adc_data_out[0]~0 , tlc1543_top|tlc1543|adc_data_out[0]~0, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|adc_data_out[0] , tlc1543_top|tlc1543|adc_data_out[0], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc1543_eoc_reg~feeder , tlc1543_top|tlc1543|tlc1543_eoc_reg~feeder, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc1543_eoc_reg , tlc1543_top|tlc1543|tlc1543_eoc_reg, adc_det_project, 1
instance = comp, \tlc1543_top|adc_data_out_ch2[9]~0 , tlc1543_top|adc_data_out_ch2[9]~0, adc_det_project, 1
instance = comp, \tlc1543_top|adc_data_out_ch2[0] , tlc1543_top|adc_data_out_ch2[0], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|adc_data_out[9]~1 , tlc1543_top|tlc1543|adc_data_out[9]~1, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|adc_data_out[9] , tlc1543_top|tlc1543|adc_data_out[9], adc_det_project, 1
instance = comp, \tlc1543_top|adc_data_out_ch2[9] , tlc1543_top|adc_data_out_ch2[9], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Equal4~0 , tlc1543_top|tlc1543|Equal4~0, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|adc_data_out[8]~2 , tlc1543_top|tlc1543|adc_data_out[8]~2, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|adc_data_out[8] , tlc1543_top|tlc1543|adc_data_out[8], adc_det_project, 1
instance = comp, \tlc1543_top|adc_data_out_ch2[8] , tlc1543_top|adc_data_out_ch2[8], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Equal3~0 , tlc1543_top|tlc1543|Equal3~0, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Equal5~0 , tlc1543_top|tlc1543|Equal5~0, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|adc_data_out[7]~3 , tlc1543_top|tlc1543|adc_data_out[7]~3, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|adc_data_out[7] , tlc1543_top|tlc1543|adc_data_out[7], adc_det_project, 1
instance = comp, \tlc1543_top|adc_data_out_ch2[7] , tlc1543_top|adc_data_out_ch2[7], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|adc_data_out[5]~5 , tlc1543_top|tlc1543|adc_data_out[5]~5, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|adc_data_out[5] , tlc1543_top|tlc1543|adc_data_out[5], adc_det_project, 1
instance = comp, \tlc1543_top|adc_data_out_ch2[5] , tlc1543_top|adc_data_out_ch2[5], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|adc_data_out[3]~7 , tlc1543_top|tlc1543|adc_data_out[3]~7, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|adc_data_out[3] , tlc1543_top|tlc1543|adc_data_out[3], adc_det_project, 1
instance = comp, \tlc1543_top|adc_data_out_ch2[3] , tlc1543_top|adc_data_out_ch2[3], adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~0 , Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~0, adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~2 , Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~2, adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~6 , Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~6, adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~8 , Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~8, adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~10 , Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~10, adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_9_result_int[9]~12 , Mod4|auto_generated|divider|divider|add_sub_9_result_int[9]~12, adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~14 , Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~14, adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[99]~0 , Mod4|auto_generated|divider|divider|StageOut[99]~0, adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[98]~2 , Mod4|auto_generated|divider|divider|StageOut[98]~2, adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[97]~5 , Mod4|auto_generated|divider|divider|StageOut[97]~5, adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[96]~7 , Mod4|auto_generated|divider|divider|StageOut[96]~7, adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[95]~8 , Mod4|auto_generated|divider|divider|StageOut[95]~8, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~0, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~2, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_6_result_int[6]~8 , Mod6|auto_generated|divider|divider|add_sub_6_result_int[6]~8, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , Mod6|auto_generated|divider|divider|add_sub_6_result_int[7]~10, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[51]~119 , Mod6|auto_generated|divider|divider|StageOut[51]~119, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[50]~120 , Mod6|auto_generated|divider|divider|StageOut[50]~120, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[49]~158 , Mod6|auto_generated|divider|divider|StageOut[49]~158, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~0 , Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~0, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~2 , Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~2, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_7_result_int[4]~4 , Mod6|auto_generated|divider|divider|add_sub_7_result_int[4]~4, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[54]~116 , Mod6|auto_generated|divider|divider|StageOut[54]~116, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[53]~154 , Mod6|auto_generated|divider|divider|StageOut[53]~154, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[52]~155 , Mod6|auto_generated|divider|divider|StageOut[52]~155, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~6 , Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~6, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_7_result_int[6]~8 , Mod6|auto_generated|divider|divider|add_sub_7_result_int[6]~8, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_7_result_int[7]~11 , Mod6|auto_generated|divider|divider|add_sub_7_result_int[7]~11, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_7_result_int[8]~12 , Mod6|auto_generated|divider|divider|add_sub_7_result_int[8]~12, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[60]~123 , Mod6|auto_generated|divider|divider|StageOut[60]~123, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[59]~124 , Mod6|auto_generated|divider|divider|StageOut[59]~124, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[58]~126 , Mod6|auto_generated|divider|divider|StageOut[58]~126, adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[93]~12 , Mod4|auto_generated|divider|divider|StageOut[93]~12, adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[93]~13 , Mod4|auto_generated|divider|divider|StageOut[93]~13, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_6_result_int[0]~12 , Mod6|auto_generated|divider|divider|add_sub_6_result_int[0]~12, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[48]~160 , Mod6|auto_generated|divider|divider|StageOut[48]~160, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[57]~144 , Mod6|auto_generated|divider|divider|StageOut[57]~144, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_8_result_int[2]~0 , Mod6|auto_generated|divider|divider|add_sub_8_result_int[2]~0, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_8_result_int[4]~4 , Mod6|auto_generated|divider|divider|add_sub_8_result_int[4]~4, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_8_result_int[5]~6 , Mod6|auto_generated|divider|divider|add_sub_8_result_int[5]~6, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[61]~122 , Mod6|auto_generated|divider|divider|StageOut[61]~122, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_8_result_int[6]~8 , Mod6|auto_generated|divider|divider|add_sub_8_result_int[6]~8, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[62]~121 , Mod6|auto_generated|divider|divider|StageOut[62]~121, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_8_result_int[7]~11 , Mod6|auto_generated|divider|divider|add_sub_8_result_int[7]~11, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_8_result_int[8]~12 , Mod6|auto_generated|divider|divider|add_sub_8_result_int[8]~12, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[70]~127 , Mod6|auto_generated|divider|divider|StageOut[70]~127, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[69]~128 , Mod6|auto_generated|divider|divider|StageOut[69]~128, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[68]~129 , Mod6|auto_generated|divider|divider|StageOut[68]~129, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[49]~159 , Mod6|auto_generated|divider|divider|StageOut[49]~159, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[58]~125 , Mod6|auto_generated|divider|divider|StageOut[58]~125, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[67]~148 , Mod6|auto_generated|divider|divider|StageOut[67]~148, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[66]~132 , Mod6|auto_generated|divider|divider|StageOut[66]~132, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|adc_data_out[2]~8 , tlc1543_top|tlc1543|adc_data_out[2]~8, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|adc_data_out[2] , tlc1543_top|tlc1543|adc_data_out[2], adc_det_project, 1
instance = comp, \tlc1543_top|adc_data_out_ch2[2] , tlc1543_top|adc_data_out_ch2[2], adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[92]~15 , Mod4|auto_generated|divider|divider|StageOut[92]~15, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_7_result_int[0]~14 , Mod6|auto_generated|divider|divider|add_sub_7_result_int[0]~14, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[65]~161 , Mod6|auto_generated|divider|divider|StageOut[65]~161, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_9_result_int[5]~6 , Mod6|auto_generated|divider|divider|add_sub_9_result_int[5]~6, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_9_result_int[7]~11 , Mod6|auto_generated|divider|divider|add_sub_9_result_int[7]~11, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_9_result_int[8]~12 , Mod6|auto_generated|divider|divider|add_sub_9_result_int[8]~12, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[78]~149 , Mod6|auto_generated|divider|divider|StageOut[78]~149, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[77]~134 , Mod6|auto_generated|divider|divider|StageOut[77]~134, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[76]~151 , Mod6|auto_generated|divider|divider|StageOut[76]~151, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[18]~26 , Div5|auto_generated|divider|divider|StageOut[18]~26, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[77]~150 , Mod6|auto_generated|divider|divider|StageOut[77]~150, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[17]~38 , Div5|auto_generated|divider|divider|StageOut[17]~38, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[16]~39 , Div5|auto_generated|divider|divider|StageOut[16]~39, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[57]~143 , Mod6|auto_generated|divider|divider|StageOut[57]~143, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[66]~131 , Mod6|auto_generated|divider|divider|StageOut[66]~131, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[75]~152 , Mod6|auto_generated|divider|divider|StageOut[75]~152, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[15]~40 , Div5|auto_generated|divider|divider|StageOut[15]~40, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[22]~30 , Div5|auto_generated|divider|divider|StageOut[22]~30, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[21]~32 , Div5|auto_generated|divider|divider|StageOut[21]~32, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[65]~162 , Mod6|auto_generated|divider|divider|StageOut[65]~162, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[74]~136 , Mod6|auto_generated|divider|divider|StageOut[74]~136, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[20]~44 , Div5|auto_generated|divider|divider|StageOut[20]~44, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[23]~29 , Div5|auto_generated|divider|divider|StageOut[23]~29, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[28]~33 , Div5|auto_generated|divider|divider|StageOut[28]~33, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[27]~47 , Div5|auto_generated|divider|divider|StageOut[27]~47, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[26]~36 , Div5|auto_generated|divider|divider|StageOut[26]~36, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|adc_data_out[1]~9 , tlc1543_top|tlc1543|adc_data_out[1]~9, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|adc_data_out[1] , tlc1543_top|tlc1543|adc_data_out[1], adc_det_project, 1
instance = comp, \tlc1543_top|adc_data_out_ch2[1] , tlc1543_top|adc_data_out_ch2[1], adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[91]~17 , Mod4|auto_generated|divider|divider|StageOut[91]~17, adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[91]~16 , Mod4|auto_generated|divider|divider|StageOut[91]~16, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_8_result_int[0]~14 , Mod6|auto_generated|divider|divider|add_sub_8_result_int[0]~14, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[64]~138 , Mod6|auto_generated|divider|divider|StageOut[64]~138, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|StageOut[64]~137 , Mod6|auto_generated|divider|divider|StageOut[64]~137, adc_det_project, 1
instance = comp, \Mod6|auto_generated|divider|divider|add_sub_9_result_int[1]~14 , Mod6|auto_generated|divider|divider|add_sub_9_result_int[1]~14, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[25]~48 , Div5|auto_generated|divider|divider|StageOut[25]~48, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1 , Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3 , Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5 , Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7, adc_det_project, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[52]~120 , Div4|auto_generated|divider|divider|StageOut[52]~120, adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[99]~1 , Mod4|auto_generated|divider|divider|StageOut[99]~1, adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[98]~3 , Mod4|auto_generated|divider|divider|StageOut[98]~3, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8 , Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[54]~86 , Div4|auto_generated|divider|divider|StageOut[54]~86, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[53]~87 , Div4|auto_generated|divider|divider|StageOut[53]~87, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[51]~89 , Div4|auto_generated|divider|divider|StageOut[51]~89, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[50]~90 , Div4|auto_generated|divider|divider|StageOut[50]~90, adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[94]~11 , Mod4|auto_generated|divider|divider|StageOut[94]~11, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|adc_data_out[4]~6 , tlc1543_top|tlc1543|adc_data_out[4]~6, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|adc_data_out[4] , tlc1543_top|tlc1543|adc_data_out[4], adc_det_project, 1
instance = comp, \tlc1543_top|adc_data_out_ch2[4] , tlc1543_top|adc_data_out_ch2[4], adc_det_project, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[94]~10 , Mod4|auto_generated|divider|divider|StageOut[94]~10, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~12 , Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~12, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[49]~91 , Div4|auto_generated|divider|divider|StageOut[49]~91, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2 , Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8 , Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11 , Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12 , Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[61]~108 , Div4|auto_generated|divider|divider|StageOut[61]~108, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|adc_data_out[6]~4 , tlc1543_top|tlc1543|adc_data_out[6]~4, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|adc_data_out[6] , tlc1543_top|tlc1543|adc_data_out[6], adc_det_project, 1
instance = comp, \tlc1543_top|adc_data_out_ch2[6] , tlc1543_top|adc_data_out_ch2[6], adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[51]~121 , Div4|auto_generated|divider|divider|StageOut[51]~121, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[60]~109 , Div4|auto_generated|divider|divider|StageOut[60]~109, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[59]~95 , Div4|auto_generated|divider|divider|StageOut[59]~95, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[49]~123 , Div4|auto_generated|divider|divider|StageOut[49]~123, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[58]~111 , Div4|auto_generated|divider|divider|StageOut[58]~111, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[48]~124 , Div4|auto_generated|divider|divider|StageOut[48]~124, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[57]~112 , Div4|auto_generated|divider|divider|StageOut[57]~112, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6 , Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8 , Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[62]~92 , Div4|auto_generated|divider|divider|StageOut[62]~92, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11 , Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12 , Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[70]~99 , Div4|auto_generated|divider|divider|StageOut[70]~99, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[69]~100 , Div4|auto_generated|divider|divider|StageOut[69]~100, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[68]~115 , Div4|auto_generated|divider|divider|StageOut[68]~115, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[67]~102 , Div4|auto_generated|divider|divider|StageOut[67]~102, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[66]~103 , Div4|auto_generated|divider|divider|StageOut[66]~103, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[56]~105 , Div4|auto_generated|divider|divider|StageOut[56]~105, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[56]~104 , Div4|auto_generated|divider|divider|StageOut[56]~104, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14 , Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[65]~106 , Div4|auto_generated|divider|divider|StageOut[65]~106, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1 , Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3 , Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5 , Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7 , Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9 , Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11 , Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11, adc_det_project, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12 , Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12, adc_det_project, 1
instance = comp, \tlc1543_top|adc_data_out_ch1[9]~0 , tlc1543_top|adc_data_out_ch1[9]~0, adc_det_project, 1
instance = comp, \tlc1543_top|adc_data_out_ch1[0] , tlc1543_top|adc_data_out_ch1[0], adc_det_project, 1
instance = comp, \lcd1602|Selector9~3 , lcd1602|Selector9~3, adc_det_project, 1
instance = comp, \tlc1543_top|adc_data_out_ch1[9] , tlc1543_top|adc_data_out_ch1[9], adc_det_project, 1
instance = comp, \tlc1543_top|adc_data_out_ch1[7] , tlc1543_top|adc_data_out_ch1[7], adc_det_project, 1
instance = comp, \tlc1543_top|adc_data_out_ch1[3] , tlc1543_top|adc_data_out_ch1[3], adc_det_project, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1 , Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1, adc_det_project, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3 , Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3, adc_det_project, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5 , Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5, adc_det_project, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7 , Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7, adc_det_project, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9 , Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9, adc_det_project, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11 , Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11, adc_det_project, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13 , Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13, adc_det_project, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14 , Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14, adc_det_project, 1
instance = comp, \tlc1543_top|adc_data_out_ch1[5] , tlc1543_top|adc_data_out_ch1[5], adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0 , Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0, adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2 , Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2, adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4 , Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4, adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6 , Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6, adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8 , Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8, adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10 , Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10, adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12 , Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12, adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[99]~1 , Mod0|auto_generated|divider|divider|StageOut[99]~1, adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14 , Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14, adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[98]~3 , Mod0|auto_generated|divider|divider|StageOut[98]~3, adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[97]~4 , Mod0|auto_generated|divider|divider|StageOut[97]~4, adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[96]~7 , Mod0|auto_generated|divider|divider|StageOut[96]~7, adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[95]~9 , Mod0|auto_generated|divider|divider|StageOut[95]~9, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 , Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[52]~88 , Div1|auto_generated|divider|divider|StageOut[52]~88, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[51]~121 , Div1|auto_generated|divider|divider|StageOut[51]~121, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[50]~90 , Div1|auto_generated|divider|divider|StageOut[50]~90, adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[94]~11 , Mod0|auto_generated|divider|divider|StageOut[94]~11, adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[94]~10 , Mod0|auto_generated|divider|divider|StageOut[94]~10, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12 , Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[49]~91 , Div1|auto_generated|divider|divider|StageOut[49]~91, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 , Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 , Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[53]~119 , Div1|auto_generated|divider|divider|StageOut[53]~119, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8 , Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[54]~86 , Div1|auto_generated|divider|divider|StageOut[54]~86, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 , Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 , Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[62]~92 , Div1|auto_generated|divider|divider|StageOut[62]~92, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[61]~93 , Div1|auto_generated|divider|divider|StageOut[61]~93, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[60]~109 , Div1|auto_generated|divider|divider|StageOut[60]~109, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[59]~95 , Div1|auto_generated|divider|divider|StageOut[59]~95, adc_det_project, 1
instance = comp, \tlc1543_top|adc_data_out_ch1[4] , tlc1543_top|adc_data_out_ch1[4], adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[49]~123 , Div1|auto_generated|divider|divider|StageOut[49]~123, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[58]~111 , Div1|auto_generated|divider|divider|StageOut[58]~111, adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[93]~12 , Mod0|auto_generated|divider|divider|StageOut[93]~12, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14 , Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[48]~97 , Div1|auto_generated|divider|divider|StageOut[48]~97, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[48]~124 , Div1|auto_generated|divider|divider|StageOut[48]~124, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14 , Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[57]~98 , Div1|auto_generated|divider|divider|StageOut[57]~98, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0 , Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2 , Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6 , Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11 , Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12 , Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[70]~113 , Div1|auto_generated|divider|divider|StageOut[70]~113, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[69]~100 , Div1|auto_generated|divider|divider|StageOut[69]~100, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[68]~115 , Div1|auto_generated|divider|divider|StageOut[68]~115, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[67]~102 , Div1|auto_generated|divider|divider|StageOut[67]~102, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[66]~103 , Div1|auto_generated|divider|divider|StageOut[66]~103, adc_det_project, 1
instance = comp, \tlc1543_top|adc_data_out_ch1[2] , tlc1543_top|adc_data_out_ch1[2], adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[92]~14 , Mod0|auto_generated|divider|divider|StageOut[92]~14, adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[92]~15 , Mod0|auto_generated|divider|divider|StageOut[92]~15, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16 , Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[56]~105 , Div1|auto_generated|divider|divider|StageOut[56]~105, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[56]~104 , Div1|auto_generated|divider|divider|StageOut[56]~104, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14 , Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[65]~106 , Div1|auto_generated|divider|divider|StageOut[65]~106, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1 , Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3 , Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5 , Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7 , Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9 , Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11 , Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11, adc_det_project, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12 , Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12, adc_det_project, 1
instance = comp, \lcd1602|Selector9~2 , lcd1602|Selector9~2, adc_det_project, 1
instance = comp, \lcd1602|Selector9~4 , lcd1602|Selector9~4, adc_det_project, 1
instance = comp, \lcd1602|Selector9~17 , lcd1602|Selector9~17, adc_det_project, 1
instance = comp, \lcd1602|Selector9~5 , lcd1602|Selector9~5, adc_det_project, 1
instance = comp, \lcd1602|Selector9~6 , lcd1602|Selector9~6, adc_det_project, 1
instance = comp, \tlc1543_top|adc_data_out_ch1[6] , tlc1543_top|adc_data_out_ch1[6], adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[99]~0 , Mod0|auto_generated|divider|divider|StageOut[99]~0, adc_det_project, 1
instance = comp, \tlc1543_top|adc_data_out_ch1[8] , tlc1543_top|adc_data_out_ch1[8], adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[98]~2 , Mod0|auto_generated|divider|divider|StageOut[98]~2, adc_det_project, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[97]~5 , Mod0|auto_generated|divider|divider|StageOut[97]~5, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~6, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~8 , Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~8, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[51]~152 , Mod2|auto_generated|divider|divider|StageOut[51]~152, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[50]~153 , Mod2|auto_generated|divider|divider|StageOut[50]~153, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~12 , Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~12, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[49]~109 , Mod2|auto_generated|divider|divider|StageOut[49]~109, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0 , Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2 , Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4 , Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[54]~104 , Mod2|auto_generated|divider|divider|StageOut[54]~104, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[53]~105 , Mod2|auto_generated|divider|divider|StageOut[53]~105, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[52]~151 , Mod2|auto_generated|divider|divider|StageOut[52]~151, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6 , Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~11 , Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~11, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12 , Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[53]~150 , Mod2|auto_generated|divider|divider|StageOut[53]~150, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[62]~133 , Mod2|auto_generated|divider|divider|StageOut[62]~133, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[61]~111 , Mod2|auto_generated|divider|divider|StageOut[61]~111, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[60]~112 , Mod2|auto_generated|divider|divider|StageOut[60]~112, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[59]~113 , Mod2|auto_generated|divider|divider|StageOut[59]~113, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[58]~114 , Mod2|auto_generated|divider|divider|StageOut[58]~114, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[48]~155 , Mod2|auto_generated|divider|divider|StageOut[48]~155, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[57]~138 , Mod2|auto_generated|divider|divider|StageOut[57]~138, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0 , Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4 , Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8 , Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11 , Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12 , Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[69]~140 , Mod2|auto_generated|divider|divider|StageOut[69]~140, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[68]~119 , Mod2|auto_generated|divider|divider|StageOut[68]~119, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[67]~120 , Mod2|auto_generated|divider|divider|StageOut[67]~120, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[66]~121 , Mod2|auto_generated|divider|divider|StageOut[66]~121, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16 , Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[65]~156 , Mod2|auto_generated|divider|divider|StageOut[65]~156, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~0 , Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~0, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~2 , Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~2, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~4 , Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~4, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~6 , Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~6, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~8 , Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~8, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[70]~117 , Mod2|auto_generated|divider|divider|StageOut[70]~117, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~11 , Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~11, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~12 , Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~12, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[78]~125 , Mod2|auto_generated|divider|divider|StageOut[78]~125, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[77]~126 , Mod2|auto_generated|divider|divider|StageOut[77]~126, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[76]~127 , Mod2|auto_generated|divider|divider|StageOut[76]~127, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[16]~26 , Div2|auto_generated|divider|divider|StageOut[16]~26, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[75]~147 , Mod2|auto_generated|divider|divider|StageOut[75]~147, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[15]~39 , Div2|auto_generated|divider|divider|StageOut[15]~39, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[22]~29 , Div2|auto_generated|divider|divider|StageOut[22]~29, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[75]~128 , Mod2|auto_generated|divider|divider|StageOut[75]~128, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8 , Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[78]~144 , Mod2|auto_generated|divider|divider|StageOut[78]~144, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[18]~36 , Div2|auto_generated|divider|divider|StageOut[18]~36, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[17]~25 , Div2|auto_generated|divider|divider|StageOut[17]~25, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[21]~42 , Div2|auto_generated|divider|divider|StageOut[21]~42, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[20]~43 , Div2|auto_generated|divider|divider|StageOut[20]~43, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[23]~40 , Div2|auto_generated|divider|divider|StageOut[23]~40, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[28]~32 , Div2|auto_generated|divider|divider|StageOut[28]~32, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[27]~33 , Div2|auto_generated|divider|divider|StageOut[27]~33, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[74]~129 , Mod2|auto_generated|divider|divider|StageOut[74]~129, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[74]~148 , Mod2|auto_generated|divider|divider|StageOut[74]~148, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10 , Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[26]~46 , Div2|auto_generated|divider|divider|StageOut[26]~46, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[64]~130 , Mod2|auto_generated|divider|divider|StageOut[64]~130, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~14 , Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~14, adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[73]~132 , Mod2|auto_generated|divider|divider|StageOut[73]~132, adc_det_project, 1
instance = comp, \tlc1543_top|adc_data_out_ch1[1] , tlc1543_top|adc_data_out_ch1[1], adc_det_project, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[73]~157 , Mod2|auto_generated|divider|divider|StageOut[73]~157, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10 , Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[25]~35 , Div2|auto_generated|divider|divider|StageOut[25]~35, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 , Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 , Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 , Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7, adc_det_project, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8, adc_det_project, 1
instance = comp, \lcd1602|lcd_data[1]~1 , lcd1602|lcd_data[1]~1, adc_det_project, 1
instance = comp, \lcd1602|Selector9~9 , lcd1602|Selector9~9, adc_det_project, 1
instance = comp, \lcd1602|Selector9~10 , lcd1602|Selector9~10, adc_det_project, 1
instance = comp, \lcd1602|Selector9~11 , lcd1602|Selector9~11, adc_det_project, 1
instance = comp, \lcd1602|Selector9~12 , lcd1602|Selector9~12, adc_det_project, 1
instance = comp, \lcd1602|Selector9~15 , lcd1602|Selector9~15, adc_det_project, 1
instance = comp, \lcd1602|lcd_data[0]~3 , lcd1602|lcd_data[0]~3, adc_det_project, 1
instance = comp, \lcd1602|lcd_data[0]~4 , lcd1602|lcd_data[0]~4, adc_det_project, 1
instance = comp, \lcd1602|lcd_data[0] , lcd1602|lcd_data[0], adc_det_project, 1
instance = comp, \lcd1602|Selector8~6 , lcd1602|Selector8~6, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[23]~101 , Mod3|auto_generated|divider|divider|StageOut[23]~101, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[18]~57 , Mod3|auto_generated|divider|divider|StageOut[18]~57, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[17]~58 , Mod3|auto_generated|divider|divider|StageOut[17]~58, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[16]~60 , Mod3|auto_generated|divider|divider|StageOut[16]~60, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[15]~63 , Mod3|auto_generated|divider|divider|StageOut[15]~63, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[22]~65 , Mod3|auto_generated|divider|divider|StageOut[22]~65, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[21]~67 , Mod3|auto_generated|divider|divider|StageOut[21]~67, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[20]~69 , Mod3|auto_generated|divider|divider|StageOut[20]~69, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[22]~102 , Mod3|auto_generated|divider|divider|StageOut[22]~102, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[28]~97 , Mod3|auto_generated|divider|divider|StageOut[28]~97, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[27]~71 , Mod3|auto_generated|divider|divider|StageOut[27]~71, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[26]~72 , Mod3|auto_generated|divider|divider|StageOut[26]~72, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[25]~74 , Mod3|auto_generated|divider|divider|StageOut[25]~74, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[33]~98 , Mod3|auto_generated|divider|divider|StageOut[33]~98, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[32]~77 , Mod3|auto_generated|divider|divider|StageOut[32]~77, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[31]~79 , Mod3|auto_generated|divider|divider|StageOut[31]~79, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[30]~80 , Mod3|auto_generated|divider|divider|StageOut[30]~80, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[38]~82 , Mod3|auto_generated|divider|divider|StageOut[38]~82, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[37]~105 , Mod3|auto_generated|divider|divider|StageOut[37]~105, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[36]~85 , Mod3|auto_generated|divider|divider|StageOut[36]~85, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[35]~87 , Mod3|auto_generated|divider|divider|StageOut[35]~87, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~8, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[40]~88 , Mod3|auto_generated|divider|divider|StageOut[40]~88, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~0, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[46]~94 , Mod3|auto_generated|divider|divider|StageOut[46]~94, adc_det_project, 1
instance = comp, \lcd1602|Selector8~1 , lcd1602|Selector8~1, adc_det_project, 1
instance = comp, \lcd1602|Selector8~2 , lcd1602|Selector8~2, adc_det_project, 1
instance = comp, \lcd1602|Selector8~3 , lcd1602|Selector8~3, adc_det_project, 1
instance = comp, \lcd1602|Selector8~4 , lcd1602|Selector8~4, adc_det_project, 1
instance = comp, \lcd1602|Selector8~5 , lcd1602|Selector8~5, adc_det_project, 1
instance = comp, \lcd1602|Selector8~7 , lcd1602|Selector8~7, adc_det_project, 1
instance = comp, \lcd1602|lcd_data[1] , lcd1602|lcd_data[1], adc_det_project, 1
instance = comp, \lcd1602|Selector7~5 , lcd1602|Selector7~5, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[41]~92 , Mod3|auto_generated|divider|divider|StageOut[41]~92, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[43]~90 , Mod3|auto_generated|divider|divider|StageOut[43]~90, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[42]~91 , Mod3|auto_generated|divider|divider|StageOut[42]~91, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~2, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~4, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~7, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~8, adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[47]~95 , Mod3|auto_generated|divider|divider|StageOut[47]~95, adc_det_project, 1
instance = comp, \lcd1602|Selector7~1 , lcd1602|Selector7~1, adc_det_project, 1
instance = comp, \lcd1602|Selector7~2 , lcd1602|Selector7~2, adc_det_project, 1
instance = comp, \lcd1602|Selector7~3 , lcd1602|Selector7~3, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[18]~56 , Mod7|auto_generated|divider|divider|StageOut[18]~56, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[17]~58 , Mod7|auto_generated|divider|divider|StageOut[17]~58, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[16]~60 , Mod7|auto_generated|divider|divider|StageOut[16]~60, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[15]~62 , Mod7|auto_generated|divider|divider|StageOut[15]~62, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[23]~98 , Mod7|auto_generated|divider|divider|StageOut[23]~98, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[22]~65 , Mod7|auto_generated|divider|divider|StageOut[22]~65, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[21]~66 , Mod7|auto_generated|divider|divider|StageOut[21]~66, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[20]~68 , Mod7|auto_generated|divider|divider|StageOut[20]~68, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[28]~70 , Mod7|auto_generated|divider|divider|StageOut[28]~70, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[27]~100 , Mod7|auto_generated|divider|divider|StageOut[27]~100, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[26]~72 , Mod7|auto_generated|divider|divider|StageOut[26]~72, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[25]~74 , Mod7|auto_generated|divider|divider|StageOut[25]~74, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~2, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~4, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , Mod7|auto_generated|divider|divider|add_sub_6_result_int[4]~7, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[33]~76 , Mod7|auto_generated|divider|divider|StageOut[33]~76, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[32]~77 , Mod7|auto_generated|divider|divider|StageOut[32]~77, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[31]~78 , Mod7|auto_generated|divider|divider|StageOut[31]~78, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[30]~80 , Mod7|auto_generated|divider|divider|StageOut[30]~80, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~2, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~4, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , Mod7|auto_generated|divider|divider|add_sub_7_result_int[4]~7, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[38]~82 , Mod7|auto_generated|divider|divider|StageOut[38]~82, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[37]~83 , Mod7|auto_generated|divider|divider|StageOut[37]~83, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[36]~84 , Mod7|auto_generated|divider|divider|StageOut[36]~84, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[35]~87 , Mod7|auto_generated|divider|divider|StageOut[35]~87, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , Mod7|auto_generated|divider|divider|add_sub_8_result_int[1]~0, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , Mod7|auto_generated|divider|divider|add_sub_8_result_int[4]~7, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , Mod7|auto_generated|divider|divider|add_sub_8_result_int[5]~8, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[41]~92 , Mod7|auto_generated|divider|divider|StageOut[41]~92, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[40]~89 , Mod7|auto_generated|divider|divider|StageOut[40]~89, adc_det_project, 1
instance = comp, \Mod7|auto_generated|divider|divider|StageOut[41]~93 , Mod7|auto_generated|divider|divider|StageOut[41]~93, adc_det_project, 1
instance = comp, \lcd1602|Selector7~0 , lcd1602|Selector7~0, adc_det_project, 1
instance = comp, \lcd1602|Selector7~4 , lcd1602|Selector7~4, adc_det_project, 1
instance = comp, \lcd1602|Selector7~6 , lcd1602|Selector7~6, adc_det_project, 1
instance = comp, \lcd1602|lcd_data[2] , lcd1602|lcd_data[2], adc_det_project, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[48]~96 , Mod3|auto_generated|divider|divider|StageOut[48]~96, adc_det_project, 1
instance = comp, \lcd1602|Selector6~1 , lcd1602|Selector6~1, adc_det_project, 1
instance = comp, \lcd1602|Selector6~2 , lcd1602|Selector6~2, adc_det_project, 1
instance = comp, \lcd1602|Selector6~3 , lcd1602|Selector6~3, adc_det_project, 1
instance = comp, \lcd1602|Selector6~4 , lcd1602|Selector6~4, adc_det_project, 1
instance = comp, \lcd1602|Selector6~5 , lcd1602|Selector6~5, adc_det_project, 1
instance = comp, \lcd1602|Selector6~9 , lcd1602|Selector6~9, adc_det_project, 1
instance = comp, \lcd1602|lcd_data[3] , lcd1602|lcd_data[3], adc_det_project, 1
instance = comp, \lcd1602|Selector5~1 , lcd1602|Selector5~1, adc_det_project, 1
instance = comp, \lcd1602|lcd_data[4] , lcd1602|lcd_data[4], adc_det_project, 1
instance = comp, \lcd1602|Selector4~0 , lcd1602|Selector4~0, adc_det_project, 1
instance = comp, \lcd1602|Selector4~1 , lcd1602|Selector4~1, adc_det_project, 1
instance = comp, \lcd1602|lcd_data[5] , lcd1602|lcd_data[5], adc_det_project, 1
instance = comp, \lcd1602|WideOr1~9 , lcd1602|WideOr1~9, adc_det_project, 1
instance = comp, \lcd1602|Equal1~1 , lcd1602|Equal1~1, adc_det_project, 1
instance = comp, \lcd1602|Selector6~0 , lcd1602|Selector6~0, adc_det_project, 1
instance = comp, \lcd1602|Selector3~1 , lcd1602|Selector3~1, adc_det_project, 1
instance = comp, \lcd1602|Selector3~2 , lcd1602|Selector3~2, adc_det_project, 1
instance = comp, \lcd1602|lcd_data[6] , lcd1602|lcd_data[6], adc_det_project, 1
instance = comp, \lcd1602|Equal1~0 , lcd1602|Equal1~0, adc_det_project, 1
instance = comp, \lcd1602|Selector2~0 , lcd1602|Selector2~0, adc_det_project, 1
instance = comp, \lcd1602|Selector2~1 , lcd1602|Selector2~1, adc_det_project, 1
instance = comp, \lcd1602|lcd_data[7] , lcd1602|lcd_data[7], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc1543_clk~0 , tlc1543_top|tlc1543|tlc1543_clk~0, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc1543_clk , tlc1543_top|tlc1543|tlc1543_clk, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Equal2~5 , tlc1543_top|tlc1543|Equal2~5, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Equal2~6 , tlc1543_top|tlc1543|Equal2~6, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Equal0~4 , tlc1543_top|tlc1543|Equal0~4, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543_ch_sw~0 , tlc1543_top|tlc1543_ch_sw~0, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543_ch_sw , tlc1543_top|tlc1543_ch_sw, adc_det_project, 1
instance = comp, \tlc1543_top|tlc_channel_sw[3]~0 , tlc1543_top|tlc_channel_sw[3]~0, adc_det_project, 1
instance = comp, \tlc1543_top|tlc_channel_sw[3] , tlc1543_top|tlc_channel_sw[3], adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Selector0~1 , tlc1543_top|tlc1543|Selector0~1, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Selector0~2 , tlc1543_top|tlc1543|Selector0~2, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Selector0~3 , tlc1543_top|tlc1543|Selector0~3, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|Selector0~4 , tlc1543_top|tlc1543|Selector0~4, adc_det_project, 1
instance = comp, \tlc1543_top|tlc1543|tlc1543_addr , tlc1543_top|tlc1543|tlc1543_addr, adc_det_project, 1
