Flow report for Lab4a
Wed Feb 16 17:27:22 2022
Quartus II 64-Bit Version 14.0.2 Build 209 09/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Wed Feb 16 17:27:22 2022       ;
; Quartus II 64-Bit Version          ; 14.0.2 Build 209 09/17/2014 SJ Full Version ;
; Revision Name                      ; Lab4a                                       ;
; Top-level Entity Name              ; data_mem                                    ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29C7                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 9,943 / 114,480 ( 9 % )                     ;
;     Total combinational functions  ; 5,769 / 114,480 ( 5 % )                     ;
;     Dedicated logic registers      ; 8,224 / 114,480 ( 7 % )                     ;
; Total registers                    ; 8224                                        ;
; Total pins                         ; 75 / 529 ( 14 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 3,981,312 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/16/2022 17:02:41 ;
; Main task         ; Compilation         ;
; Revision Name     ; Lab4a               ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                           ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                 ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 203178706548375.164504896125467       ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                  ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                    ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                     ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                  ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                              ; --            ; data_mem    ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                 ; --            ; data_mem    ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                ; --            ; data_mem    ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                   ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                          ; --            ; --          ; --             ;
; TOP_LEVEL_ENTITY                    ; data_mem                              ; Lab4a         ; --          ; --             ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:22     ; 1.0                     ; 1004 MB             ; 00:00:20                           ;
; Fitter                    ; 00:02:34     ; 1.5                     ; 1540 MB             ; 00:03:17                           ;
; Assembler                 ; 00:00:06     ; 1.0                     ; 810 MB              ; 00:00:05                           ;
; TimeQuest Timing Analyzer ; 00:00:13     ; 1.0                     ; 1002 MB             ; 00:00:10                           ;
; EDA Netlist Writer        ; 00:00:13     ; 1.0                     ; 982 MB              ; 00:00:10                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1056 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 1072 MB             ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1054 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:12     ; 1.0                     ; 1088 MB             ; 00:00:10                           ;
; Total                     ; 00:03:45     ; --                      ; --                  ; 00:04:17                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                  ;
+---------------------------+-----------------------+--------------+--------------+----------------+
; Module Name               ; Machine Hostname      ; OS Name      ; OS Version   ; Processor type ;
+---------------------------+-----------------------+--------------+--------------+----------------+
; Analysis & Synthesis      ; kramnik.ee.ryerson.ca ; CentOS Linux ; CentOS Linux ; x86_64         ;
; Fitter                    ; kramnik.ee.ryerson.ca ; CentOS Linux ; CentOS Linux ; x86_64         ;
; Assembler                 ; kramnik.ee.ryerson.ca ; CentOS Linux ; CentOS Linux ; x86_64         ;
; TimeQuest Timing Analyzer ; kramnik.ee.ryerson.ca ; CentOS Linux ; CentOS Linux ; x86_64         ;
; EDA Netlist Writer        ; kramnik.ee.ryerson.ca ; CentOS Linux ; CentOS Linux ; x86_64         ;
; EDA Netlist Writer        ; kramnik.ee.ryerson.ca ; CentOS Linux ; CentOS Linux ; x86_64         ;
; EDA Netlist Writer        ; kramnik.ee.ryerson.ca ; CentOS Linux ; CentOS Linux ; x86_64         ;
; EDA Netlist Writer        ; kramnik.ee.ryerson.ca ; CentOS Linux ; CentOS Linux ; x86_64         ;
; EDA Netlist Writer        ; kramnik.ee.ryerson.ca ; CentOS Linux ; CentOS Linux ; x86_64         ;
+---------------------------+-----------------------+--------------+--------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Lab4a -c Lab4a
quartus_fit --read_settings_files=off --write_settings_files=off Lab4a -c Lab4a
quartus_asm --read_settings_files=off --write_settings_files=off Lab4a -c Lab4a
quartus_sta Lab4a -c Lab4a
quartus_eda --read_settings_files=off --write_settings_files=off Lab4a -c Lab4a
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog Lab4a -c Lab4a --vector_source=/home/student1/jsivalog/Desktop/COE608/Lab4a/data_mem.vwf --testbench_file=/home/student1/jsivalog/Desktop/COE608/Lab4a/simulation/qsim/data_mem.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/jsivalog/Desktop/COE608/Lab4a/simulation/qsim/ Lab4a -c Lab4a
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog Lab4a -c Lab4a --vector_source=/home/student1/jsivalog/Desktop/COE608/Lab4a/data_mem.vwf --testbench_file=/home/student1/jsivalog/Desktop/COE608/Lab4a/simulation/qsim/data_mem.vwf.vt
quartus_eda --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/jsivalog/Desktop/COE608/Lab4a/simulation/qsim/ Lab4a -c Lab4a



