/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Mar 14 11:30:18 2017
 *                 Full Compile MD5 Checksum  139982b678394685d13b1997fb7229b7
 *                     (minus title and desc)
 *                 MD5 Checksum               a3969ecea7c60b5dda53c39c3e5f90df
 *
 * lock_release:   r_1255
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1255
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              tools/dvtsw/r_1255/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL
 *
 *
********************************************************************************/

#ifndef BCHP_BVNF_INTR2_1_H__
#define BCHP_BVNF_INTR2_1_H__

/***************************************************************************
 *BVNF_INTR2_1 - BVN Front Interrupt Controller 1 (RDC Triggers _31_00_ to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNF_INTR2_1_R5F_STATUS             0x20606100 /* [RO][32] R5f interrupt Status Register */
#define BCHP_BVNF_INTR2_1_R5F_SET                0x20606104 /* [WO][32] R5f interrupt Set Register */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR              0x20606108 /* [WO][32] R5f interrupt Clear Register */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS        0x2060610c /* [RO][32] R5f interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET           0x20606110 /* [WO][32] R5f interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR         0x20606114 /* [WO][32] R5f interrupt Mask Clear Register */
#define BCHP_BVNF_INTR2_1_PCI_STATUS             0x20606118 /* [RO][32] PCI interrupt Status Register */
#define BCHP_BVNF_INTR2_1_PCI_SET                0x2060611c /* [WO][32] PCI interrupt Set Register */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR              0x20606120 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS        0x20606124 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET           0x20606128 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR         0x2060612c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_31_INTR_MASK         0x80000000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_31_INTR_SHIFT        31
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_31_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_30_INTR_MASK         0x40000000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_30_INTR_SHIFT        30
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_30_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_29_INTR_MASK         0x20000000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_29_INTR_SHIFT        29
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_29_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_28_INTR_MASK         0x10000000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_28_INTR_SHIFT        28
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_28_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_27_INTR_MASK         0x08000000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_27_INTR_SHIFT        27
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_27_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_26_INTR_MASK         0x04000000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_26_INTR_SHIFT        26
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_26_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_25_INTR_MASK         0x02000000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_25_INTR_SHIFT        25
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_25_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_24_INTR_MASK         0x01000000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_24_INTR_SHIFT        24
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_24_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_23_INTR_MASK         0x00800000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_23_INTR_SHIFT        23
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_23_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_22_INTR_MASK         0x00400000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_22_INTR_SHIFT        22
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_22_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_21_INTR_MASK         0x00200000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_21_INTR_SHIFT        21
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_21_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_20_INTR_MASK         0x00100000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_20_INTR_SHIFT        20
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_20_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_19_INTR_MASK         0x00080000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_19_INTR_SHIFT        19
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_19_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_18_INTR_MASK         0x00040000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_18_INTR_SHIFT        18
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_18_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_17_INTR_MASK         0x00020000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_17_INTR_SHIFT        17
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_17_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_16_INTR_MASK         0x00010000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_16_INTR_SHIFT        16
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_16_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_15_INTR_MASK         0x00008000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_15_INTR_SHIFT        15
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_15_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_14_INTR_MASK         0x00004000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_14_INTR_SHIFT        14
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_14_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_13_INTR_MASK         0x00002000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_13_INTR_SHIFT        13
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_13_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_12_INTR_MASK         0x00001000
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_12_INTR_SHIFT        12
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_12_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_11_INTR_MASK         0x00000800
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_11_INTR_SHIFT        11
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_11_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_10_INTR_MASK         0x00000400
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_10_INTR_SHIFT        10
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_10_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_9_INTR_MASK          0x00000200
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_9_INTR_SHIFT         9
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_9_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_8_INTR_MASK          0x00000100
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_8_INTR_SHIFT         8
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_8_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_7_INTR_MASK          0x00000080
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_7_INTR_SHIFT         7
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_7_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_6_INTR_MASK          0x00000040
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_6_INTR_SHIFT         6
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_6_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_5_INTR_MASK          0x00000020
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_5_INTR_SHIFT         5
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_5_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_4_INTR_MASK          0x00000010
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_4_INTR_SHIFT         4
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_4_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_3_INTR_MASK          0x00000008
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_3_INTR_SHIFT         3
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_3_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_2_INTR_MASK          0x00000004
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_2_INTR_SHIFT         2
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_2_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_1_INTR_MASK          0x00000002
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_1_INTR_SHIFT         1
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_1_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_STATUS :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_0_INTR_MASK          0x00000001
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_0_INTR_SHIFT         0
#define BCHP_BVNF_INTR2_1_R5F_STATUS_RDC_TRIG_0_INTR_DEFAULT       0x00000000

/***************************************************************************
 *R5F_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_31_INTR_MASK            0x80000000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_31_INTR_SHIFT           31
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_31_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_30_INTR_MASK            0x40000000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_30_INTR_SHIFT           30
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_30_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_29_INTR_MASK            0x20000000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_29_INTR_SHIFT           29
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_29_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_28_INTR_MASK            0x10000000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_28_INTR_SHIFT           28
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_28_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_27_INTR_MASK            0x08000000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_27_INTR_SHIFT           27
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_27_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_26_INTR_MASK            0x04000000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_26_INTR_SHIFT           26
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_26_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_25_INTR_MASK            0x02000000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_25_INTR_SHIFT           25
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_25_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_24_INTR_MASK            0x01000000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_24_INTR_SHIFT           24
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_24_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_23_INTR_MASK            0x00800000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_23_INTR_SHIFT           23
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_23_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_22_INTR_MASK            0x00400000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_22_INTR_SHIFT           22
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_22_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_21_INTR_MASK            0x00200000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_21_INTR_SHIFT           21
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_21_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_20_INTR_MASK            0x00100000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_20_INTR_SHIFT           20
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_20_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_19_INTR_MASK            0x00080000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_19_INTR_SHIFT           19
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_19_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_18_INTR_MASK            0x00040000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_18_INTR_SHIFT           18
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_18_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_17_INTR_MASK            0x00020000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_17_INTR_SHIFT           17
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_17_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_16_INTR_MASK            0x00010000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_16_INTR_SHIFT           16
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_16_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_15_INTR_MASK            0x00008000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_15_INTR_SHIFT           15
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_15_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_14_INTR_MASK            0x00004000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_14_INTR_SHIFT           14
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_14_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_13_INTR_MASK            0x00002000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_13_INTR_SHIFT           13
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_13_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_12_INTR_MASK            0x00001000
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_12_INTR_SHIFT           12
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_12_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_11_INTR_MASK            0x00000800
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_11_INTR_SHIFT           11
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_11_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_10_INTR_MASK            0x00000400
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_10_INTR_SHIFT           10
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_10_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_9_INTR_MASK             0x00000200
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_9_INTR_SHIFT            9
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_9_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_8_INTR_MASK             0x00000100
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_8_INTR_SHIFT            8
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_8_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_7_INTR_MASK             0x00000080
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_7_INTR_SHIFT            7
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_7_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_6_INTR_MASK             0x00000040
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_6_INTR_SHIFT            6
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_6_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_5_INTR_MASK             0x00000020
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_5_INTR_SHIFT            5
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_5_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_4_INTR_MASK             0x00000010
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_4_INTR_SHIFT            4
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_4_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_3_INTR_MASK             0x00000008
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_3_INTR_SHIFT            3
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_3_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_2_INTR_MASK             0x00000004
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_2_INTR_SHIFT            2
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_2_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_1_INTR_MASK             0x00000002
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_1_INTR_SHIFT            1
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_1_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_1 :: R5F_SET :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_0_INTR_MASK             0x00000001
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_0_INTR_SHIFT            0
#define BCHP_BVNF_INTR2_1_R5F_SET_RDC_TRIG_0_INTR_DEFAULT          0x00000000

/***************************************************************************
 *R5F_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_31_INTR_MASK          0x80000000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_31_INTR_SHIFT         31
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_31_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_30_INTR_MASK          0x40000000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_30_INTR_SHIFT         30
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_30_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_29_INTR_MASK          0x20000000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_29_INTR_SHIFT         29
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_29_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_28_INTR_MASK          0x10000000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_28_INTR_SHIFT         28
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_28_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_27_INTR_MASK          0x08000000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_27_INTR_SHIFT         27
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_27_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_26_INTR_MASK          0x04000000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_26_INTR_SHIFT         26
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_26_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_25_INTR_MASK          0x02000000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_25_INTR_SHIFT         25
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_25_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_24_INTR_MASK          0x01000000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_24_INTR_SHIFT         24
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_24_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_23_INTR_MASK          0x00800000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_23_INTR_SHIFT         23
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_23_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_22_INTR_MASK          0x00400000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_22_INTR_SHIFT         22
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_22_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_21_INTR_MASK          0x00200000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_21_INTR_SHIFT         21
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_21_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_20_INTR_MASK          0x00100000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_20_INTR_SHIFT         20
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_20_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_19_INTR_MASK          0x00080000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_19_INTR_SHIFT         19
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_19_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_18_INTR_MASK          0x00040000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_18_INTR_SHIFT         18
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_18_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_17_INTR_MASK          0x00020000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_17_INTR_SHIFT         17
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_17_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_16_INTR_MASK          0x00010000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_16_INTR_SHIFT         16
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_16_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_15_INTR_MASK          0x00008000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_15_INTR_SHIFT         15
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_15_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_14_INTR_MASK          0x00004000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_14_INTR_SHIFT         14
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_14_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_13_INTR_MASK          0x00002000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_13_INTR_SHIFT         13
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_13_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_12_INTR_MASK          0x00001000
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_12_INTR_SHIFT         12
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_12_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_11_INTR_MASK          0x00000800
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_11_INTR_SHIFT         11
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_11_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_10_INTR_MASK          0x00000400
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_10_INTR_SHIFT         10
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_10_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_9_INTR_MASK           0x00000200
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_9_INTR_SHIFT          9
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_9_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_8_INTR_MASK           0x00000100
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_8_INTR_SHIFT          8
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_8_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_7_INTR_MASK           0x00000080
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_7_INTR_SHIFT          7
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_7_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_6_INTR_MASK           0x00000040
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_6_INTR_SHIFT          6
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_6_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_5_INTR_MASK           0x00000020
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_5_INTR_SHIFT          5
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_5_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_4_INTR_MASK           0x00000010
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_4_INTR_SHIFT          4
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_4_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_3_INTR_MASK           0x00000008
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_3_INTR_SHIFT          3
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_3_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_2_INTR_MASK           0x00000004
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_2_INTR_SHIFT          2
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_2_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_1_INTR_MASK           0x00000002
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_1_INTR_SHIFT          1
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_1_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_1 :: R5F_CLEAR :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_0_INTR_MASK           0x00000001
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_0_INTR_SHIFT          0
#define BCHP_BVNF_INTR2_1_R5F_CLEAR_RDC_TRIG_0_INTR_DEFAULT        0x00000000

/***************************************************************************
 *R5F_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_31_INTR_MASK    0x80000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_31_INTR_SHIFT   31
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_31_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_30_INTR_MASK    0x40000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_30_INTR_SHIFT   30
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_30_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_29_INTR_MASK    0x20000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_29_INTR_SHIFT   29
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_29_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_28_INTR_MASK    0x10000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_28_INTR_SHIFT   28
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_28_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_27_INTR_MASK    0x08000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_27_INTR_SHIFT   27
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_27_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_26_INTR_MASK    0x04000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_26_INTR_SHIFT   26
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_26_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_25_INTR_MASK    0x02000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_25_INTR_SHIFT   25
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_25_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_24_INTR_MASK    0x01000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_24_INTR_SHIFT   24
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_24_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_23_INTR_MASK    0x00800000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_23_INTR_SHIFT   23
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_23_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_22_INTR_MASK    0x00400000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_22_INTR_SHIFT   22
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_22_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_21_INTR_MASK    0x00200000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_21_INTR_SHIFT   21
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_21_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_20_INTR_MASK    0x00100000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_20_INTR_SHIFT   20
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_20_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_19_INTR_MASK    0x00080000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_19_INTR_SHIFT   19
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_19_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_18_INTR_MASK    0x00040000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_18_INTR_SHIFT   18
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_18_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_17_INTR_MASK    0x00020000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_17_INTR_SHIFT   17
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_17_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_16_INTR_MASK    0x00010000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_16_INTR_SHIFT   16
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_16_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_15_INTR_MASK    0x00008000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_15_INTR_SHIFT   15
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_15_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_14_INTR_MASK    0x00004000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_14_INTR_SHIFT   14
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_14_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_13_INTR_MASK    0x00002000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_13_INTR_SHIFT   13
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_13_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_12_INTR_MASK    0x00001000
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_12_INTR_SHIFT   12
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_12_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_11_INTR_MASK    0x00000800
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_11_INTR_SHIFT   11
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_11_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_10_INTR_MASK    0x00000400
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_10_INTR_SHIFT   10
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_10_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_9_INTR_MASK     0x00000200
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_9_INTR_SHIFT    9
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_9_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_8_INTR_MASK     0x00000100
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_8_INTR_SHIFT    8
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_8_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_7_INTR_MASK     0x00000080
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_7_INTR_SHIFT    7
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_7_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_6_INTR_MASK     0x00000040
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_6_INTR_SHIFT    6
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_6_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_5_INTR_MASK     0x00000020
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_5_INTR_SHIFT    5
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_5_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_4_INTR_MASK     0x00000010
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_4_INTR_SHIFT    4
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_4_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_3_INTR_MASK     0x00000008
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_3_INTR_SHIFT    3
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_3_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_2_INTR_MASK     0x00000004
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_2_INTR_SHIFT    2
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_2_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_1_INTR_MASK     0x00000002
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_1_INTR_SHIFT    1
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_1_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_STATUS :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_0_INTR_MASK     0x00000001
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_0_INTR_SHIFT    0
#define BCHP_BVNF_INTR2_1_R5F_MASK_STATUS_RDC_TRIG_0_INTR_DEFAULT  0x00000001

/***************************************************************************
 *R5F_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_31_INTR_MASK       0x80000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_31_INTR_SHIFT      31
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_31_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_30_INTR_MASK       0x40000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_30_INTR_SHIFT      30
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_30_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_29_INTR_MASK       0x20000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_29_INTR_SHIFT      29
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_29_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_28_INTR_MASK       0x10000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_28_INTR_SHIFT      28
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_28_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_27_INTR_MASK       0x08000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_27_INTR_SHIFT      27
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_27_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_26_INTR_MASK       0x04000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_26_INTR_SHIFT      26
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_26_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_25_INTR_MASK       0x02000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_25_INTR_SHIFT      25
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_25_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_24_INTR_MASK       0x01000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_24_INTR_SHIFT      24
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_24_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_23_INTR_MASK       0x00800000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_23_INTR_SHIFT      23
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_23_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_22_INTR_MASK       0x00400000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_22_INTR_SHIFT      22
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_22_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_21_INTR_MASK       0x00200000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_21_INTR_SHIFT      21
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_21_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_20_INTR_MASK       0x00100000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_20_INTR_SHIFT      20
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_20_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_19_INTR_MASK       0x00080000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_19_INTR_SHIFT      19
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_19_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_18_INTR_MASK       0x00040000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_18_INTR_SHIFT      18
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_18_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_17_INTR_MASK       0x00020000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_17_INTR_SHIFT      17
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_17_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_16_INTR_MASK       0x00010000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_16_INTR_SHIFT      16
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_16_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_15_INTR_MASK       0x00008000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_15_INTR_SHIFT      15
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_15_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_14_INTR_MASK       0x00004000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_14_INTR_SHIFT      14
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_14_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_13_INTR_MASK       0x00002000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_13_INTR_SHIFT      13
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_13_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_12_INTR_MASK       0x00001000
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_12_INTR_SHIFT      12
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_12_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_11_INTR_MASK       0x00000800
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_11_INTR_SHIFT      11
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_11_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_10_INTR_MASK       0x00000400
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_10_INTR_SHIFT      10
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_10_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_9_INTR_MASK        0x00000200
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_9_INTR_SHIFT       9
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_9_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_8_INTR_MASK        0x00000100
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_8_INTR_SHIFT       8
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_8_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_7_INTR_MASK        0x00000080
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_7_INTR_SHIFT       7
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_7_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_6_INTR_MASK        0x00000040
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_6_INTR_SHIFT       6
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_6_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_5_INTR_MASK        0x00000020
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_5_INTR_SHIFT       5
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_5_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_4_INTR_MASK        0x00000010
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_4_INTR_SHIFT       4
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_4_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_3_INTR_MASK        0x00000008
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_3_INTR_SHIFT       3
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_3_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_2_INTR_MASK        0x00000004
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_2_INTR_SHIFT       2
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_2_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_1_INTR_MASK        0x00000002
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_1_INTR_SHIFT       1
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_1_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_SET :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_0_INTR_MASK        0x00000001
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_0_INTR_SHIFT       0
#define BCHP_BVNF_INTR2_1_R5F_MASK_SET_RDC_TRIG_0_INTR_DEFAULT     0x00000001

/***************************************************************************
 *R5F_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_31_INTR_MASK     0x80000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_31_INTR_SHIFT    31
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_31_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_30_INTR_MASK     0x40000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_30_INTR_SHIFT    30
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_30_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_29_INTR_MASK     0x20000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_29_INTR_SHIFT    29
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_29_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_28_INTR_MASK     0x10000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_28_INTR_SHIFT    28
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_28_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_27_INTR_MASK     0x08000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_27_INTR_SHIFT    27
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_27_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_26_INTR_MASK     0x04000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_26_INTR_SHIFT    26
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_26_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_25_INTR_MASK     0x02000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_25_INTR_SHIFT    25
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_25_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_24_INTR_MASK     0x01000000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_24_INTR_SHIFT    24
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_24_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_23_INTR_MASK     0x00800000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_23_INTR_SHIFT    23
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_23_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_22_INTR_MASK     0x00400000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_22_INTR_SHIFT    22
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_22_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_21_INTR_MASK     0x00200000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_21_INTR_SHIFT    21
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_21_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_20_INTR_MASK     0x00100000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_20_INTR_SHIFT    20
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_20_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_19_INTR_MASK     0x00080000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_19_INTR_SHIFT    19
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_19_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_18_INTR_MASK     0x00040000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_18_INTR_SHIFT    18
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_18_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_17_INTR_MASK     0x00020000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_17_INTR_SHIFT    17
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_17_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_16_INTR_MASK     0x00010000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_16_INTR_SHIFT    16
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_16_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_15_INTR_MASK     0x00008000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_15_INTR_SHIFT    15
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_15_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_14_INTR_MASK     0x00004000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_14_INTR_SHIFT    14
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_14_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_13_INTR_MASK     0x00002000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_13_INTR_SHIFT    13
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_13_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_12_INTR_MASK     0x00001000
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_12_INTR_SHIFT    12
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_12_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_11_INTR_MASK     0x00000800
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_11_INTR_SHIFT    11
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_11_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_10_INTR_MASK     0x00000400
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_10_INTR_SHIFT    10
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_10_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_9_INTR_MASK      0x00000200
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_9_INTR_SHIFT     9
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_9_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_8_INTR_MASK      0x00000100
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_8_INTR_SHIFT     8
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_8_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_7_INTR_MASK      0x00000080
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_7_INTR_SHIFT     7
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_7_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_6_INTR_MASK      0x00000040
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_6_INTR_SHIFT     6
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_6_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_5_INTR_MASK      0x00000020
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_5_INTR_SHIFT     5
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_5_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_4_INTR_MASK      0x00000010
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_4_INTR_SHIFT     4
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_4_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_3_INTR_MASK      0x00000008
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_3_INTR_SHIFT     3
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_3_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_2_INTR_MASK      0x00000004
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_2_INTR_SHIFT     2
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_2_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_1_INTR_MASK      0x00000002
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_1_INTR_SHIFT     1
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_1_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_1 :: R5F_MASK_CLEAR :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_0_INTR_MASK      0x00000001
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_0_INTR_SHIFT     0
#define BCHP_BVNF_INTR2_1_R5F_MASK_CLEAR_RDC_TRIG_0_INTR_DEFAULT   0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_31_INTR_MASK         0x80000000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_31_INTR_SHIFT        31
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_31_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_30_INTR_MASK         0x40000000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_30_INTR_SHIFT        30
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_30_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_29_INTR_MASK         0x20000000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_29_INTR_SHIFT        29
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_29_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_28_INTR_MASK         0x10000000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_28_INTR_SHIFT        28
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_28_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_27_INTR_MASK         0x08000000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_27_INTR_SHIFT        27
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_27_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_26_INTR_MASK         0x04000000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_26_INTR_SHIFT        26
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_26_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_25_INTR_MASK         0x02000000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_25_INTR_SHIFT        25
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_25_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_24_INTR_MASK         0x01000000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_24_INTR_SHIFT        24
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_24_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_23_INTR_MASK         0x00800000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_23_INTR_SHIFT        23
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_23_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_22_INTR_MASK         0x00400000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_22_INTR_SHIFT        22
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_22_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_21_INTR_MASK         0x00200000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_21_INTR_SHIFT        21
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_21_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_20_INTR_MASK         0x00100000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_20_INTR_SHIFT        20
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_20_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_19_INTR_MASK         0x00080000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_19_INTR_SHIFT        19
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_19_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_18_INTR_MASK         0x00040000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_18_INTR_SHIFT        18
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_18_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_17_INTR_MASK         0x00020000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_17_INTR_SHIFT        17
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_17_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_16_INTR_MASK         0x00010000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_16_INTR_SHIFT        16
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_16_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_15_INTR_MASK         0x00008000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_15_INTR_SHIFT        15
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_15_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_14_INTR_MASK         0x00004000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_14_INTR_SHIFT        14
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_14_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_13_INTR_MASK         0x00002000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_13_INTR_SHIFT        13
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_13_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_12_INTR_MASK         0x00001000
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_12_INTR_SHIFT        12
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_12_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_11_INTR_MASK         0x00000800
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_11_INTR_SHIFT        11
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_11_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_10_INTR_MASK         0x00000400
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_10_INTR_SHIFT        10
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_10_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_9_INTR_MASK          0x00000200
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_9_INTR_SHIFT         9
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_9_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_8_INTR_MASK          0x00000100
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_8_INTR_SHIFT         8
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_8_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_7_INTR_MASK          0x00000080
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_7_INTR_SHIFT         7
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_7_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_6_INTR_MASK          0x00000040
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_6_INTR_SHIFT         6
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_6_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_5_INTR_MASK          0x00000020
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_5_INTR_SHIFT         5
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_5_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_4_INTR_MASK          0x00000010
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_4_INTR_SHIFT         4
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_4_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_3_INTR_MASK          0x00000008
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_3_INTR_SHIFT         3
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_3_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_2_INTR_MASK          0x00000004
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_2_INTR_SHIFT         2
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_2_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_1_INTR_MASK          0x00000002
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_1_INTR_SHIFT         1
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_1_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_STATUS :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_0_INTR_MASK          0x00000001
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_0_INTR_SHIFT         0
#define BCHP_BVNF_INTR2_1_PCI_STATUS_RDC_TRIG_0_INTR_DEFAULT       0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_31_INTR_MASK            0x80000000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_31_INTR_SHIFT           31
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_31_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_30_INTR_MASK            0x40000000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_30_INTR_SHIFT           30
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_30_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_29_INTR_MASK            0x20000000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_29_INTR_SHIFT           29
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_29_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_28_INTR_MASK            0x10000000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_28_INTR_SHIFT           28
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_28_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_27_INTR_MASK            0x08000000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_27_INTR_SHIFT           27
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_27_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_26_INTR_MASK            0x04000000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_26_INTR_SHIFT           26
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_26_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_25_INTR_MASK            0x02000000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_25_INTR_SHIFT           25
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_25_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_24_INTR_MASK            0x01000000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_24_INTR_SHIFT           24
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_24_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_23_INTR_MASK            0x00800000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_23_INTR_SHIFT           23
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_23_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_22_INTR_MASK            0x00400000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_22_INTR_SHIFT           22
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_22_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_21_INTR_MASK            0x00200000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_21_INTR_SHIFT           21
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_21_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_20_INTR_MASK            0x00100000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_20_INTR_SHIFT           20
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_20_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_19_INTR_MASK            0x00080000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_19_INTR_SHIFT           19
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_19_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_18_INTR_MASK            0x00040000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_18_INTR_SHIFT           18
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_18_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_17_INTR_MASK            0x00020000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_17_INTR_SHIFT           17
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_17_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_16_INTR_MASK            0x00010000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_16_INTR_SHIFT           16
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_16_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_15_INTR_MASK            0x00008000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_15_INTR_SHIFT           15
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_15_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_14_INTR_MASK            0x00004000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_14_INTR_SHIFT           14
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_14_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_13_INTR_MASK            0x00002000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_13_INTR_SHIFT           13
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_13_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_12_INTR_MASK            0x00001000
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_12_INTR_SHIFT           12
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_12_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_11_INTR_MASK            0x00000800
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_11_INTR_SHIFT           11
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_11_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_10_INTR_MASK            0x00000400
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_10_INTR_SHIFT           10
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_10_INTR_DEFAULT         0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_9_INTR_MASK             0x00000200
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_9_INTR_SHIFT            9
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_9_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_8_INTR_MASK             0x00000100
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_8_INTR_SHIFT            8
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_8_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_7_INTR_MASK             0x00000080
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_7_INTR_SHIFT            7
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_7_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_6_INTR_MASK             0x00000040
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_6_INTR_SHIFT            6
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_6_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_5_INTR_MASK             0x00000020
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_5_INTR_SHIFT            5
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_5_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_4_INTR_MASK             0x00000010
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_4_INTR_SHIFT            4
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_4_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_3_INTR_MASK             0x00000008
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_3_INTR_SHIFT            3
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_3_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_2_INTR_MASK             0x00000004
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_2_INTR_SHIFT            2
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_2_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_1_INTR_MASK             0x00000002
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_1_INTR_SHIFT            1
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_1_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_1 :: PCI_SET :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_0_INTR_MASK             0x00000001
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_0_INTR_SHIFT            0
#define BCHP_BVNF_INTR2_1_PCI_SET_RDC_TRIG_0_INTR_DEFAULT          0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_31_INTR_MASK          0x80000000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_31_INTR_SHIFT         31
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_31_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_30_INTR_MASK          0x40000000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_30_INTR_SHIFT         30
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_30_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_29_INTR_MASK          0x20000000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_29_INTR_SHIFT         29
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_29_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_28_INTR_MASK          0x10000000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_28_INTR_SHIFT         28
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_28_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_27_INTR_MASK          0x08000000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_27_INTR_SHIFT         27
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_27_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_26_INTR_MASK          0x04000000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_26_INTR_SHIFT         26
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_26_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_25_INTR_MASK          0x02000000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_25_INTR_SHIFT         25
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_25_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_24_INTR_MASK          0x01000000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_24_INTR_SHIFT         24
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_24_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_23_INTR_MASK          0x00800000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_23_INTR_SHIFT         23
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_23_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_22_INTR_MASK          0x00400000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_22_INTR_SHIFT         22
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_22_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_21_INTR_MASK          0x00200000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_21_INTR_SHIFT         21
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_21_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_20_INTR_MASK          0x00100000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_20_INTR_SHIFT         20
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_20_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_19_INTR_MASK          0x00080000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_19_INTR_SHIFT         19
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_19_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_18_INTR_MASK          0x00040000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_18_INTR_SHIFT         18
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_18_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_17_INTR_MASK          0x00020000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_17_INTR_SHIFT         17
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_17_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_16_INTR_MASK          0x00010000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_16_INTR_SHIFT         16
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_16_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_15_INTR_MASK          0x00008000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_15_INTR_SHIFT         15
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_15_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_14_INTR_MASK          0x00004000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_14_INTR_SHIFT         14
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_14_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_13_INTR_MASK          0x00002000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_13_INTR_SHIFT         13
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_13_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_12_INTR_MASK          0x00001000
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_12_INTR_SHIFT         12
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_12_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_11_INTR_MASK          0x00000800
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_11_INTR_SHIFT         11
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_11_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_10_INTR_MASK          0x00000400
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_10_INTR_SHIFT         10
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_10_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_9_INTR_MASK           0x00000200
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_9_INTR_SHIFT          9
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_9_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_8_INTR_MASK           0x00000100
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_8_INTR_SHIFT          8
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_8_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_7_INTR_MASK           0x00000080
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_7_INTR_SHIFT          7
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_7_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_6_INTR_MASK           0x00000040
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_6_INTR_SHIFT          6
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_6_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_5_INTR_MASK           0x00000020
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_5_INTR_SHIFT          5
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_5_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_4_INTR_MASK           0x00000010
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_4_INTR_SHIFT          4
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_4_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_3_INTR_MASK           0x00000008
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_3_INTR_SHIFT          3
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_3_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_2_INTR_MASK           0x00000004
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_2_INTR_SHIFT          2
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_2_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_1_INTR_MASK           0x00000002
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_1_INTR_SHIFT          1
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_1_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_1 :: PCI_CLEAR :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_0_INTR_MASK           0x00000001
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_0_INTR_SHIFT          0
#define BCHP_BVNF_INTR2_1_PCI_CLEAR_RDC_TRIG_0_INTR_DEFAULT        0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_31_INTR_MASK    0x80000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_31_INTR_SHIFT   31
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_31_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_30_INTR_MASK    0x40000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_30_INTR_SHIFT   30
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_30_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_29_INTR_MASK    0x20000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_29_INTR_SHIFT   29
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_29_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_28_INTR_MASK    0x10000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_28_INTR_SHIFT   28
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_28_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_27_INTR_MASK    0x08000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_27_INTR_SHIFT   27
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_27_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_26_INTR_MASK    0x04000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_26_INTR_SHIFT   26
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_26_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_25_INTR_MASK    0x02000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_25_INTR_SHIFT   25
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_25_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_24_INTR_MASK    0x01000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_24_INTR_SHIFT   24
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_24_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_23_INTR_MASK    0x00800000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_23_INTR_SHIFT   23
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_23_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_22_INTR_MASK    0x00400000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_22_INTR_SHIFT   22
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_22_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_21_INTR_MASK    0x00200000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_21_INTR_SHIFT   21
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_21_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_20_INTR_MASK    0x00100000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_20_INTR_SHIFT   20
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_20_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_19_INTR_MASK    0x00080000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_19_INTR_SHIFT   19
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_19_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_18_INTR_MASK    0x00040000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_18_INTR_SHIFT   18
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_18_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_17_INTR_MASK    0x00020000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_17_INTR_SHIFT   17
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_17_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_16_INTR_MASK    0x00010000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_16_INTR_SHIFT   16
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_16_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_15_INTR_MASK    0x00008000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_15_INTR_SHIFT   15
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_15_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_14_INTR_MASK    0x00004000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_14_INTR_SHIFT   14
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_14_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_13_INTR_MASK    0x00002000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_13_INTR_SHIFT   13
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_13_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_12_INTR_MASK    0x00001000
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_12_INTR_SHIFT   12
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_12_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_11_INTR_MASK    0x00000800
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_11_INTR_SHIFT   11
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_11_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_10_INTR_MASK    0x00000400
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_10_INTR_SHIFT   10
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_10_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_9_INTR_MASK     0x00000200
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_9_INTR_SHIFT    9
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_9_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_8_INTR_MASK     0x00000100
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_8_INTR_SHIFT    8
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_8_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_7_INTR_MASK     0x00000080
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_7_INTR_SHIFT    7
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_7_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_6_INTR_MASK     0x00000040
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_6_INTR_SHIFT    6
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_6_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_5_INTR_MASK     0x00000020
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_5_INTR_SHIFT    5
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_5_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_4_INTR_MASK     0x00000010
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_4_INTR_SHIFT    4
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_4_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_3_INTR_MASK     0x00000008
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_3_INTR_SHIFT    3
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_3_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_2_INTR_MASK     0x00000004
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_2_INTR_SHIFT    2
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_2_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_1_INTR_MASK     0x00000002
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_1_INTR_SHIFT    1
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_1_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_STATUS :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_0_INTR_MASK     0x00000001
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_0_INTR_SHIFT    0
#define BCHP_BVNF_INTR2_1_PCI_MASK_STATUS_RDC_TRIG_0_INTR_DEFAULT  0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_31_INTR_MASK       0x80000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_31_INTR_SHIFT      31
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_31_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_30_INTR_MASK       0x40000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_30_INTR_SHIFT      30
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_30_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_29_INTR_MASK       0x20000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_29_INTR_SHIFT      29
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_29_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_28_INTR_MASK       0x10000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_28_INTR_SHIFT      28
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_28_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_27_INTR_MASK       0x08000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_27_INTR_SHIFT      27
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_27_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_26_INTR_MASK       0x04000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_26_INTR_SHIFT      26
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_26_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_25_INTR_MASK       0x02000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_25_INTR_SHIFT      25
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_25_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_24_INTR_MASK       0x01000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_24_INTR_SHIFT      24
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_24_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_23_INTR_MASK       0x00800000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_23_INTR_SHIFT      23
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_23_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_22_INTR_MASK       0x00400000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_22_INTR_SHIFT      22
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_22_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_21_INTR_MASK       0x00200000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_21_INTR_SHIFT      21
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_21_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_20_INTR_MASK       0x00100000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_20_INTR_SHIFT      20
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_20_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_19_INTR_MASK       0x00080000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_19_INTR_SHIFT      19
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_19_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_18_INTR_MASK       0x00040000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_18_INTR_SHIFT      18
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_18_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_17_INTR_MASK       0x00020000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_17_INTR_SHIFT      17
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_17_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_16_INTR_MASK       0x00010000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_16_INTR_SHIFT      16
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_16_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_15_INTR_MASK       0x00008000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_15_INTR_SHIFT      15
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_15_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_14_INTR_MASK       0x00004000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_14_INTR_SHIFT      14
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_14_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_13_INTR_MASK       0x00002000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_13_INTR_SHIFT      13
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_13_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_12_INTR_MASK       0x00001000
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_12_INTR_SHIFT      12
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_12_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_11_INTR_MASK       0x00000800
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_11_INTR_SHIFT      11
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_11_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_10_INTR_MASK       0x00000400
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_10_INTR_SHIFT      10
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_10_INTR_DEFAULT    0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_9_INTR_MASK        0x00000200
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_9_INTR_SHIFT       9
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_9_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_8_INTR_MASK        0x00000100
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_8_INTR_SHIFT       8
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_8_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_7_INTR_MASK        0x00000080
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_7_INTR_SHIFT       7
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_7_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_6_INTR_MASK        0x00000040
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_6_INTR_SHIFT       6
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_6_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_5_INTR_MASK        0x00000020
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_5_INTR_SHIFT       5
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_5_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_4_INTR_MASK        0x00000010
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_4_INTR_SHIFT       4
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_4_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_3_INTR_MASK        0x00000008
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_3_INTR_SHIFT       3
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_3_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_2_INTR_MASK        0x00000004
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_2_INTR_SHIFT       2
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_2_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_1_INTR_MASK        0x00000002
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_1_INTR_SHIFT       1
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_1_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_SET :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_0_INTR_MASK        0x00000001
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_0_INTR_SHIFT       0
#define BCHP_BVNF_INTR2_1_PCI_MASK_SET_RDC_TRIG_0_INTR_DEFAULT     0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_31_INTR [31:31] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_31_INTR_MASK     0x80000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_31_INTR_SHIFT    31
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_31_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_30_INTR [30:30] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_30_INTR_MASK     0x40000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_30_INTR_SHIFT    30
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_30_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_29_INTR [29:29] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_29_INTR_MASK     0x20000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_29_INTR_SHIFT    29
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_29_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_28_INTR [28:28] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_28_INTR_MASK     0x10000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_28_INTR_SHIFT    28
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_28_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_27_INTR [27:27] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_27_INTR_MASK     0x08000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_27_INTR_SHIFT    27
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_27_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_26_INTR [26:26] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_26_INTR_MASK     0x04000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_26_INTR_SHIFT    26
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_26_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_25_INTR [25:25] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_25_INTR_MASK     0x02000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_25_INTR_SHIFT    25
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_25_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_24_INTR [24:24] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_24_INTR_MASK     0x01000000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_24_INTR_SHIFT    24
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_24_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_23_INTR [23:23] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_23_INTR_MASK     0x00800000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_23_INTR_SHIFT    23
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_23_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_22_INTR [22:22] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_22_INTR_MASK     0x00400000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_22_INTR_SHIFT    22
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_22_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_21_INTR [21:21] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_21_INTR_MASK     0x00200000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_21_INTR_SHIFT    21
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_21_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_20_INTR [20:20] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_20_INTR_MASK     0x00100000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_20_INTR_SHIFT    20
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_20_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_19_INTR [19:19] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_19_INTR_MASK     0x00080000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_19_INTR_SHIFT    19
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_19_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_18_INTR [18:18] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_18_INTR_MASK     0x00040000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_18_INTR_SHIFT    18
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_18_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_17_INTR [17:17] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_17_INTR_MASK     0x00020000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_17_INTR_SHIFT    17
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_17_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_16_INTR [16:16] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_16_INTR_MASK     0x00010000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_16_INTR_SHIFT    16
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_16_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_15_INTR [15:15] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_15_INTR_MASK     0x00008000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_15_INTR_SHIFT    15
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_15_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_14_INTR [14:14] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_14_INTR_MASK     0x00004000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_14_INTR_SHIFT    14
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_14_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_13_INTR [13:13] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_13_INTR_MASK     0x00002000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_13_INTR_SHIFT    13
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_13_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_12_INTR [12:12] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_12_INTR_MASK     0x00001000
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_12_INTR_SHIFT    12
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_12_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_11_INTR [11:11] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_11_INTR_MASK     0x00000800
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_11_INTR_SHIFT    11
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_11_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_10_INTR [10:10] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_10_INTR_MASK     0x00000400
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_10_INTR_SHIFT    10
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_10_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_9_INTR [09:09] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_9_INTR_MASK      0x00000200
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_9_INTR_SHIFT     9
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_9_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_8_INTR [08:08] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_8_INTR_MASK      0x00000100
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_8_INTR_SHIFT     8
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_8_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_7_INTR [07:07] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_7_INTR_MASK      0x00000080
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_7_INTR_SHIFT     7
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_7_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_6_INTR [06:06] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_6_INTR_MASK      0x00000040
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_6_INTR_SHIFT     6
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_6_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_5_INTR [05:05] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_5_INTR_MASK      0x00000020
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_5_INTR_SHIFT     5
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_5_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_4_INTR [04:04] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_4_INTR_MASK      0x00000010
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_4_INTR_SHIFT     4
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_4_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_3_INTR_MASK      0x00000008
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_3_INTR_SHIFT     3
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_3_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_2_INTR_MASK      0x00000004
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_2_INTR_SHIFT     2
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_2_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_1_INTR_MASK      0x00000002
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_1_INTR_SHIFT     1
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_1_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_1 :: PCI_MASK_CLEAR :: RDC_TRIG_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_0_INTR_MASK      0x00000001
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_0_INTR_SHIFT     0
#define BCHP_BVNF_INTR2_1_PCI_MASK_CLEAR_RDC_TRIG_0_INTR_DEFAULT   0x00000001

#endif /* #ifndef BCHP_BVNF_INTR2_1_H__ */

/* End of File */
