cellMap,*CurrentSource_All_ST,*CurrentSource_All_ST,*Stimulator_IMP,*schematic
netMap,*CurrentSource_All_ST,*gnd!,*0
netMap,*CurrentSource_All_ST,*vdd3!,*vdd3!
netMap,*CurrentSource_All_ST,*vdde!,*vdde!
netMap,*CurrentSource_All_ST,*vdd!,*vdd!
instMap,*CurrentSource_All_ST,*I0,*I0
instMaster,*CurrentSource_All_ST,*I0,*Stimulator_IMP_Ext_Iref_ST_schematic,*Ext_Iref_ST
instMap,*CurrentSource_All_ST,*I1,*I1
instMaster,*CurrentSource_All_ST,*I1,*Stimulator_IMP_Idac_5bit_ST_schematic,*Idac_5bit_ST
instMap,*CurrentSource_All_ST,*I2,*I2
instMaster,*CurrentSource_All_ST,*I2,*Stimulator_IMP_CurrentMirror_ST_schematic,*CurrentMirror_ST
portMap,*CurrentSource_All_ST,*Enable_ST,*Enable_ST
portMap,*CurrentSource_All_ST,*Iext,*Iext
portMap,*CurrentSource_All_ST,*Ist,*Ist
portMap,*CurrentSource_All_ST,*Mag0_ST,*Mag0_ST
portMap,*CurrentSource_All_ST,*Mag1_ST,*Mag1_ST
portMap,*CurrentSource_All_ST,*Mag2_ST,*Mag2_ST
portMap,*CurrentSource_All_ST,*Mag3_ST,*Mag3_ST
portMap,*CurrentSource_All_ST,*Mag4_ST,*Mag4_ST
portMap,*CurrentSource_All_ST,*vdd3,*vdd3
portMap,*CurrentSource_All_ST,*vddh,*vddh
portMap,*CurrentSource_All_ST,*vss,*vss
