read -sv run_verilog_mid/adder_32b_10_87_768f48479d67521d4eb8a6756d1f7a84.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_87_768f48479d67521d4eb8a6756d1f7a84_yosys.v
