INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jakef/Documents/ECE449_16bitCPU/Project_Files/sim/Top_Level_CPU_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Top_Level_CPU_TB
