# Generated by Yosys 0.35 (git sha1 cc31c6ebc45, gcc 12.3.0 -fPIC -Os)
autoidx 1864
attribute \top 1
attribute \src "stream_demux.v:2.1-373.10"
module \top
  attribute \force_downto 1
  attribute \src "stream_demux.v:270.17-270.33|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire $auto$alumacc.cc:485:replace_alu$280.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:273.27-273.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$283.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:273.27-273.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$283.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:273.27-273.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$283.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:276.27-276.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$286.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:276.27-276.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$286.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:276.27-276.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$286.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:280.26-280.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 4 $auto$alumacc.cc:485:replace_alu$289.A
  attribute \force_downto 1
  attribute \src "stream_demux.v:280.26-280.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$289.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:280.26-280.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 4 $auto$alumacc.cc:485:replace_alu$289.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:280.26-280.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 4 $auto$alumacc.cc:485:replace_alu$289.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:280.26-280.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:214.23-214.24"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$289.lcu.G
  attribute \force_downto 1
  attribute \src "stream_demux.v:288.25-288.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$292.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:288.25-288.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$292.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:288.25-288.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$292.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:291.25-291.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$295.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:291.25-291.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$295.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:291.25-291.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$295.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:295.24-295.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 4 $auto$alumacc.cc:485:replace_alu$298.A
  attribute \force_downto 1
  attribute \src "stream_demux.v:295.24-295.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$298.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:295.24-295.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 4 $auto$alumacc.cc:485:replace_alu$298.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:295.24-295.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 4 $auto$alumacc.cc:485:replace_alu$298.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:295.24-295.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:214.23-214.24"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$298.lcu.G
  attribute \force_downto 1
  attribute \src "stream_demux.v:303.25-303.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$301.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:303.25-303.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$301.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:303.25-303.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$301.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:306.25-306.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$304.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:306.25-306.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$304.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:306.25-306.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$304.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:310.24-310.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 4 $auto$alumacc.cc:485:replace_alu$307.A
  attribute \force_downto 1
  attribute \src "stream_demux.v:310.24-310.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$307.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:310.24-310.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 4 $auto$alumacc.cc:485:replace_alu$307.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:310.24-310.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 4 $auto$alumacc.cc:485:replace_alu$307.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:310.24-310.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:214.23-214.24"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$307.lcu.G
  wire $auto$opt_dff.cc:195:make_patterns_logic$248
  wire $auto$opt_dff.cc:195:make_patterns_logic$250
  wire $auto$opt_dff.cc:195:make_patterns_logic$260
  wire $auto$opt_dff.cc:195:make_patterns_logic$262
  wire $auto$opt_dff.cc:195:make_patterns_logic$274
  wire $auto$opt_dff.cc:195:make_patterns_logic$276
  wire $auto$opt_dff.cc:220:make_patterns_logic$252
  wire $auto$opt_dff.cc:220:make_patterns_logic$264
  wire $auto$opt_dff.cc:220:make_patterns_logic$278
  wire $auto$rtlil.cc:2491:And$369
  wire $auto$rtlil.cc:2491:And$371
  wire $auto$rtlil.cc:2491:And$379
  wire $auto$rtlil.cc:2491:And$387
  wire $auto$rtlil.cc:2491:And$389
  wire $auto$rtlil.cc:2491:And$395
  wire $auto$rtlil.cc:2491:And$403
  wire $auto$rtlil.cc:2491:And$405
  wire $auto$rtlil.cc:2491:And$411
  wire $auto$rtlil.cc:2491:And$417
  wire $auto$rtlil.cc:2491:And$419
  wire $auto$rtlil.cc:2491:And$425
  wire $auto$rtlil.cc:2491:And$474
  wire $auto$rtlil.cc:2491:And$476
  wire $auto$rtlil.cc:2491:And$484
  wire $auto$rtlil.cc:2491:And$492
  wire $auto$rtlil.cc:2491:And$494
  wire $auto$rtlil.cc:2491:And$500
  wire $auto$rtlil.cc:2491:And$508
  wire $auto$rtlil.cc:2491:And$510
  wire $auto$rtlil.cc:2491:And$516
  wire $auto$rtlil.cc:2491:And$522
  wire $auto$rtlil.cc:2491:And$524
  wire $auto$rtlil.cc:2491:And$530
  wire $auto$rtlil.cc:2491:And$579
  wire $auto$rtlil.cc:2491:And$581
  wire $auto$rtlil.cc:2491:And$589
  wire $auto$rtlil.cc:2491:And$597
  wire $auto$rtlil.cc:2491:And$599
  wire $auto$rtlil.cc:2491:And$605
  wire $auto$rtlil.cc:2491:And$613
  wire $auto$rtlil.cc:2491:And$615
  wire $auto$rtlil.cc:2491:And$621
  wire $auto$rtlil.cc:2491:And$627
  wire $auto$rtlil.cc:2491:And$629
  wire $auto$rtlil.cc:2491:And$635
  wire $auto$rtlil.cc:2499:Eq$365
  wire $auto$rtlil.cc:2499:Eq$367
  wire $auto$rtlil.cc:2499:Eq$470
  wire $auto$rtlil.cc:2499:Eq$472
  wire $auto$rtlil.cc:2499:Eq$575
  wire $auto$rtlil.cc:2499:Eq$577
  wire $auto$rtlil.cc:2660:NotGate$1661
  wire $auto$rtlil.cc:2660:NotGate$1663
  wire $auto$rtlil.cc:2660:NotGate$1665
  wire $auto$rtlil.cc:2660:NotGate$1671
  wire $auto$rtlil.cc:2660:NotGate$1675
  wire $auto$rtlil.cc:2660:NotGate$1689
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$796
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$801
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$837
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$842
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$866
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$872
  wire width 9 $memory\storage$rdmux[0][0][0]$a$342
  wire width 9 $memory\storage$rdmux[0][0][0]$b$343
  wire width 9 $memory\storage$rdmux[0][1][0]$a$345
  wire width 9 $memory\storage$rdmux[0][1][0]$b$346
  wire width 9 $memory\storage$rdmux[0][1][1]$a$348
  wire width 9 $memory\storage$rdmux[0][1][1]$b$349
  wire $memory\storage$wren[0][0][0]$y$373
  wire $memory\storage$wren[1][0][0]$y$381
  wire $memory\storage$wren[2][0][0]$y$391
  wire $memory\storage$wren[3][0][0]$y$397
  wire $memory\storage$wren[4][0][0]$y$407
  wire $memory\storage$wren[5][0][0]$y$413
  wire $memory\storage$wren[6][0][0]$y$421
  wire $memory\storage$wren[7][0][0]$y$427
  wire width 9 $memory\storage_1$rdmux[0][0][0]$a$447
  wire width 9 $memory\storage_1$rdmux[0][0][0]$b$448
  wire width 9 $memory\storage_1$rdmux[0][1][0]$a$450
  wire width 9 $memory\storage_1$rdmux[0][1][0]$b$451
  wire width 9 $memory\storage_1$rdmux[0][1][1]$a$453
  wire width 9 $memory\storage_1$rdmux[0][1][1]$b$454
  wire $memory\storage_1$wren[0][0][0]$y$478
  wire $memory\storage_1$wren[1][0][0]$y$486
  wire $memory\storage_1$wren[2][0][0]$y$496
  wire $memory\storage_1$wren[3][0][0]$y$502
  wire $memory\storage_1$wren[4][0][0]$y$512
  wire $memory\storage_1$wren[5][0][0]$y$518
  wire $memory\storage_1$wren[6][0][0]$y$526
  wire $memory\storage_1$wren[7][0][0]$y$532
  wire width 9 $memory\storage_2$rdmux[0][0][0]$a$552
  wire width 9 $memory\storage_2$rdmux[0][0][0]$b$553
  wire width 9 $memory\storage_2$rdmux[0][1][0]$a$555
  wire width 9 $memory\storage_2$rdmux[0][1][0]$b$556
  wire width 9 $memory\storage_2$rdmux[0][1][1]$a$558
  wire width 9 $memory\storage_2$rdmux[0][1][1]$b$559
  wire $memory\storage_2$wren[0][0][0]$y$583
  wire $memory\storage_2$wren[1][0][0]$y$591
  wire $memory\storage_2$wren[2][0][0]$y$601
  wire $memory\storage_2$wren[3][0][0]$y$607
  wire $memory\storage_2$wren[4][0][0]$y$617
  wire $memory\storage_2$wren[5][0][0]$y$623
  wire $memory\storage_2$wren[6][0][0]$y$631
  wire $memory\storage_2$wren[7][0][0]$y$637
  attribute \src "stream_demux.v:280.26-280.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$289.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1463_Y
  attribute \src "stream_demux.v:280.26-280.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$289.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1472_Y
  attribute \src "stream_demux.v:295.24-295.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$298.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1463_Y
  attribute \src "stream_demux.v:295.24-295.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$298.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1472_Y
  attribute \src "stream_demux.v:310.24-310.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$307.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1463_Y
  attribute \src "stream_demux.v:310.24-310.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$307.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1472_Y
  attribute \src "stream_demux.v:107.5-107.17"
  wire \alloc_update
  attribute \src "stream_demux.v:49.6-49.32"
  wire \demux_endpoint0_source_ack
  attribute \src "stream_demux.v:50.5-50.31"
  wire \demux_endpoint0_source_eop
  attribute \src "stream_demux.v:51.11-51.46"
  wire width 8 \demux_endpoint0_source_payload_data
  attribute \src "stream_demux.v:48.5-48.31"
  wire \demux_endpoint0_source_stb
  attribute \src "stream_demux.v:53.6-53.32"
  wire \demux_endpoint1_source_ack
  attribute \src "stream_demux.v:54.5-54.31"
  wire \demux_endpoint1_source_eop
  attribute \src "stream_demux.v:55.11-55.46"
  wire width 8 \demux_endpoint1_source_payload_data
  attribute \src "stream_demux.v:52.5-52.31"
  wire \demux_endpoint1_source_stb
  attribute \init 1'0
  attribute \src "stream_demux.v:56.5-56.14"
  wire \demux_sel
  attribute \src "stream_demux.v:45.5-45.19"
  wire \demux_sink_ack
  attribute \src "stream_demux.v:46.6-46.20"
  wire \demux_sink_eop
  attribute \src "stream_demux.v:47.12-47.35"
  wire width 8 \demux_sink_payload_data
  attribute \src "stream_demux.v:44.6-44.20"
  wire \demux_sink_stb
  attribute \src "stream_demux.v:4.9-4.17"
  wire output 2 \sink_ack
  attribute \src "stream_demux.v:5.8-5.16"
  wire input 3 \sink_eop
  attribute \src "stream_demux.v:6.14-6.31"
  wire width 8 input 4 \sink_payload_data
  attribute \src "stream_demux.v:3.8-3.16"
  wire input 1 \sink_stb
  attribute \src "stream_demux.v:8.8-8.18"
  wire input 6 \source_ack
  attribute \src "stream_demux.v:12.8-12.20"
  wire input 10 \source_ack_1
  attribute \src "stream_demux.v:9.9-9.19"
  wire output 7 \source_eop
  attribute \src "stream_demux.v:13.9-13.21"
  wire output 11 \source_eop_1
  attribute \init 3'000
  attribute \src "stream_demux.v:32.11-32.30"
  wire width 3 \source_fifo_consume
  attribute \src "stream_demux.v:37.6-37.25"
  wire \source_fifo_do_read
  attribute \src "stream_demux.v:41.6-41.29"
  wire \source_fifo_fifo_in_eop
  attribute \src "stream_demux.v:40.12-40.44"
  wire width 8 \source_fifo_fifo_in_payload_data
  attribute \src "stream_demux.v:43.6-43.30"
  wire \source_fifo_fifo_out_eop
  attribute \src "stream_demux.v:42.12-42.45"
  wire width 8 \source_fifo_fifo_out_payload_data
  attribute \init 4'0000
  attribute \src "stream_demux.v:29.11-29.28"
  wire width 4 \source_fifo_level
  attribute \init 3'000
  attribute \src "stream_demux.v:31.11-31.30"
  wire width 3 \source_fifo_produce
  attribute \src "stream_demux.v:38.12-38.34"
  wire width 3 \source_fifo_rdport_adr
  attribute \src "stream_demux.v:39.12-39.36"
  wire width 9 \source_fifo_rdport_dat_r
  attribute \src "stream_demux.v:30.5-30.24"
  wire \source_fifo_replace
  attribute \src "stream_demux.v:20.6-20.28"
  wire \source_fifo_source_ack
  attribute \src "stream_demux.v:21.6-21.28"
  wire \source_fifo_source_eop
  attribute \src "stream_demux.v:22.12-22.43"
  wire width 8 \source_fifo_source_payload_data
  attribute \src "stream_demux.v:19.6-19.28"
  wire \source_fifo_source_stb
  attribute \src "stream_demux.v:27.12-27.36"
  wire width 9 \source_fifo_syncfifo_din
  attribute \src "stream_demux.v:28.12-28.37"
  wire width 9 \source_fifo_syncfifo_dout
  attribute \src "stream_demux.v:25.6-25.29"
  wire \source_fifo_syncfifo_re
  attribute \src "stream_demux.v:26.6-26.35"
  wire \source_fifo_syncfifo_readable
  attribute \src "stream_demux.v:23.6-23.29"
  wire \source_fifo_syncfifo_we
  attribute \src "stream_demux.v:24.6-24.35"
  wire \source_fifo_syncfifo_writable
  attribute \src "stream_demux.v:33.11-33.33"
  wire width 3 \source_fifo_wrport_adr
  attribute \src "stream_demux.v:36.12-36.36"
  wire width 9 \source_fifo_wrport_dat_w
  attribute \src "stream_demux.v:35.6-35.27"
  wire \source_fifo_wrport_we
  attribute \src "stream_demux.v:10.15-10.34"
  wire width 8 output 8 \source_payload_data
  attribute \src "stream_demux.v:14.15-14.36"
  wire width 8 output 12 \source_payload_data_1
  attribute \src "stream_demux.v:7.9-7.19"
  wire output 5 \source_stb
  attribute \src "stream_demux.v:11.9-11.21"
  wire output 9 \source_stb_1
  wire width 9 \storage[0]
  wire width 9 \storage[1]
  wire width 9 \storage[2]
  wire width 9 \storage[3]
  wire width 9 \storage[4]
  wire width 9 \storage[5]
  wire width 9 \storage[6]
  wire width 9 \storage[7]
  wire width 9 \storage_1[0]
  wire width 9 \storage_1[1]
  wire width 9 \storage_1[2]
  wire width 9 \storage_1[3]
  wire width 9 \storage_1[4]
  wire width 9 \storage_1[5]
  wire width 9 \storage_1[6]
  wire width 9 \storage_1[7]
  wire width 9 \storage_2[0]
  wire width 9 \storage_2[1]
  wire width 9 \storage_2[2]
  wire width 9 \storage_2[3]
  wire width 9 \storage_2[4]
  wire width 9 \storage_2[5]
  wire width 9 \storage_2[6]
  wire width 9 \storage_2[7]
  attribute \init 3'000
  attribute \src "stream_demux.v:70.11-70.28"
  wire width 3 \syncfifo0_consume
  attribute \src "stream_demux.v:75.6-75.23"
  wire \syncfifo0_do_read
  attribute \src "stream_demux.v:79.6-79.27"
  wire \syncfifo0_fifo_in_eop
  attribute \src "stream_demux.v:78.12-78.42"
  wire width 8 \syncfifo0_fifo_in_payload_data
  attribute \src "stream_demux.v:81.6-81.28"
  wire \syncfifo0_fifo_out_eop
  attribute \src "stream_demux.v:80.12-80.43"
  wire width 8 \syncfifo0_fifo_out_payload_data
  attribute \init 4'0000
  attribute \src "stream_demux.v:67.11-67.26"
  wire width 4 \syncfifo0_level
  attribute \init 3'000
  attribute \src "stream_demux.v:69.11-69.28"
  wire width 3 \syncfifo0_produce
  attribute \src "stream_demux.v:76.12-76.32"
  wire width 3 \syncfifo0_rdport_adr
  attribute \src "stream_demux.v:77.12-77.34"
  wire width 9 \syncfifo0_rdport_dat_r
  attribute \src "stream_demux.v:68.5-68.22"
  wire \syncfifo0_replace
  attribute \src "stream_demux.v:58.6-58.24"
  wire \syncfifo0_sink_ack
  attribute \src "stream_demux.v:59.6-59.24"
  wire \syncfifo0_sink_eop
  attribute \src "stream_demux.v:60.12-60.39"
  wire width 8 \syncfifo0_sink_payload_data
  attribute \src "stream_demux.v:57.6-57.24"
  wire \syncfifo0_sink_stb
  attribute \src "stream_demux.v:65.12-65.35"
  wire width 9 \syncfifo0_syncfifo0_din
  attribute \src "stream_demux.v:66.12-66.36"
  wire width 9 \syncfifo0_syncfifo0_dout
  attribute \src "stream_demux.v:63.6-63.28"
  wire \syncfifo0_syncfifo0_re
  attribute \src "stream_demux.v:64.6-64.34"
  wire \syncfifo0_syncfifo0_readable
  attribute \src "stream_demux.v:61.6-61.28"
  wire \syncfifo0_syncfifo0_we
  attribute \src "stream_demux.v:62.6-62.34"
  wire \syncfifo0_syncfifo0_writable
  attribute \src "stream_demux.v:71.11-71.31"
  wire width 3 \syncfifo0_wrport_adr
  attribute \src "stream_demux.v:74.12-74.34"
  wire width 9 \syncfifo0_wrport_dat_w
  attribute \src "stream_demux.v:73.6-73.25"
  wire \syncfifo0_wrport_we
  attribute \init 3'000
  attribute \src "stream_demux.v:95.11-95.28"
  wire width 3 \syncfifo1_consume
  attribute \src "stream_demux.v:100.6-100.23"
  wire \syncfifo1_do_read
  attribute \src "stream_demux.v:104.6-104.27"
  wire \syncfifo1_fifo_in_eop
  attribute \src "stream_demux.v:103.12-103.42"
  wire width 8 \syncfifo1_fifo_in_payload_data
  attribute \src "stream_demux.v:106.6-106.28"
  wire \syncfifo1_fifo_out_eop
  attribute \src "stream_demux.v:105.12-105.43"
  wire width 8 \syncfifo1_fifo_out_payload_data
  attribute \init 4'0000
  attribute \src "stream_demux.v:92.11-92.26"
  wire width 4 \syncfifo1_level
  attribute \init 3'000
  attribute \src "stream_demux.v:94.11-94.28"
  wire width 3 \syncfifo1_produce
  attribute \src "stream_demux.v:101.12-101.32"
  wire width 3 \syncfifo1_rdport_adr
  attribute \src "stream_demux.v:102.12-102.34"
  wire width 9 \syncfifo1_rdport_dat_r
  attribute \src "stream_demux.v:93.5-93.22"
  wire \syncfifo1_replace
  attribute \src "stream_demux.v:83.6-83.24"
  wire \syncfifo1_sink_ack
  attribute \src "stream_demux.v:84.6-84.24"
  wire \syncfifo1_sink_eop
  attribute \src "stream_demux.v:85.12-85.39"
  wire width 8 \syncfifo1_sink_payload_data
  attribute \src "stream_demux.v:82.6-82.24"
  wire \syncfifo1_sink_stb
  attribute \src "stream_demux.v:90.12-90.35"
  wire width 9 \syncfifo1_syncfifo1_din
  attribute \src "stream_demux.v:91.12-91.36"
  wire width 9 \syncfifo1_syncfifo1_dout
  attribute \src "stream_demux.v:88.6-88.28"
  wire \syncfifo1_syncfifo1_re
  attribute \src "stream_demux.v:89.6-89.34"
  wire \syncfifo1_syncfifo1_readable
  attribute \src "stream_demux.v:86.6-86.28"
  wire \syncfifo1_syncfifo1_we
  attribute \src "stream_demux.v:87.6-87.34"
  wire \syncfifo1_syncfifo1_writable
  attribute \src "stream_demux.v:96.11-96.31"
  wire width 3 \syncfifo1_wrport_adr
  attribute \src "stream_demux.v:99.12-99.34"
  wire width 9 \syncfifo1_wrport_dat_w
  attribute \src "stream_demux.v:98.6-98.25"
  wire \syncfifo1_wrport_we
  attribute \src "stream_demux.v:15.8-15.15"
  wire input 13 \sys_clk
  attribute \src "stream_demux.v:16.8-16.15"
  wire input 14 \sys_rst
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1660
    connect \A \syncfifo0_level [3]
    connect \Y $auto$rtlil.cc:2660:NotGate$1661
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1662
    connect \A \syncfifo1_level [3]
    connect \Y $auto$rtlil.cc:2660:NotGate$1663
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1664
    connect \A \source_fifo_level [3]
    connect \Y $auto$rtlil.cc:2660:NotGate$1665
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1666
    connect \A \demux_sel
    connect \Y $auto$alumacc.cc:485:replace_alu$280.X
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1668
    connect \A \source_fifo_wrport_we
    connect \Y $auto$alumacc.cc:485:replace_alu$289.A [3]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1670
    connect \A \source_fifo_do_read
    connect \Y $auto$rtlil.cc:2660:NotGate$1671
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1674
    connect \A \syncfifo0_do_read
    connect \Y $auto$rtlil.cc:2660:NotGate$1675
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1676
    connect \A \syncfifo0_wrport_we
    connect \Y $auto$alumacc.cc:485:replace_alu$298.A [3]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1680
    connect \A \source_fifo_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$289.X [0]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1682
    connect \A \syncfifo0_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$292.X [0]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1684
    connect \A \syncfifo0_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$295.X [0]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1688
    connect \A \syncfifo1_do_read
    connect \Y $auto$rtlil.cc:2660:NotGate$1689
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1690
    connect \A \syncfifo1_wrport_we
    connect \Y $auto$alumacc.cc:485:replace_alu$307.A [3]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1696
    connect \A \syncfifo1_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$307.X [0]
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1830
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint1_source_eop \demux_endpoint1_source_payload_data }
    connect \EN $memory\storage_2$wren[1][0][0]$y$591
    connect \Q \storage_2[1]
  end
  attribute \src "stream_demux.v:268.1-329.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$1831
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$301.Y [2:1] $auto$alumacc.cc:485:replace_alu$301.X [0] }
    connect \EN \syncfifo1_wrport_we
    connect \Q \syncfifo1_produce
    connect \SRST \sys_rst
  end
  attribute \src "stream_demux.v:268.1-329.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$1832
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \sys_clk
    connect \D $auto$alumacc.cc:485:replace_alu$280.X
    connect \EN \alloc_update
    connect \Q \demux_sel
    connect \SRST \sys_rst
  end
  attribute \src "stream_demux.v:268.1-329.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$1833
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$295.Y [2:1] $auto$alumacc.cc:485:replace_alu$295.X [0] }
    connect \EN \syncfifo0_do_read
    connect \Q \syncfifo0_consume
    connect \SRST \sys_rst
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1834
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [6] \sink_eop \sink_payload_data [2] \sink_payload_data [5:3] \sink_payload_data [7] \sink_payload_data [0] \sink_payload_data [1] }
    connect \EN $memory\storage$wren[0][0][0]$y$373
    connect \Q { \storage[0] [6] \storage[0] [8] \storage[0] [2] \storage[0] [5:3] \storage[0] [7] \storage[0] [0] \storage[0] [1] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1835
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_payload_data [0] \demux_endpoint0_source_eop \demux_endpoint0_source_payload_data [7:1] }
    connect \EN $memory\storage_1$wren[4][0][0]$y$512
    connect \Q { \storage_1[4] [0] \storage_1[4] [8:1] }
  end
  attribute \src "stream_demux.v:268.1-329.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$1836
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$292.Y [2] $auto$alumacc.cc:485:replace_alu$292.X [0] $auto$alumacc.cc:485:replace_alu$292.Y [1] }
    connect \EN \syncfifo0_wrport_we
    connect \Q { \syncfifo0_produce [2] \syncfifo0_produce [0] \syncfifo0_produce [1] }
    connect \SRST \sys_rst
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1837
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_eop \demux_endpoint0_source_payload_data }
    connect \EN $memory\storage_1$wren[7][0][0]$y$532
    connect \Q \storage_1[7]
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1838
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [6] \sink_eop \sink_payload_data [2] \sink_payload_data [5:3] \sink_payload_data [7] \sink_payload_data [0] \sink_payload_data [1] }
    connect \EN $memory\storage$wren[1][0][0]$y$381
    connect \Q { \storage[1] [6] \storage[1] [8] \storage[1] [2] \storage[1] [5:3] \storage[1] [7] \storage[1] [0] \storage[1] [1] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1839
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint1_source_payload_data [2] \demux_endpoint1_source_payload_data [4:3] \demux_endpoint1_source_payload_data [5] \demux_endpoint1_source_payload_data [7:6] \demux_endpoint1_source_payload_data [0] \demux_endpoint1_source_eop \demux_endpoint1_source_payload_data [1] }
    connect \EN $memory\storage_2$wren[5][0][0]$y$623
    connect \Q { \storage_2[5] [2] \storage_2[5] [4:3] \storage_2[5] [5] \storage_2[5] [7:6] \storage_2[5] [0] \storage_2[5] [8] \storage_2[5] [1] }
  end
  attribute \src "stream_demux.v:268.1-329.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$1840
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$304.Y [2] $auto$alumacc.cc:485:replace_alu$304.X [0] $auto$alumacc.cc:485:replace_alu$304.Y [1] }
    connect \EN \syncfifo1_do_read
    connect \Q { \syncfifo1_consume [2] \syncfifo1_consume [0] \syncfifo1_consume [1] }
    connect \SRST \sys_rst
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1841
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [6] \sink_eop \sink_payload_data [2] \sink_payload_data [5:3] \sink_payload_data [0] \sink_payload_data [7] \sink_payload_data [1] }
    connect \EN $memory\storage$wren[3][0][0]$y$397
    connect \Q { \storage[3] [6] \storage[3] [8] \storage[3] [2] \storage[3] [5:3] \storage[3] [0] \storage[3] [7] \storage[3] [1] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1842
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint1_source_payload_data [4] \demux_endpoint1_source_eop \demux_endpoint1_source_payload_data [7] \demux_endpoint1_source_payload_data [3:2] \demux_endpoint1_source_payload_data [6:5] \demux_endpoint1_source_payload_data [1:0] }
    connect \EN $memory\storage_2$wren[4][0][0]$y$617
    connect \Q { \storage_2[4] [4] \storage_2[4] [8:7] \storage_2[4] [3:2] \storage_2[4] [6:5] \storage_2[4] [1:0] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1843
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [6] \sink_eop \sink_payload_data [2] \sink_payload_data [5] \sink_payload_data [3] \sink_payload_data [0] \sink_payload_data [1] \sink_payload_data [4] \sink_payload_data [7] }
    connect \EN $memory\storage$wren[7][0][0]$y$427
    connect \Q { \storage[7] [6] \storage[7] [8] \storage[7] [2] \storage[7] [5] \storage[7] [3] \storage[7] [0] \storage[7] [1] \storage[7] [4] \storage[7] [7] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1844
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [6] \sink_payload_data [2] \sink_payload_data [5:3] \sink_payload_data [0] \sink_eop \sink_payload_data [1] \sink_payload_data [7] }
    connect \EN $memory\storage$wren[6][0][0]$y$421
    connect \Q { \storage[6] [6] \storage[6] [2] \storage[6] [5:3] \storage[6] [0] \storage[6] [8] \storage[6] [1] \storage[6] [7] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1845
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [6] \sink_eop \sink_payload_data [5:4] \sink_payload_data [0] \sink_payload_data [2] \sink_payload_data [7] \sink_payload_data [3] \sink_payload_data [1] }
    connect \EN $memory\storage$wren[5][0][0]$y$413
    connect \Q { \storage[5] [6] \storage[5] [8] \storage[5] [5:4] \storage[5] [0] \storage[5] [2] \storage[5] [7] \storage[5] [3] \storage[5] [1] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1846
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint1_source_eop \demux_endpoint1_source_payload_data }
    connect \EN $memory\storage_2$wren[2][0][0]$y$601
    connect \Q \storage_2[2]
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1847
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_eop \demux_endpoint0_source_payload_data }
    connect \EN $memory\storage_1$wren[6][0][0]$y$526
    connect \Q \storage_1[6]
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1848
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint1_source_payload_data [2] \demux_endpoint1_source_payload_data [5] \demux_endpoint1_source_payload_data [3] \demux_endpoint1_source_payload_data [1] \demux_endpoint1_source_eop \demux_endpoint1_source_payload_data [4] \demux_endpoint1_source_payload_data [0] \demux_endpoint1_source_payload_data [6] \demux_endpoint1_source_payload_data [7] }
    connect \EN $memory\storage_2$wren[0][0][0]$y$583
    connect \Q { \storage_2[0] [2] \storage_2[0] [5] \storage_2[0] [3] \storage_2[0] [1] \storage_2[0] [8] \storage_2[0] [4] \storage_2[0] [0] \storage_2[0] [6] \storage_2[0] [7] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1849
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint1_source_eop \demux_endpoint1_source_payload_data }
    connect \EN $memory\storage_2$wren[7][0][0]$y$637
    connect \Q \storage_2[7]
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1850
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_eop \demux_endpoint0_source_payload_data }
    connect \EN $memory\storage_1$wren[0][0][0]$y$478
    connect \Q \storage_1[0]
  end
  attribute \src "stream_demux.v:268.1-329.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$1851
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$289.Y [3:2] $auto$alumacc.cc:485:replace_alu$289.X [0] $auto$alumacc.cc:485:replace_alu$289.Y [1] }
    connect \EN $auto$opt_dff.cc:220:make_patterns_logic$278
    connect \Q { \source_fifo_level [3:2] \source_fifo_level [0] \source_fifo_level [1] }
    connect \SRST \sys_rst
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1852
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint1_source_payload_data [6] \demux_endpoint1_source_payload_data [3] \demux_endpoint1_source_payload_data [1] \demux_endpoint1_source_payload_data [7] \demux_endpoint1_source_eop \demux_endpoint1_source_payload_data [2] \demux_endpoint1_source_payload_data [5:4] \demux_endpoint1_source_payload_data [0] }
    connect \EN $memory\storage_2$wren[6][0][0]$y$631
    connect \Q { \storage_2[6] [6] \storage_2[6] [3] \storage_2[6] [1] \storage_2[6] [7] \storage_2[6] [8] \storage_2[6] [2] \storage_2[6] [5:4] \storage_2[6] [0] }
  end
  attribute \src "stream_demux.v:268.1-329.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$1853
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$307.Y [3:2] $auto$alumacc.cc:485:replace_alu$307.X [0] $auto$alumacc.cc:485:replace_alu$307.Y [1] }
    connect \EN $auto$opt_dff.cc:220:make_patterns_logic$252
    connect \Q { \syncfifo1_level [3:2] \syncfifo1_level [0] \syncfifo1_level [1] }
    connect \SRST \sys_rst
  end
  attribute \src "stream_demux.v:268.1-329.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$1854
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$283.Y [2:1] $auto$alumacc.cc:485:replace_alu$283.X [0] }
    connect \EN \source_fifo_wrport_we
    connect \Q \source_fifo_produce
    connect \SRST \sys_rst
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1855
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_eop \demux_endpoint0_source_payload_data }
    connect \EN $memory\storage_1$wren[5][0][0]$y$518
    connect \Q \storage_1[5]
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1856
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [4] \sink_payload_data [6] \sink_eop \sink_payload_data [2] \sink_payload_data [5] \sink_payload_data [3] \sink_payload_data [7] \sink_payload_data [0] \sink_payload_data [1] }
    connect \EN $memory\storage$wren[4][0][0]$y$407
    connect \Q { \storage[4] [4] \storage[4] [6] \storage[4] [8] \storage[4] [2] \storage[4] [5] \storage[4] [3] \storage[4] [7] \storage[4] [0] \storage[4] [1] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1857
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_eop \demux_endpoint0_source_payload_data }
    connect \EN $memory\storage_1$wren[3][0][0]$y$502
    connect \Q \storage_1[3]
  end
  attribute \src "stream_demux.v:268.1-329.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$1858
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$286.Y [2:1] $auto$alumacc.cc:485:replace_alu$286.X [0] }
    connect \EN \source_fifo_do_read
    connect \Q \source_fifo_consume
    connect \SRST \sys_rst
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1859
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_payload_data [6:1] \demux_endpoint0_source_eop \demux_endpoint0_source_payload_data [7] \demux_endpoint0_source_payload_data [0] }
    connect \EN $memory\storage_1$wren[2][0][0]$y$496
    connect \Q { \storage_1[2] [6:1] \storage_1[2] [8:7] \storage_1[2] [0] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1860
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_eop \demux_endpoint0_source_payload_data }
    connect \EN $memory\storage_1$wren[1][0][0]$y$486
    connect \Q \storage_1[1]
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1861
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint1_source_eop \demux_endpoint1_source_payload_data }
    connect \EN $memory\storage_2$wren[3][0][0]$y$607
    connect \Q \storage_2[3]
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1862
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [6] \sink_eop \sink_payload_data [5:3] \sink_payload_data [0] \sink_payload_data [2:1] \sink_payload_data [7] }
    connect \EN $memory\storage$wren[2][0][0]$y$391
    connect \Q { \storage[2] [6] \storage[2] [8] \storage[2] [5:3] \storage[2] [0] \storage[2] [2:1] \storage[2] [7] }
  end
  attribute \src "stream_demux.v:268.1-329.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$1863
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$298.Y [3:1] $auto$alumacc.cc:485:replace_alu$298.X [0] }
    connect \EN $auto$opt_dff.cc:220:make_patterns_logic$264
    connect \Q \syncfifo0_level
    connect \SRST \sys_rst
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:126:simplemap_reduce$1326
    connect \A $auto$opt_dff.cc:195:make_patterns_logic$276
    connect \B $auto$opt_dff.cc:195:make_patterns_logic$274
    connect \Y $auto$opt_dff.cc:220:make_patterns_logic$278
  end
  attribute \src 0'x
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$768
    connect \A $auto$alumacc.cc:485:replace_alu$289.A [3]
    connect \B $auto$rtlil.cc:2660:NotGate$1671
    connect \Y $auto$opt_dff.cc:195:make_patterns_logic$276
  end
  attribute \src 0'x
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$770
    connect \A \source_fifo_wrport_we
    connect \B \source_fifo_do_read
    connect \Y $auto$opt_dff.cc:195:make_patterns_logic$274
  end
  attribute \src "stream_demux.v:171.41-171.66"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$798
    connect \A \source_fifo_level [2]
    connect \B $auto$rtlil.cc:2660:NotGate$1665
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$796 [1]
  end
  attribute \src "stream_demux.v:171.41-171.66"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$800
    connect \A $auto$simplemap.cc:117:simplemap_reduce$796 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$796 [1]
    connect \Y \source_fifo_syncfifo_writable
  end
  attribute \src "stream_demux.v:172.41-172.66"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$802
    connect \A \source_fifo_level [0]
    connect \B \source_fifo_level [1]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$796 [0]
  end
  attribute \src "stream_demux.v:172.41-172.66"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$803
    connect \A \source_fifo_level [2]
    connect \B \source_fifo_level [3]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$801 [1]
  end
  attribute \src "stream_demux.v:172.41-172.66"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$805
    connect \A $auto$simplemap.cc:117:simplemap_reduce$796 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$801 [1]
    connect \Y \demux_sink_stb
  end
  attribute \src "stream_demux.v:233.40-233.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$839
    connect \A \syncfifo0_level [2]
    connect \B $auto$rtlil.cc:2660:NotGate$1661
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$837 [1]
  end
  attribute \src "stream_demux.v:233.40-233.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$841
    connect \A $auto$simplemap.cc:117:simplemap_reduce$837 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$837 [1]
    connect \Y \syncfifo0_syncfifo0_writable
  end
  attribute \src "stream_demux.v:234.40-234.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$843
    connect \A \syncfifo0_level [0]
    connect \B \syncfifo0_level [1]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$837 [0]
  end
  attribute \src "stream_demux.v:234.40-234.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$844
    connect \A \syncfifo0_level [2]
    connect \B \syncfifo0_level [3]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$842 [1]
  end
  attribute \src "stream_demux.v:234.40-234.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$846
    connect \A $auto$simplemap.cc:117:simplemap_reduce$837 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$842 [1]
    connect \Y \syncfifo0_syncfifo0_readable
  end
  attribute \src "stream_demux.v:265.40-265.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$868
    connect \A \syncfifo1_level [2]
    connect \B $auto$rtlil.cc:2660:NotGate$1663
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$866 [1]
  end
  attribute \src "stream_demux.v:265.40-265.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$870
    connect \A $auto$simplemap.cc:117:simplemap_reduce$866 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$866 [1]
    connect \Y \syncfifo1_syncfifo1_writable
  end
  attribute \src "stream_demux.v:266.40-266.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$873
    connect \A \syncfifo1_level [0]
    connect \B \syncfifo1_level [1]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$866 [0]
  end
  attribute \src "stream_demux.v:266.40-266.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$874
    connect \A \syncfifo1_level [2]
    connect \B \syncfifo1_level [3]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$872 [1]
  end
  attribute \src "stream_demux.v:266.40-266.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$876
    connect \A $auto$simplemap.cc:117:simplemap_reduce$866 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$872 [1]
    connect \Y \syncfifo1_syncfifo1_readable
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:126:simplemap_reduce$888
    connect \A $auto$opt_dff.cc:195:make_patterns_logic$262
    connect \B $auto$opt_dff.cc:195:make_patterns_logic$260
    connect \Y $auto$opt_dff.cc:220:make_patterns_logic$264
  end
  attribute \src 0'x
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$905
    connect \A \syncfifo1_wrport_we
    connect \B \syncfifo1_do_read
    connect \Y $auto$opt_dff.cc:195:make_patterns_logic$248
  end
  attribute \src 0'x
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$914
    connect \A $auto$alumacc.cc:485:replace_alu$298.A [3]
    connect \B $auto$rtlil.cc:2660:NotGate$1675
    connect \Y $auto$opt_dff.cc:195:make_patterns_logic$262
  end
  attribute \src 0'x
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$931
    connect \A $auto$alumacc.cc:485:replace_alu$307.A [3]
    connect \B $auto$rtlil.cc:2660:NotGate$1689
    connect \Y $auto$opt_dff.cc:195:make_patterns_logic$250
  end
  attribute \src 0'x
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$952
    connect \A \syncfifo0_wrport_we
    connect \B \syncfifo0_do_read
    connect \Y $auto$opt_dff.cc:195:make_patterns_logic$260
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:126:simplemap_reduce$963
    connect \A $auto$opt_dff.cc:195:make_patterns_logic$248
    connect \B $auto$opt_dff.cc:195:make_patterns_logic$250
    connect \Y $auto$opt_dff.cc:220:make_patterns_logic$252
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1000
    connect \A \storage_1[0] [0]
    connect \B \storage_1[1] [0]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$450 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1001
    connect \A \storage_1[0] [1]
    connect \B \storage_1[1] [1]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$450 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1002
    connect \A \storage_1[0] [2]
    connect \B \storage_1[1] [2]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$450 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1003
    connect \A \storage_1[0] [3]
    connect \B \storage_1[1] [3]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$450 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1004
    connect \A \storage_1[0] [4]
    connect \B \storage_1[1] [4]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$450 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1005
    connect \A \storage_1[0] [5]
    connect \B \storage_1[1] [5]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$450 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1006
    connect \A \storage_1[0] [6]
    connect \B \storage_1[1] [6]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$450 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1007
    connect \A \storage_1[0] [7]
    connect \B \storage_1[1] [7]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$450 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1008
    connect \A \storage_1[0] [8]
    connect \B \storage_1[1] [8]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$450 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1018
    connect \A $memory\storage_1$rdmux[0][1][1]$a$453 [0]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$454 [0]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$448 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1019
    connect \A $memory\storage_1$rdmux[0][1][1]$a$453 [1]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$454 [1]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$448 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1020
    connect \A $memory\storage_1$rdmux[0][1][1]$a$453 [2]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$454 [2]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$448 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1021
    connect \A $memory\storage_1$rdmux[0][1][1]$a$453 [3]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$454 [3]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$448 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1022
    connect \A $memory\storage_1$rdmux[0][1][1]$a$453 [4]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$454 [4]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$448 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1023
    connect \A $memory\storage_1$rdmux[0][1][1]$a$453 [5]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$454 [5]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$448 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1024
    connect \A $memory\storage_1$rdmux[0][1][1]$a$453 [6]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$454 [6]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$448 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1025
    connect \A $memory\storage_1$rdmux[0][1][1]$a$453 [7]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$454 [7]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$448 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1026
    connect \A $memory\storage_1$rdmux[0][1][1]$a$453 [8]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$454 [8]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$448 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1036
    connect \A $memory\storage_1$rdmux[0][1][0]$a$450 [0]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$451 [0]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$447 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1037
    connect \A $memory\storage_1$rdmux[0][1][0]$a$450 [1]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$451 [1]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$447 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1038
    connect \A $memory\storage_1$rdmux[0][1][0]$a$450 [2]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$451 [2]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$447 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1039
    connect \A $memory\storage_1$rdmux[0][1][0]$a$450 [3]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$451 [3]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$447 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1040
    connect \A $memory\storage_1$rdmux[0][1][0]$a$450 [4]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$451 [4]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$447 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1041
    connect \A $memory\storage_1$rdmux[0][1][0]$a$450 [5]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$451 [5]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$447 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1042
    connect \A $memory\storage_1$rdmux[0][1][0]$a$450 [6]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$451 [6]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$447 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1043
    connect \A $memory\storage_1$rdmux[0][1][0]$a$450 [7]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$451 [7]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$447 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1044
    connect \A $memory\storage_1$rdmux[0][1][0]$a$450 [8]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$451 [8]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$447 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1045
    connect \A \storage_2[0] [0]
    connect \B \storage_2[1] [0]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$a$555 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1046
    connect \A \storage_2[0] [1]
    connect \B \storage_2[1] [1]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$a$555 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1047
    connect \A \storage_2[0] [2]
    connect \B \storage_2[1] [2]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$a$555 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1048
    connect \A \storage_2[0] [3]
    connect \B \storage_2[1] [3]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$a$555 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1049
    connect \A \storage_2[0] [4]
    connect \B \storage_2[1] [4]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$a$555 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1050
    connect \A \storage_2[0] [5]
    connect \B \storage_2[1] [5]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$a$555 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1051
    connect \A \storage_2[0] [6]
    connect \B \storage_2[1] [6]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$a$555 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1052
    connect \A \storage_2[0] [7]
    connect \B \storage_2[1] [7]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$a$555 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1053
    connect \A \storage_2[0] [8]
    connect \B \storage_2[1] [8]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$a$555 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1063
    connect \A $memory\storage_1$rdmux[0][0][0]$a$447 [0]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$448 [0]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1064
    connect \A $memory\storage_1$rdmux[0][0][0]$a$447 [1]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$448 [1]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1065
    connect \A $memory\storage_1$rdmux[0][0][0]$a$447 [2]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$448 [2]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1066
    connect \A $memory\storage_1$rdmux[0][0][0]$a$447 [3]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$448 [3]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1067
    connect \A $memory\storage_1$rdmux[0][0][0]$a$447 [4]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$448 [4]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1068
    connect \A $memory\storage_1$rdmux[0][0][0]$a$447 [5]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$448 [5]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1069
    connect \A $memory\storage_1$rdmux[0][0][0]$a$447 [6]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$448 [6]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1070
    connect \A $memory\storage_1$rdmux[0][0][0]$a$447 [7]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$448 [7]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1071
    connect \A $memory\storage_1$rdmux[0][0][0]$a$447 [8]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$448 [8]
    connect \S \syncfifo0_consume [2]
    connect \Y \source_eop
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1073
    connect \A \storage[0] [0]
    connect \B \storage[1] [0]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$345 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1074
    connect \A \storage[0] [1]
    connect \B \storage[1] [1]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$345 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1075
    connect \A \storage[0] [2]
    connect \B \storage[1] [2]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$345 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1076
    connect \A \storage[0] [3]
    connect \B \storage[1] [3]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$345 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1077
    connect \A \storage[0] [4]
    connect \B \storage[1] [4]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$345 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1078
    connect \A \storage[0] [5]
    connect \B \storage[1] [5]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$345 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1079
    connect \A \storage[0] [6]
    connect \B \storage[1] [6]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$345 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1080
    connect \A \storage[0] [7]
    connect \B \storage[1] [7]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$345 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1081
    connect \A \storage[0] [8]
    connect \B \storage[1] [8]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$345 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1091
    connect \A \storage_2[2] [0]
    connect \B \storage_2[3] [0]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$b$556 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1092
    connect \A \storage_2[2] [1]
    connect \B \storage_2[3] [1]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$b$556 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1093
    connect \A \storage_2[2] [2]
    connect \B \storage_2[3] [2]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$b$556 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1094
    connect \A \storage_2[2] [3]
    connect \B \storage_2[3] [3]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$b$556 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1095
    connect \A \storage_2[2] [4]
    connect \B \storage_2[3] [4]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$b$556 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1096
    connect \A \storage_2[2] [5]
    connect \B \storage_2[3] [5]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$b$556 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1097
    connect \A \storage_2[2] [6]
    connect \B \storage_2[3] [6]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$b$556 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1098
    connect \A \storage_2[2] [7]
    connect \B \storage_2[3] [7]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$b$556 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1099
    connect \A \storage_2[2] [8]
    connect \B \storage_2[3] [8]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$b$556 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1109
    connect \A \storage_2[4] [0]
    connect \B \storage_2[5] [0]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$a$558 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1110
    connect \A \storage_2[4] [1]
    connect \B \storage_2[5] [1]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$a$558 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1111
    connect \A \storage_2[4] [2]
    connect \B \storage_2[5] [2]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$a$558 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1112
    connect \A \storage_2[4] [3]
    connect \B \storage_2[5] [3]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$a$558 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1113
    connect \A \storage_2[4] [4]
    connect \B \storage_2[5] [4]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$a$558 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1114
    connect \A \storage_2[4] [5]
    connect \B \storage_2[5] [5]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$a$558 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1115
    connect \A \storage_2[4] [6]
    connect \B \storage_2[5] [6]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$a$558 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1116
    connect \A \storage_2[4] [7]
    connect \B \storage_2[5] [7]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$a$558 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1117
    connect \A \storage_2[4] [8]
    connect \B \storage_2[5] [8]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$a$558 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1127
    connect \A \storage_2[6] [0]
    connect \B \storage_2[7] [0]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$b$559 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1128
    connect \A \storage_2[6] [1]
    connect \B \storage_2[7] [1]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$b$559 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1129
    connect \A \storage_2[6] [2]
    connect \B \storage_2[7] [2]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$b$559 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1130
    connect \A \storage_2[6] [3]
    connect \B \storage_2[7] [3]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$b$559 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1131
    connect \A \storage_2[6] [4]
    connect \B \storage_2[7] [4]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$b$559 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1132
    connect \A \storage_2[6] [5]
    connect \B \storage_2[7] [5]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$b$559 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1133
    connect \A \storage_2[6] [6]
    connect \B \storage_2[7] [6]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$b$559 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1134
    connect \A \storage_2[6] [7]
    connect \B \storage_2[7] [7]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$b$559 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1135
    connect \A \storage_2[6] [8]
    connect \B \storage_2[7] [8]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$b$559 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1145
    connect \A $memory\storage_2$rdmux[0][1][1]$a$558 [0]
    connect \B $memory\storage_2$rdmux[0][1][1]$b$559 [0]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$b$553 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1146
    connect \A $memory\storage_2$rdmux[0][1][1]$a$558 [1]
    connect \B $memory\storage_2$rdmux[0][1][1]$b$559 [1]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$b$553 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1147
    connect \A $memory\storage_2$rdmux[0][1][1]$a$558 [2]
    connect \B $memory\storage_2$rdmux[0][1][1]$b$559 [2]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$b$553 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1148
    connect \A $memory\storage_2$rdmux[0][1][1]$a$558 [3]
    connect \B $memory\storage_2$rdmux[0][1][1]$b$559 [3]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$b$553 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1149
    connect \A $memory\storage_2$rdmux[0][1][1]$a$558 [4]
    connect \B $memory\storage_2$rdmux[0][1][1]$b$559 [4]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$b$553 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1150
    connect \A $memory\storage_2$rdmux[0][1][1]$a$558 [5]
    connect \B $memory\storage_2$rdmux[0][1][1]$b$559 [5]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$b$553 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1151
    connect \A $memory\storage_2$rdmux[0][1][1]$a$558 [6]
    connect \B $memory\storage_2$rdmux[0][1][1]$b$559 [6]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$b$553 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1152
    connect \A $memory\storage_2$rdmux[0][1][1]$a$558 [7]
    connect \B $memory\storage_2$rdmux[0][1][1]$b$559 [7]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$b$553 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1153
    connect \A $memory\storage_2$rdmux[0][1][1]$a$558 [8]
    connect \B $memory\storage_2$rdmux[0][1][1]$b$559 [8]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$b$553 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1163
    connect \A $memory\storage$rdmux[0][1][1]$a$348 [0]
    connect \B $memory\storage$rdmux[0][1][1]$b$349 [0]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$343 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1164
    connect \A $memory\storage$rdmux[0][1][1]$a$348 [1]
    connect \B $memory\storage$rdmux[0][1][1]$b$349 [1]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$343 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1165
    connect \A $memory\storage$rdmux[0][1][1]$a$348 [2]
    connect \B $memory\storage$rdmux[0][1][1]$b$349 [2]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$343 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1166
    connect \A $memory\storage$rdmux[0][1][1]$a$348 [3]
    connect \B $memory\storage$rdmux[0][1][1]$b$349 [3]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$343 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1167
    connect \A $memory\storage$rdmux[0][1][1]$a$348 [4]
    connect \B $memory\storage$rdmux[0][1][1]$b$349 [4]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$343 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1168
    connect \A $memory\storage$rdmux[0][1][1]$a$348 [5]
    connect \B $memory\storage$rdmux[0][1][1]$b$349 [5]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$343 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1169
    connect \A $memory\storage$rdmux[0][1][1]$a$348 [6]
    connect \B $memory\storage$rdmux[0][1][1]$b$349 [6]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$343 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1170
    connect \A $memory\storage$rdmux[0][1][1]$a$348 [7]
    connect \B $memory\storage$rdmux[0][1][1]$b$349 [7]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$343 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1171
    connect \A $memory\storage$rdmux[0][1][1]$a$348 [8]
    connect \B $memory\storage$rdmux[0][1][1]$b$349 [8]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$343 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1190
    connect \A $memory\storage$rdmux[0][1][0]$a$345 [0]
    connect \B $memory\storage$rdmux[0][1][0]$b$346 [0]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$342 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1191
    connect \A $memory\storage$rdmux[0][1][0]$a$345 [1]
    connect \B $memory\storage$rdmux[0][1][0]$b$346 [1]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$342 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1192
    connect \A $memory\storage$rdmux[0][1][0]$a$345 [2]
    connect \B $memory\storage$rdmux[0][1][0]$b$346 [2]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$342 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1193
    connect \A $memory\storage$rdmux[0][1][0]$a$345 [3]
    connect \B $memory\storage$rdmux[0][1][0]$b$346 [3]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$342 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1194
    connect \A $memory\storage$rdmux[0][1][0]$a$345 [4]
    connect \B $memory\storage$rdmux[0][1][0]$b$346 [4]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$342 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1195
    connect \A $memory\storage$rdmux[0][1][0]$a$345 [5]
    connect \B $memory\storage$rdmux[0][1][0]$b$346 [5]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$342 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1196
    connect \A $memory\storage$rdmux[0][1][0]$a$345 [6]
    connect \B $memory\storage$rdmux[0][1][0]$b$346 [6]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$342 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1197
    connect \A $memory\storage$rdmux[0][1][0]$a$345 [7]
    connect \B $memory\storage$rdmux[0][1][0]$b$346 [7]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$342 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1198
    connect \A $memory\storage$rdmux[0][1][0]$a$345 [8]
    connect \B $memory\storage$rdmux[0][1][0]$b$346 [8]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$342 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1201
    connect \A $memory\storage$rdmux[0][0][0]$a$342 [0]
    connect \B $memory\storage$rdmux[0][0][0]$b$343 [0]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1202
    connect \A $memory\storage$rdmux[0][0][0]$a$342 [1]
    connect \B $memory\storage$rdmux[0][0][0]$b$343 [1]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1203
    connect \A $memory\storage$rdmux[0][0][0]$a$342 [2]
    connect \B $memory\storage$rdmux[0][0][0]$b$343 [2]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1204
    connect \A $memory\storage$rdmux[0][0][0]$a$342 [3]
    connect \B $memory\storage$rdmux[0][0][0]$b$343 [3]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1205
    connect \A $memory\storage$rdmux[0][0][0]$a$342 [4]
    connect \B $memory\storage$rdmux[0][0][0]$b$343 [4]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1206
    connect \A $memory\storage$rdmux[0][0][0]$a$342 [5]
    connect \B $memory\storage$rdmux[0][0][0]$b$343 [5]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1207
    connect \A $memory\storage$rdmux[0][0][0]$a$342 [6]
    connect \B $memory\storage$rdmux[0][0][0]$b$343 [6]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1208
    connect \A $memory\storage$rdmux[0][0][0]$a$342 [7]
    connect \B $memory\storage$rdmux[0][0][0]$b$343 [7]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1209
    connect \A $memory\storage$rdmux[0][0][0]$a$342 [8]
    connect \B $memory\storage$rdmux[0][0][0]$b$343 [8]
    connect \S \source_fifo_consume [2]
    connect \Y \demux_sink_eop
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1214
    connect \A \storage[6] [0]
    connect \B \storage[7] [0]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$349 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1215
    connect \A \storage[6] [1]
    connect \B \storage[7] [1]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$349 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1216
    connect \A \storage[6] [2]
    connect \B \storage[7] [2]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$349 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1217
    connect \A \storage[6] [3]
    connect \B \storage[7] [3]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$349 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1218
    connect \A \storage[6] [4]
    connect \B \storage[7] [4]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$349 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1219
    connect \A \storage[6] [5]
    connect \B \storage[7] [5]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$349 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1220
    connect \A \storage[6] [6]
    connect \B \storage[7] [6]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$349 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1221
    connect \A \storage[6] [7]
    connect \B \storage[7] [7]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$349 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1222
    connect \A \storage[6] [8]
    connect \B \storage[7] [8]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$349 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1244
    connect \A \storage[4] [0]
    connect \B \storage[5] [0]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$348 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1245
    connect \A \storage[4] [1]
    connect \B \storage[5] [1]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$348 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1246
    connect \A \storage[4] [2]
    connect \B \storage[5] [2]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$348 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1247
    connect \A \storage[4] [3]
    connect \B \storage[5] [3]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$348 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1248
    connect \A \storage[4] [4]
    connect \B \storage[5] [4]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$348 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1249
    connect \A \storage[4] [5]
    connect \B \storage[5] [5]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$348 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1250
    connect \A \storage[4] [6]
    connect \B \storage[5] [6]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$348 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1251
    connect \A \storage[4] [7]
    connect \B \storage[5] [7]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$348 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1252
    connect \A \storage[4] [8]
    connect \B \storage[5] [8]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$348 [8]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:185.2-198.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1289
    connect \A \syncfifo0_syncfifo0_writable
    connect \B \syncfifo1_syncfifo1_writable
    connect \S \demux_sel
    connect \Y \demux_sink_ack
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:185.2-198.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1299
    connect \A 1'0
    connect \B \source_fifo_rdport_dat_r [0]
    connect \S \demux_sel
    connect \Y \demux_endpoint1_source_payload_data [0]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:185.2-198.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1300
    connect \A 1'0
    connect \B \source_fifo_rdport_dat_r [1]
    connect \S \demux_sel
    connect \Y \demux_endpoint1_source_payload_data [1]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:185.2-198.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1301
    connect \A 1'0
    connect \B \source_fifo_rdport_dat_r [2]
    connect \S \demux_sel
    connect \Y \demux_endpoint1_source_payload_data [2]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:185.2-198.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1302
    connect \A 1'0
    connect \B \source_fifo_rdport_dat_r [3]
    connect \S \demux_sel
    connect \Y \demux_endpoint1_source_payload_data [3]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:185.2-198.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1303
    connect \A 1'0
    connect \B \source_fifo_rdport_dat_r [4]
    connect \S \demux_sel
    connect \Y \demux_endpoint1_source_payload_data [4]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:185.2-198.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1304
    connect \A 1'0
    connect \B \source_fifo_rdport_dat_r [5]
    connect \S \demux_sel
    connect \Y \demux_endpoint1_source_payload_data [5]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:185.2-198.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1305
    connect \A 1'0
    connect \B \source_fifo_rdport_dat_r [6]
    connect \S \demux_sel
    connect \Y \demux_endpoint1_source_payload_data [6]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:185.2-198.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1306
    connect \A 1'0
    connect \B \source_fifo_rdport_dat_r [7]
    connect \S \demux_sel
    connect \Y \demux_endpoint1_source_payload_data [7]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:185.2-198.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1311
    connect \A \source_fifo_rdport_dat_r [0]
    connect \B 1'0
    connect \S \demux_sel
    connect \Y \demux_endpoint0_source_payload_data [0]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:185.2-198.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1312
    connect \A \source_fifo_rdport_dat_r [1]
    connect \B 1'0
    connect \S \demux_sel
    connect \Y \demux_endpoint0_source_payload_data [1]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:185.2-198.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1313
    connect \A \source_fifo_rdport_dat_r [2]
    connect \B 1'0
    connect \S \demux_sel
    connect \Y \demux_endpoint0_source_payload_data [2]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:185.2-198.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1314
    connect \A \source_fifo_rdport_dat_r [3]
    connect \B 1'0
    connect \S \demux_sel
    connect \Y \demux_endpoint0_source_payload_data [3]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:185.2-198.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1315
    connect \A \source_fifo_rdport_dat_r [4]
    connect \B 1'0
    connect \S \demux_sel
    connect \Y \demux_endpoint0_source_payload_data [4]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:185.2-198.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1316
    connect \A \source_fifo_rdport_dat_r [5]
    connect \B 1'0
    connect \S \demux_sel
    connect \Y \demux_endpoint0_source_payload_data [5]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:185.2-198.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1317
    connect \A \source_fifo_rdport_dat_r [6]
    connect \B 1'0
    connect \S \demux_sel
    connect \Y \demux_endpoint0_source_payload_data [6]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:185.2-198.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1318
    connect \A \source_fifo_rdport_dat_r [7]
    connect \B 1'0
    connect \S \demux_sel
    connect \Y \demux_endpoint0_source_payload_data [7]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:185.2-198.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1321
    connect \A \demux_sink_eop
    connect \B 1'0
    connect \S \demux_sel
    connect \Y \demux_endpoint0_source_eop
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:185.2-198.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1323
    connect \A \demux_sink_stb
    connect \B 1'0
    connect \S \demux_sel
    connect \Y \syncfifo0_syncfifo0_we
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1363
    connect \A \storage[2] [0]
    connect \B \storage[3] [0]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$346 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1364
    connect \A \storage[2] [1]
    connect \B \storage[3] [1]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$346 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1365
    connect \A \storage[2] [2]
    connect \B \storage[3] [2]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$346 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1366
    connect \A \storage[2] [3]
    connect \B \storage[3] [3]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$346 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1367
    connect \A \storage[2] [4]
    connect \B \storage[3] [4]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$346 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1368
    connect \A \storage[2] [5]
    connect \B \storage[3] [5]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$346 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1369
    connect \A \storage[2] [6]
    connect \B \storage[3] [6]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$346 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1370
    connect \A \storage[2] [7]
    connect \B \storage[3] [7]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$346 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1371
    connect \A \storage[2] [8]
    connect \B \storage[3] [8]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$346 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$777
    connect \A $memory\storage_2$rdmux[0][0][0]$a$552 [0]
    connect \B $memory\storage_2$rdmux[0][0][0]$b$553 [0]
    connect \S \syncfifo1_consume [2]
    connect \Y \syncfifo1_rdport_dat_r [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$778
    connect \A $memory\storage_2$rdmux[0][0][0]$a$552 [1]
    connect \B $memory\storage_2$rdmux[0][0][0]$b$553 [1]
    connect \S \syncfifo1_consume [2]
    connect \Y \syncfifo1_rdport_dat_r [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$779
    connect \A $memory\storage_2$rdmux[0][0][0]$a$552 [2]
    connect \B $memory\storage_2$rdmux[0][0][0]$b$553 [2]
    connect \S \syncfifo1_consume [2]
    connect \Y \syncfifo1_rdport_dat_r [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$780
    connect \A $memory\storage_2$rdmux[0][0][0]$a$552 [3]
    connect \B $memory\storage_2$rdmux[0][0][0]$b$553 [3]
    connect \S \syncfifo1_consume [2]
    connect \Y \syncfifo1_rdport_dat_r [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$781
    connect \A $memory\storage_2$rdmux[0][0][0]$a$552 [4]
    connect \B $memory\storage_2$rdmux[0][0][0]$b$553 [4]
    connect \S \syncfifo1_consume [2]
    connect \Y \syncfifo1_rdport_dat_r [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$782
    connect \A $memory\storage_2$rdmux[0][0][0]$a$552 [5]
    connect \B $memory\storage_2$rdmux[0][0][0]$b$553 [5]
    connect \S \syncfifo1_consume [2]
    connect \Y \syncfifo1_rdport_dat_r [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$783
    connect \A $memory\storage_2$rdmux[0][0][0]$a$552 [6]
    connect \B $memory\storage_2$rdmux[0][0][0]$b$553 [6]
    connect \S \syncfifo1_consume [2]
    connect \Y \syncfifo1_rdport_dat_r [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$784
    connect \A $memory\storage_2$rdmux[0][0][0]$a$552 [7]
    connect \B $memory\storage_2$rdmux[0][0][0]$b$553 [7]
    connect \S \syncfifo1_consume [2]
    connect \Y \syncfifo1_rdport_dat_r [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$785
    connect \A $memory\storage_2$rdmux[0][0][0]$a$552 [8]
    connect \B $memory\storage_2$rdmux[0][0][0]$b$553 [8]
    connect \S \syncfifo1_consume [2]
    connect \Y \source_eop_1
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$848
    connect \A $memory\storage_2$rdmux[0][1][0]$a$555 [0]
    connect \B $memory\storage_2$rdmux[0][1][0]$b$556 [0]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$a$552 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$849
    connect \A $memory\storage_2$rdmux[0][1][0]$a$555 [1]
    connect \B $memory\storage_2$rdmux[0][1][0]$b$556 [1]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$a$552 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$850
    connect \A $memory\storage_2$rdmux[0][1][0]$a$555 [2]
    connect \B $memory\storage_2$rdmux[0][1][0]$b$556 [2]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$a$552 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$851
    connect \A $memory\storage_2$rdmux[0][1][0]$a$555 [3]
    connect \B $memory\storage_2$rdmux[0][1][0]$b$556 [3]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$a$552 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$852
    connect \A $memory\storage_2$rdmux[0][1][0]$a$555 [4]
    connect \B $memory\storage_2$rdmux[0][1][0]$b$556 [4]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$a$552 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$853
    connect \A $memory\storage_2$rdmux[0][1][0]$a$555 [5]
    connect \B $memory\storage_2$rdmux[0][1][0]$b$556 [5]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$a$552 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$854
    connect \A $memory\storage_2$rdmux[0][1][0]$a$555 [6]
    connect \B $memory\storage_2$rdmux[0][1][0]$b$556 [6]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$a$552 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$855
    connect \A $memory\storage_2$rdmux[0][1][0]$a$555 [7]
    connect \B $memory\storage_2$rdmux[0][1][0]$b$556 [7]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$a$552 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$856
    connect \A $memory\storage_2$rdmux[0][1][0]$a$555 [8]
    connect \B $memory\storage_2$rdmux[0][1][0]$b$556 [8]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$a$552 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$953
    connect \A \storage_1[6] [0]
    connect \B \storage_1[7] [0]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$454 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$954
    connect \A \storage_1[6] [1]
    connect \B \storage_1[7] [1]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$454 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$955
    connect \A \storage_1[6] [2]
    connect \B \storage_1[7] [2]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$454 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$956
    connect \A \storage_1[6] [3]
    connect \B \storage_1[7] [3]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$454 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$957
    connect \A \storage_1[6] [4]
    connect \B \storage_1[7] [4]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$454 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$958
    connect \A \storage_1[6] [5]
    connect \B \storage_1[7] [5]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$454 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$959
    connect \A \storage_1[6] [6]
    connect \B \storage_1[7] [6]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$454 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$960
    connect \A \storage_1[6] [7]
    connect \B \storage_1[7] [7]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$454 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$961
    connect \A \storage_1[6] [8]
    connect \B \storage_1[7] [8]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$454 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$973
    connect \A \storage_1[4] [0]
    connect \B \storage_1[5] [0]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$453 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$974
    connect \A \storage_1[4] [1]
    connect \B \storage_1[5] [1]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$453 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$975
    connect \A \storage_1[4] [2]
    connect \B \storage_1[5] [2]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$453 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$976
    connect \A \storage_1[4] [3]
    connect \B \storage_1[5] [3]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$453 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$977
    connect \A \storage_1[4] [4]
    connect \B \storage_1[5] [4]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$453 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$978
    connect \A \storage_1[4] [5]
    connect \B \storage_1[5] [5]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$453 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$979
    connect \A \storage_1[4] [6]
    connect \B \storage_1[5] [6]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$453 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$980
    connect \A \storage_1[4] [7]
    connect \B \storage_1[5] [7]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$453 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$981
    connect \A \storage_1[4] [8]
    connect \B \storage_1[5] [8]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$453 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$991
    connect \A \storage_1[2] [0]
    connect \B \storage_1[3] [0]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$451 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$992
    connect \A \storage_1[2] [1]
    connect \B \storage_1[3] [1]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$451 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$993
    connect \A \storage_1[2] [2]
    connect \B \storage_1[3] [2]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$451 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$994
    connect \A \storage_1[2] [3]
    connect \B \storage_1[3] [3]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$451 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$995
    connect \A \storage_1[2] [4]
    connect \B \storage_1[3] [4]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$451 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$996
    connect \A \storage_1[2] [5]
    connect \B \storage_1[3] [5]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$451 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$997
    connect \A \storage_1[2] [6]
    connect \B \storage_1[3] [6]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$451 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$998
    connect \A \storage_1[2] [7]
    connect \B \storage_1[3] [7]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$451 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$999
    connect \A \storage_1[2] [8]
    connect \B \storage_1[3] [8]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$451 [8]
  end
  attribute \src "stream_demux.v:273.27-273.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1428
    connect \A \source_fifo_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$283.X [0]
  end
  attribute \src "stream_demux.v:273.27-273.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1429
    connect \A \source_fifo_produce [1]
    connect \Y $auto$rtlil.cc:2499:Eq$365
  end
  attribute \src "stream_demux.v:273.27-273.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1430
    connect \A \source_fifo_produce [2]
    connect \Y $auto$rtlil.cc:2499:Eq$367
  end
  attribute \src "stream_demux.v:276.27-276.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1444
    connect \A \source_fifo_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$286.X [0]
  end
  attribute \src "stream_demux.v:288.25-288.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1497
    connect \A \syncfifo0_produce [1]
    connect \Y $auto$rtlil.cc:2499:Eq$470
  end
  attribute \src "stream_demux.v:288.25-288.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1498
    connect \A \syncfifo0_produce [2]
    connect \Y $auto$rtlil.cc:2499:Eq$472
  end
  attribute \src "stream_demux.v:295.24-295.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1532
    connect \A \syncfifo0_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$298.X [0]
  end
  attribute \src "stream_demux.v:303.25-303.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1549
    connect \A \syncfifo1_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$301.X [0]
  end
  attribute \src "stream_demux.v:303.25-303.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1550
    connect \A \syncfifo1_produce [1]
    connect \Y $auto$rtlil.cc:2499:Eq$575
  end
  attribute \src "stream_demux.v:303.25-303.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1551
    connect \A \syncfifo1_produce [2]
    connect \Y $auto$rtlil.cc:2499:Eq$577
  end
  attribute \src "stream_demux.v:306.25-306.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1565
    connect \A \syncfifo1_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$304.X [0]
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1072
    connect \A $auto$rtlil.cc:2491:And$530
    connect \B \syncfifo0_wrport_we
    connect \Y $memory\storage_1$wren[7][0][0]$y$532
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1199
    connect \A $auto$rtlil.cc:2491:And$425
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[7][0][0]$y$427
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1200
    connect \A \source_fifo_produce [0]
    connect \B $auto$rtlil.cc:2491:And$417
    connect \Y $auto$rtlil.cc:2491:And$425
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1210
    connect \A $auto$rtlil.cc:2491:And$419
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[6][0][0]$y$421
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1212
    connect \A $auto$alumacc.cc:485:replace_alu$283.X [0]
    connect \B $auto$rtlil.cc:2491:And$417
    connect \Y $auto$rtlil.cc:2491:And$419
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1213
    connect \A \source_fifo_produce [1]
    connect \B \source_fifo_produce [2]
    connect \Y $auto$rtlil.cc:2491:And$417
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1223
    connect \A $auto$rtlil.cc:2491:And$411
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[5][0][0]$y$413
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1242
    connect \A \source_fifo_produce [0]
    connect \B $auto$rtlil.cc:2491:And$403
    connect \Y $auto$rtlil.cc:2491:And$411
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1243
    connect \A $auto$rtlil.cc:2491:And$405
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[4][0][0]$y$407
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1253
    connect \A $auto$alumacc.cc:485:replace_alu$283.X [0]
    connect \B $auto$rtlil.cc:2491:And$403
    connect \Y $auto$rtlil.cc:2491:And$405
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1254
    connect \A $auto$rtlil.cc:2499:Eq$365
    connect \B \source_fifo_produce [2]
    connect \Y $auto$rtlil.cc:2491:And$403
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1255
    connect \A $auto$rtlil.cc:2491:And$395
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[3][0][0]$y$397
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1256
    connect \A \source_fifo_produce [0]
    connect \B $auto$rtlil.cc:2491:And$387
    connect \Y $auto$rtlil.cc:2491:And$395
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1257
    connect \A $auto$rtlil.cc:2491:And$389
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[2][0][0]$y$391
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1258
    connect \A $auto$alumacc.cc:485:replace_alu$283.X [0]
    connect \B $auto$rtlil.cc:2491:And$387
    connect \Y $auto$rtlil.cc:2491:And$389
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1268
    connect \A \source_fifo_produce [1]
    connect \B $auto$rtlil.cc:2499:Eq$367
    connect \Y $auto$rtlil.cc:2491:And$387
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1278
    connect \A $auto$rtlil.cc:2491:And$379
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[1][0][0]$y$381
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1288
    connect \A \source_fifo_produce [0]
    connect \B $auto$rtlil.cc:2491:And$369
    connect \Y $auto$rtlil.cc:2491:And$379
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:185.2-198.9"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1307
    connect \A \demux_sel
    connect \B \demux_sink_eop
    connect \Y \demux_endpoint1_source_eop
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1308
    connect \A $auto$rtlil.cc:2491:And$371
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[0][0][0]$y$373
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:185.2-198.9"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1309
    connect \A \demux_sel
    connect \B \demux_sink_stb
    connect \Y \syncfifo1_syncfifo1_we
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1310
    connect \A $auto$alumacc.cc:485:replace_alu$283.X [0]
    connect \B $auto$rtlil.cc:2491:And$369
    connect \Y $auto$rtlil.cc:2491:And$371
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1319
    connect \A \syncfifo0_produce [0]
    connect \B $auto$rtlil.cc:2491:And$522
    connect \Y $auto$rtlil.cc:2491:And$530
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1320
    connect \A $auto$rtlil.cc:2499:Eq$365
    connect \B $auto$rtlil.cc:2499:Eq$367
    connect \Y $auto$rtlil.cc:2491:And$369
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:132.2-136.9"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1327
    connect \A \demux_sel
    connect \B \source_fifo_do_read
    connect \Y \alloc_update
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1328
    connect \A $auto$rtlil.cc:2491:And$524
    connect \B \syncfifo0_wrport_we
    connect \Y $memory\storage_1$wren[6][0][0]$y$526
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1329
    connect \A $auto$alumacc.cc:485:replace_alu$292.X [0]
    connect \B $auto$rtlil.cc:2491:And$522
    connect \Y $auto$rtlil.cc:2491:And$524
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1330
    connect \A \syncfifo0_produce [1]
    connect \B \syncfifo0_produce [2]
    connect \Y $auto$rtlil.cc:2491:And$522
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1331
    connect \A $auto$rtlil.cc:2491:And$516
    connect \B \syncfifo0_wrport_we
    connect \Y $memory\storage_1$wren[5][0][0]$y$518
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1375
    connect \A $auto$rtlil.cc:2499:Eq$575
    connect \B $auto$rtlil.cc:2499:Eq$577
    connect \Y $auto$rtlil.cc:2491:And$579
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1376
    connect \A $auto$alumacc.cc:485:replace_alu$301.X [0]
    connect \B $auto$rtlil.cc:2491:And$579
    connect \Y $auto$rtlil.cc:2491:And$581
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1377
    connect \A $auto$rtlil.cc:2491:And$581
    connect \B \syncfifo1_wrport_we
    connect \Y $memory\storage_2$wren[0][0][0]$y$583
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1379
    connect \A \syncfifo1_produce [0]
    connect \B $auto$rtlil.cc:2491:And$579
    connect \Y $auto$rtlil.cc:2491:And$589
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1380
    connect \A $auto$rtlil.cc:2491:And$589
    connect \B \syncfifo1_wrport_we
    connect \Y $memory\storage_2$wren[1][0][0]$y$591
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1381
    connect \A \syncfifo1_produce [1]
    connect \B $auto$rtlil.cc:2499:Eq$577
    connect \Y $auto$rtlil.cc:2491:And$597
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1382
    connect \A $auto$alumacc.cc:485:replace_alu$301.X [0]
    connect \B $auto$rtlil.cc:2491:And$597
    connect \Y $auto$rtlil.cc:2491:And$599
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1383
    connect \A $auto$rtlil.cc:2491:And$599
    connect \B \syncfifo1_wrport_we
    connect \Y $memory\storage_2$wren[2][0][0]$y$601
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1384
    connect \A \syncfifo1_produce [0]
    connect \B $auto$rtlil.cc:2491:And$597
    connect \Y $auto$rtlil.cc:2491:And$605
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1385
    connect \A $auto$rtlil.cc:2491:And$605
    connect \B \syncfifo1_wrport_we
    connect \Y $memory\storage_2$wren[3][0][0]$y$607
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1386
    connect \A $auto$rtlil.cc:2499:Eq$575
    connect \B \syncfifo1_produce [2]
    connect \Y $auto$rtlil.cc:2491:And$613
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1387
    connect \A $auto$alumacc.cc:485:replace_alu$301.X [0]
    connect \B $auto$rtlil.cc:2491:And$613
    connect \Y $auto$rtlil.cc:2491:And$615
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1388
    connect \A $auto$rtlil.cc:2491:And$615
    connect \B \syncfifo1_wrport_we
    connect \Y $memory\storage_2$wren[4][0][0]$y$617
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1389
    connect \A \syncfifo1_produce [0]
    connect \B $auto$rtlil.cc:2491:And$613
    connect \Y $auto$rtlil.cc:2491:And$621
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1390
    connect \A $auto$rtlil.cc:2491:And$621
    connect \B \syncfifo1_wrport_we
    connect \Y $memory\storage_2$wren[5][0][0]$y$623
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1391
    connect \A \syncfifo1_produce [1]
    connect \B \syncfifo1_produce [2]
    connect \Y $auto$rtlil.cc:2491:And$627
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1392
    connect \A $auto$alumacc.cc:485:replace_alu$301.X [0]
    connect \B $auto$rtlil.cc:2491:And$627
    connect \Y $auto$rtlil.cc:2491:And$629
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1393
    connect \A $auto$rtlil.cc:2491:And$629
    connect \B \syncfifo1_wrport_we
    connect \Y $memory\storage_2$wren[6][0][0]$y$631
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1394
    connect \A \syncfifo1_produce [0]
    connect \B $auto$rtlil.cc:2491:And$627
    connect \Y $auto$rtlil.cc:2491:And$635
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1395
    connect \A $auto$rtlil.cc:2491:And$635
    connect \B \syncfifo1_wrport_we
    connect \Y $memory\storage_2$wren[7][0][0]$y$637
  end
  attribute \src "stream_demux.v:273.27-273.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1407
    connect \A \source_fifo_produce [1]
    connect \B \source_fifo_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$283.Y [1]
  end
  attribute \src "stream_demux.v:273.27-273.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1408
    connect \A \source_fifo_produce [2]
    connect \B $auto$alumacc.cc:485:replace_alu$283.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$283.Y [2]
  end
  attribute \src "stream_demux.v:276.27-276.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1432
    connect \A \source_fifo_consume [1]
    connect \B \source_fifo_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$286.Y [1]
  end
  attribute \src "stream_demux.v:276.27-276.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1433
    connect \A \source_fifo_consume [2]
    connect \B $auto$alumacc.cc:485:replace_alu$286.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$286.Y [2]
  end
  attribute \src "stream_demux.v:280.26-280.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1448
    connect \A $auto$alumacc.cc:485:replace_alu$289.X [1]
    connect \B \source_fifo_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$289.Y [1]
  end
  attribute \src "stream_demux.v:280.26-280.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1449
    connect \A $auto$alumacc.cc:485:replace_alu$289.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$289.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$289.Y [2]
  end
  attribute \src "stream_demux.v:280.26-280.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1450
    connect \A $auto$alumacc.cc:485:replace_alu$289.X [3]
    connect \B $auto$alumacc.cc:485:replace_alu$289.CO [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$289.Y [3]
  end
  attribute \src "stream_demux.v:280.26-280.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1453
    connect \A $auto$alumacc.cc:485:replace_alu$289.A [3]
    connect \B \source_fifo_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$289.X [1]
  end
  attribute \src "stream_demux.v:280.26-280.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1454
    connect \A $auto$alumacc.cc:485:replace_alu$289.A [3]
    connect \B \source_fifo_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$289.X [2]
  end
  attribute \src "stream_demux.v:280.26-280.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1455
    connect \A $auto$alumacc.cc:485:replace_alu$289.A [3]
    connect \B \source_fifo_level [3]
    connect \Y $auto$alumacc.cc:485:replace_alu$289.X [3]
  end
  attribute \src "stream_demux.v:280.26-280.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1457
    connect \A $auto$alumacc.cc:485:replace_alu$289.A [3]
    connect \B \source_fifo_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$289.lcu.G [1]
  end
  attribute \src "stream_demux.v:280.26-280.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1458
    connect \A $auto$alumacc.cc:485:replace_alu$289.A [3]
    connect \B \source_fifo_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$289.lcu.G [2]
  end
  attribute \src "stream_demux.v:288.25-288.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1484
    connect \A \syncfifo0_produce [1]
    connect \B \syncfifo0_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$292.Y [1]
  end
  attribute \src "stream_demux.v:288.25-288.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1485
    connect \A \syncfifo0_produce [2]
    connect \B $auto$alumacc.cc:485:replace_alu$292.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$292.Y [2]
  end
  attribute \src "stream_demux.v:291.25-291.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1500
    connect \A \syncfifo0_consume [1]
    connect \B \syncfifo0_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$295.Y [1]
  end
  attribute \src "stream_demux.v:291.25-291.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1501
    connect \A \syncfifo0_consume [2]
    connect \B $auto$alumacc.cc:485:replace_alu$295.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$295.Y [2]
  end
  attribute \src "stream_demux.v:295.24-295.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1516
    connect \A $auto$alumacc.cc:485:replace_alu$298.X [1]
    connect \B \syncfifo0_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$298.Y [1]
  end
  attribute \src "stream_demux.v:295.24-295.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1517
    connect \A $auto$alumacc.cc:485:replace_alu$298.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$298.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$298.Y [2]
  end
  attribute \src "stream_demux.v:295.24-295.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1518
    connect \A $auto$alumacc.cc:485:replace_alu$298.X [3]
    connect \B $auto$alumacc.cc:485:replace_alu$298.CO [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$298.Y [3]
  end
  attribute \src "stream_demux.v:295.24-295.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1521
    connect \A $auto$alumacc.cc:485:replace_alu$298.A [3]
    connect \B \syncfifo0_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$298.X [1]
  end
  attribute \src "stream_demux.v:295.24-295.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1522
    connect \A $auto$alumacc.cc:485:replace_alu$298.A [3]
    connect \B \syncfifo0_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$298.X [2]
  end
  attribute \src "stream_demux.v:295.24-295.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1523
    connect \A $auto$alumacc.cc:485:replace_alu$298.A [3]
    connect \B \syncfifo0_level [3]
    connect \Y $auto$alumacc.cc:485:replace_alu$298.X [3]
  end
  attribute \src "stream_demux.v:295.24-295.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1525
    connect \A $auto$alumacc.cc:485:replace_alu$298.A [3]
    connect \B \syncfifo0_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$298.lcu.G [1]
  end
  attribute \src "stream_demux.v:295.24-295.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1526
    connect \A $auto$alumacc.cc:485:replace_alu$298.A [3]
    connect \B \syncfifo0_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$298.lcu.G [2]
  end
  attribute \src "stream_demux.v:303.25-303.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1537
    connect \A \syncfifo1_produce [1]
    connect \B \syncfifo1_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$301.Y [1]
  end
  attribute \src "stream_demux.v:303.25-303.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1538
    connect \A \syncfifo1_produce [2]
    connect \B $auto$alumacc.cc:485:replace_alu$301.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$301.Y [2]
  end
  attribute \src "stream_demux.v:306.25-306.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1553
    connect \A \syncfifo1_consume [1]
    connect \B \syncfifo1_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$304.Y [1]
  end
  attribute \src "stream_demux.v:306.25-306.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1554
    connect \A \syncfifo1_consume [2]
    connect \B $auto$alumacc.cc:485:replace_alu$304.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$304.Y [2]
  end
  attribute \src "stream_demux.v:310.24-310.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1569
    connect \A $auto$alumacc.cc:485:replace_alu$307.X [1]
    connect \B \syncfifo1_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$307.Y [1]
  end
  attribute \src "stream_demux.v:310.24-310.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1570
    connect \A $auto$alumacc.cc:485:replace_alu$307.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$307.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$307.Y [2]
  end
  attribute \src "stream_demux.v:310.24-310.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1571
    connect \A $auto$alumacc.cc:485:replace_alu$307.X [3]
    connect \B $auto$alumacc.cc:485:replace_alu$307.CO [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$307.Y [3]
  end
  attribute \src "stream_demux.v:310.24-310.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1574
    connect \A $auto$alumacc.cc:485:replace_alu$307.A [3]
    connect \B \syncfifo1_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$307.X [1]
  end
  attribute \src "stream_demux.v:310.24-310.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1575
    connect \A $auto$alumacc.cc:485:replace_alu$307.A [3]
    connect \B \syncfifo1_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$307.X [2]
  end
  attribute \src "stream_demux.v:310.24-310.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1576
    connect \A $auto$alumacc.cc:485:replace_alu$307.A [3]
    connect \B \syncfifo1_level [3]
    connect \Y $auto$alumacc.cc:485:replace_alu$307.X [3]
  end
  attribute \src "stream_demux.v:310.24-310.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1578
    connect \A $auto$alumacc.cc:485:replace_alu$307.A [3]
    connect \B \syncfifo1_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$307.lcu.G [1]
  end
  attribute \src "stream_demux.v:310.24-310.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1579
    connect \A $auto$alumacc.cc:485:replace_alu$307.A [3]
    connect \B \syncfifo1_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$307.lcu.G [2]
  end
  attribute \src "stream_demux.v:273.27-273.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1592
    connect \A \source_fifo_produce [1]
    connect \B \source_fifo_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$283.CO [1]
  end
  attribute \src "stream_demux.v:276.27-276.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1598
    connect \A \source_fifo_consume [1]
    connect \B \source_fifo_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$286.CO [1]
  end
  attribute \src "stream_demux.v:280.26-280.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1604
    connect \A $auto$alumacc.cc:485:replace_alu$289.X [1]
    connect \B \source_fifo_level [0]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$289.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1463_Y
  end
  attribute \src "stream_demux.v:280.26-280.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1608
    connect \A $auto$alumacc.cc:485:replace_alu$289.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$289.CO [1]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$289.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1472_Y
  end
  attribute \src "stream_demux.v:280.26-280.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.12-240.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$1610
    connect \A $auto$alumacc.cc:485:replace_alu$289.lcu.G [1]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$289.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1463_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$289.CO [1]
  end
  attribute \src "stream_demux.v:280.26-280.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.12-248.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$1613
    connect \A $auto$alumacc.cc:485:replace_alu$289.lcu.G [2]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$289.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1472_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$289.CO [2]
  end
  attribute \src "stream_demux.v:288.25-288.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1615
    connect \A \syncfifo0_produce [1]
    connect \B \syncfifo0_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$292.CO [1]
  end
  attribute \src "stream_demux.v:291.25-291.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1621
    connect \A \syncfifo0_consume [1]
    connect \B \syncfifo0_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$295.CO [1]
  end
  attribute \src "stream_demux.v:295.24-295.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1627
    connect \A $auto$alumacc.cc:485:replace_alu$298.X [1]
    connect \B \syncfifo0_level [0]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$298.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1463_Y
  end
  attribute \src "stream_demux.v:295.24-295.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1631
    connect \A $auto$alumacc.cc:485:replace_alu$298.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$298.CO [1]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$298.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1472_Y
  end
  attribute \src "stream_demux.v:295.24-295.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.12-240.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$1633
    connect \A $auto$alumacc.cc:485:replace_alu$298.lcu.G [1]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$298.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1463_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$298.CO [1]
  end
  attribute \src "stream_demux.v:295.24-295.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.12-248.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$1636
    connect \A $auto$alumacc.cc:485:replace_alu$298.lcu.G [2]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$298.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1472_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$298.CO [2]
  end
  attribute \src "stream_demux.v:303.25-303.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1638
    connect \A \syncfifo1_produce [1]
    connect \B \syncfifo1_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$301.CO [1]
  end
  attribute \src "stream_demux.v:306.25-306.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1644
    connect \A \syncfifo1_consume [1]
    connect \B \syncfifo1_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$304.CO [1]
  end
  attribute \src "stream_demux.v:310.24-310.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1650
    connect \A $auto$alumacc.cc:485:replace_alu$307.X [1]
    connect \B \syncfifo1_level [0]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$307.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1463_Y
  end
  attribute \src "stream_demux.v:310.24-310.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1654
    connect \A $auto$alumacc.cc:485:replace_alu$307.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$307.CO [1]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$307.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1472_Y
  end
  attribute \src "stream_demux.v:310.24-310.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.12-240.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$1656
    connect \A $auto$alumacc.cc:485:replace_alu$307.lcu.G [1]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$307.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1463_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$307.CO [1]
  end
  attribute \src "stream_demux.v:310.24-310.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.12-248.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$1659
    connect \A $auto$alumacc.cc:485:replace_alu$307.lcu.G [2]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$307.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1472_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$307.CO [2]
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$771
    connect \A \syncfifo0_produce [0]
    connect \B $auto$rtlil.cc:2491:And$508
    connect \Y $auto$rtlil.cc:2491:And$516
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$772
    connect \A $auto$rtlil.cc:2491:And$510
    connect \B \syncfifo0_wrport_we
    connect \Y $memory\storage_1$wren[4][0][0]$y$512
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$773
    connect \A $auto$alumacc.cc:485:replace_alu$292.X [0]
    connect \B $auto$rtlil.cc:2491:And$508
    connect \Y $auto$rtlil.cc:2491:And$510
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$774
    connect \A $auto$rtlil.cc:2499:Eq$470
    connect \B \syncfifo0_produce [2]
    connect \Y $auto$rtlil.cc:2491:And$508
  end
  attribute \src "stream_demux.v:134.21-134.52"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$776
    connect \A \demux_sink_stb
    connect \B \demux_sink_ack
    connect \Y \source_fifo_do_read
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$786
    connect \A $auto$rtlil.cc:2491:And$500
    connect \B \syncfifo0_wrport_we
    connect \Y $memory\storage_1$wren[3][0][0]$y$502
  end
  attribute \src "stream_demux.v:167.33-167.112"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$787
    connect \A \sink_stb
    connect \B \source_fifo_syncfifo_writable
    connect \Y \source_fifo_wrport_we
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$788
    connect \A \syncfifo0_produce [0]
    connect \B $auto$rtlil.cc:2491:And$492
    connect \Y $auto$rtlil.cc:2491:And$500
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$806
    connect \A $auto$rtlil.cc:2491:And$494
    connect \B \syncfifo0_wrport_we
    connect \Y $memory\storage_1$wren[2][0][0]$y$496
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$807
    connect \A $auto$alumacc.cc:485:replace_alu$292.X [0]
    connect \B $auto$rtlil.cc:2491:And$492
    connect \Y $auto$rtlil.cc:2491:And$494
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$808
    connect \A \syncfifo0_produce [1]
    connect \B $auto$rtlil.cc:2499:Eq$472
    connect \Y $auto$rtlil.cc:2491:And$492
  end
  attribute \src "stream_demux.v:229.31-229.106"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$827
    connect \A \syncfifo0_syncfifo0_we
    connect \B \syncfifo0_syncfifo0_writable
    connect \Y \syncfifo0_wrport_we
  end
  attribute \src "stream_demux.v:230.29-230.82"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$828
    connect \A \syncfifo0_syncfifo0_readable
    connect \B \source_ack
    connect \Y \syncfifo0_do_read
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$829
    connect \A $auto$rtlil.cc:2491:And$484
    connect \B \syncfifo0_wrport_we
    connect \Y $memory\storage_1$wren[1][0][0]$y$486
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$847
    connect \A \syncfifo0_produce [0]
    connect \B $auto$rtlil.cc:2491:And$474
    connect \Y $auto$rtlil.cc:2491:And$484
  end
  attribute \src "stream_demux.v:261.31-261.106"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$857
    connect \A \syncfifo1_syncfifo1_we
    connect \B \syncfifo1_syncfifo1_writable
    connect \Y \syncfifo1_wrport_we
  end
  attribute \src "stream_demux.v:262.29-262.82"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$858
    connect \A \syncfifo1_syncfifo1_readable
    connect \B \source_ack_1
    connect \Y \syncfifo1_do_read
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$871
    connect \A $auto$rtlil.cc:2491:And$476
    connect \B \syncfifo0_wrport_we
    connect \Y $memory\storage_1$wren[0][0][0]$y$478
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$889
    connect \A $auto$alumacc.cc:485:replace_alu$292.X [0]
    connect \B $auto$rtlil.cc:2491:And$474
    connect \Y $auto$rtlil.cc:2491:And$476
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$906
    connect \A $auto$rtlil.cc:2499:Eq$470
    connect \B $auto$rtlil.cc:2499:Eq$472
    connect \Y $auto$rtlil.cc:2491:And$474
  end
  connect $auto$alumacc.cc:485:replace_alu$304.CO [0] \syncfifo1_consume [0]
  connect $auto$alumacc.cc:485:replace_alu$289.A [2:0] { $auto$alumacc.cc:485:replace_alu$289.A [3] $auto$alumacc.cc:485:replace_alu$289.A [3] 1'1 }
  connect $auto$alumacc.cc:485:replace_alu$304.Y [0] $auto$alumacc.cc:485:replace_alu$304.X [0]
  connect $auto$simplemap.cc:117:simplemap_reduce$842 [0] $auto$simplemap.cc:117:simplemap_reduce$837 [0]
  connect $auto$alumacc.cc:485:replace_alu$289.Y [0] $auto$alumacc.cc:485:replace_alu$289.X [0]
  connect $auto$alumacc.cc:485:replace_alu$301.CO [0] \syncfifo1_produce [0]
  connect $auto$simplemap.cc:117:simplemap_reduce$801 [0] $auto$simplemap.cc:117:simplemap_reduce$796 [0]
  connect $auto$alumacc.cc:485:replace_alu$283.X [2:1] \source_fifo_produce [2:1]
  connect $auto$alumacc.cc:485:replace_alu$283.Y [0] $auto$alumacc.cc:485:replace_alu$283.X [0]
  connect $auto$alumacc.cc:485:replace_alu$307.Y [0] $auto$alumacc.cc:485:replace_alu$307.X [0]
  connect $auto$alumacc.cc:485:replace_alu$283.CO [0] \source_fifo_produce [0]
  connect $auto$alumacc.cc:485:replace_alu$289.CO [0] \source_fifo_level [0]
  connect $auto$alumacc.cc:485:replace_alu$298.A [2:0] { $auto$alumacc.cc:485:replace_alu$298.A [3] $auto$alumacc.cc:485:replace_alu$298.A [3] 1'1 }
  connect $auto$alumacc.cc:485:replace_alu$298.Y [0] $auto$alumacc.cc:485:replace_alu$298.X [0]
  connect $auto$alumacc.cc:485:replace_alu$298.lcu.G [0] \syncfifo0_level [0]
  connect $auto$alumacc.cc:485:replace_alu$295.X [2:1] \syncfifo0_consume [2:1]
  connect $auto$alumacc.cc:485:replace_alu$307.lcu.G [0] \syncfifo1_level [0]
  connect $auto$alumacc.cc:485:replace_alu$292.X [2:1] \syncfifo0_produce [2:1]
  connect $auto$alumacc.cc:485:replace_alu$292.Y [0] $auto$alumacc.cc:485:replace_alu$292.X [0]
  connect $auto$alumacc.cc:485:replace_alu$295.Y [0] $auto$alumacc.cc:485:replace_alu$295.X [0]
  connect $auto$alumacc.cc:485:replace_alu$292.CO [0] \syncfifo0_produce [0]
  connect $auto$alumacc.cc:485:replace_alu$304.X [2:1] \syncfifo1_consume [2:1]
  connect $auto$alumacc.cc:485:replace_alu$286.X [2:1] \source_fifo_consume [2:1]
  connect $auto$alumacc.cc:485:replace_alu$286.Y [0] $auto$alumacc.cc:485:replace_alu$286.X [0]
  connect $auto$alumacc.cc:485:replace_alu$307.A [2:0] { $auto$alumacc.cc:485:replace_alu$307.A [3] $auto$alumacc.cc:485:replace_alu$307.A [3] 1'1 }
  connect $auto$alumacc.cc:485:replace_alu$286.CO [0] \source_fifo_consume [0]
  connect $auto$alumacc.cc:485:replace_alu$295.CO [0] \syncfifo0_consume [0]
  connect $auto$alumacc.cc:485:replace_alu$298.CO [0] \syncfifo0_level [0]
  connect $auto$alumacc.cc:485:replace_alu$307.CO [0] \syncfifo1_level [0]
  connect $auto$alumacc.cc:485:replace_alu$289.lcu.G [0] \source_fifo_level [0]
  connect $auto$alumacc.cc:485:replace_alu$301.X [2:1] \syncfifo1_produce [2:1]
  connect $auto$alumacc.cc:485:replace_alu$301.Y [0] $auto$alumacc.cc:485:replace_alu$301.X [0]
  connect $auto$simplemap.cc:117:simplemap_reduce$872 [0] $auto$simplemap.cc:117:simplemap_reduce$866 [0]
  connect \demux_endpoint0_source_ack \syncfifo0_syncfifo0_writable
  connect \demux_endpoint0_source_stb \syncfifo0_syncfifo0_we
  connect \demux_endpoint1_source_ack \syncfifo1_syncfifo1_writable
  connect \demux_endpoint1_source_stb \syncfifo1_syncfifo1_we
  connect \demux_sink_payload_data \source_fifo_rdport_dat_r [7:0]
  connect \sink_ack \source_fifo_syncfifo_writable
  connect \source_fifo_fifo_in_eop \sink_eop
  connect \source_fifo_fifo_in_payload_data \sink_payload_data
  connect \source_fifo_fifo_out_eop \demux_sink_eop
  connect \source_fifo_fifo_out_payload_data \source_fifo_rdport_dat_r [7:0]
  connect \source_fifo_rdport_adr \source_fifo_consume
  connect \source_fifo_rdport_dat_r [8] \demux_sink_eop
  connect \source_fifo_replace 1'0
  connect \source_fifo_source_ack \demux_sink_ack
  connect \source_fifo_source_eop \demux_sink_eop
  connect \source_fifo_source_payload_data \source_fifo_rdport_dat_r [7:0]
  connect \source_fifo_source_stb \demux_sink_stb
  connect \source_fifo_syncfifo_din { \sink_eop \sink_payload_data }
  connect \source_fifo_syncfifo_dout { \demux_sink_eop \source_fifo_rdport_dat_r [7:0] }
  connect \source_fifo_syncfifo_re \demux_sink_ack
  connect \source_fifo_syncfifo_readable \demux_sink_stb
  connect \source_fifo_syncfifo_we \sink_stb
  connect \source_fifo_wrport_adr \source_fifo_produce
  connect \source_fifo_wrport_dat_w { \sink_eop \sink_payload_data }
  connect \source_payload_data \syncfifo0_rdport_dat_r [7:0]
  connect \source_payload_data_1 \syncfifo1_rdport_dat_r [7:0]
  connect \source_stb \syncfifo0_syncfifo0_readable
  connect \source_stb_1 \syncfifo1_syncfifo1_readable
  connect \syncfifo0_fifo_in_eop \demux_endpoint0_source_eop
  connect \syncfifo0_fifo_in_payload_data \demux_endpoint0_source_payload_data
  connect \syncfifo0_fifo_out_eop \source_eop
  connect \syncfifo0_fifo_out_payload_data \syncfifo0_rdport_dat_r [7:0]
  connect \syncfifo0_rdport_adr \syncfifo0_consume
  connect \syncfifo0_rdport_dat_r [8] \source_eop
  connect \syncfifo0_replace 1'0
  connect \syncfifo0_sink_ack \syncfifo0_syncfifo0_writable
  connect \syncfifo0_sink_eop \demux_endpoint0_source_eop
  connect \syncfifo0_sink_payload_data \demux_endpoint0_source_payload_data
  connect \syncfifo0_sink_stb \syncfifo0_syncfifo0_we
  connect \syncfifo0_syncfifo0_din { \demux_endpoint0_source_eop \demux_endpoint0_source_payload_data }
  connect \syncfifo0_syncfifo0_dout { \source_eop \syncfifo0_rdport_dat_r [7:0] }
  connect \syncfifo0_syncfifo0_re \source_ack
  connect \syncfifo0_wrport_adr \syncfifo0_produce
  connect \syncfifo0_wrport_dat_w { \demux_endpoint0_source_eop \demux_endpoint0_source_payload_data }
  connect \syncfifo1_fifo_in_eop \demux_endpoint1_source_eop
  connect \syncfifo1_fifo_in_payload_data \demux_endpoint1_source_payload_data
  connect \syncfifo1_fifo_out_eop \source_eop_1
  connect \syncfifo1_fifo_out_payload_data \syncfifo1_rdport_dat_r [7:0]
  connect \syncfifo1_rdport_adr \syncfifo1_consume
  connect \syncfifo1_rdport_dat_r [8] \source_eop_1
  connect \syncfifo1_replace 1'0
  connect \syncfifo1_sink_ack \syncfifo1_syncfifo1_writable
  connect \syncfifo1_sink_eop \demux_endpoint1_source_eop
  connect \syncfifo1_sink_payload_data \demux_endpoint1_source_payload_data
  connect \syncfifo1_sink_stb \syncfifo1_syncfifo1_we
  connect \syncfifo1_syncfifo1_din { \demux_endpoint1_source_eop \demux_endpoint1_source_payload_data }
  connect \syncfifo1_syncfifo1_dout { \source_eop_1 \syncfifo1_rdport_dat_r [7:0] }
  connect \syncfifo1_syncfifo1_re \source_ack_1
  connect \syncfifo1_wrport_adr \syncfifo1_produce
  connect \syncfifo1_wrport_dat_w { \demux_endpoint1_source_eop \demux_endpoint1_source_payload_data }
end
