/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  reg [20:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [21:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [13:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  reg [16:0] celloutsig_1_19z;
  wire [19:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_4z & in_data[14]);
  assign celloutsig_0_11z = ~(celloutsig_0_5z & celloutsig_0_6z[18]);
  assign celloutsig_1_4z = ~(celloutsig_1_0z & celloutsig_1_3z);
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z } & { in_data[39:29], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_6z[9:0], celloutsig_0_2z } & celloutsig_0_6z[18:8];
  assign celloutsig_1_1z = in_data[175:156] & in_data[152:133];
  assign celloutsig_1_5z = celloutsig_1_1z[16:12] == { celloutsig_1_1z[6:3], celloutsig_1_3z };
  assign celloutsig_0_2z = in_data[91:88] == { celloutsig_0_0z[6:5], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_7z = { celloutsig_1_1z[10:0], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_6z } == { celloutsig_1_1z[13:5], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_1z[19:1] == { celloutsig_1_1z[15:0], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_1z[15:10] == celloutsig_1_17z[12:7];
  assign celloutsig_0_7z = { celloutsig_0_0z[8:6], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z } === in_data[86:81];
  assign celloutsig_1_3z = { celloutsig_1_1z[7:2], celloutsig_1_0z } === { in_data[124:120], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_9z = { celloutsig_0_8z[10:3], celloutsig_0_0z } >= { in_data[73:62], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[175:160] >= in_data[190:175];
  assign celloutsig_1_2z = { celloutsig_1_1z[14:8], celloutsig_1_0z } >= in_data[150:143];
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_5z } >= { celloutsig_1_1z[14:12], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_3z = in_data[68:66] >= { celloutsig_0_0z[5:4], celloutsig_0_2z };
  assign celloutsig_0_4z = { in_data[78:73], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z } > in_data[95:86];
  assign celloutsig_0_1z = in_data[7:5] > celloutsig_0_0z[6:4];
  assign celloutsig_0_13z = { in_data[83:82], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z } > { in_data[45:33], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z } || { celloutsig_1_1z[9:6], celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_0z = - in_data[47:39];
  assign celloutsig_1_17z = - { celloutsig_1_1z[12:2], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_1_6z = in_data[167] & in_data[115];
  assign celloutsig_1_15z = celloutsig_1_1z[3] & celloutsig_1_6z;
  assign celloutsig_1_11z = | { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_16z = | { celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z[10:0], celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_12z = 21'h000000;
    else if (celloutsig_1_18z) celloutsig_0_12z = { celloutsig_0_6z[17:0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_9z };
  always_latch
    if (clkin_data[64]) celloutsig_1_19z = 17'h00000;
    else if (clkin_data[0]) celloutsig_1_19z = { in_data[189:182], celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_18z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_8z };
  assign { out_data[128], out_data[112:96], out_data[52:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
