

================================================================
== Vitis HLS Report for 'fft_8pt_Pipeline_VITIS_LOOP_20_1'
================================================================
* Date:           Sat May 31 09:38:49 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_8pt
* Solution:       pynq (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |       10|       10|         8|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     18|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     409|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     409|    118|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_194_p2  |         +|   0|  0|  13|           4|           2|
    |or_ln22_fu_182_p2   |        or|   0|  0|   3|           3|           1|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  18|           8|           5|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |i_2_fu_36                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |i_2_fu_36                         |   4|   0|    4|          0|
    |p_r_M_value_10_reg_254            |  32|   0|   32|          0|
    |p_r_M_value_2_reg_272             |  32|   0|   32|          0|
    |p_r_M_value_3_reg_277             |  32|   0|   32|          0|
    |p_r_M_value_4_reg_282             |  32|   0|   32|          0|
    |p_r_M_value_5_reg_287             |  32|   0|   32|          0|
    |p_r_M_value_reg_248               |  32|   0|   32|          0|
    |this_M_value_2_load_reg_266       |  32|   0|   32|          0|
    |this_M_value_load_reg_260         |  32|   0|   32|          0|
    |zext_ln20_reg_216                 |   4|   0|   64|         60|
    |zext_ln22_reg_232                 |   2|   0|   64|         62|
    |zext_ln20_reg_216                 |  64|  32|   64|         60|
    |zext_ln22_reg_232                 |  64|  32|   64|         62|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 409|  64|  531|        244|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+----------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_162_p_din0                   |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_162_p_din1                   |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_162_p_opcode                 |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_162_p_dout0                  |   in|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_162_p_ce                     |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_166_p_din0                   |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_166_p_din1                   |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_166_p_opcode                 |  out|    2|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_166_p_dout0                  |   in|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_166_p_ce                     |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_170_p_din0                   |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_170_p_din1                   |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_170_p_opcode                 |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_170_p_dout0                  |   in|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_170_p_ce                     |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_174_p_din0                   |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_174_p_din1                   |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_174_p_opcode                 |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_174_p_dout0                  |   in|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_174_p_ce                     |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_20_1|  return value|
|reversed_buffer_M_value_address0    |  out|    3|   ap_memory|           reversed_buffer_M_value|         array|
|reversed_buffer_M_value_ce0         |  out|    1|   ap_memory|           reversed_buffer_M_value|         array|
|reversed_buffer_M_value_q0          |   in|   32|   ap_memory|           reversed_buffer_M_value|         array|
|reversed_buffer_M_value_address1    |  out|    3|   ap_memory|           reversed_buffer_M_value|         array|
|reversed_buffer_M_value_ce1         |  out|    1|   ap_memory|           reversed_buffer_M_value|         array|
|reversed_buffer_M_value_q1          |   in|   32|   ap_memory|           reversed_buffer_M_value|         array|
|reversed_buffer_M_value_1_address0  |  out|    3|   ap_memory|         reversed_buffer_M_value_1|         array|
|reversed_buffer_M_value_1_ce0       |  out|    1|   ap_memory|         reversed_buffer_M_value_1|         array|
|reversed_buffer_M_value_1_q0        |   in|   32|   ap_memory|         reversed_buffer_M_value_1|         array|
|reversed_buffer_M_value_1_address1  |  out|    3|   ap_memory|         reversed_buffer_M_value_1|         array|
|reversed_buffer_M_value_1_ce1       |  out|    1|   ap_memory|         reversed_buffer_M_value_1|         array|
|reversed_buffer_M_value_1_q1        |   in|   32|   ap_memory|         reversed_buffer_M_value_1|         array|
|temp1_M_value_address0              |  out|    3|   ap_memory|                     temp1_M_value|         array|
|temp1_M_value_ce0                   |  out|    1|   ap_memory|                     temp1_M_value|         array|
|temp1_M_value_we0                   |  out|    1|   ap_memory|                     temp1_M_value|         array|
|temp1_M_value_d0                    |  out|   32|   ap_memory|                     temp1_M_value|         array|
|temp1_M_value_address1              |  out|    3|   ap_memory|                     temp1_M_value|         array|
|temp1_M_value_ce1                   |  out|    1|   ap_memory|                     temp1_M_value|         array|
|temp1_M_value_we1                   |  out|    1|   ap_memory|                     temp1_M_value|         array|
|temp1_M_value_d1                    |  out|   32|   ap_memory|                     temp1_M_value|         array|
|temp1_M_value_1_address0            |  out|    3|   ap_memory|                   temp1_M_value_1|         array|
|temp1_M_value_1_ce0                 |  out|    1|   ap_memory|                   temp1_M_value_1|         array|
|temp1_M_value_1_we0                 |  out|    1|   ap_memory|                   temp1_M_value_1|         array|
|temp1_M_value_1_d0                  |  out|   32|   ap_memory|                   temp1_M_value_1|         array|
|temp1_M_value_1_address1            |  out|    3|   ap_memory|                   temp1_M_value_1|         array|
|temp1_M_value_1_ce1                 |  out|    1|   ap_memory|                   temp1_M_value_1|         array|
|temp1_M_value_1_we1                 |  out|    1|   ap_memory|                   temp1_M_value_1|         array|
|temp1_M_value_1_d1                  |  out|   32|   ap_memory|                   temp1_M_value_1|         array|
+------------------------------------+-----+-----+------------+----------------------------------+--------------+

