#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu May 28 17:17:12 2015
# Process ID: 2068
# Log file: O:/engs128/lab5/lab5.runs/fir_compiler_3_synth_1/fir_compiler_3.vds
# Journal file: O:/engs128/lab5/lab5.runs/fir_compiler_3_synth_1\vivado.jou
#-----------------------------------------------------------
source fir_compiler_3.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a35tcpg236-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir O:/engs128/lab5/lab5.cache/wt [current_project]
# set_property parent.project_path O:/engs128/lab5/lab5.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# read_ip o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_3.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/v2014.4/Vivado/2014.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_3' generated file not found 'o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_3.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_3' generated file not found 'o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_3_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_3' generated file not found 'o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_3_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_3' generated file not found 'o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_3_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_3' generated file not found 'o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_3_funcsim.vhdl'. Please regenerate to continue.
# set_property is_locked true [get_files o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_3.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file fir_compiler_3.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top fir_compiler_3 -part xc7a35tcpg236-1 -mode out_of_context
Command: synth_design -top fir_compiler_3 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 246.410 ; gain = 87.602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_compiler_3' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/synth/fir_compiler_3.vhd:70]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2' declared at 'o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2.vhd:109' bound to instance 'U0' of component 'fir_compiler_v7_2' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/synth/fir_compiler_3.vhd:192]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2__parameterized0' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2.vhd:234]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_viv' declared at 'o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:59549' bound to instance 'i_synth' of component 'fir_compiler_v7_2_viv' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2.vhd:240]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_viv__parameterized0' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:59686]
INFO: [Synth 8-3491] module 'single_rate' declared at 'o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:14877' bound to instance 'i_single_rate' of component 'single_rate' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:59696]
INFO: [Synth 8-638] synthesizing module 'single_rate__parameterized0' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:15005]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:17450]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:17455]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:17456]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:17457]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:17458]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:17459]
INFO: [Synth 8-638] synthesizing module 'delay' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay' (1#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (1#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (1#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (1#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (1#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (1#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (1#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (1#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (1#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (1#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:5844]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:5861]
INFO: [Synth 8-638] synthesizing module 'filt_mem' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'dpt_mem' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8560]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8617]
INFO: [Synth 8-256] done synthesizing module 'dpt_mem' (2#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8560]
INFO: [Synth 8-256] done synthesizing module 'filt_mem' (3#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized0' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12582]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12584]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12587]
INFO: [Synth 8-638] synthesizing module 'sp_mem' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = distributed [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7919]
INFO: [Synth 8-256] done synthesizing module 'sp_mem' (4#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized0' (4#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10445]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay' (5#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10445]
INFO: [Synth 8-638] synthesizing module 'buff' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9444]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9435]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (5#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'buff' (6#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9444]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_accum' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12058]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (6#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (6#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (6#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'calc' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:11129]
INFO: [Synth 8-256] done synthesizing module 'calc' (7#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_accum' (8#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12058]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_accum__parameterized0' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12058]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized0' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:11129]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized0' (8#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_accum__parameterized0' (8#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12058]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (8#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (8#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19588]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19616]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19622]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19633]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19647]
INFO: [Synth 8-3919] null assignment ignored [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19651]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.g_paths[1].p_path_out_reg[1][fab]' and it is trimmed from '48' to '34' bits. [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19148]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.g_paths[0].p_path_out_reg[0][fab]' and it is trimmed from '48' to '34' bits. [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19148]
INFO: [Synth 8-256] done synthesizing module 'single_rate__parameterized0' (9#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:15005]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_viv__parameterized0' (10#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:59686]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2__parameterized0' (11#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_3' (12#1) [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/synth/fir_compiler_3.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:02 ; elapsed = 00:01:21 . Memory (MB): peak = 302.793 ; gain = 143.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem :ADDRA[7] to constant 0 [o:/engs128/lab5/lab5.srcs/sources_1/ip/fir_compiler_3/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:18502]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:21 . Memory (MB): peak = 302.793 ; gain = 143.984
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/v2014.4/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/v2014.4/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/v2014.4/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/v2014.4/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/v2014.4/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from C:/Xilinx/v2014.4/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/v2014.4/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
