#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri May 20 14:17:22 2022
# Process ID: 13176
# Current directory: C:/Users/Bradygoat1/Desktop/mips
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17288 C:\Users\Bradygoat1\Desktop\mips\mips.xpr
# Log file: C:/Users/Bradygoat1/Desktop/mips/vivado.log
# Journal file: C:/Users/Bradygoat1/Desktop/mips\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Bradygoat1/Desktop/mips/mips.xpr
INFO: [Project 1-313] Project file moved from 'C:/fpga_labs/mips' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Bradygoat1/Desktop/mips/inst_fetch_tb_behav.wcfg', nor could it be found using path 'C:/fpga_labs/mips/inst_fetch_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/Bradygoat1/Users/Bradygoat1/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store', nor could it be found using path 'C:/Users/Bradygoat1/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/Bradygoat1/fpga', nor could it be found using path 'C:/fpga'.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/Bradygoat1/Users/Bradygoat1/AppData/Roaming/Xilinx/Vivado/labs/part0/XUP_LIB', nor could it be found using path 'C:/Users/Bradygoat1/AppData/Roaming/Xilinx/Vivado/labs/part0/XUP_LIB'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
set_property BOARD_PART_REPO_PATHS {C:/Users/Bradygoat1/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} [current_project]
WARNING: [Board 49-91] Board repository path 'C:/Users/Bradygoat1/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
set_param board.repoPaths {C:/Users/Bradygoat1/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bradygoat1/Desktop/mips/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bradygoat1/Desktop/mips/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bradygoat1/Desktop/mips/mips.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bradygoat1/Desktop/mips/mips.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bradygoat1/Desktop/mips/mips.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bradygoat1/Desktop/mips/mips.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bradygoat1/Desktop/mips/mips.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bradygoat1/Desktop/mips/mips.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bradygoat1/Desktop/mips/mips.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bradygoat1/Desktop/mips/mips.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bradygoat1/Desktop/mips/mips.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bradygoat1/Desktop/mips/mips.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bradygoat1/Desktop/mips/mips.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bradygoat1/Desktop/mips/mips.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bradygoat1/Desktop/mips/mips.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bradygoat1/Desktop/mips/mips.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bradygoat1/Desktop/mips/mips.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bradygoat1/Desktop/mips/mips.sim/sim_1/behav/xsim'
"xelab -wto 8c42adeaf53344649ad1e6089764cfb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c42adeaf53344649ad1e6089764cfb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'wd_i' [C:/Users/Bradygoat1/Desktop/mips/mips.srcs/sources_1/new/openmips.v:132]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Bradygoat1/Desktop/mips/mips.sim/sim_1/behav/xsim/xsim.dir/openmips_min_sopc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Bradygoat1/Desktop/mips/mips.sim/sim_1/behav/xsim/xsim.dir/openmips_min_sopc_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 20 17:40:14 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May 20 17:40:14 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Bradygoat1/Desktop/mips/inst_fetch_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Bradygoat1/Desktop/mips/inst_fetch_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bradygoat1/Desktop/mips/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openmips_min_sopc_tb_behav -key {Behavioral:sim_1:Functional:openmips_min_sopc_tb} -tclbatch {openmips_min_sopc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source openmips_min_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/fpga_labs/mips/mips.srcs/sources_1/new/inst_rom.data referenced on C:/Users/Bradygoat1/Desktop/mips/mips.srcs/sources_1/new/inst_rom.v at line 16 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openmips_min_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 845.418 ; gain = 21.559
save_wave_config {C:/Users/Bradygoat1/Desktop/mips/5-6.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Bradygoat1/Desktop/mips/5-6.wcfg
set_property xsim.view {C:/Users/Bradygoat1/Desktop/mips/inst_fetch_tb_behav.wcfg C:/Users/Bradygoat1/Desktop/mips/inst_fetch_tb_behav.wcfg C:/Users/Bradygoat1/Desktop/mips/5-6.wcfg} [get_filesets sim_1]
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: File C:/fpga_labs/mips/mips.srcs/sources_1/new/inst_rom.data referenced on C:/Users/Bradygoat1/Desktop/mips/mips.srcs/sources_1/new/inst_rom.v at line 16 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$stop called at time : 1195 ns : File "C:/Users/Bradygoat1/Desktop/mips/mips.srcs/sim_1/new/openmips_min_sopc_tb.v" Line 18
save_wave_config {C:/Users/Bradygoat1/Desktop/mips/5-6.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: File C:/fpga_labs/mips/mips.srcs/sources_1/new/inst_rom.data referenced on C:/Users/Bradygoat1/Desktop/mips/mips.srcs/sources_1/new/inst_rom.v at line 16 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$stop called at time : 1195 ns : File "C:/Users/Bradygoat1/Desktop/mips/mips.srcs/sim_1/new/openmips_min_sopc_tb.v" Line 18
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bradygoat1/Desktop/mips/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bradygoat1/Desktop/mips/mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bradygoat1/Desktop/mips/mips.sim/sim_1/behav/xsim'
"xelab -wto 8c42adeaf53344649ad1e6089764cfb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c42adeaf53344649ad1e6089764cfb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'wd_i' [C:/Users/Bradygoat1/Desktop/mips/mips.srcs/sources_1/new/openmips.v:132]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Bradygoat1/Desktop/mips/inst_fetch_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Bradygoat1/Desktop/mips/inst_fetch_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bradygoat1/Desktop/mips/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openmips_min_sopc_tb_behav -key {Behavioral:sim_1:Functional:openmips_min_sopc_tb} -tclbatch {openmips_min_sopc_tb.tcl} -view {C:/Users/Bradygoat1/Desktop/mips/5-6.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/Bradygoat1/Desktop/mips/5-6.wcfg
source openmips_min_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/fpga_labs/mips/mips.srcs/sources_1/new/inst_rom.data referenced on C:/Users/Bradygoat1/Desktop/mips/mips.srcs/sources_1/new/inst_rom.v at line 16 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openmips_min_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 20 17:58:22 2022...
